-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "04/03/2024 20:30:28"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	LED : OUT std_logic_vector(7 DOWNTO 0);
	INPUT_CLOCK : IN std_logic
	);
END TopLevel;

-- Design Ports Information
-- LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT_CLOCK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_INPUT_CLOCK : std_logic;
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INPUT_CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \INPUT_CLOCK~input_o\ : std_logic;
SIGNAL \INPUT_CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \inst1|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result~26_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|led_out|always0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst1|led_out|always0~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[3]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~9_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~7_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~16_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst1|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst1|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst1|jtag_uart|av_waitrequest~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~0_combout\ : std_logic;
SIGNAL \inst1|timer|period_h_register[5]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~1_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[5]~6_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[0]~4_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst1|timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[6]~0_combout\ : std_logic;
SIGNAL \inst1|timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst1|timer|force_reload~q\ : std_logic;
SIGNAL \inst1|timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~q\ : std_logic;
SIGNAL \inst1|timer|always0~1_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst1|timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst1|timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[8]~6_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst1|timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[9]~7_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst1|timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst1|timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst1|timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst1|timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst1|timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[5]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1~28_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AF~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~2_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[8]~43_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[8]~8_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[8]~45_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[10]~41_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[7]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[10]~37_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[10]~39_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[2]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[14]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[15]~16_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[18]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[22]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[24]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~38_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[12]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[12]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst1|cpu|E_src2[30]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~30_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~40_combout\ : std_logic;
SIGNAL \inst1|cpu|D_valid~q\ : std_logic;
SIGNAL \inst1|cpu|R_valid~q\ : std_logic;
SIGNAL \inst1|cpu|Equal2~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \inst1|cpu|R_src1[31]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[29]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[19]~55_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[19]~56_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[29]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[28]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[27]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[26]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[26]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[25]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[25]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[23]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[23]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[21]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[20]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[19]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[17]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[19]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[17]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[7]~47_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[7]~48_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[15]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[15]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[13]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~25\ : std_logic;
SIGNAL \inst1|cpu|Add1~26_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~11\ : std_logic;
SIGNAL \inst1|cpu|Add2~13\ : std_logic;
SIGNAL \inst1|cpu|Add2~15\ : std_logic;
SIGNAL \inst1|cpu|Add2~17\ : std_logic;
SIGNAL \inst1|cpu|Add2~19\ : std_logic;
SIGNAL \inst1|cpu|Add2~21\ : std_logic;
SIGNAL \inst1|cpu|Add2~23\ : std_logic;
SIGNAL \inst1|cpu|Add2~25\ : std_logic;
SIGNAL \inst1|cpu|Add2~26_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[11]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[6]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~27\ : std_logic;
SIGNAL \inst1|cpu|Add1~29\ : std_logic;
SIGNAL \inst1|cpu|Add1~30_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~27\ : std_logic;
SIGNAL \inst1|cpu|Add2~29\ : std_logic;
SIGNAL \inst1|cpu|Add2~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[13]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~31\ : std_logic;
SIGNAL \inst1|cpu|Add2~33\ : std_logic;
SIGNAL \inst1|cpu|Add2~35\ : std_logic;
SIGNAL \inst1|cpu|Add2~37\ : std_logic;
SIGNAL \inst1|cpu|Add2~38_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~31\ : std_logic;
SIGNAL \inst1|cpu|Add1~33\ : std_logic;
SIGNAL \inst1|cpu|Add1~35\ : std_logic;
SIGNAL \inst1|cpu|Add1~37\ : std_logic;
SIGNAL \inst1|cpu|Add1~38_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[19]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[17]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~34_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[15]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[16]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~36_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~36_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[18]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[16]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~39\ : std_logic;
SIGNAL \inst1|cpu|Add2~41\ : std_logic;
SIGNAL \inst1|cpu|Add2~43\ : std_logic;
SIGNAL \inst1|cpu|Add2~45\ : std_logic;
SIGNAL \inst1|cpu|Add2~47\ : std_logic;
SIGNAL \inst1|cpu|Add2~49\ : std_logic;
SIGNAL \inst1|cpu|Add2~51\ : std_logic;
SIGNAL \inst1|cpu|Add2~53\ : std_logic;
SIGNAL \inst1|cpu|Add2~55\ : std_logic;
SIGNAL \inst1|cpu|Add2~57\ : std_logic;
SIGNAL \inst1|cpu|Add2~59\ : std_logic;
SIGNAL \inst1|cpu|Add2~61\ : std_logic;
SIGNAL \inst1|cpu|Add2~62_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[23]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[31]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[23]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~39\ : std_logic;
SIGNAL \inst1|cpu|Add1~41\ : std_logic;
SIGNAL \inst1|cpu|Add1~43\ : std_logic;
SIGNAL \inst1|cpu|Add1~45\ : std_logic;
SIGNAL \inst1|cpu|Add1~47\ : std_logic;
SIGNAL \inst1|cpu|Add1~49\ : std_logic;
SIGNAL \inst1|cpu|Add1~51\ : std_logic;
SIGNAL \inst1|cpu|Add1~53\ : std_logic;
SIGNAL \inst1|cpu|Add1~55\ : std_logic;
SIGNAL \inst1|cpu|Add1~57\ : std_logic;
SIGNAL \inst1|cpu|Add1~59\ : std_logic;
SIGNAL \inst1|cpu|Add1~61\ : std_logic;
SIGNAL \inst1|cpu|Add1~62_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~51_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[31]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[30]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~60_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~60_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[30]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~52_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~41_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~31_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~32_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[30]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[13]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[13]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~33_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~42_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[29]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~58_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~58_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~53_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[29]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[28]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~56_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[28]~55_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~56_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[28]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[28]~54_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[28]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~35_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~43_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[28]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[27]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~54_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[27]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[27]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~54_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[27]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[27]~56_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~36_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[27]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[8]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[3]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[6]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[6]~50_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[2]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[1]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[0]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~1\ : std_logic;
SIGNAL \inst1|cpu|Add1~3\ : std_logic;
SIGNAL \inst1|cpu|Add1~5\ : std_logic;
SIGNAL \inst1|cpu|Add1~7\ : std_logic;
SIGNAL \inst1|cpu|Add1~9\ : std_logic;
SIGNAL \inst1|cpu|Add1~11\ : std_logic;
SIGNAL \inst1|cpu|Add1~13\ : std_logic;
SIGNAL \inst1|cpu|Add1~15\ : std_logic;
SIGNAL \inst1|cpu|Add1~17\ : std_logic;
SIGNAL \inst1|cpu|Add1~19\ : std_logic;
SIGNAL \inst1|cpu|Add1~21\ : std_logic;
SIGNAL \inst1|cpu|Add1~23\ : std_logic;
SIGNAL \inst1|cpu|Add1~24_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~37_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[26]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[26]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~52_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~52_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[26]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[26]~57_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[26]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[16]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~5_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\ : std_logic;
SIGNAL \inst1|timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst1|timer|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst1|timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst1|timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_crst~q\ : std_logic;
SIGNAL \inst1|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \inst1|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \inst1|cpu|D_iw[21]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[17]~60_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[17]~72_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[11]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~22_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[11]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[9]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~50_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~50_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[25]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[25]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[25]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[25]~58_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[25]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[24]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[24]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[24]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~48_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~48_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[24]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[24]~59_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~39_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[24]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[22]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|E_new_inst~q\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[21]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[20]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[19]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[18]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[17]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[16]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[15]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[14]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[13]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[12]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[11]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[10]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[9]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[8]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[7]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[6]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[4]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[3]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[2]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[1]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[0]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[31]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[30]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[26]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[25]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[24]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[23]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[23]~48_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~46_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~46_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[23]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[23]~62_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[7]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[23]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[22]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[22]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[22]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~44_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~44_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[22]~45_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[22]~60_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[22]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[6]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[22]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[21]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~42_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~42_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[21]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[21]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[21]~47_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[21]~61_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[5]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[21]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[20]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~40_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~40_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[20]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[20]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[20]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[20]~50_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[4]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[20]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[3]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[19]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[19]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[18]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[18]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[18]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[17]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[17]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[17]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[0]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[16]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[16]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[16]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[9]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[7]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[13]~28_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst1|timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst1|timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~29_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[13]~30_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[5]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[13]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[8]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[8]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[8]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[8]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[8]~feeder_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[12]~31_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[12]~33_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[4]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[12]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[11]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[11]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~35_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[11]~34_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[11]~36_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[3]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[11]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[10]~21_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[31]~69_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[31]~70_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[7]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~14_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[5]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[7]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[7]~12_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[10]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[10]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[6]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[6]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[6]~13_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[9]~7_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[9]~40_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[9]~42_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[1]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[9]~22_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[8]~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[30]~67_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[30]~68_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[4]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~1\ : std_logic;
SIGNAL \inst1|cpu|Add2~3\ : std_logic;
SIGNAL \inst1|cpu|Add2~5\ : std_logic;
SIGNAL \inst1|cpu|Add2~7\ : std_logic;
SIGNAL \inst1|cpu|Add2~9\ : std_logic;
SIGNAL \inst1|cpu|Add2~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[5]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[7]~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data[6]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[15]~5_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~23_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst1|timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst1|timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[15]~5_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[15]~22_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[15]~24_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[14]~25_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[14]~6_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[14]~27_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[6]~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[6]~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[6]~3_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[6]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[6]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[14]~8_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst1|timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst1|timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst1|timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst1|timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst1|timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst1|timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst1|timer|period_h_register[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst1|timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst1|timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst1|timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst1|timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst1|timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst1|timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst1|timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst1|timer|always0~0_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst1|timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[1]~3_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst1|timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst1|timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst1|timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst1|timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[5]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~48_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[5]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[29]~65_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[29]~66_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[1]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[1]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[21]~51_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[21]~52_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~63\ : std_logic;
SIGNAL \inst1|cpu|Add2~64_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~63\ : std_logic;
SIGNAL \inst1|cpu|Add1~64_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[32]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[3]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[0]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[0]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[2]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[1]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~8_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~7_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[4]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[16]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[14]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \inst1|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[9]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[9]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[3]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[1]~12_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[4]~9_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[4]~11_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~50_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~51_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[4]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[28]~63_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[28]~64_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[10]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[10]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~20_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[3]~12_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[3]~1_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[3]~13_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~32_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~33_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[3]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[8]~45_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[8]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[8]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[2]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[0]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[2]~17_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~37_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[2]~14_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[2]~15_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~52_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~53_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[27]~61_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[27]~62_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[5]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[5]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[5]~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[1]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[0]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[1]~3_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~17_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~3_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~18_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~16_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~40_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[1]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[25]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[25]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[26]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[26]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~11_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[4]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[16]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~32_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~32_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[14]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[14]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[14]~71_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst1|cpu|R_src1~29_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[0]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[20]~53_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[20]~54_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[3]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[13]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[13]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[9]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[9]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[24]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[24]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[23]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[23]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[6]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[4]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[11]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[11]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~15_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[10]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[8]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[5]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[5]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[14]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~28_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \inst1|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \inst1|cpu|d_read~q\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[4]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[4]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~8_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[3]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[22]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[22]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[3]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[3]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[15]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[0]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[0]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \inst1|cpu|d_write~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[2]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[2]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[0]~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~20_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~19_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~54_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~45_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~55_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[4]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~8_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[2]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[4]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[18]~57_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[18]~58_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[18]~59_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[14]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~28_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[12]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[16]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[16]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[12]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[10]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|wren~0_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ : std_logic;
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[15]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[15]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~4_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[12]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[12]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst1|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|i_read~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst1|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \inst1|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_iw[21]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[1]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[1]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_valid~q\ : std_logic;
SIGNAL \inst1|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_valid~q\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~13_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~14_combout\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \inst1|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|F_pc\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|led_out|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|led_out|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst1|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
LED <= ww_LED;
ww_INPUT_CLOCK <= INPUT_CLOCK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst1|cpu|W_rf_wr_data[31]~25_combout\ & \inst1|cpu|W_rf_wr_data[30]~26_combout\ & \inst1|cpu|W_rf_wr_data[29]~27_combout\ & 
\inst1|cpu|W_rf_wr_data[28]~28_combout\ & \inst1|cpu|W_rf_wr_data[27]~29_combout\ & \inst1|cpu|W_rf_wr_data[26]~30_combout\ & \inst1|cpu|W_rf_wr_data[25]~31_combout\ & \inst1|cpu|W_rf_wr_data[24]~32_combout\ & \inst1|cpu|W_rf_wr_data[23]~35_combout\ & 
\inst1|cpu|W_rf_wr_data[22]~33_combout\ & \inst1|cpu|W_rf_wr_data[21]~34_combout\ & \inst1|cpu|W_rf_wr_data[20]~24_combout\ & \inst1|cpu|W_rf_wr_data[19]~11_combout\ & \inst1|cpu|W_rf_wr_data[18]~12_combout\ & \inst1|cpu|W_rf_wr_data[17]~13_combout\ & 
\inst1|cpu|W_rf_wr_data[16]~15_combout\ & \inst1|cpu|W_rf_wr_data[15]~16_combout\ & \inst1|cpu|W_rf_wr_data[14]~17_combout\ & \inst1|cpu|W_rf_wr_data[13]~18_combout\ & \inst1|cpu|W_rf_wr_data[12]~19_combout\ & \inst1|cpu|W_rf_wr_data[11]~20_combout\ & 
\inst1|cpu|W_rf_wr_data[10]~21_combout\ & \inst1|cpu|W_rf_wr_data[9]~22_combout\ & \inst1|cpu|W_rf_wr_data[8]~23_combout\ & \inst1|cpu|W_rf_wr_data[7]~0_combout\ & \inst1|cpu|W_rf_wr_data[6]~1_combout\ & \inst1|cpu|W_rf_wr_data[5]~2_combout\ & 
\inst1|cpu|W_rf_wr_data[4]~3_combout\ & \inst1|cpu|W_rf_wr_data[3]~4_combout\ & \inst1|cpu|W_rf_wr_data[2]~5_combout\ & \inst1|cpu|W_rf_wr_data[1]~7_combout\ & \inst1|cpu|W_rf_wr_data[0]~10_combout\);

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|R_dst_regnum\(4) & \inst1|cpu|R_dst_regnum\(3) & \inst1|cpu|R_dst_regnum\(2) & \inst1|cpu|R_dst_regnum\(1) & \inst1|cpu|R_dst_regnum\(0)
);

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|cpu|D_iw\(26) & \inst1|cpu|D_iw\(25) & \inst1|cpu|D_iw\(24) & \inst1|cpu|D_iw\(23) & \inst1|cpu|D_iw\(22));

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst1|cpu|W_rf_wr_data[31]~25_combout\ & \inst1|cpu|W_rf_wr_data[30]~26_combout\ & \inst1|cpu|W_rf_wr_data[29]~27_combout\ & 
\inst1|cpu|W_rf_wr_data[28]~28_combout\ & \inst1|cpu|W_rf_wr_data[27]~29_combout\ & \inst1|cpu|W_rf_wr_data[26]~30_combout\ & \inst1|cpu|W_rf_wr_data[25]~31_combout\ & \inst1|cpu|W_rf_wr_data[24]~32_combout\ & \inst1|cpu|W_rf_wr_data[23]~35_combout\ & 
\inst1|cpu|W_rf_wr_data[22]~33_combout\ & \inst1|cpu|W_rf_wr_data[21]~34_combout\ & \inst1|cpu|W_rf_wr_data[20]~24_combout\ & \inst1|cpu|W_rf_wr_data[19]~11_combout\ & \inst1|cpu|W_rf_wr_data[18]~12_combout\ & \inst1|cpu|W_rf_wr_data[17]~13_combout\ & 
\inst1|cpu|W_rf_wr_data[16]~15_combout\ & \inst1|cpu|W_rf_wr_data[15]~16_combout\ & \inst1|cpu|W_rf_wr_data[14]~17_combout\ & \inst1|cpu|W_rf_wr_data[13]~18_combout\ & \inst1|cpu|W_rf_wr_data[12]~19_combout\ & \inst1|cpu|W_rf_wr_data[11]~20_combout\ & 
\inst1|cpu|W_rf_wr_data[10]~21_combout\ & \inst1|cpu|W_rf_wr_data[9]~22_combout\ & \inst1|cpu|W_rf_wr_data[8]~23_combout\ & \inst1|cpu|W_rf_wr_data[7]~0_combout\ & \inst1|cpu|W_rf_wr_data[6]~1_combout\ & \inst1|cpu|W_rf_wr_data[5]~2_combout\ & 
\inst1|cpu|W_rf_wr_data[4]~3_combout\ & \inst1|cpu|W_rf_wr_data[3]~4_combout\ & \inst1|cpu|W_rf_wr_data[2]~5_combout\ & \inst1|cpu|W_rf_wr_data[1]~7_combout\ & \inst1|cpu|W_rf_wr_data[0]~10_combout\);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|R_dst_regnum\(4) & \inst1|cpu|R_dst_regnum\(3) & \inst1|cpu|R_dst_regnum\(2) & \inst1|cpu|R_dst_regnum\(1) & \inst1|cpu|R_dst_regnum\(0)
);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|cpu|D_iw\(31) & \inst1|cpu|D_iw\(30) & \inst1|cpu|D_iw\(29) & \inst1|cpu|D_iw\(28) & \inst1|cpu|D_iw\(27));

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ & gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~9_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~10_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)
& \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\(0) <= \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1) & 
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst1|cpu|d_writedata\(7) & \inst1|cpu|d_writedata\(6) & \inst1|cpu|d_writedata\(5) & \inst1|cpu|d_writedata\(4) & \inst1|cpu|d_writedata\(3) & \inst1|cpu|d_writedata\(2) & \inst1|cpu|d_writedata\(1) & 
\inst1|cpu|d_writedata\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ & gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~19_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~18_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\INPUT_CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INPUT_CLOCK~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

\inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|rst_controller|r_sync_rst~q\);
\inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8);
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst1|rst_controller|r_sync_rst~clkctrl_outclk\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\inst1|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \inst1|rst_controller|r_early_rst~q\;
\inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ <= NOT \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\;
\inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \inst1|cpu|F_pc_sel_nxt.10~0_combout\;
\inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst1|cpu|av_ld_rshift8~1_combout\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;

-- Location: FF_X59_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X59_Y56_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X59_Y56_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X58_Y56_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X58_Y56_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X58_Y56_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X58_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X59_Y56_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X59_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X59_Y56_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X59_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X59_Y56_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X59_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X58_Y56_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X58_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X58_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X58_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X58_Y56_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X58_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X58_Y56_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X58_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X59_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X59_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X59_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X58_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X58_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X58_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X58_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X72_Y73_N2
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(7),
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X72_Y73_N9
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(6),
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X87_Y73_N9
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(5),
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X87_Y73_N16
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(4),
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X107_Y73_N16
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(3),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X94_Y73_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(2),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X94_Y73_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X69_Y73_N16
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y36_N15
\INPUT_CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT_CLOCK,
	o => \INPUT_CLOCK~input_o\);

-- Location: CLKCTRL_G4
\INPUT_CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INPUT_CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INPUT_CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X57_Y57_N6
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X57_Y54_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X57_Y54_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X57_Y54_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X57_Y54_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X57_Y54_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X57_Y54_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X57_Y54_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X57_Y54_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X57_Y54_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X57_Y54_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X57_Y54_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X57_Y54_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X57_Y54_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X57_Y54_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X60_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X60_Y56_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X60_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X60_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X60_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X60_Y56_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X60_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X60_Y56_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X60_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X60_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X57_Y54_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X57_Y54_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X57_Y54_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X57_Y54_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X57_Y54_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X57_Y54_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X62_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X62_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X62_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X62_Y56_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X62_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X62_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X57_Y54_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X57_Y54_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X56_Y54_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X56_Y54_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X56_Y54_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X56_Y54_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X56_Y54_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X56_Y54_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X56_Y54_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X56_Y54_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X56_Y54_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X56_Y54_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X56_Y54_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X56_Y54_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X56_Y54_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X56_Y54_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y54_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X56_Y54_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X56_Y54_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X56_Y54_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X56_Y54_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y54_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X56_Y54_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X57_Y54_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X57_Y53_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X57_Y57_N12
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X57_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X55_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X57_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X57_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X57_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X57_Y56_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X57_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X57_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X57_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X57_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X57_Y56_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X57_Y56_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X57_Y56_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X57_Y56_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: FF_X57_Y48_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\);

-- Location: LCCOMB_X58_Y49_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X58_Y50_N20
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|cpu|d_write~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X58_Y49_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X58_Y50_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\);

-- Location: FF_X58_Y50_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X58_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|hbreak_enabled~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X58_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X58_Y50_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X58_Y55_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X56_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X56_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X56_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: FF_X56_Y56_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X58_Y55_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X58_Y55_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X58_Y55_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X56_Y54_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X56_Y54_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X58_Y55_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X58_Y55_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X58_Y55_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X61_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X59_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X58_Y55_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X59_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X59_Y56_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X59_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: LCCOMB_X56_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X58_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X58_Y56_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X59_Y56_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X59_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X59_Y56_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X59_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X59_Y56_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X62_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X61_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X61_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X62_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: FF_X61_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X61_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X61_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X62_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCCOMB_X58_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X58_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X58_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X58_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X58_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X58_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X58_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X58_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X62_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: FF_X59_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X58_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X58_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X58_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X58_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: FF_X58_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X58_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X58_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X58_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X58_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X58_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X58_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X57_Y57_N30
\inst1|rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X57_Y57_N31
\inst1|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X57_Y57_N2
\inst1|rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain~1_combout\ = (\inst1|rst_controller|r_sync_rst_chain\(3) & \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|r_sync_rst_chain\(3),
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X57_Y57_N3
\inst1|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X57_Y57_N13
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y57_N24
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X57_Y57_N25
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X57_Y57_N28
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X57_Y57_N29
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X57_Y57_N8
\inst1|rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|always2~0_combout\ = (\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\inst1|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|rst_controller|r_sync_rst_chain\(2),
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst1|rst_controller|always2~0_combout\);

-- Location: FF_X57_Y57_N9
\inst1|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X62_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X62_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X62_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\altera_internal_jtag~TDIUTAP\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X62_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X61_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X62_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X62_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35));

-- Location: FF_X59_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X58_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X58_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X58_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X59_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X58_Y52_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X58_Y52_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X55_Y49_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: FF_X55_Y49_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X57_Y51_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X57_Y51_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X57_Y51_N25
\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X57_Y51_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\)) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X56_Y51_N17
\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X57_Y51_N0
\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: FF_X56_Y47_N23
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X66_Y48_N30
\inst1|cpu|D_wr_dst_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~7_combout\ = (\inst1|cpu|D_iw\(1)) # (!\inst1|cpu|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(1),
	combout => \inst1|cpu|D_wr_dst_reg~7_combout\);

-- Location: LCCOMB_X65_Y47_N0
\inst1|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_hi_imm16~0_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(3)) # (\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X65_Y47_N24
\inst1|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_hi_imm16~1_combout\ = (\inst1|cpu|D_iw\(5) & (\inst1|cpu|D_iw\(2) & \inst1|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst1|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X65_Y47_N25
\inst1|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X67_Y47_N26
\inst1|cpu|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~0_combout\ = (\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & (\inst1|cpu|D_iw\(4) & \inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal2~0_combout\);

-- Location: LCCOMB_X67_Y51_N20
\inst1|cpu|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~5_combout\ = (\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(2) & \inst1|cpu|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|Equal2~0_combout\,
	combout => \inst1|cpu|Equal2~5_combout\);

-- Location: LCCOMB_X58_Y52_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X65_Y47_N22
\inst1|cpu|D_ctrl_b_is_dst~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~3_combout\ = (\inst1|cpu|D_iw\(0) & (((!\inst1|cpu|D_iw\(2))))) # (!\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(2) & ((!\inst1|cpu|D_ctrl_b_is_dst~0_combout\))) # (!\inst1|cpu|D_iw\(2) & (!\inst1|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \inst1|cpu|D_ctrl_b_is_dst~3_combout\);

-- Location: FF_X59_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X57_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X57_Y52_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X57_Y52_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X57_Y52_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X57_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X57_Y52_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X57_Y52_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X57_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X58_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X62_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \inst1|rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|r_sync_rst~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X62_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X62_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X62_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X62_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X62_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X59_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X62_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\);

-- Location: FF_X59_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X59_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X59_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X57_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X57_Y52_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X57_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X57_Y52_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X67_Y47_N0
\inst1|cpu|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~3_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & (!\inst1|cpu|D_iw\(4) & !\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal2~3_combout\);

-- Location: LCCOMB_X62_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: LCCOMB_X58_Y50_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X62_Y52_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X59_Y52_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X59_Y52_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(26));

-- Location: FF_X60_Y48_N23
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X57_Y50_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3));

-- Location: LCCOMB_X61_Y49_N22
\inst1|cpu|Equal133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal133~0_combout\ = (!\inst1|cpu|D_iw\(4) & !\inst1|cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal133~0_combout\);

-- Location: FF_X57_Y47_N27
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\);

-- Location: LCCOMB_X57_Y47_N26
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\))) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\,
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X57_Y51_N8
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X57_Y51_N20
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- !\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X57_Y51_N21
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X57_Y51_N6
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X58_Y51_N17
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\);

-- Location: FF_X57_Y51_N5
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X57_Y51_N4
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\)))) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X58_Y51_N13
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X58_Y51_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ = (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X57_Y48_N26
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X55_Y47_N24
\inst1|mm_interconnect_0|addr_router_001|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\ = (\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & !\inst1|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datac => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\);

-- Location: LCCOMB_X61_Y47_N6
\inst1|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~0_combout\ = (\inst1|cpu|av_ld_align_cycle\(0) $ (((\inst1|cpu|D_iw\(4)) # (!\inst1|cpu|D_iw\(3))))) # (!\inst1|cpu|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_align_cycle\(0),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|av_ld_align_cycle\(1),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X61_Y47_N16
\inst1|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_aligning_data_nxt~0_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((!\inst1|cpu|D_iw\(4) & \inst1|cpu|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data_nxt~0_combout\,
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X61_Y47_N17
\inst1|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X57_Y50_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3) = (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3));

-- Location: FF_X56_Y52_N9
\inst1|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(2));

-- Location: LCCOMB_X56_Y52_N8
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X67_Y49_N16
\inst1|cpu|Equal101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~1_combout\ = (!\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(16) & !\inst1|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|Equal101~1_combout\);

-- Location: LCCOMB_X67_Y49_N12
\inst1|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~0_combout\ = (\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_iw\(13) & (\inst1|cpu|D_iw\(5) & !\inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X67_Y49_N24
\inst1|cpu|Equal101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~2_combout\ = (\inst1|cpu|D_iw\(12) & (\inst1|cpu|Equal101~1_combout\ & (!\inst1|cpu|D_iw\(14) & \inst1|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|Equal101~1_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|Equal101~2_combout\);

-- Location: FF_X67_Y49_N25
\inst1|cpu|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|Equal101~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X63_Y52_N8
\inst1|cpu|E_alu_result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result~26_combout\ = (\inst1|cpu|R_ctrl_br_cmp~q\) # (\inst1|cpu|R_ctrl_rdctl_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result~26_combout\);

-- Location: LCCOMB_X56_Y48_N8
\inst1|led_out|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[3]~feeder_combout\ = \inst1|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(3),
	combout => \inst1|led_out|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N2
\inst1|led_out|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|always0~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & (!\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|led_out|always0~0_combout\);

-- Location: LCCOMB_X57_Y47_N0
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\inst1|cpu|W_alu_result\(4) & (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|cpu|W_alu_result\(5) & \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X56_Y48_N6
\inst1|led_out|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|always0~1_combout\ = (\inst1|led_out|always0~0_combout\ & (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|always0~0_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst1|led_out|always0~1_combout\);

-- Location: FF_X56_Y48_N9
\inst1|led_out|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[3]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(3));

-- Location: LCCOMB_X55_Y47_N30
\inst1|led_out|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(3) = (\inst1|led_out|data_out\(3) & (!\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|data_out\(3),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|led_out|readdata\(3));

-- Location: FF_X55_Y47_N31
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X57_Y47_N18
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst1|cpu|W_alu_result\(4) & (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ $ (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X57_Y47_N4
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\inst1|cpu|W_alu_result\(5) & !\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X55_Y47_N14
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\ = (\inst1|cpu|d_read~q\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: FF_X55_Y47_N15
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X55_Y45_N26
\inst1|timer|period_l_register[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[3]~1_combout\ = !\inst1|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(3),
	combout => \inst1|timer|period_l_register[3]~1_combout\);

-- Location: LCCOMB_X58_Y47_N26
\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\ = (\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\);

-- Location: FF_X58_Y47_N27
\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X58_Y47_N16
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~6_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X58_Y47_N17
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X58_Y47_N30
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X58_Y47_N8
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\ & !\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X58_Y47_N9
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X58_Y47_N6
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\ & (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0) $ 
-- (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X58_Y47_N7
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X58_Y47_N28
\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1) & (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X58_Y47_N0
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|jtag_uart|fifo_rd~0_combout\ & 
-- (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|jtag_uart|fifo_rd~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X58_Y47_N2
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\inst1|cpu|W_alu_result\(5) & \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X58_Y47_N18
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X58_Y47_N19
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X63_Y50_N10
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (!\inst1|cpu|W_alu_result\(5) & 
-- !\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datab => \inst1|cpu|W_alu_result\(5),
	datac => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X57_Y50_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3));

-- Location: FF_X58_Y53_N17
\inst1|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(4));

-- Location: LCCOMB_X56_Y48_N22
\inst1|led_out|data_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[4]~feeder_combout\ = \inst1|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(4),
	combout => \inst1|led_out|data_out[4]~feeder_combout\);

-- Location: FF_X56_Y48_N23
\inst1|led_out|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[4]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(4));

-- Location: LCCOMB_X61_Y48_N22
\inst1|led_out|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(4) = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & \inst1|led_out|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|led_out|data_out\(4),
	combout => \inst1|led_out|readdata\(4));

-- Location: FF_X61_Y48_N23
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X58_Y51_N8
\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X58_Y53_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst1|cpu|d_writedata\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(4),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: FF_X63_Y49_N9
\inst1|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[25]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(9));

-- Location: LCCOMB_X61_Y52_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(9),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X65_Y54_N14
\inst1|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[0]~0_combout\ = \inst1|cpu|F_pc\(0) $ (VCC)
-- \inst1|cpu|F_pc_plus_one[0]~1\ = CARRY(\inst1|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst1|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X67_Y51_N6
\inst1|cpu|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~9_combout\ = (\inst1|cpu|D_iw\(5) & !\inst1|cpu|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|Equal2~9_combout\);

-- Location: LCCOMB_X66_Y50_N20
\inst1|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_break~0_combout\ = (\inst1|cpu|D_iw\(13) & (\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_iw\(16) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|Equal2~0_combout\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X66_Y50_N18
\inst1|cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_break~1_combout\ = (!\inst1|cpu|D_iw\(12) & (\inst1|cpu|D_ctrl_break~0_combout\ & (!\inst1|cpu|D_iw\(14) & \inst1|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|D_ctrl_break~0_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_break~1_combout\);

-- Location: FF_X66_Y50_N19
\inst1|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_break~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X67_Y49_N26
\inst1|cpu|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~4_combout\ = (\inst1|cpu|Equal2~0_combout\ & (!\inst1|cpu|D_iw\(15) & (\inst1|cpu|D_iw\(16) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(15),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X67_Y49_N14
\inst1|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~2_combout\ = (((\inst1|cpu|D_iw\(12)) # (!\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|D_ctrl_break~0_combout\)) # (!\inst1|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_ctrl_break~0_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(12),
	combout => \inst1|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X67_Y49_N20
\inst1|cpu|D_ctrl_exception~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~5_combout\ = (\inst1|cpu|D_iw\(13) & (((!\inst1|cpu|D_iw\(14) & \inst1|cpu|D_iw\(11))) # (!\inst1|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_iw\(12),
	combout => \inst1|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X67_Y49_N4
\inst1|cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~combout\ = (((\inst1|cpu|D_ctrl_exception~4_combout\ & \inst1|cpu|D_ctrl_exception~5_combout\)) # (!\inst1|cpu|D_ctrl_exception~3_combout\)) # (!\inst1|cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_exception~4_combout\,
	datab => \inst1|cpu|D_ctrl_exception~2_combout\,
	datac => \inst1|cpu|D_ctrl_exception~3_combout\,
	datad => \inst1|cpu|D_ctrl_exception~5_combout\,
	combout => \inst1|cpu|D_ctrl_exception~combout\);

-- Location: FF_X67_Y49_N5
\inst1|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_exception~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X66_Y49_N14
\inst1|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\inst1|cpu|R_ctrl_break~q\ & !\inst1|cpu|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X66_Y50_N24
\inst1|cpu|Equal101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~3_combout\ = (\inst1|cpu|D_iw\(11) & (\inst1|cpu|Equal2~0_combout\ & (!\inst1|cpu|D_iw\(16) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|Equal2~0_combout\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|Equal101~3_combout\);

-- Location: LCCOMB_X66_Y50_N30
\inst1|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (!\inst1|cpu|D_iw\(12) & (\inst1|cpu|Equal101~3_combout\ & ((\inst1|cpu|D_iw\(15)) # (\inst1|cpu|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal101~3_combout\,
	combout => \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X67_Y50_N12
\inst1|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_jmp_direct~0_combout\ = (!\inst1|cpu|D_iw\(5) & (\inst1|cpu|Equal133~0_combout\ & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|Equal133~0_combout\,
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X66_Y50_N6
\inst1|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\inst1|cpu|Equal101~4_combout\) # ((\inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # (\inst1|cpu|D_ctrl_jmp_direct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~4_combout\,
	datac => \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \inst1|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X66_Y50_N7
\inst1|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X67_Y51_N30
\inst1|cpu|D_logic_op_raw[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op_raw[1]~1_combout\ = (\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|Equal2~9_combout\ & ((\inst1|cpu|D_iw\(15)))) # (!\inst1|cpu|Equal2~9_combout\ & (\inst1|cpu|D_iw\(4))))) # (!\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datab => \inst1|cpu|Equal2~0_combout\,
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_logic_op_raw[1]~1_combout\);

-- Location: FF_X67_Y51_N31
\inst1|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_logic_op_raw[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_compare_op\(1));

-- Location: LCCOMB_X67_Y47_N10
\inst1|cpu|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~7_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & (\inst1|cpu|D_iw\(4) & !\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal2~7_combout\);

-- Location: LCCOMB_X67_Y47_N6
\inst1|cpu|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~2_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & (!\inst1|cpu|D_iw\(4) & \inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal2~2_combout\);

-- Location: LCCOMB_X67_Y47_N2
\inst1|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\inst1|cpu|Equal2~7_combout\ & (\inst1|cpu|D_iw\(2) $ ((\inst1|cpu|D_iw\(5))))) # (!\inst1|cpu|Equal2~7_combout\ & (\inst1|cpu|Equal2~2_combout\ & (\inst1|cpu|D_iw\(2) $ (\inst1|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~7_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|Equal2~2_combout\,
	combout => \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X67_Y47_N18
\inst1|cpu|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~4_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & (\inst1|cpu|D_iw\(4) & \inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|Equal2~4_combout\);

-- Location: LCCOMB_X66_Y47_N18
\inst1|cpu|Equal2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~16_combout\ = (\inst1|cpu|D_iw\(2) & (!\inst1|cpu|D_iw\(5) & \inst1|cpu|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|Equal2~4_combout\,
	combout => \inst1|cpu|Equal2~16_combout\);

-- Location: LCCOMB_X67_Y49_N2
\inst1|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_logical~0_combout\ = (\inst1|cpu|Equal2~0_combout\ & (!\inst1|cpu|D_iw\(13) & (\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X66_Y47_N14
\inst1|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (\inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\inst1|cpu|Equal2~16_combout\) # ((!\inst1|cpu|D_iw\(11) & \inst1|cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \inst1|cpu|Equal2~16_combout\,
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X66_Y47_N15
\inst1|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X56_Y52_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\inst1|cpu|d_writedata\(2) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(2),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X56_Y52_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X58_Y53_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(4),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X58_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4));

-- Location: FF_X67_Y50_N13
\inst1|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X62_Y52_N8
\inst1|cpu|d_writedata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[29]~feeder_combout\ = \inst1|cpu|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata[29]~5_combout\,
	combout => \inst1|cpu|d_writedata[29]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N16
\inst1|mm_interconnect_0|addr_router_001|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\inst1|cpu|W_alu_result\(3) & (\inst1|cpu|W_alu_result\(5) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X55_Y51_N18
\inst1|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~1_combout\ = (\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|jtag_uart|fifo_rd~1_combout\);

-- Location: LCCOMB_X58_Y49_N24
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|jtag_uart|av_waitrequest~q\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (\inst1|cpu|d_read~q\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|av_waitrequest~q\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X58_Y49_N28
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ = (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|jtag_uart|av_waitrequest~q\ & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\);

-- Location: LCCOMB_X55_Y47_N22
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (\inst1|cpu|d_read~q\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ 
-- & \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X55_Y47_N23
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X55_Y47_N18
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X55_Y47_N0
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # ((\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X55_Y47_N1
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X55_Y47_N16
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X55_Y47_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X55_Y51_N0
\inst1|jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_waitrequest~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|jtag_uart|av_waitrequest~q\ & \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst1|jtag_uart|av_waitrequest~0_combout\);

-- Location: FF_X55_Y51_N1
\inst1|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_waitrequest~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X55_Y51_N22
\inst1|jtag_uart|fifo_rd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~3_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (\inst1|jtag_uart|fifo_rd~1_combout\ & (!\inst1|jtag_uart|av_waitrequest~q\ & 
-- !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datab => \inst1|jtag_uart|fifo_rd~1_combout\,
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|jtag_uart|fifo_rd~3_combout\);

-- Location: FF_X55_Y51_N23
\inst1|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|fifo_rd~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|read_0~q\);

-- Location: LCCOMB_X52_Y54_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst1|jtag_uart|wr_rfifo~combout\)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X54_Y55_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X58_Y55_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X58_Y55_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X58_Y55_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X58_Y55_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X61_Y55_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X54_Y55_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X58_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X58_Y55_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X58_Y55_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X58_Y56_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X58_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X58_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X58_Y56_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X61_Y55_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X61_Y55_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X61_Y55_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X61_Y55_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X61_Y55_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X54_Y55_N30
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X54_Y55_N31
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X54_Y55_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X54_Y55_N21
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X54_Y55_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X54_Y55_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X54_Y55_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X54_Y55_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X54_Y55_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X54_Y55_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X54_Y55_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X54_Y55_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X54_Y55_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X54_Y55_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X54_Y55_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X54_Y55_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X54_Y55_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X54_Y55_N7
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X54_Y55_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X54_Y55_N9
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X55_Y55_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X54_Y54_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: FF_X53_Y54_N25
\inst1|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X54_Y54_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|t_dav~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X54_Y54_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X54_Y54_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X54_Y54_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X53_Y54_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst1|jtag_uart|t_dav~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X53_Y54_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X55_Y55_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X53_Y54_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X53_Y54_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X53_Y54_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X53_Y54_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: FF_X55_Y54_N31
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X53_Y54_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X53_Y54_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X55_Y51_N24
\inst1|jtag_uart|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_waitrequest~1_combout\ = (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst1|jtag_uart|av_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	combout => \inst1|jtag_uart|av_waitrequest~1_combout\);

-- Location: LCCOMB_X52_Y54_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst1|jtag_uart|wr_rfifo~combout\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|wr_rfifo~combout\ $ (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X52_Y54_N30
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X52_Y54_N31
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X53_Y54_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X53_Y54_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- (\inst1|jtag_uart|wr_rfifo~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datad => \inst1|jtag_uart|wr_rfifo~combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X53_Y54_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X53_Y54_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst1|jtag_uart|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \inst1|jtag_uart|fifo_rd~2_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X53_Y54_N29
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X55_Y51_N28
\inst1|jtag_uart|fifo_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (\inst1|jtag_uart|av_waitrequest~1_combout\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \inst1|jtag_uart|fifo_rd~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datab => \inst1|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|fifo_rd~1_combout\,
	combout => \inst1|jtag_uart|fifo_rd~2_combout\);

-- Location: LCCOMB_X53_Y54_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \inst1|jtag_uart|fifo_rd~2_combout\ $ (((\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|fifo_rd~2_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X52_Y54_N21
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y54_N22
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst1|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y54_N23
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y54_N24
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst1|jtag_uart|wr_rfifo~combout\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|wr_rfifo~combout\ $ (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y54_N25
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y54_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst1|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y54_N27
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X52_Y54_N29
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X53_Y54_N30
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X53_Y54_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X53_Y54_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst1|jtag_uart|fifo_rd~2_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst1|jtag_uart|fifo_rd~2_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X53_Y54_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X53_Y54_N20
\inst1|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|wr_rfifo~combout\ = (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst1|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X54_Y54_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X52_Y51_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y51_N1
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y51_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y51_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y51_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y51_N5
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y51_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y51_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y51_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y51_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y51_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y51_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X55_Y51_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X55_Y51_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X55_Y51_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X55_Y51_N5
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X55_Y51_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X55_Y51_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X55_Y51_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X55_Y51_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X55_Y51_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X55_Y51_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X55_Y51_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X55_Y51_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y55_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X55_Y54_N29
\inst1|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|r_val~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|r_val~q\);

-- Location: LCCOMB_X55_Y54_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst1|jtag_uart|r_val~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X55_Y54_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X55_Y54_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst1|jtag_uart|r_val~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: FF_X58_Y53_N7
\inst1|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(0));

-- Location: LCCOMB_X52_Y53_N16
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y53_N17
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y53_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y53_N19
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y53_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y53_N21
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y53_N22
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y53_N23
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y53_N24
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y53_N25
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y53_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y53_N27
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y53_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X50_Y53_N5
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X50_Y53_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y53_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X50_Y53_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y53_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X50_Y53_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y53_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X50_Y53_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y53_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X50_Y53_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X50_Y53_N15
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X58_Y53_N5
\inst1|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(1));

-- Location: FF_X56_Y48_N1
\inst1|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(5));

-- Location: FF_X56_Y49_N25
\inst1|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(6));

-- Location: M9K_X51_Y53_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst1|jtag_uart|r_val~0_combout\,
	ena2 => \inst1|jtag_uart|fifo_wr~q\,
	clr0 => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y55_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X54_Y55_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X54_Y55_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X55_Y55_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X52_Y55_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X52_Y55_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X52_Y55_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X52_Y55_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X52_Y55_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X52_Y55_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X52_Y55_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X52_Y55_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X52_Y55_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X52_Y55_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X52_Y55_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X55_Y54_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X55_Y54_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X55_Y55_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X55_Y55_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X54_Y55_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X54_Y55_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X54_Y54_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X54_Y54_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X54_Y54_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X54_Y54_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X55_Y54_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X55_Y54_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X55_Y54_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X55_Y54_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: FF_X55_Y54_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X55_Y54_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X55_Y54_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X55_Y54_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X52_Y53_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst1|jtag_uart|fifo_wr~q\)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|fifo_wr~q\ $ 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X52_Y53_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst1|jtag_uart|fifo_wr~q\ $ (\inst1|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datad => \inst1|jtag_uart|r_val~0_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X52_Y53_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y53_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst1|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst1|jtag_uart|fifo_wr~q\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y53_N5
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y53_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst1|jtag_uart|fifo_wr~q\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|fifo_wr~q\ $ (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y53_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y53_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst1|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst1|jtag_uart|fifo_wr~q\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y53_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y53_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst1|jtag_uart|fifo_wr~q\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|fifo_wr~q\ $ (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y53_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y53_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X52_Y53_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X53_Y53_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X53_Y53_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\inst1|jtag_uart|r_val~0_combout\))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst1|jtag_uart|r_val~0_combout\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X53_Y53_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst1|jtag_uart|fifo_wr~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst1|jtag_uart|fifo_wr~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X53_Y53_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X55_Y54_N28
\inst1|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|r_val~0_combout\ = (!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\) # (!\inst1|jtag_uart|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|r_val~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst1|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X53_Y53_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X53_Y53_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst1|jtag_uart|fifo_wr~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|fifo_wr~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X53_Y53_N30
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst1|jtag_uart|r_val~0_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|r_val~0_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X53_Y53_N31
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X55_Y51_N20
\inst1|jtag_uart|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_waitrequest~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst1|jtag_uart|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	combout => \inst1|jtag_uart|av_waitrequest~2_combout\);

-- Location: LCCOMB_X55_Y51_N14
\inst1|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_wr~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\inst1|cpu|W_alu_result\(2) & (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \inst1|jtag_uart|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|av_waitrequest~2_combout\,
	combout => \inst1|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X55_Y51_N15
\inst1|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X54_Y55_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X54_Y55_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X52_Y55_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X52_Y55_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X52_Y55_N7
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X52_Y55_N30
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X52_Y55_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X52_Y55_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X52_Y55_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X52_Y55_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X52_Y55_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X52_Y55_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X52_Y55_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X55_Y55_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X55_Y55_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X55_Y55_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X52_Y55_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X52_Y55_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X55_Y55_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X54_Y55_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X54_Y55_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X55_Y55_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X55_Y55_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X51_Y51_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst1|jtag_uart|fifo_rd~2_combout\,
	portadatain => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y48_N30
\inst1|jtag_uart|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[5]~3_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst1|jtag_uart|av_readdata[5]~3_combout\);

-- Location: FF_X59_Y48_N31
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[5]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X56_Y46_N30
\inst1|timer|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~0_combout\ = (\inst1|cpu|W_alu_result\(2) & (\inst1|cpu|W_alu_result\(3) & !\inst1|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|Equal6~0_combout\);

-- Location: LCCOMB_X55_Y46_N16
\inst1|timer|period_h_register[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_h_register[5]~feeder_combout\ = \inst1|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(5),
	combout => \inst1|timer|period_h_register[5]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N30
\inst1|timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_h_wr_strobe~combout\ = (\inst1|cpu|W_alu_result\(2) & (\inst1|timer|period_l_wr_strobe~2_combout\ & (!\inst1|cpu|W_alu_result\(4) & \inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|period_l_wr_strobe~2_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|period_h_wr_strobe~combout\);

-- Location: FF_X55_Y46_N17
\inst1|timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_h_register[5]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(5));

-- Location: FF_X55_Y46_N3
\inst1|timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(5));

-- Location: LCCOMB_X53_Y45_N0
\inst1|timer|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~1_combout\ = (!\inst1|cpu|W_alu_result\(2) & (\inst1|cpu|W_alu_result\(3) & !\inst1|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|Equal6~1_combout\);

-- Location: LCCOMB_X55_Y46_N2
\inst1|timer|read_mux_out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[5]~6_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(5)) # ((\inst1|timer|period_l_register\(5) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (((\inst1|timer|period_l_register\(5) & \inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_h_register\(5),
	datac => \inst1|timer|period_l_register\(5),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[5]~6_combout\);

-- Location: LCCOMB_X54_Y46_N0
\inst1|timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[0]~32_combout\ = !\inst1|timer|internal_counter\(0)
-- \inst1|timer|internal_counter[0]~33\ = CARRY(!\inst1|timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(0),
	combout => \inst1|timer|internal_counter[0]~32_combout\,
	cout => \inst1|timer|internal_counter[0]~33\);

-- Location: LCCOMB_X55_Y46_N26
\inst1|timer|period_l_register[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[0]~4_combout\ = !\inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(0),
	combout => \inst1|timer|period_l_register[0]~4_combout\);

-- Location: FF_X55_Y46_N27
\inst1|timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(0));

-- Location: LCCOMB_X54_Y46_N10
\inst1|timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[5]~42_combout\ = (\inst1|timer|internal_counter\(5) & (\inst1|timer|internal_counter[4]~41\ & VCC)) # (!\inst1|timer|internal_counter\(5) & (!\inst1|timer|internal_counter[4]~41\))
-- \inst1|timer|internal_counter[5]~43\ = CARRY((!\inst1|timer|internal_counter\(5) & !\inst1|timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(5),
	datad => VCC,
	cin => \inst1|timer|internal_counter[4]~41\,
	combout => \inst1|timer|internal_counter[5]~42_combout\,
	cout => \inst1|timer|internal_counter[5]~43\);

-- Location: LCCOMB_X54_Y46_N12
\inst1|timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[6]~44_combout\ = (\inst1|timer|internal_counter\(6) & (!\inst1|timer|internal_counter[5]~43\)) # (!\inst1|timer|internal_counter\(6) & ((\inst1|timer|internal_counter[5]~43\) # (GND)))
-- \inst1|timer|internal_counter[6]~45\ = CARRY((!\inst1|timer|internal_counter[5]~43\) # (!\inst1|timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(6),
	datad => VCC,
	cin => \inst1|timer|internal_counter[5]~43\,
	combout => \inst1|timer|internal_counter[6]~44_combout\,
	cout => \inst1|timer|internal_counter[6]~45\);

-- Location: LCCOMB_X55_Y45_N14
\inst1|timer|period_l_register[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[6]~0_combout\ = !\inst1|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(6),
	combout => \inst1|timer|period_l_register[6]~0_combout\);

-- Location: FF_X55_Y45_N15
\inst1|timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[6]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(6));

-- Location: LCCOMB_X54_Y47_N10
\inst1|timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|force_reload~0_combout\ = (\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(4) & \inst1|timer|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|timer|period_l_wr_strobe~2_combout\,
	combout => \inst1|timer|force_reload~0_combout\);

-- Location: FF_X54_Y47_N11
\inst1|timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|force_reload~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|force_reload~q\);

-- Location: LCCOMB_X54_Y47_N18
\inst1|timer|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|control_wr_strobe~combout\ = (\inst1|cpu|W_alu_result\(2) & (\inst1|timer|period_l_wr_strobe~2_combout\ & (!\inst1|cpu|W_alu_result\(4) & !\inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|period_l_wr_strobe~2_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|control_wr_strobe~combout\);

-- Location: FF_X54_Y47_N27
\inst1|timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(1));

-- Location: LCCOMB_X54_Y47_N26
\inst1|timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_is_running~0_combout\ = (!\inst1|timer|force_reload~q\ & (\inst1|timer|counter_is_running~q\ & ((\inst1|timer|control_register\(1)) # (!\inst1|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|force_reload~q\,
	datab => \inst1|timer|Equal0~10_combout\,
	datac => \inst1|timer|control_register\(1),
	datad => \inst1|timer|counter_is_running~q\,
	combout => \inst1|timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X54_Y47_N12
\inst1|timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_is_running~1_combout\ = (\inst1|timer|control_wr_strobe~combout\ & ((\inst1|cpu|d_writedata\(2)) # ((!\inst1|cpu|d_writedata\(3) & \inst1|timer|counter_is_running~0_combout\)))) # (!\inst1|timer|control_wr_strobe~combout\ & 
-- (((\inst1|timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|control_wr_strobe~combout\,
	datab => \inst1|cpu|d_writedata\(2),
	datac => \inst1|cpu|d_writedata\(3),
	datad => \inst1|timer|counter_is_running~0_combout\,
	combout => \inst1|timer|counter_is_running~1_combout\);

-- Location: FF_X54_Y47_N13
\inst1|timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_is_running~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_is_running~q\);

-- Location: LCCOMB_X54_Y47_N6
\inst1|timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|always0~1_combout\ = (\inst1|timer|force_reload~q\) # (\inst1|timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|force_reload~q\,
	datad => \inst1|timer|counter_is_running~q\,
	combout => \inst1|timer|always0~1_combout\);

-- Location: FF_X54_Y46_N13
\inst1|timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[6]~44_combout\,
	asdata => \inst1|timer|period_l_register\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(6));

-- Location: LCCOMB_X54_Y46_N14
\inst1|timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[7]~46_combout\ = (\inst1|timer|internal_counter\(7) & (\inst1|timer|internal_counter[6]~45\ & VCC)) # (!\inst1|timer|internal_counter\(7) & (!\inst1|timer|internal_counter[6]~45\))
-- \inst1|timer|internal_counter[7]~47\ = CARRY((!\inst1|timer|internal_counter\(7) & !\inst1|timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(7),
	datad => VCC,
	cin => \inst1|timer|internal_counter[6]~45\,
	combout => \inst1|timer|internal_counter[7]~46_combout\,
	cout => \inst1|timer|internal_counter[7]~47\);

-- Location: FF_X55_Y45_N25
\inst1|timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(7));

-- Location: FF_X54_Y46_N15
\inst1|timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[7]~46_combout\,
	asdata => \inst1|timer|period_l_register\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(7));

-- Location: LCCOMB_X54_Y46_N16
\inst1|timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[8]~48_combout\ = (\inst1|timer|internal_counter\(8) & (!\inst1|timer|internal_counter[7]~47\)) # (!\inst1|timer|internal_counter\(8) & ((\inst1|timer|internal_counter[7]~47\) # (GND)))
-- \inst1|timer|internal_counter[8]~49\ = CARRY((!\inst1|timer|internal_counter[7]~47\) # (!\inst1|timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(8),
	datad => VCC,
	cin => \inst1|timer|internal_counter[7]~47\,
	combout => \inst1|timer|internal_counter[8]~48_combout\,
	cout => \inst1|timer|internal_counter[8]~49\);

-- Location: LCCOMB_X55_Y46_N24
\inst1|timer|period_l_register[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[8]~6_combout\ = !\inst1|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(8),
	combout => \inst1|timer|period_l_register[8]~6_combout\);

-- Location: FF_X55_Y46_N25
\inst1|timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[8]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(8));

-- Location: FF_X54_Y46_N17
\inst1|timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[8]~48_combout\,
	asdata => \inst1|timer|period_l_register\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(8));

-- Location: LCCOMB_X54_Y46_N18
\inst1|timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[9]~50_combout\ = (\inst1|timer|internal_counter\(9) & (\inst1|timer|internal_counter[8]~49\ $ (GND))) # (!\inst1|timer|internal_counter\(9) & (!\inst1|timer|internal_counter[8]~49\ & VCC))
-- \inst1|timer|internal_counter[9]~51\ = CARRY((\inst1|timer|internal_counter\(9) & !\inst1|timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(9),
	datad => VCC,
	cin => \inst1|timer|internal_counter[8]~49\,
	combout => \inst1|timer|internal_counter[9]~50_combout\,
	cout => \inst1|timer|internal_counter[9]~51\);

-- Location: LCCOMB_X55_Y45_N28
\inst1|timer|period_l_register[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[9]~7_combout\ = !\inst1|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(9),
	combout => \inst1|timer|period_l_register[9]~7_combout\);

-- Location: FF_X55_Y45_N29
\inst1|timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[9]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(9));

-- Location: FF_X54_Y46_N19
\inst1|timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[9]~50_combout\,
	asdata => \inst1|timer|period_l_register\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(9));

-- Location: LCCOMB_X54_Y46_N20
\inst1|timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[10]~52_combout\ = (\inst1|timer|internal_counter\(10) & ((GND) # (!\inst1|timer|internal_counter[9]~51\))) # (!\inst1|timer|internal_counter\(10) & (\inst1|timer|internal_counter[9]~51\ $ (GND)))
-- \inst1|timer|internal_counter[10]~53\ = CARRY((\inst1|timer|internal_counter\(10)) # (!\inst1|timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(10),
	datad => VCC,
	cin => \inst1|timer|internal_counter[9]~51\,
	combout => \inst1|timer|internal_counter[10]~52_combout\,
	cout => \inst1|timer|internal_counter[10]~53\);

-- Location: FF_X63_Y49_N27
\inst1|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[26]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(10));

-- Location: FF_X55_Y45_N23
\inst1|timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(10));

-- Location: FF_X54_Y46_N21
\inst1|timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[10]~52_combout\,
	asdata => \inst1|timer|period_l_register\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(10));

-- Location: LCCOMB_X54_Y46_N22
\inst1|timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[11]~54_combout\ = (\inst1|timer|internal_counter\(11) & (\inst1|timer|internal_counter[10]~53\ & VCC)) # (!\inst1|timer|internal_counter\(11) & (!\inst1|timer|internal_counter[10]~53\))
-- \inst1|timer|internal_counter[11]~55\ = CARRY((!\inst1|timer|internal_counter\(11) & !\inst1|timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(11),
	datad => VCC,
	cin => \inst1|timer|internal_counter[10]~53\,
	combout => \inst1|timer|internal_counter[11]~54_combout\,
	cout => \inst1|timer|internal_counter[11]~55\);

-- Location: FF_X61_Y49_N25
\inst1|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[27]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(11));

-- Location: LCCOMB_X55_Y45_N16
\inst1|timer|period_l_register[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[11]~feeder_combout\ = \inst1|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(11),
	combout => \inst1|timer|period_l_register[11]~feeder_combout\);

-- Location: FF_X55_Y45_N17
\inst1|timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[11]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(11));

-- Location: FF_X54_Y46_N23
\inst1|timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[11]~54_combout\,
	asdata => \inst1|timer|period_l_register\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(11));

-- Location: LCCOMB_X54_Y46_N24
\inst1|timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[12]~56_combout\ = (\inst1|timer|internal_counter\(12) & ((GND) # (!\inst1|timer|internal_counter[11]~55\))) # (!\inst1|timer|internal_counter\(12) & (\inst1|timer|internal_counter[11]~55\ $ (GND)))
-- \inst1|timer|internal_counter[12]~57\ = CARRY((\inst1|timer|internal_counter\(12)) # (!\inst1|timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(12),
	datad => VCC,
	cin => \inst1|timer|internal_counter[11]~55\,
	combout => \inst1|timer|internal_counter[12]~56_combout\,
	cout => \inst1|timer|internal_counter[12]~57\);

-- Location: FF_X60_Y49_N13
\inst1|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[28]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(12));

-- Location: FF_X55_Y45_N3
\inst1|timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(12));

-- Location: FF_X54_Y46_N25
\inst1|timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[12]~56_combout\,
	asdata => \inst1|timer|period_l_register\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(12));

-- Location: LCCOMB_X54_Y46_N26
\inst1|timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[13]~58_combout\ = (\inst1|timer|internal_counter\(13) & (\inst1|timer|internal_counter[12]~57\ & VCC)) # (!\inst1|timer|internal_counter\(13) & (!\inst1|timer|internal_counter[12]~57\))
-- \inst1|timer|internal_counter[13]~59\ = CARRY((!\inst1|timer|internal_counter\(13) & !\inst1|timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(13),
	datad => VCC,
	cin => \inst1|timer|internal_counter[12]~57\,
	combout => \inst1|timer|internal_counter[13]~58_combout\,
	cout => \inst1|timer|internal_counter[13]~59\);

-- Location: FF_X55_Y45_N13
\inst1|timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(13));

-- Location: FF_X54_Y46_N27
\inst1|timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[13]~58_combout\,
	asdata => \inst1|timer|period_l_register\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(13));

-- Location: LCCOMB_X54_Y46_N28
\inst1|timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[14]~60_combout\ = (\inst1|timer|internal_counter\(14) & (!\inst1|timer|internal_counter[13]~59\)) # (!\inst1|timer|internal_counter\(14) & ((\inst1|timer|internal_counter[13]~59\) # (GND)))
-- \inst1|timer|internal_counter[14]~61\ = CARRY((!\inst1|timer|internal_counter[13]~59\) # (!\inst1|timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(14),
	datad => VCC,
	cin => \inst1|timer|internal_counter[13]~59\,
	combout => \inst1|timer|internal_counter[14]~60_combout\,
	cout => \inst1|timer|internal_counter[14]~61\);

-- Location: LCCOMB_X57_Y50_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3));

-- Location: LCCOMB_X55_Y47_N12
\inst1|led_out|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(7) = (!\inst1|cpu|W_alu_result\(3) & (\inst1|led_out|data_out\(7) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|led_out|data_out\(7),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|led_out|readdata\(7));

-- Location: FF_X55_Y47_N13
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X55_Y47_N28
\inst1|cpu|av_ld_byte0_data_nxt[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\);

-- Location: LCCOMB_X56_Y48_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst1|cpu|d_writedata\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(7),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X62_Y49_N28
\inst1|cpu|R_src2_lo[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[5]~1_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(11)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[5]~1_combout\);

-- Location: FF_X62_Y49_N29
\inst1|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[5]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(5));

-- Location: LCCOMB_X67_Y50_N14
\inst1|cpu|R_src1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1~28_combout\ = (!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1~28_combout\);

-- Location: LCCOMB_X62_Y52_N2
\inst1|cpu|d_writedata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[30]~feeder_combout\ = \inst1|cpu|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[30]~6_combout\,
	combout => \inst1|cpu|d_writedata[30]~feeder_combout\);

-- Location: FF_X60_Y48_N9
\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|W_alu_result\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X58_Y48_N12
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X54_Y50_N8
\inst1|jtag_uart|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AF~feeder_combout\ = \inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(0),
	combout => \inst1|jtag_uart|ien_AF~feeder_combout\);

-- Location: LCCOMB_X55_Y51_N26
\inst1|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AF~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|jtag_uart|av_waitrequest~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & \inst1|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X54_Y50_N9
\inst1|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|ien_AF~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X52_Y54_N6
\inst1|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \inst1|jtag_uart|Add0~1\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|Add0~0_combout\,
	cout => \inst1|jtag_uart|Add0~1\);

-- Location: LCCOMB_X52_Y54_N8
\inst1|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~2_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst1|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst1|jtag_uart|Add0~1\))
-- \inst1|jtag_uart|Add0~3\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst1|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~1\,
	combout => \inst1|jtag_uart|Add0~2_combout\,
	cout => \inst1|jtag_uart|Add0~3\);

-- Location: LCCOMB_X52_Y54_N10
\inst1|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~4_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst1|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst1|jtag_uart|Add0~3\ $ (GND)))
-- \inst1|jtag_uart|Add0~5\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst1|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~3\,
	combout => \inst1|jtag_uart|Add0~4_combout\,
	cout => \inst1|jtag_uart|Add0~5\);

-- Location: LCCOMB_X52_Y54_N2
\inst1|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~0_combout\ = (\inst1|jtag_uart|Add0~4_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst1|jtag_uart|Add0~2_combout\) # 
-- (\inst1|jtag_uart|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|Add0~4_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst1|jtag_uart|Add0~2_combout\,
	datad => \inst1|jtag_uart|Add0~0_combout\,
	combout => \inst1|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X52_Y54_N12
\inst1|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~6_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst1|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst1|jtag_uart|Add0~5\))
-- \inst1|jtag_uart|Add0~7\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst1|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~5\,
	combout => \inst1|jtag_uart|Add0~6_combout\,
	cout => \inst1|jtag_uart|Add0~7\);

-- Location: LCCOMB_X52_Y54_N14
\inst1|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~8_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst1|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst1|jtag_uart|Add0~7\ $ (GND)))
-- \inst1|jtag_uart|Add0~9\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst1|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~7\,
	combout => \inst1|jtag_uart|Add0~8_combout\,
	cout => \inst1|jtag_uart|Add0~9\);

-- Location: LCCOMB_X52_Y54_N16
\inst1|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~10_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst1|jtag_uart|Add0~9\)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst1|jtag_uart|Add0~9\ & VCC))
-- \inst1|jtag_uart|Add0~11\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst1|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~9\,
	combout => \inst1|jtag_uart|Add0~10_combout\,
	cout => \inst1|jtag_uart|Add0~11\);

-- Location: LCCOMB_X52_Y54_N4
\inst1|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~1_combout\ = (\inst1|jtag_uart|Add0~8_combout\) # (\inst1|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|Add0~8_combout\,
	datad => \inst1|jtag_uart|Add0~6_combout\,
	combout => \inst1|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X52_Y54_N18
\inst1|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~12_combout\ = !\inst1|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|jtag_uart|Add0~11\,
	combout => \inst1|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X52_Y54_N0
\inst1|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~2_combout\ = (!\inst1|jtag_uart|LessThan1~0_combout\ & (!\inst1|jtag_uart|Add0~10_combout\ & (!\inst1|jtag_uart|LessThan1~1_combout\ & \inst1|jtag_uart|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|LessThan1~0_combout\,
	datab => \inst1|jtag_uart|Add0~10_combout\,
	datac => \inst1|jtag_uart|LessThan1~1_combout\,
	datad => \inst1|jtag_uart|Add0~12_combout\,
	combout => \inst1|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X52_Y54_N1
\inst1|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|LessThan1~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X53_Y54_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X54_Y54_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datab => \inst1|jtag_uart|t_dav~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X55_Y55_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X55_Y55_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X55_Y54_N21
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X55_Y54_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X55_Y54_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X55_Y54_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X54_Y50_N10
\inst1|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|pause_irq~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # ((!\inst1|jtag_uart|read_0~q\ & 
-- \inst1|jtag_uart|pause_irq~q\)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst1|jtag_uart|read_0~q\ & (\inst1|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|pause_irq~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst1|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X54_Y50_N11
\inst1|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|pause_irq~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X54_Y50_N20
\inst1|jtag_uart|av_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[8]~1_combout\ = (\inst1|jtag_uart|ien_AF~q\ & ((\inst1|jtag_uart|fifo_AF~q\) # (\inst1|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|ien_AF~q\,
	datac => \inst1|jtag_uart|fifo_AF~q\,
	datad => \inst1|jtag_uart|pause_irq~q\,
	combout => \inst1|jtag_uart|av_readdata[8]~1_combout\);

-- Location: FF_X54_Y50_N21
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[8]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X53_Y45_N22
\inst1|timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[24]~feeder_combout\ = \inst1|timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(24),
	combout => \inst1|timer|counter_snapshot[24]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N8
\inst1|timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|snap_strobe~0_combout\ = (!\inst1|cpu|W_alu_result\(3) & (\inst1|cpu|W_alu_result\(4) & \inst1|timer|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|timer|period_l_wr_strobe~2_combout\,
	combout => \inst1|timer|snap_strobe~0_combout\);

-- Location: FF_X53_Y45_N23
\inst1|timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[24]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(24));

-- Location: LCCOMB_X53_Y47_N8
\inst1|timer|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~2_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(3) & \inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|timer|Equal6~2_combout\);

-- Location: FF_X55_Y46_N21
\inst1|timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(8));

-- Location: LCCOMB_X55_Y46_N20
\inst1|timer|read_mux_out[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[8]~43_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(8)) # ((!\inst1|timer|period_l_register\(8) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(8) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(8),
	datac => \inst1|timer|period_h_register\(8),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[8]~43_combout\);

-- Location: LCCOMB_X53_Y46_N26
\inst1|timer|counter_snapshot[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[8]~8_combout\ = !\inst1|timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(8),
	combout => \inst1|timer|counter_snapshot[8]~8_combout\);

-- Location: FF_X53_Y46_N27
\inst1|timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[8]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(8));

-- Location: LCCOMB_X53_Y46_N12
\inst1|timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~44_combout\ = (\inst1|timer|counter_snapshot\(8) & (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(8),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~44_combout\);

-- Location: LCCOMB_X53_Y46_N2
\inst1|timer|read_mux_out[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[8]~45_combout\ = (\inst1|timer|read_mux_out[8]~43_combout\) # ((\inst1|timer|read_mux_out~44_combout\) # ((\inst1|timer|counter_snapshot\(24) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(24),
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|read_mux_out[8]~43_combout\,
	datad => \inst1|timer|read_mux_out~44_combout\,
	combout => \inst1|timer|read_mux_out[8]~45_combout\);

-- Location: FF_X53_Y46_N3
\inst1|timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[8]~45_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(8));

-- Location: FF_X54_Y50_N29
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X54_Y50_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(8) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(8) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(8),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X61_Y52_N28
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(9),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X61_Y52_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X61_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~18_combout\);

-- Location: LCCOMB_X58_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y49_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(11),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X61_Y49_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X60_Y49_N26
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(12),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X60_Y49_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X59_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(13),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X59_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X60_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\inst1|cpu|d_writedata\(15) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(15),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X60_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X60_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\);

-- Location: LCCOMB_X59_Y52_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCCOMB_X58_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X58_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X58_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X58_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\);

-- Location: FF_X59_Y52_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X59_Y49_N0
\inst1|cpu|d_writedata[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[24]~feeder_combout\ = \inst1|cpu|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata[24]~0_combout\,
	combout => \inst1|cpu|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X60_Y52_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X60_Y52_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(10));

-- Location: FF_X58_Y48_N17
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X58_Y48_N2
\inst1|cpu|F_iw[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[10]~41_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst1|cpu|F_iw[10]~41_combout\);

-- Location: LCCOMB_X62_Y52_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(10),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X65_Y49_N22
\inst1|cpu|R_src2_lo[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[7]~15_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(13))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(13),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst1|cpu|R_src2_lo[7]~15_combout\);

-- Location: FF_X65_Y49_N23
\inst1|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[7]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(7));

-- Location: LCCOMB_X59_Y49_N8
\inst1|cpu|d_writedata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[31]~feeder_combout\ = \inst1|cpu|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata[31]~7_combout\,
	combout => \inst1|cpu|d_writedata[31]~feeder_combout\);

-- Location: FF_X53_Y45_N27
\inst1|timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(26));

-- Location: FF_X55_Y45_N9
\inst1|timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(10));

-- Location: LCCOMB_X55_Y45_N8
\inst1|timer|read_mux_out[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[10]~37_combout\ = (\inst1|timer|period_l_register\(10) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_h_register\(10) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(10) & 
-- (((\inst1|timer|period_h_register\(10) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(10),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(10),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[10]~37_combout\);

-- Location: FF_X53_Y46_N21
\inst1|timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(10));

-- Location: LCCOMB_X53_Y46_N20
\inst1|timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~38_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|counter_snapshot\(10) & !\inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|timer|counter_snapshot\(10),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|read_mux_out~38_combout\);

-- Location: LCCOMB_X54_Y50_N18
\inst1|timer|read_mux_out[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[10]~39_combout\ = (\inst1|timer|read_mux_out[10]~37_combout\) # ((\inst1|timer|read_mux_out~38_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|counter_snapshot\(26),
	datac => \inst1|timer|read_mux_out[10]~37_combout\,
	datad => \inst1|timer|read_mux_out~38_combout\,
	combout => \inst1|timer|read_mux_out[10]~39_combout\);

-- Location: FF_X54_Y50_N19
\inst1|timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[10]~39_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(10));

-- Location: LCCOMB_X54_Y50_N26
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ = \inst1|timer|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|readdata\(10),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X54_Y50_N27
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X54_Y50_N16
\inst1|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ac~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst1|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X54_Y50_N22
\inst1|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ac~1_combout\ = (\inst1|jtag_uart|ac~0_combout\) # ((\inst1|jtag_uart|ac~q\ & ((!\inst1|jtag_uart|ien_AF~0_combout\) # (!\inst1|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(10),
	datab => \inst1|jtag_uart|ien_AF~0_combout\,
	datac => \inst1|jtag_uart|ac~q\,
	datad => \inst1|jtag_uart|ac~0_combout\,
	combout => \inst1|jtag_uart|ac~1_combout\);

-- Location: FF_X54_Y50_N23
\inst1|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|ac~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ac~q\);

-- Location: FF_X54_Y50_N7
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|ac~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X54_Y50_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(10) & ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(10) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(10),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: LCCOMB_X58_Y48_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: LCCOMB_X58_Y48_N14
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|cpu|F_iw[10]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout\,
	datad => \inst1|cpu|F_iw[10]~42_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: LCCOMB_X62_Y50_N10
\inst1|cpu|av_ld_byte1_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[2]~5_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[2]~5_combout\);

-- Location: LCCOMB_X62_Y46_N14
\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X60_Y49_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(12),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X59_Y50_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X59_Y50_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(13));

-- Location: FF_X59_Y50_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X59_Y50_N12
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X63_Y53_N12
\inst1|cpu|W_rf_wr_data[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[14]~17_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(6))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(14) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(6),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(14),
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[14]~17_combout\);

-- Location: LCCOMB_X63_Y53_N18
\inst1|cpu|W_rf_wr_data[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[15]~16_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(7))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(15) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(7),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(15),
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[15]~16_combout\);

-- Location: LCCOMB_X53_Y53_N14
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: FF_X53_Y53_N15
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X60_Y48_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X65_Y49_N2
\inst1|cpu|E_st_data[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[16]~2_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst1|cpu|E_st_data[16]~2_combout\);

-- Location: FF_X65_Y49_N3
\inst1|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[16]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(16));

-- Location: LCCOMB_X62_Y52_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(16),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X62_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X62_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ = !\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: FF_X62_Y52_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X61_Y51_N4
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\inst1|cpu|W_alu_result\(2) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \inst1|cpu|F_pc\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(2) & (((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \inst1|cpu|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X61_Y51_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X61_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16) 
-- & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: LCCOMB_X61_Y52_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\);

-- Location: LCCOMB_X62_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\);

-- Location: LCCOMB_X63_Y49_N24
\inst1|cpu|E_src2[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[18]~1_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst1|cpu|E_src2[18]~1_combout\);

-- Location: LCCOMB_X62_Y47_N14
\inst1|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi~0_combout\ = (\inst1|cpu|R_ctrl_unsigned_lo_imm16~q\) # (\inst1|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datad => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	combout => \inst1|cpu|R_src2_hi~0_combout\);

-- Location: FF_X63_Y49_N25
\inst1|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[18]~1_combout\,
	asdata => \inst1|cpu|D_iw\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(18));

-- Location: LCCOMB_X63_Y46_N0
\inst1|cpu|D_ctrl_alu_force_xor~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~5_combout\ = (\inst1|cpu|D_iw\(5) & ((\inst1|cpu|D_iw\(16) & (!\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|D_iw\(16) & ((\inst1|cpu|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X67_Y47_N12
\inst1|cpu|D_ctrl_alu_force_xor~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~6_combout\ = (\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|D_iw\(2)) # ((\inst1|cpu|Equal101~0_combout\ & \inst1|cpu|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~0_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|Equal2~0_combout\,
	datad => \inst1|cpu|D_ctrl_alu_force_xor~5_combout\,
	combout => \inst1|cpu|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X67_Y47_N20
\inst1|cpu|D_ctrl_alu_force_xor~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~7_combout\ = (\inst1|cpu|Equal2~2_combout\) # ((\inst1|cpu|D_iw\(5) & (\inst1|cpu|Equal2~3_combout\)) # (!\inst1|cpu|D_iw\(5) & ((\inst1|cpu|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~2_combout\,
	datab => \inst1|cpu|Equal2~3_combout\,
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|Equal2~4_combout\,
	combout => \inst1|cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X67_Y47_N28
\inst1|cpu|D_ctrl_alu_force_xor~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~9_combout\ = (\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & !\inst1|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X67_Y47_N22
\inst1|cpu|D_ctrl_alu_force_xor~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~8_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~6_combout\) # ((\inst1|cpu|D_ctrl_alu_force_xor~9_combout\) # ((\inst1|cpu|D_ctrl_alu_force_xor~7_combout\ & !\inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_force_xor~6_combout\,
	datab => \inst1|cpu|D_ctrl_alu_force_xor~7_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_alu_force_xor~9_combout\,
	combout => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X67_Y51_N24
\inst1|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op[1]~0_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst1|cpu|Equal2~5_combout\ & ((\inst1|cpu|D_iw\(15)))) # (!\inst1|cpu|Equal2~5_combout\ & (\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datab => \inst1|cpu|D_iw\(15),
	datac => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\,
	datad => \inst1|cpu|Equal2~5_combout\,
	combout => \inst1|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X67_Y51_N25
\inst1|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_logic_op[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_logic_op\(1));

-- Location: LCCOMB_X66_Y47_N20
\inst1|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_rot_right~0_combout\ = (\inst1|cpu|D_iw\(12) & (!\inst1|cpu|D_iw\(13) & (\inst1|cpu|D_iw\(14) & \inst1|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|Equal2~5_combout\,
	combout => \inst1|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X66_Y47_N21
\inst1|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X68_Y52_N10
\inst1|cpu|E_shift_rot_result_nxt[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[22]~22_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(23))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(23),
	datad => \inst1|cpu|E_shift_rot_result\(21),
	combout => \inst1|cpu|E_shift_rot_result_nxt[22]~22_combout\);

-- Location: LCCOMB_X65_Y49_N30
\inst1|cpu|E_src2[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[24]~10_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[24]~10_combout\);

-- Location: FF_X65_Y49_N31
\inst1|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[24]~10_combout\,
	asdata => \inst1|cpu|D_iw\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(24));

-- Location: LCCOMB_X60_Y52_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X60_Y52_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(25));

-- Location: LCCOMB_X59_Y48_N2
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(25),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\);

-- Location: FF_X59_Y48_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X60_Y48_N8
\inst1|cpu|av_ld_byte3_data_nxt~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~38_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~38_combout\);

-- Location: LCCOMB_X61_Y52_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\inst1|cpu|F_pc\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(10) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|cpu|F_pc\(8) & (((\inst1|cpu|W_alu_result\(10) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X53_Y53_N4
\inst1|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan0~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst1|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X53_Y53_N8
\inst1|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan0~1_combout\ = (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst1|jtag_uart|LessThan0~0_combout\ & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst1|jtag_uart|LessThan0~0_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst1|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X53_Y53_N9
\inst1|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|LessThan0~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X54_Y50_N0
\inst1|jtag_uart|ien_AE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AE~feeder_combout\ = \inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(1),
	combout => \inst1|jtag_uart|ien_AE~feeder_combout\);

-- Location: FF_X54_Y50_N1
\inst1|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|ien_AE~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X54_Y50_N30
\inst1|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata\(9) = (\inst1|jtag_uart|fifo_AE~q\ & \inst1|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|fifo_AE~q\,
	datad => \inst1|jtag_uart|ien_AE~q\,
	combout => \inst1|jtag_uart|av_readdata\(9));

-- Location: LCCOMB_X57_Y50_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3));

-- Location: LCCOMB_X60_Y49_N24
\inst1|cpu|R_src2_lo[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[12]~10_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(18)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(18),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[12]~10_combout\);

-- Location: FF_X60_Y49_N25
\inst1|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[12]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(12));

-- Location: LCCOMB_X68_Y51_N6
\inst1|cpu|E_logic_result[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[12]~8_combout\ = (\inst1|cpu|E_src2\(12) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(12)))))) # (!\inst1|cpu|E_src2\(12) & ((\inst1|cpu|E_src1\(12) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(12) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(12),
	datac => \inst1|cpu|E_src1\(12),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[12]~8_combout\);

-- Location: LCCOMB_X65_Y55_N6
\inst1|cpu|W_alu_result[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~27_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[12]~8_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|E_logic_result[12]~8_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[12]~27_combout\);

-- Location: FF_X67_Y49_N3
\inst1|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X62_Y49_N8
\inst1|cpu|E_src2[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[30]~4_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst1|cpu|E_src2[30]~4_combout\);

-- Location: FF_X62_Y49_N9
\inst1|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[30]~4_combout\,
	asdata => \inst1|cpu|D_iw\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(30));

-- Location: LCCOMB_X65_Y47_N12
\inst1|cpu|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~2_combout\ = (\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(0) & \inst1|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X65_Y47_N13
\inst1|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_b_is_dst~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X59_Y51_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X59_Y51_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(31));

-- Location: FF_X57_Y48_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X57_Y48_N12
\inst1|cpu|av_ld_byte3_data_nxt~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~30_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\ & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~30_combout\);

-- Location: LCCOMB_X62_Y48_N8
\inst1|cpu|av_ld_byte3_data_nxt~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~40_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|R_ctrl_ld_signed~q\ & ((\inst1|cpu|av_fill_bit~0_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld_signed~q\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~30_combout\,
	datad => \inst1|cpu|av_fill_bit~0_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~40_combout\);

-- Location: FF_X62_Y48_N9
\inst1|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(7));

-- Location: FF_X61_Y51_N29
\inst1|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_valid~q\);

-- Location: FF_X66_Y47_N5
\inst1|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|D_valid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_valid~q\);

-- Location: LCCOMB_X65_Y47_N10
\inst1|cpu|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~6_combout\ = (\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(0) & \inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|Equal2~6_combout\);

-- Location: LCCOMB_X65_Y47_N6
\inst1|cpu|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~1_combout\ = (\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(0) & !\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|Equal2~1_combout\);

-- Location: LCCOMB_X65_Y47_N20
\inst1|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_invert_arith_src_msb~0_combout\ = (\inst1|cpu|D_iw\(2) & ((\inst1|cpu|Equal2~6_combout\) # ((\inst1|cpu|Equal2~1_combout\)))) # (!\inst1|cpu|D_iw\(2) & (((!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~6_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_ctrl_logic~9_combout\,
	datad => \inst1|cpu|Equal2~1_combout\,
	combout => \inst1|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X66_Y47_N12
\inst1|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_invert_arith_src_msb~1_combout\ = (\inst1|cpu|R_valid~q\ & (((!\inst1|cpu|D_iw\(5) & \inst1|cpu|E_invert_arith_src_msb~0_combout\)) # (!\inst1|cpu|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_subtract~4_combout\,
	datab => \inst1|cpu|R_valid~q\,
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \inst1|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X66_Y47_N13
\inst1|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_invert_arith_src_msb~q\);

-- Location: M9K_X64_Y50_N0
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y50_N2
\inst1|cpu|R_src1[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[31]~33_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\inst1|cpu|E_valid~q\) # (!\inst1|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst1|cpu|R_src1[31]~33_combout\);

-- Location: FF_X67_Y50_N3
\inst1|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[31]~33_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(31));

-- Location: LCCOMB_X66_Y51_N18
\inst1|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_src1\(31) = \inst1|cpu|E_invert_arith_src_msb~q\ $ (\inst1|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_invert_arith_src_msb~q\,
	datac => \inst1|cpu|E_src1\(31),
	combout => \inst1|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X62_Y49_N18
\inst1|cpu|E_src2[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[29]~5_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst1|cpu|E_src2[29]~5_combout\);

-- Location: LCCOMB_X63_Y53_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(12)) # ((\inst1|cpu|W_alu_result\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(14) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(14),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(12),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X62_Y51_N28
\inst1|cpu|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[2]~4_combout\ = (\inst1|cpu|D_iw\(4)) # ((\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (!\inst1|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|E_arith_result[0]~6_combout\,
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|E_arith_result[1]~4_combout\,
	combout => \inst1|cpu|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X62_Y51_N29
\inst1|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(2));

-- Location: LCCOMB_X62_Y51_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: M9K_X51_Y62_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\);

-- Location: LCCOMB_X59_Y46_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\);

-- Location: LCCOMB_X59_Y46_N28
\inst1|cpu|F_iw[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[19]~55_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\,
	combout => \inst1|cpu|F_iw[19]~55_combout\);

-- Location: LCCOMB_X58_Y52_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCCOMB_X59_Y51_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X59_Y51_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X61_Y49_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(19),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X61_Y49_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X61_Y49_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X60_Y49_N20
\inst1|cpu|E_st_data[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[20]~4_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst1|cpu|E_st_data[20]~4_combout\);

-- Location: FF_X60_Y49_N21
\inst1|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[20]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(20));

-- Location: LCCOMB_X60_Y49_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(20),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X60_Y49_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X60_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X60_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X59_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X59_Y52_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X59_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X59_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X59_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X59_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X59_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X60_Y51_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X60_Y51_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X60_Y49_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X60_Y52_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X60_Y52_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X62_Y49_N26
\inst1|cpu|E_st_data[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[21]~3_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst1|cpu|E_st_data[21]~3_combout\);

-- Location: FF_X62_Y49_N27
\inst1|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[21]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(21));

-- Location: LCCOMB_X60_Y50_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\inst1|cpu|d_writedata\(21) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(21),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X60_Y50_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X60_Y50_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X62_Y49_N4
\inst1|cpu|E_st_data[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[22]~0_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst1|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X62_Y49_N5
\inst1|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[22]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(22));

-- Location: LCCOMB_X62_Y49_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(22),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X62_Y49_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X62_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\);

-- Location: LCCOMB_X60_Y50_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(23),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X60_Y50_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X60_Y50_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\);

-- Location: LCCOMB_X62_Y51_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X62_Y51_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X62_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X64_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"15851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D",
	mem_init1 => X"0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6",
	mem_init0 => X"FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF3593912032680C7C13721FCF4436991DE86445BED9851582B5E23270B9CACE35D2D172070097CB2227A044562D2A908A47C0683D28C549188FC0500BA59A257626426F32438DB8350F9C428414B850C2037BA7946D0182189A620E98D1685680A9B2282196D4C0930B11FAD15525532F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y51_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCCOMB_X58_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: LCCOMB_X60_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X60_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X61_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X61_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ & 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X61_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20));

-- Location: FF_X61_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X60_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X60_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X60_Y49_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X61_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X61_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X61_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X61_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X58_Y50_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X63_Y49_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(18),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X63_Y49_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X58_Y50_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X59_Y51_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X59_Y51_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(19));

-- Location: FF_X62_Y47_N29
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X62_Y47_N16
\inst1|cpu|F_iw[19]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[19]~56_combout\ = ((\inst1|cpu|F_iw[19]~55_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|cpu|F_iw[19]~55_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \inst1|cpu|F_iw[19]~56_combout\);

-- Location: FF_X62_Y47_N17
\inst1|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[19]~56_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(19));

-- Location: FF_X62_Y49_N19
\inst1|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[29]~5_combout\,
	asdata => \inst1|cpu|D_iw\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(29));

-- Location: LCCOMB_X67_Y50_N6
\inst1|cpu|R_src1[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[29]~35_combout\ = (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\inst1|cpu|R_src1~29_combout\ & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[29]~35_combout\);

-- Location: FF_X67_Y50_N7
\inst1|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[29]~35_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(29));

-- Location: LCCOMB_X67_Y50_N24
\inst1|cpu|R_src1[28]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[28]~36_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[28]~36_combout\);

-- Location: FF_X67_Y50_N25
\inst1|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[28]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(28));

-- Location: LCCOMB_X67_Y50_N18
\inst1|cpu|R_src1[27]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[27]~37_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[27]~37_combout\);

-- Location: FF_X67_Y50_N19
\inst1|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[27]~37_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(27));

-- Location: LCCOMB_X67_Y50_N4
\inst1|cpu|R_src1[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[26]~38_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[26]~38_combout\);

-- Location: FF_X67_Y50_N5
\inst1|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[26]~38_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(26));

-- Location: M9K_X64_Y49_N0
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y49_N4
\inst1|cpu|E_src2[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[26]~8_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[26]~8_combout\);

-- Location: FF_X63_Y49_N5
\inst1|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[26]~8_combout\,
	asdata => \inst1|cpu|D_iw\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(26));

-- Location: LCCOMB_X67_Y50_N22
\inst1|cpu|R_src1[25]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[25]~39_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[25]~39_combout\);

-- Location: FF_X67_Y50_N23
\inst1|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[25]~39_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(25));

-- Location: LCCOMB_X63_Y49_N6
\inst1|cpu|E_src2[25]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[25]~9_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst1|cpu|E_src2[25]~9_combout\);

-- Location: FF_X63_Y49_N7
\inst1|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[25]~9_combout\,
	asdata => \inst1|cpu|D_iw\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(25));

-- Location: LCCOMB_X67_Y50_N30
\inst1|cpu|R_src1[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[23]~43_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[23]~43_combout\);

-- Location: FF_X67_Y50_N31
\inst1|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[23]~43_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(23));

-- Location: LCCOMB_X65_Y49_N8
\inst1|cpu|E_src2[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[23]~14_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[23]~14_combout\);

-- Location: FF_X65_Y49_N9
\inst1|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[23]~14_combout\,
	asdata => \inst1|cpu|D_iw\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(23));

-- Location: LCCOMB_X67_Y50_N20
\inst1|cpu|R_src1[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[21]~42_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[21]~42_combout\);

-- Location: FF_X67_Y50_N21
\inst1|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[21]~42_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(21));

-- Location: LCCOMB_X67_Y50_N8
\inst1|cpu|R_src1[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[20]~32_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\inst1|cpu|E_valid~q\) # (!\inst1|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst1|cpu|E_valid~q\,
	combout => \inst1|cpu|R_src1[20]~32_combout\);

-- Location: FF_X67_Y50_N9
\inst1|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[20]~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(20));

-- Location: LCCOMB_X65_Y50_N30
\inst1|cpu|E_src1[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[19]~0_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|D_iw\(23),
	combout => \inst1|cpu|E_src1[19]~0_combout\);

-- Location: LCCOMB_X66_Y49_N24
\inst1|cpu|F_pc_no_crst_nxt[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[17]~5_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|F_pc_plus_one[17]~34_combout\) # (\inst1|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datab => \inst1|cpu|F_pc_plus_one[17]~34_combout\,
	datac => \inst1|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[17]~5_combout\);

-- Location: LCCOMB_X65_Y49_N24
\inst1|cpu|E_src2[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[19]~0_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[19]~0_combout\);

-- Location: FF_X65_Y49_N25
\inst1|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[19]~0_combout\,
	asdata => \inst1|cpu|D_iw\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(19));

-- Location: LCCOMB_X63_Y49_N18
\inst1|cpu|E_src2[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[17]~2_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst1|cpu|E_src2[17]~2_combout\);

-- Location: LCCOMB_X60_Y52_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\);

-- Location: FF_X60_Y52_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(7));

-- Location: FF_X63_Y45_N15
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X62_Y51_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|d_byteenable\(0) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_byteenable\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: M9K_X64_Y37_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y50_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3) = (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3));

-- Location: M9K_X104_Y41_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y50_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3) = (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3));

-- Location: M9K_X78_Y41_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & 
-- !\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\);

-- Location: M9K_X104_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X63_Y45_N20
\inst1|cpu|F_iw[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[7]~47_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\,
	combout => \inst1|cpu|F_iw[7]~47_combout\);

-- Location: LCCOMB_X63_Y45_N26
\inst1|cpu|F_iw[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[7]~48_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[7]~47_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \inst1|cpu|D_iw[21]~1_combout\,
	datad => \inst1|cpu|F_iw[7]~47_combout\,
	combout => \inst1|cpu|F_iw[7]~48_combout\);

-- Location: FF_X63_Y45_N27
\inst1|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[7]~48_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(7));

-- Location: FF_X63_Y49_N19
\inst1|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[17]~2_combout\,
	asdata => \inst1|cpu|D_iw\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(17));

-- Location: LCCOMB_X65_Y48_N12
\inst1|cpu|E_src1[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[15]~4_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(19),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[15]~4_combout\);

-- Location: LCCOMB_X65_Y49_N10
\inst1|cpu|R_src2_lo[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[15]~7_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst1|cpu|R_src2_lo[15]~7_combout\);

-- Location: FF_X65_Y49_N11
\inst1|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[15]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(15));

-- Location: LCCOMB_X65_Y48_N0
\inst1|cpu|E_src1[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[13]~6_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(17),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[13]~6_combout\);

-- Location: LCCOMB_X67_Y53_N8
\inst1|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~24_combout\ = ((\inst1|cpu|E_src1\(12) $ (\inst1|cpu|E_src2\(12) $ (\inst1|cpu|Add1~23\)))) # (GND)
-- \inst1|cpu|Add1~25\ = CARRY((\inst1|cpu|E_src1\(12) & ((!\inst1|cpu|Add1~23\) # (!\inst1|cpu|E_src2\(12)))) # (!\inst1|cpu|E_src1\(12) & (!\inst1|cpu|E_src2\(12) & !\inst1|cpu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(12),
	datab => \inst1|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst1|cpu|Add1~23\,
	combout => \inst1|cpu|Add1~24_combout\,
	cout => \inst1|cpu|Add1~25\);

-- Location: LCCOMB_X67_Y53_N10
\inst1|cpu|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~26_combout\ = (\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13) & (!\inst1|cpu|Add1~25\)) # (!\inst1|cpu|E_src2\(13) & (\inst1|cpu|Add1~25\ & VCC)))) # (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13) & ((\inst1|cpu|Add1~25\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(13) & (!\inst1|cpu|Add1~25\))))
-- \inst1|cpu|Add1~27\ = CARRY((\inst1|cpu|E_src1\(13) & (\inst1|cpu|E_src2\(13) & !\inst1|cpu|Add1~25\)) # (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13)) # (!\inst1|cpu|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(13),
	datab => \inst1|cpu|E_src2\(13),
	datad => VCC,
	cin => \inst1|cpu|Add1~25\,
	combout => \inst1|cpu|Add1~26_combout\,
	cout => \inst1|cpu|Add1~27\);

-- Location: LCCOMB_X66_Y54_N26
\inst1|cpu|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~10_combout\ = (\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (\inst1|cpu|Add2~9\ & VCC)) # (!\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add2~9\)))) # (!\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add2~9\)) # 
-- (!\inst1|cpu|E_src1\(5) & ((\inst1|cpu|Add2~9\) # (GND)))))
-- \inst1|cpu|Add2~11\ = CARRY((\inst1|cpu|E_src2\(5) & (!\inst1|cpu|E_src1\(5) & !\inst1|cpu|Add2~9\)) # (!\inst1|cpu|E_src2\(5) & ((!\inst1|cpu|Add2~9\) # (!\inst1|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(5),
	datab => \inst1|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst1|cpu|Add2~9\,
	combout => \inst1|cpu|Add2~10_combout\,
	cout => \inst1|cpu|Add2~11\);

-- Location: LCCOMB_X66_Y54_N28
\inst1|cpu|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~12_combout\ = ((\inst1|cpu|E_src2\(6) $ (\inst1|cpu|E_src1\(6) $ (!\inst1|cpu|Add2~11\)))) # (GND)
-- \inst1|cpu|Add2~13\ = CARRY((\inst1|cpu|E_src2\(6) & ((\inst1|cpu|E_src1\(6)) # (!\inst1|cpu|Add2~11\))) # (!\inst1|cpu|E_src2\(6) & (\inst1|cpu|E_src1\(6) & !\inst1|cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(6),
	datab => \inst1|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst1|cpu|Add2~11\,
	combout => \inst1|cpu|Add2~12_combout\,
	cout => \inst1|cpu|Add2~13\);

-- Location: LCCOMB_X66_Y54_N30
\inst1|cpu|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~14_combout\ = (\inst1|cpu|E_src2\(7) & ((\inst1|cpu|E_src1\(7) & (\inst1|cpu|Add2~13\ & VCC)) # (!\inst1|cpu|E_src1\(7) & (!\inst1|cpu|Add2~13\)))) # (!\inst1|cpu|E_src2\(7) & ((\inst1|cpu|E_src1\(7) & (!\inst1|cpu|Add2~13\)) # 
-- (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|Add2~13\) # (GND)))))
-- \inst1|cpu|Add2~15\ = CARRY((\inst1|cpu|E_src2\(7) & (!\inst1|cpu|E_src1\(7) & !\inst1|cpu|Add2~13\)) # (!\inst1|cpu|E_src2\(7) & ((!\inst1|cpu|Add2~13\) # (!\inst1|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(7),
	datab => \inst1|cpu|E_src1\(7),
	datad => VCC,
	cin => \inst1|cpu|Add2~13\,
	combout => \inst1|cpu|Add2~14_combout\,
	cout => \inst1|cpu|Add2~15\);

-- Location: LCCOMB_X66_Y53_N0
\inst1|cpu|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~16_combout\ = ((\inst1|cpu|E_src1\(8) $ (\inst1|cpu|E_src2\(8) $ (!\inst1|cpu|Add2~15\)))) # (GND)
-- \inst1|cpu|Add2~17\ = CARRY((\inst1|cpu|E_src1\(8) & ((\inst1|cpu|E_src2\(8)) # (!\inst1|cpu|Add2~15\))) # (!\inst1|cpu|E_src1\(8) & (\inst1|cpu|E_src2\(8) & !\inst1|cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(8),
	datab => \inst1|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst1|cpu|Add2~15\,
	combout => \inst1|cpu|Add2~16_combout\,
	cout => \inst1|cpu|Add2~17\);

-- Location: LCCOMB_X66_Y53_N2
\inst1|cpu|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~18_combout\ = (\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (\inst1|cpu|Add2~17\ & VCC)) # (!\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add2~17\)))) # (!\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add2~17\)) # 
-- (!\inst1|cpu|E_src1\(9) & ((\inst1|cpu|Add2~17\) # (GND)))))
-- \inst1|cpu|Add2~19\ = CARRY((\inst1|cpu|E_src2\(9) & (!\inst1|cpu|E_src1\(9) & !\inst1|cpu|Add2~17\)) # (!\inst1|cpu|E_src2\(9) & ((!\inst1|cpu|Add2~17\) # (!\inst1|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(9),
	datab => \inst1|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst1|cpu|Add2~17\,
	combout => \inst1|cpu|Add2~18_combout\,
	cout => \inst1|cpu|Add2~19\);

-- Location: LCCOMB_X66_Y53_N4
\inst1|cpu|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~20_combout\ = ((\inst1|cpu|E_src1\(10) $ (\inst1|cpu|E_src2\(10) $ (!\inst1|cpu|Add2~19\)))) # (GND)
-- \inst1|cpu|Add2~21\ = CARRY((\inst1|cpu|E_src1\(10) & ((\inst1|cpu|E_src2\(10)) # (!\inst1|cpu|Add2~19\))) # (!\inst1|cpu|E_src1\(10) & (\inst1|cpu|E_src2\(10) & !\inst1|cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(10),
	datab => \inst1|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst1|cpu|Add2~19\,
	combout => \inst1|cpu|Add2~20_combout\,
	cout => \inst1|cpu|Add2~21\);

-- Location: LCCOMB_X66_Y53_N6
\inst1|cpu|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~22_combout\ = (\inst1|cpu|E_src2\(11) & ((\inst1|cpu|E_src1\(11) & (\inst1|cpu|Add2~21\ & VCC)) # (!\inst1|cpu|E_src1\(11) & (!\inst1|cpu|Add2~21\)))) # (!\inst1|cpu|E_src2\(11) & ((\inst1|cpu|E_src1\(11) & (!\inst1|cpu|Add2~21\)) # 
-- (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|Add2~21\) # (GND)))))
-- \inst1|cpu|Add2~23\ = CARRY((\inst1|cpu|E_src2\(11) & (!\inst1|cpu|E_src1\(11) & !\inst1|cpu|Add2~21\)) # (!\inst1|cpu|E_src2\(11) & ((!\inst1|cpu|Add2~21\) # (!\inst1|cpu|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(11),
	datab => \inst1|cpu|E_src1\(11),
	datad => VCC,
	cin => \inst1|cpu|Add2~21\,
	combout => \inst1|cpu|Add2~22_combout\,
	cout => \inst1|cpu|Add2~23\);

-- Location: LCCOMB_X66_Y53_N8
\inst1|cpu|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~24_combout\ = ((\inst1|cpu|E_src1\(12) $ (\inst1|cpu|E_src2\(12) $ (!\inst1|cpu|Add2~23\)))) # (GND)
-- \inst1|cpu|Add2~25\ = CARRY((\inst1|cpu|E_src1\(12) & ((\inst1|cpu|E_src2\(12)) # (!\inst1|cpu|Add2~23\))) # (!\inst1|cpu|E_src1\(12) & (\inst1|cpu|E_src2\(12) & !\inst1|cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(12),
	datab => \inst1|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst1|cpu|Add2~23\,
	combout => \inst1|cpu|Add2~24_combout\,
	cout => \inst1|cpu|Add2~25\);

-- Location: LCCOMB_X66_Y53_N10
\inst1|cpu|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~26_combout\ = (\inst1|cpu|E_src2\(13) & ((\inst1|cpu|E_src1\(13) & (\inst1|cpu|Add2~25\ & VCC)) # (!\inst1|cpu|E_src1\(13) & (!\inst1|cpu|Add2~25\)))) # (!\inst1|cpu|E_src2\(13) & ((\inst1|cpu|E_src1\(13) & (!\inst1|cpu|Add2~25\)) # 
-- (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|Add2~25\) # (GND)))))
-- \inst1|cpu|Add2~27\ = CARRY((\inst1|cpu|E_src2\(13) & (!\inst1|cpu|E_src1\(13) & !\inst1|cpu|Add2~25\)) # (!\inst1|cpu|E_src2\(13) & ((!\inst1|cpu|Add2~25\) # (!\inst1|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(13),
	datab => \inst1|cpu|E_src1\(13),
	datad => VCC,
	cin => \inst1|cpu|Add2~25\,
	combout => \inst1|cpu|Add2~26_combout\,
	cout => \inst1|cpu|Add2~27\);

-- Location: LCCOMB_X65_Y53_N26
\inst1|cpu|F_pc[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[11]~4_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~26_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~26_combout\,
	datab => \inst1|cpu|Add2~26_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[11]~4_combout\);

-- Location: FF_X65_Y53_N27
\inst1|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[11]~4_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(11));

-- Location: LCCOMB_X65_Y54_N4
\inst1|cpu|F_pc[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[6]~8_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~16_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~16_combout\,
	datab => \inst1|cpu|Add1~16_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[6]~8_combout\);

-- Location: LCCOMB_X65_Y54_N18
\inst1|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[2]~4_combout\ = (\inst1|cpu|F_pc\(2) & (\inst1|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\inst1|cpu|F_pc\(2) & (!\inst1|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \inst1|cpu|F_pc_plus_one[2]~5\ = CARRY((\inst1|cpu|F_pc\(2) & !\inst1|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[1]~3\,
	combout => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst1|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X65_Y54_N20
\inst1|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[3]~6_combout\ = (\inst1|cpu|F_pc\(3) & (!\inst1|cpu|F_pc_plus_one[2]~5\)) # (!\inst1|cpu|F_pc\(3) & ((\inst1|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[3]~7\ = CARRY((!\inst1|cpu|F_pc_plus_one[2]~5\) # (!\inst1|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[2]~5\,
	combout => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst1|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X65_Y54_N22
\inst1|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[4]~8_combout\ = (\inst1|cpu|F_pc\(4) & (\inst1|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\inst1|cpu|F_pc\(4) & (!\inst1|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \inst1|cpu|F_pc_plus_one[4]~9\ = CARRY((\inst1|cpu|F_pc\(4) & !\inst1|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[3]~7\,
	combout => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst1|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X65_Y54_N24
\inst1|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[5]~10_combout\ = (\inst1|cpu|F_pc\(5) & (!\inst1|cpu|F_pc_plus_one[4]~9\)) # (!\inst1|cpu|F_pc\(5) & ((\inst1|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[5]~11\ = CARRY((!\inst1|cpu|F_pc_plus_one[4]~9\) # (!\inst1|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[4]~9\,
	combout => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst1|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X65_Y54_N26
\inst1|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[6]~12_combout\ = (\inst1|cpu|F_pc\(6) & (\inst1|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\inst1|cpu|F_pc\(6) & (!\inst1|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \inst1|cpu|F_pc_plus_one[6]~13\ = CARRY((\inst1|cpu|F_pc\(6) & !\inst1|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[5]~11\,
	combout => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst1|cpu|F_pc_plus_one[6]~13\);

-- Location: FF_X65_Y54_N5
\inst1|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[6]~8_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(6));

-- Location: LCCOMB_X65_Y54_N28
\inst1|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[7]~14_combout\ = (\inst1|cpu|F_pc\(7) & (!\inst1|cpu|F_pc_plus_one[6]~13\)) # (!\inst1|cpu|F_pc\(7) & ((\inst1|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[7]~15\ = CARRY((!\inst1|cpu|F_pc_plus_one[6]~13\) # (!\inst1|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[6]~13\,
	combout => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst1|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X65_Y54_N30
\inst1|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[8]~16_combout\ = (\inst1|cpu|F_pc\(8) & (\inst1|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\inst1|cpu|F_pc\(8) & (!\inst1|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \inst1|cpu|F_pc_plus_one[8]~17\ = CARRY((\inst1|cpu|F_pc\(8) & !\inst1|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[7]~15\,
	combout => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst1|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X65_Y53_N0
\inst1|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[9]~18_combout\ = (\inst1|cpu|F_pc\(9) & (!\inst1|cpu|F_pc_plus_one[8]~17\)) # (!\inst1|cpu|F_pc\(9) & ((\inst1|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[9]~19\ = CARRY((!\inst1|cpu|F_pc_plus_one[8]~17\) # (!\inst1|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[8]~17\,
	combout => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst1|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X65_Y53_N2
\inst1|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[10]~20_combout\ = (\inst1|cpu|F_pc\(10) & (\inst1|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\inst1|cpu|F_pc\(10) & (!\inst1|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \inst1|cpu|F_pc_plus_one[10]~21\ = CARRY((\inst1|cpu|F_pc\(10) & !\inst1|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[9]~19\,
	combout => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst1|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X65_Y53_N4
\inst1|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[11]~22_combout\ = (\inst1|cpu|F_pc\(11) & (!\inst1|cpu|F_pc_plus_one[10]~21\)) # (!\inst1|cpu|F_pc\(11) & ((\inst1|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[11]~23\ = CARRY((!\inst1|cpu|F_pc_plus_one[10]~21\) # (!\inst1|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[10]~21\,
	combout => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst1|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X65_Y48_N1
\inst1|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[13]~6_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(13));

-- Location: LCCOMB_X67_Y53_N12
\inst1|cpu|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~28_combout\ = ((\inst1|cpu|E_src1\(14) $ (\inst1|cpu|E_src2\(14) $ (\inst1|cpu|Add1~27\)))) # (GND)
-- \inst1|cpu|Add1~29\ = CARRY((\inst1|cpu|E_src1\(14) & ((!\inst1|cpu|Add1~27\) # (!\inst1|cpu|E_src2\(14)))) # (!\inst1|cpu|E_src1\(14) & (!\inst1|cpu|E_src2\(14) & !\inst1|cpu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(14),
	datab => \inst1|cpu|E_src2\(14),
	datad => VCC,
	cin => \inst1|cpu|Add1~27\,
	combout => \inst1|cpu|Add1~28_combout\,
	cout => \inst1|cpu|Add1~29\);

-- Location: LCCOMB_X67_Y53_N14
\inst1|cpu|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~30_combout\ = (\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add1~29\)) # (!\inst1|cpu|E_src2\(15) & (\inst1|cpu|Add1~29\ & VCC)))) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & ((\inst1|cpu|Add1~29\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add1~29\))))
-- \inst1|cpu|Add1~31\ = CARRY((\inst1|cpu|E_src1\(15) & (\inst1|cpu|E_src2\(15) & !\inst1|cpu|Add1~29\)) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15)) # (!\inst1|cpu|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(15),
	datab => \inst1|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst1|cpu|Add1~29\,
	combout => \inst1|cpu|Add1~30_combout\,
	cout => \inst1|cpu|Add1~31\);

-- Location: LCCOMB_X66_Y53_N12
\inst1|cpu|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~28_combout\ = ((\inst1|cpu|E_src2\(14) $ (\inst1|cpu|E_src1\(14) $ (!\inst1|cpu|Add2~27\)))) # (GND)
-- \inst1|cpu|Add2~29\ = CARRY((\inst1|cpu|E_src2\(14) & ((\inst1|cpu|E_src1\(14)) # (!\inst1|cpu|Add2~27\))) # (!\inst1|cpu|E_src2\(14) & (\inst1|cpu|E_src1\(14) & !\inst1|cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(14),
	datab => \inst1|cpu|E_src1\(14),
	datad => VCC,
	cin => \inst1|cpu|Add2~27\,
	combout => \inst1|cpu|Add2~28_combout\,
	cout => \inst1|cpu|Add2~29\);

-- Location: LCCOMB_X66_Y53_N14
\inst1|cpu|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~30_combout\ = (\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (\inst1|cpu|Add2~29\ & VCC)) # (!\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add2~29\)))) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add2~29\)) # 
-- (!\inst1|cpu|E_src2\(15) & ((\inst1|cpu|Add2~29\) # (GND)))))
-- \inst1|cpu|Add2~31\ = CARRY((\inst1|cpu|E_src1\(15) & (!\inst1|cpu|E_src2\(15) & !\inst1|cpu|Add2~29\)) # (!\inst1|cpu|E_src1\(15) & ((!\inst1|cpu|Add2~29\) # (!\inst1|cpu|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(15),
	datab => \inst1|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst1|cpu|Add2~29\,
	combout => \inst1|cpu|Add2~30_combout\,
	cout => \inst1|cpu|Add2~31\);

-- Location: LCCOMB_X65_Y53_N30
\inst1|cpu|F_pc[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[13]~2_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~30_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~30_combout\,
	datab => \inst1|cpu|Add2~30_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[13]~2_combout\);

-- Location: FF_X65_Y53_N31
\inst1|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[13]~2_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(13));

-- Location: LCCOMB_X65_Y53_N6
\inst1|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[12]~24_combout\ = (\inst1|cpu|F_pc\(12) & (\inst1|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\inst1|cpu|F_pc\(12) & (!\inst1|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \inst1|cpu|F_pc_plus_one[12]~25\ = CARRY((\inst1|cpu|F_pc\(12) & !\inst1|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[11]~23\,
	combout => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst1|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X65_Y53_N8
\inst1|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[13]~26_combout\ = (\inst1|cpu|F_pc\(13) & (!\inst1|cpu|F_pc_plus_one[12]~25\)) # (!\inst1|cpu|F_pc\(13) & ((\inst1|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[13]~27\ = CARRY((!\inst1|cpu|F_pc_plus_one[12]~25\) # (!\inst1|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[12]~25\,
	combout => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst1|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X65_Y48_N13
\inst1|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[15]~4_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(15));

-- Location: LCCOMB_X66_Y53_N16
\inst1|cpu|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~32_combout\ = ((\inst1|cpu|E_src2\(16) $ (\inst1|cpu|E_src1\(16) $ (!\inst1|cpu|Add2~31\)))) # (GND)
-- \inst1|cpu|Add2~33\ = CARRY((\inst1|cpu|E_src2\(16) & ((\inst1|cpu|E_src1\(16)) # (!\inst1|cpu|Add2~31\))) # (!\inst1|cpu|E_src2\(16) & (\inst1|cpu|E_src1\(16) & !\inst1|cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(16),
	datab => \inst1|cpu|E_src1\(16),
	datad => VCC,
	cin => \inst1|cpu|Add2~31\,
	combout => \inst1|cpu|Add2~32_combout\,
	cout => \inst1|cpu|Add2~33\);

-- Location: LCCOMB_X66_Y53_N18
\inst1|cpu|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~34_combout\ = (\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17) & (\inst1|cpu|Add2~33\ & VCC)) # (!\inst1|cpu|E_src2\(17) & (!\inst1|cpu|Add2~33\)))) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17) & (!\inst1|cpu|Add2~33\)) # 
-- (!\inst1|cpu|E_src2\(17) & ((\inst1|cpu|Add2~33\) # (GND)))))
-- \inst1|cpu|Add2~35\ = CARRY((\inst1|cpu|E_src1\(17) & (!\inst1|cpu|E_src2\(17) & !\inst1|cpu|Add2~33\)) # (!\inst1|cpu|E_src1\(17) & ((!\inst1|cpu|Add2~33\) # (!\inst1|cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(17),
	datab => \inst1|cpu|E_src2\(17),
	datad => VCC,
	cin => \inst1|cpu|Add2~33\,
	combout => \inst1|cpu|Add2~34_combout\,
	cout => \inst1|cpu|Add2~35\);

-- Location: LCCOMB_X66_Y53_N20
\inst1|cpu|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~36_combout\ = ((\inst1|cpu|E_src2\(18) $ (\inst1|cpu|E_src1\(18) $ (!\inst1|cpu|Add2~35\)))) # (GND)
-- \inst1|cpu|Add2~37\ = CARRY((\inst1|cpu|E_src2\(18) & ((\inst1|cpu|E_src1\(18)) # (!\inst1|cpu|Add2~35\))) # (!\inst1|cpu|E_src2\(18) & (\inst1|cpu|E_src1\(18) & !\inst1|cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(18),
	datab => \inst1|cpu|E_src1\(18),
	datad => VCC,
	cin => \inst1|cpu|Add2~35\,
	combout => \inst1|cpu|Add2~36_combout\,
	cout => \inst1|cpu|Add2~37\);

-- Location: LCCOMB_X66_Y53_N22
\inst1|cpu|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~38_combout\ = (\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (\inst1|cpu|Add2~37\ & VCC)) # (!\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add2~37\)))) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add2~37\)) # 
-- (!\inst1|cpu|E_src2\(19) & ((\inst1|cpu|Add2~37\) # (GND)))))
-- \inst1|cpu|Add2~39\ = CARRY((\inst1|cpu|E_src1\(19) & (!\inst1|cpu|E_src2\(19) & !\inst1|cpu|Add2~37\)) # (!\inst1|cpu|E_src1\(19) & ((!\inst1|cpu|Add2~37\) # (!\inst1|cpu|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(19),
	datab => \inst1|cpu|E_src2\(19),
	datad => VCC,
	cin => \inst1|cpu|Add2~37\,
	combout => \inst1|cpu|Add2~38_combout\,
	cout => \inst1|cpu|Add2~39\);

-- Location: LCCOMB_X67_Y53_N16
\inst1|cpu|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~32_combout\ = ((\inst1|cpu|E_src2\(16) $ (\inst1|cpu|E_src1\(16) $ (\inst1|cpu|Add1~31\)))) # (GND)
-- \inst1|cpu|Add1~33\ = CARRY((\inst1|cpu|E_src2\(16) & (\inst1|cpu|E_src1\(16) & !\inst1|cpu|Add1~31\)) # (!\inst1|cpu|E_src2\(16) & ((\inst1|cpu|E_src1\(16)) # (!\inst1|cpu|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(16),
	datab => \inst1|cpu|E_src1\(16),
	datad => VCC,
	cin => \inst1|cpu|Add1~31\,
	combout => \inst1|cpu|Add1~32_combout\,
	cout => \inst1|cpu|Add1~33\);

-- Location: LCCOMB_X67_Y53_N18
\inst1|cpu|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~34_combout\ = (\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17) & (!\inst1|cpu|Add1~33\)) # (!\inst1|cpu|E_src2\(17) & (\inst1|cpu|Add1~33\ & VCC)))) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17) & ((\inst1|cpu|Add1~33\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(17) & (!\inst1|cpu|Add1~33\))))
-- \inst1|cpu|Add1~35\ = CARRY((\inst1|cpu|E_src1\(17) & (\inst1|cpu|E_src2\(17) & !\inst1|cpu|Add1~33\)) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17)) # (!\inst1|cpu|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(17),
	datab => \inst1|cpu|E_src2\(17),
	datad => VCC,
	cin => \inst1|cpu|Add1~33\,
	combout => \inst1|cpu|Add1~34_combout\,
	cout => \inst1|cpu|Add1~35\);

-- Location: LCCOMB_X67_Y53_N20
\inst1|cpu|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~36_combout\ = ((\inst1|cpu|E_src2\(18) $ (\inst1|cpu|E_src1\(18) $ (\inst1|cpu|Add1~35\)))) # (GND)
-- \inst1|cpu|Add1~37\ = CARRY((\inst1|cpu|E_src2\(18) & (\inst1|cpu|E_src1\(18) & !\inst1|cpu|Add1~35\)) # (!\inst1|cpu|E_src2\(18) & ((\inst1|cpu|E_src1\(18)) # (!\inst1|cpu|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(18),
	datab => \inst1|cpu|E_src1\(18),
	datad => VCC,
	cin => \inst1|cpu|Add1~35\,
	combout => \inst1|cpu|Add1~36_combout\,
	cout => \inst1|cpu|Add1~37\);

-- Location: LCCOMB_X67_Y53_N22
\inst1|cpu|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~38_combout\ = (\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add1~37\)) # (!\inst1|cpu|E_src2\(19) & (\inst1|cpu|Add1~37\ & VCC)))) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & ((\inst1|cpu|Add1~37\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add1~37\))))
-- \inst1|cpu|Add1~39\ = CARRY((\inst1|cpu|E_src1\(19) & (\inst1|cpu|E_src2\(19) & !\inst1|cpu|Add1~37\)) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19)) # (!\inst1|cpu|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(19),
	datab => \inst1|cpu|E_src2\(19),
	datad => VCC,
	cin => \inst1|cpu|Add1~37\,
	combout => \inst1|cpu|Add1~38_combout\,
	cout => \inst1|cpu|Add1~39\);

-- Location: LCCOMB_X68_Y53_N24
\inst1|cpu|E_arith_result[19]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[19]~1_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~38_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~38_combout\,
	datad => \inst1|cpu|Add1~38_combout\,
	combout => \inst1|cpu|E_arith_result[19]~1_combout\);

-- Location: LCCOMB_X66_Y49_N2
\inst1|cpu|F_pc_no_crst_nxt[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[17]~6_combout\ = (\inst1|cpu|F_pc_no_crst_nxt[17]~5_combout\ & ((\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|E_arith_result[19]~1_combout\) # (!\inst1|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datab => \inst1|cpu|F_pc_no_crst_nxt[17]~5_combout\,
	datac => \inst1|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst1|cpu|E_arith_result[19]~1_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[17]~6_combout\);

-- Location: FF_X66_Y49_N3
\inst1|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[17]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(17));

-- Location: LCCOMB_X65_Y53_N18
\inst1|cpu|F_pc[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[15]~0_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~34_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~34_combout\,
	datab => \inst1|cpu|Add2~34_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[15]~0_combout\);

-- Location: LCCOMB_X65_Y53_N10
\inst1|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[14]~28_combout\ = (\inst1|cpu|F_pc\(14) & (\inst1|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\inst1|cpu|F_pc\(14) & (!\inst1|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \inst1|cpu|F_pc_plus_one[14]~29\ = CARRY((\inst1|cpu|F_pc\(14) & !\inst1|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[13]~27\,
	combout => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst1|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X65_Y53_N12
\inst1|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[15]~30_combout\ = (\inst1|cpu|F_pc\(15) & (!\inst1|cpu|F_pc_plus_one[14]~29\)) # (!\inst1|cpu|F_pc\(15) & ((\inst1|cpu|F_pc_plus_one[14]~29\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[15]~31\ = CARRY((!\inst1|cpu|F_pc_plus_one[14]~29\) # (!\inst1|cpu|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(15),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[14]~29\,
	combout => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \inst1|cpu|F_pc_plus_one[15]~31\);

-- Location: FF_X65_Y53_N19
\inst1|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[15]~0_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(15));

-- Location: LCCOMB_X65_Y53_N14
\inst1|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[16]~32_combout\ = (\inst1|cpu|F_pc\(16) & (!\inst1|cpu|F_pc_plus_one[15]~31\ & VCC)) # (!\inst1|cpu|F_pc\(16) & (\inst1|cpu|F_pc_plus_one[15]~31\ $ (GND)))
-- \inst1|cpu|F_pc_plus_one[16]~33\ = CARRY((!\inst1|cpu|F_pc\(16) & !\inst1|cpu|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(16),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[15]~31\,
	combout => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \inst1|cpu|F_pc_plus_one[16]~33\);

-- Location: LCCOMB_X66_Y49_N0
\inst1|cpu|F_pc_no_crst_nxt[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[16]~9_combout\ = (!\inst1|cpu|R_ctrl_break~q\ & (\inst1|cpu|F_pc_plus_one[16]~32_combout\ & ((\inst1|cpu|R_ctrl_exception~q\) # (!\inst1|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datab => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	datac => \inst1|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[16]~9_combout\);

-- Location: LCCOMB_X68_Y53_N26
\inst1|cpu|E_arith_result[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[18]~2_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~36_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~36_combout\,
	datad => \inst1|cpu|Add1~36_combout\,
	combout => \inst1|cpu|E_arith_result[18]~2_combout\);

-- Location: LCCOMB_X66_Y49_N4
\inst1|cpu|F_pc_no_crst_nxt[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[16]~7_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & (!\inst1|cpu|F_pc_no_crst_nxt[16]~9_combout\ & ((!\inst1|cpu|F_pc_sel_nxt.10~0_combout\) # (!\inst1|cpu|E_arith_result[18]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_exception~q\,
	datab => \inst1|cpu|F_pc_no_crst_nxt[16]~9_combout\,
	datac => \inst1|cpu|E_arith_result[18]~2_combout\,
	datad => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[16]~7_combout\);

-- Location: FF_X66_Y49_N5
\inst1|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[16]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(16));

-- Location: LCCOMB_X65_Y53_N16
\inst1|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[17]~34_combout\ = \inst1|cpu|F_pc_plus_one[16]~33\ $ (\inst1|cpu|F_pc\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|F_pc\(17),
	cin => \inst1|cpu|F_pc_plus_one[16]~33\,
	combout => \inst1|cpu|F_pc_plus_one[17]~34_combout\);

-- Location: FF_X65_Y50_N31
\inst1|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[19]~0_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(19));

-- Location: LCCOMB_X66_Y53_N24
\inst1|cpu|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~40_combout\ = ((\inst1|cpu|E_src2\(20) $ (\inst1|cpu|E_src1\(20) $ (!\inst1|cpu|Add2~39\)))) # (GND)
-- \inst1|cpu|Add2~41\ = CARRY((\inst1|cpu|E_src2\(20) & ((\inst1|cpu|E_src1\(20)) # (!\inst1|cpu|Add2~39\))) # (!\inst1|cpu|E_src2\(20) & (\inst1|cpu|E_src1\(20) & !\inst1|cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(20),
	datab => \inst1|cpu|E_src1\(20),
	datad => VCC,
	cin => \inst1|cpu|Add2~39\,
	combout => \inst1|cpu|Add2~40_combout\,
	cout => \inst1|cpu|Add2~41\);

-- Location: LCCOMB_X66_Y53_N26
\inst1|cpu|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~42_combout\ = (\inst1|cpu|E_src1\(21) & ((\inst1|cpu|E_src2\(21) & (\inst1|cpu|Add2~41\ & VCC)) # (!\inst1|cpu|E_src2\(21) & (!\inst1|cpu|Add2~41\)))) # (!\inst1|cpu|E_src1\(21) & ((\inst1|cpu|E_src2\(21) & (!\inst1|cpu|Add2~41\)) # 
-- (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|Add2~41\) # (GND)))))
-- \inst1|cpu|Add2~43\ = CARRY((\inst1|cpu|E_src1\(21) & (!\inst1|cpu|E_src2\(21) & !\inst1|cpu|Add2~41\)) # (!\inst1|cpu|E_src1\(21) & ((!\inst1|cpu|Add2~41\) # (!\inst1|cpu|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(21),
	datab => \inst1|cpu|E_src2\(21),
	datad => VCC,
	cin => \inst1|cpu|Add2~41\,
	combout => \inst1|cpu|Add2~42_combout\,
	cout => \inst1|cpu|Add2~43\);

-- Location: LCCOMB_X66_Y53_N28
\inst1|cpu|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~44_combout\ = ((\inst1|cpu|E_src1\(22) $ (\inst1|cpu|E_src2\(22) $ (!\inst1|cpu|Add2~43\)))) # (GND)
-- \inst1|cpu|Add2~45\ = CARRY((\inst1|cpu|E_src1\(22) & ((\inst1|cpu|E_src2\(22)) # (!\inst1|cpu|Add2~43\))) # (!\inst1|cpu|E_src1\(22) & (\inst1|cpu|E_src2\(22) & !\inst1|cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(22),
	datab => \inst1|cpu|E_src2\(22),
	datad => VCC,
	cin => \inst1|cpu|Add2~43\,
	combout => \inst1|cpu|Add2~44_combout\,
	cout => \inst1|cpu|Add2~45\);

-- Location: LCCOMB_X66_Y53_N30
\inst1|cpu|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~46_combout\ = (\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & (\inst1|cpu|Add2~45\ & VCC)) # (!\inst1|cpu|E_src2\(23) & (!\inst1|cpu|Add2~45\)))) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & (!\inst1|cpu|Add2~45\)) # 
-- (!\inst1|cpu|E_src2\(23) & ((\inst1|cpu|Add2~45\) # (GND)))))
-- \inst1|cpu|Add2~47\ = CARRY((\inst1|cpu|E_src1\(23) & (!\inst1|cpu|E_src2\(23) & !\inst1|cpu|Add2~45\)) # (!\inst1|cpu|E_src1\(23) & ((!\inst1|cpu|Add2~45\) # (!\inst1|cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(23),
	datab => \inst1|cpu|E_src2\(23),
	datad => VCC,
	cin => \inst1|cpu|Add2~45\,
	combout => \inst1|cpu|Add2~46_combout\,
	cout => \inst1|cpu|Add2~47\);

-- Location: LCCOMB_X66_Y52_N0
\inst1|cpu|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~48_combout\ = ((\inst1|cpu|E_src2\(24) $ (\inst1|cpu|E_src1\(24) $ (!\inst1|cpu|Add2~47\)))) # (GND)
-- \inst1|cpu|Add2~49\ = CARRY((\inst1|cpu|E_src2\(24) & ((\inst1|cpu|E_src1\(24)) # (!\inst1|cpu|Add2~47\))) # (!\inst1|cpu|E_src2\(24) & (\inst1|cpu|E_src1\(24) & !\inst1|cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(24),
	datab => \inst1|cpu|E_src1\(24),
	datad => VCC,
	cin => \inst1|cpu|Add2~47\,
	combout => \inst1|cpu|Add2~48_combout\,
	cout => \inst1|cpu|Add2~49\);

-- Location: LCCOMB_X66_Y52_N2
\inst1|cpu|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~50_combout\ = (\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25) & (\inst1|cpu|Add2~49\ & VCC)) # (!\inst1|cpu|E_src2\(25) & (!\inst1|cpu|Add2~49\)))) # (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25) & (!\inst1|cpu|Add2~49\)) # 
-- (!\inst1|cpu|E_src2\(25) & ((\inst1|cpu|Add2~49\) # (GND)))))
-- \inst1|cpu|Add2~51\ = CARRY((\inst1|cpu|E_src1\(25) & (!\inst1|cpu|E_src2\(25) & !\inst1|cpu|Add2~49\)) # (!\inst1|cpu|E_src1\(25) & ((!\inst1|cpu|Add2~49\) # (!\inst1|cpu|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(25),
	datab => \inst1|cpu|E_src2\(25),
	datad => VCC,
	cin => \inst1|cpu|Add2~49\,
	combout => \inst1|cpu|Add2~50_combout\,
	cout => \inst1|cpu|Add2~51\);

-- Location: LCCOMB_X66_Y52_N4
\inst1|cpu|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~52_combout\ = ((\inst1|cpu|E_src1\(26) $ (\inst1|cpu|E_src2\(26) $ (!\inst1|cpu|Add2~51\)))) # (GND)
-- \inst1|cpu|Add2~53\ = CARRY((\inst1|cpu|E_src1\(26) & ((\inst1|cpu|E_src2\(26)) # (!\inst1|cpu|Add2~51\))) # (!\inst1|cpu|E_src1\(26) & (\inst1|cpu|E_src2\(26) & !\inst1|cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(26),
	datab => \inst1|cpu|E_src2\(26),
	datad => VCC,
	cin => \inst1|cpu|Add2~51\,
	combout => \inst1|cpu|Add2~52_combout\,
	cout => \inst1|cpu|Add2~53\);

-- Location: LCCOMB_X66_Y52_N6
\inst1|cpu|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~54_combout\ = (\inst1|cpu|E_src2\(27) & ((\inst1|cpu|E_src1\(27) & (\inst1|cpu|Add2~53\ & VCC)) # (!\inst1|cpu|E_src1\(27) & (!\inst1|cpu|Add2~53\)))) # (!\inst1|cpu|E_src2\(27) & ((\inst1|cpu|E_src1\(27) & (!\inst1|cpu|Add2~53\)) # 
-- (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|Add2~53\) # (GND)))))
-- \inst1|cpu|Add2~55\ = CARRY((\inst1|cpu|E_src2\(27) & (!\inst1|cpu|E_src1\(27) & !\inst1|cpu|Add2~53\)) # (!\inst1|cpu|E_src2\(27) & ((!\inst1|cpu|Add2~53\) # (!\inst1|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(27),
	datab => \inst1|cpu|E_src1\(27),
	datad => VCC,
	cin => \inst1|cpu|Add2~53\,
	combout => \inst1|cpu|Add2~54_combout\,
	cout => \inst1|cpu|Add2~55\);

-- Location: LCCOMB_X66_Y52_N8
\inst1|cpu|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~56_combout\ = ((\inst1|cpu|E_src1\(28) $ (\inst1|cpu|E_src2\(28) $ (!\inst1|cpu|Add2~55\)))) # (GND)
-- \inst1|cpu|Add2~57\ = CARRY((\inst1|cpu|E_src1\(28) & ((\inst1|cpu|E_src2\(28)) # (!\inst1|cpu|Add2~55\))) # (!\inst1|cpu|E_src1\(28) & (\inst1|cpu|E_src2\(28) & !\inst1|cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(28),
	datab => \inst1|cpu|E_src2\(28),
	datad => VCC,
	cin => \inst1|cpu|Add2~55\,
	combout => \inst1|cpu|Add2~56_combout\,
	cout => \inst1|cpu|Add2~57\);

-- Location: LCCOMB_X66_Y52_N10
\inst1|cpu|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~58_combout\ = (\inst1|cpu|E_src2\(29) & ((\inst1|cpu|E_src1\(29) & (\inst1|cpu|Add2~57\ & VCC)) # (!\inst1|cpu|E_src1\(29) & (!\inst1|cpu|Add2~57\)))) # (!\inst1|cpu|E_src2\(29) & ((\inst1|cpu|E_src1\(29) & (!\inst1|cpu|Add2~57\)) # 
-- (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|Add2~57\) # (GND)))))
-- \inst1|cpu|Add2~59\ = CARRY((\inst1|cpu|E_src2\(29) & (!\inst1|cpu|E_src1\(29) & !\inst1|cpu|Add2~57\)) # (!\inst1|cpu|E_src2\(29) & ((!\inst1|cpu|Add2~57\) # (!\inst1|cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(29),
	datab => \inst1|cpu|E_src1\(29),
	datad => VCC,
	cin => \inst1|cpu|Add2~57\,
	combout => \inst1|cpu|Add2~58_combout\,
	cout => \inst1|cpu|Add2~59\);

-- Location: LCCOMB_X66_Y52_N12
\inst1|cpu|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~60_combout\ = ((\inst1|cpu|E_src2\(30) $ (\inst1|cpu|E_src1\(30) $ (!\inst1|cpu|Add2~59\)))) # (GND)
-- \inst1|cpu|Add2~61\ = CARRY((\inst1|cpu|E_src2\(30) & ((\inst1|cpu|E_src1\(30)) # (!\inst1|cpu|Add2~59\))) # (!\inst1|cpu|E_src2\(30) & (\inst1|cpu|E_src1\(30) & !\inst1|cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(30),
	datab => \inst1|cpu|E_src1\(30),
	datad => VCC,
	cin => \inst1|cpu|Add2~59\,
	combout => \inst1|cpu|Add2~60_combout\,
	cout => \inst1|cpu|Add2~61\);

-- Location: LCCOMB_X66_Y52_N14
\inst1|cpu|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~62_combout\ = (\inst1|cpu|E_arith_src2\(31) & ((\inst1|cpu|E_arith_src1\(31) & (\inst1|cpu|Add2~61\ & VCC)) # (!\inst1|cpu|E_arith_src1\(31) & (!\inst1|cpu|Add2~61\)))) # (!\inst1|cpu|E_arith_src2\(31) & ((\inst1|cpu|E_arith_src1\(31) & 
-- (!\inst1|cpu|Add2~61\)) # (!\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|Add2~61\) # (GND)))))
-- \inst1|cpu|Add2~63\ = CARRY((\inst1|cpu|E_arith_src2\(31) & (!\inst1|cpu|E_arith_src1\(31) & !\inst1|cpu|Add2~61\)) # (!\inst1|cpu|E_arith_src2\(31) & ((!\inst1|cpu|Add2~61\) # (!\inst1|cpu|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_src2\(31),
	datab => \inst1|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst1|cpu|Add2~61\,
	combout => \inst1|cpu|Add2~62_combout\,
	cout => \inst1|cpu|Add2~63\);

-- Location: LCCOMB_X66_Y52_N18
\inst1|cpu|W_alu_result[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[23]~32_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\) # (\inst1|cpu|R_ctrl_logic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_shift_rot~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[23]~32_combout\);

-- Location: LCCOMB_X66_Y51_N10
\inst1|cpu|E_logic_result[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[31]~21_combout\ = (\inst1|cpu|E_src2\(31) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(31) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(31) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(31))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(31) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(31),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(31),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[31]~21_combout\);

-- Location: LCCOMB_X65_Y55_N2
\inst1|cpu|W_alu_result[23]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[23]~33_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\) # ((!\inst1|cpu|R_ctrl_logic~q\ & \inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|R_ctrl_shift_rot~q\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[23]~33_combout\);

-- Location: LCCOMB_X66_Y51_N26
\inst1|cpu|E_alu_result[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~29_combout\ = (\inst1|cpu|W_alu_result[23]~33_combout\ & (((\inst1|cpu|E_shift_rot_result\(31)) # (!\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[31]~21_combout\ & (\inst1|cpu|W_alu_result[23]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[31]~21_combout\,
	datab => \inst1|cpu|W_alu_result[23]~33_combout\,
	datac => \inst1|cpu|W_alu_result[23]~32_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(31),
	combout => \inst1|cpu|E_alu_result[31]~29_combout\);

-- Location: LCCOMB_X67_Y53_N24
\inst1|cpu|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~40_combout\ = ((\inst1|cpu|E_src1\(20) $ (\inst1|cpu|E_src2\(20) $ (\inst1|cpu|Add1~39\)))) # (GND)
-- \inst1|cpu|Add1~41\ = CARRY((\inst1|cpu|E_src1\(20) & ((!\inst1|cpu|Add1~39\) # (!\inst1|cpu|E_src2\(20)))) # (!\inst1|cpu|E_src1\(20) & (!\inst1|cpu|E_src2\(20) & !\inst1|cpu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(20),
	datab => \inst1|cpu|E_src2\(20),
	datad => VCC,
	cin => \inst1|cpu|Add1~39\,
	combout => \inst1|cpu|Add1~40_combout\,
	cout => \inst1|cpu|Add1~41\);

-- Location: LCCOMB_X67_Y53_N26
\inst1|cpu|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~42_combout\ = (\inst1|cpu|E_src2\(21) & ((\inst1|cpu|E_src1\(21) & (!\inst1|cpu|Add1~41\)) # (!\inst1|cpu|E_src1\(21) & ((\inst1|cpu|Add1~41\) # (GND))))) # (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|E_src1\(21) & (\inst1|cpu|Add1~41\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(21) & (!\inst1|cpu|Add1~41\))))
-- \inst1|cpu|Add1~43\ = CARRY((\inst1|cpu|E_src2\(21) & ((!\inst1|cpu|Add1~41\) # (!\inst1|cpu|E_src1\(21)))) # (!\inst1|cpu|E_src2\(21) & (!\inst1|cpu|E_src1\(21) & !\inst1|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(21),
	datab => \inst1|cpu|E_src1\(21),
	datad => VCC,
	cin => \inst1|cpu|Add1~41\,
	combout => \inst1|cpu|Add1~42_combout\,
	cout => \inst1|cpu|Add1~43\);

-- Location: LCCOMB_X67_Y53_N28
\inst1|cpu|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~44_combout\ = ((\inst1|cpu|E_src2\(22) $ (\inst1|cpu|E_src1\(22) $ (\inst1|cpu|Add1~43\)))) # (GND)
-- \inst1|cpu|Add1~45\ = CARRY((\inst1|cpu|E_src2\(22) & (\inst1|cpu|E_src1\(22) & !\inst1|cpu|Add1~43\)) # (!\inst1|cpu|E_src2\(22) & ((\inst1|cpu|E_src1\(22)) # (!\inst1|cpu|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(22),
	datab => \inst1|cpu|E_src1\(22),
	datad => VCC,
	cin => \inst1|cpu|Add1~43\,
	combout => \inst1|cpu|Add1~44_combout\,
	cout => \inst1|cpu|Add1~45\);

-- Location: LCCOMB_X67_Y53_N30
\inst1|cpu|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~46_combout\ = (\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & (!\inst1|cpu|Add1~45\)) # (!\inst1|cpu|E_src2\(23) & (\inst1|cpu|Add1~45\ & VCC)))) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & ((\inst1|cpu|Add1~45\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(23) & (!\inst1|cpu|Add1~45\))))
-- \inst1|cpu|Add1~47\ = CARRY((\inst1|cpu|E_src1\(23) & (\inst1|cpu|E_src2\(23) & !\inst1|cpu|Add1~45\)) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23)) # (!\inst1|cpu|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(23),
	datab => \inst1|cpu|E_src2\(23),
	datad => VCC,
	cin => \inst1|cpu|Add1~45\,
	combout => \inst1|cpu|Add1~46_combout\,
	cout => \inst1|cpu|Add1~47\);

-- Location: LCCOMB_X67_Y52_N0
\inst1|cpu|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~48_combout\ = ((\inst1|cpu|E_src2\(24) $ (\inst1|cpu|E_src1\(24) $ (\inst1|cpu|Add1~47\)))) # (GND)
-- \inst1|cpu|Add1~49\ = CARRY((\inst1|cpu|E_src2\(24) & (\inst1|cpu|E_src1\(24) & !\inst1|cpu|Add1~47\)) # (!\inst1|cpu|E_src2\(24) & ((\inst1|cpu|E_src1\(24)) # (!\inst1|cpu|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(24),
	datab => \inst1|cpu|E_src1\(24),
	datad => VCC,
	cin => \inst1|cpu|Add1~47\,
	combout => \inst1|cpu|Add1~48_combout\,
	cout => \inst1|cpu|Add1~49\);

-- Location: LCCOMB_X67_Y52_N2
\inst1|cpu|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~50_combout\ = (\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25) & (!\inst1|cpu|Add1~49\)) # (!\inst1|cpu|E_src2\(25) & (\inst1|cpu|Add1~49\ & VCC)))) # (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25) & ((\inst1|cpu|Add1~49\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(25) & (!\inst1|cpu|Add1~49\))))
-- \inst1|cpu|Add1~51\ = CARRY((\inst1|cpu|E_src1\(25) & (\inst1|cpu|E_src2\(25) & !\inst1|cpu|Add1~49\)) # (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25)) # (!\inst1|cpu|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(25),
	datab => \inst1|cpu|E_src2\(25),
	datad => VCC,
	cin => \inst1|cpu|Add1~49\,
	combout => \inst1|cpu|Add1~50_combout\,
	cout => \inst1|cpu|Add1~51\);

-- Location: LCCOMB_X67_Y52_N4
\inst1|cpu|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~52_combout\ = ((\inst1|cpu|E_src1\(26) $ (\inst1|cpu|E_src2\(26) $ (\inst1|cpu|Add1~51\)))) # (GND)
-- \inst1|cpu|Add1~53\ = CARRY((\inst1|cpu|E_src1\(26) & ((!\inst1|cpu|Add1~51\) # (!\inst1|cpu|E_src2\(26)))) # (!\inst1|cpu|E_src1\(26) & (!\inst1|cpu|E_src2\(26) & !\inst1|cpu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(26),
	datab => \inst1|cpu|E_src2\(26),
	datad => VCC,
	cin => \inst1|cpu|Add1~51\,
	combout => \inst1|cpu|Add1~52_combout\,
	cout => \inst1|cpu|Add1~53\);

-- Location: LCCOMB_X67_Y52_N6
\inst1|cpu|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~54_combout\ = (\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & (!\inst1|cpu|Add1~53\)) # (!\inst1|cpu|E_src2\(27) & (\inst1|cpu|Add1~53\ & VCC)))) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & ((\inst1|cpu|Add1~53\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(27) & (!\inst1|cpu|Add1~53\))))
-- \inst1|cpu|Add1~55\ = CARRY((\inst1|cpu|E_src1\(27) & (\inst1|cpu|E_src2\(27) & !\inst1|cpu|Add1~53\)) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27)) # (!\inst1|cpu|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(27),
	datab => \inst1|cpu|E_src2\(27),
	datad => VCC,
	cin => \inst1|cpu|Add1~53\,
	combout => \inst1|cpu|Add1~54_combout\,
	cout => \inst1|cpu|Add1~55\);

-- Location: LCCOMB_X67_Y52_N8
\inst1|cpu|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~56_combout\ = ((\inst1|cpu|E_src2\(28) $ (\inst1|cpu|E_src1\(28) $ (\inst1|cpu|Add1~55\)))) # (GND)
-- \inst1|cpu|Add1~57\ = CARRY((\inst1|cpu|E_src2\(28) & (\inst1|cpu|E_src1\(28) & !\inst1|cpu|Add1~55\)) # (!\inst1|cpu|E_src2\(28) & ((\inst1|cpu|E_src1\(28)) # (!\inst1|cpu|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(28),
	datab => \inst1|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst1|cpu|Add1~55\,
	combout => \inst1|cpu|Add1~56_combout\,
	cout => \inst1|cpu|Add1~57\);

-- Location: LCCOMB_X67_Y52_N10
\inst1|cpu|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~58_combout\ = (\inst1|cpu|E_src2\(29) & ((\inst1|cpu|E_src1\(29) & (!\inst1|cpu|Add1~57\)) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|Add1~57\) # (GND))))) # (!\inst1|cpu|E_src2\(29) & ((\inst1|cpu|E_src1\(29) & (\inst1|cpu|Add1~57\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(29) & (!\inst1|cpu|Add1~57\))))
-- \inst1|cpu|Add1~59\ = CARRY((\inst1|cpu|E_src2\(29) & ((!\inst1|cpu|Add1~57\) # (!\inst1|cpu|E_src1\(29)))) # (!\inst1|cpu|E_src2\(29) & (!\inst1|cpu|E_src1\(29) & !\inst1|cpu|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(29),
	datab => \inst1|cpu|E_src1\(29),
	datad => VCC,
	cin => \inst1|cpu|Add1~57\,
	combout => \inst1|cpu|Add1~58_combout\,
	cout => \inst1|cpu|Add1~59\);

-- Location: LCCOMB_X67_Y52_N12
\inst1|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~60_combout\ = ((\inst1|cpu|E_src2\(30) $ (\inst1|cpu|E_src1\(30) $ (\inst1|cpu|Add1~59\)))) # (GND)
-- \inst1|cpu|Add1~61\ = CARRY((\inst1|cpu|E_src2\(30) & (\inst1|cpu|E_src1\(30) & !\inst1|cpu|Add1~59\)) # (!\inst1|cpu|E_src2\(30) & ((\inst1|cpu|E_src1\(30)) # (!\inst1|cpu|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(30),
	datab => \inst1|cpu|E_src1\(30),
	datad => VCC,
	cin => \inst1|cpu|Add1~59\,
	combout => \inst1|cpu|Add1~60_combout\,
	cout => \inst1|cpu|Add1~61\);

-- Location: LCCOMB_X67_Y52_N14
\inst1|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~62_combout\ = (\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|E_arith_src2\(31) & (!\inst1|cpu|Add1~61\)) # (!\inst1|cpu|E_arith_src2\(31) & (\inst1|cpu|Add1~61\ & VCC)))) # (!\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|E_arith_src2\(31) & 
-- ((\inst1|cpu|Add1~61\) # (GND))) # (!\inst1|cpu|E_arith_src2\(31) & (!\inst1|cpu|Add1~61\))))
-- \inst1|cpu|Add1~63\ = CARRY((\inst1|cpu|E_arith_src1\(31) & (\inst1|cpu|E_arith_src2\(31) & !\inst1|cpu|Add1~61\)) # (!\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|E_arith_src2\(31)) # (!\inst1|cpu|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_src1\(31),
	datab => \inst1|cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \inst1|cpu|Add1~61\,
	combout => \inst1|cpu|Add1~62_combout\,
	cout => \inst1|cpu|Add1~63\);

-- Location: LCCOMB_X63_Y52_N26
\inst1|cpu|E_alu_result[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~30_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|E_alu_result[31]~29_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|E_alu_result[31]~29_combout\ & ((\inst1|cpu|Add1~62_combout\))) 
-- # (!\inst1|cpu|E_alu_result[31]~29_combout\ & (\inst1|cpu|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~62_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|E_alu_result[31]~29_combout\,
	datad => \inst1|cpu|Add1~62_combout\,
	combout => \inst1|cpu|E_alu_result[31]~30_combout\);

-- Location: LCCOMB_X63_Y52_N24
\inst1|cpu|E_alu_result[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~51_combout\ = (\inst1|cpu|E_alu_result[31]~30_combout\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & !\inst1|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[31]~30_combout\,
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result[31]~51_combout\);

-- Location: FF_X63_Y52_N25
\inst1|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[31]~51_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(31));

-- Location: LCCOMB_X63_Y52_N18
\inst1|cpu|W_rf_wr_data[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[31]~25_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(7))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(7),
	datad => \inst1|cpu|W_alu_result\(31),
	combout => \inst1|cpu|W_rf_wr_data[31]~25_combout\);

-- Location: LCCOMB_X67_Y50_N28
\inst1|cpu|R_src1[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[30]~34_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[30]~34_combout\);

-- Location: FF_X67_Y50_N29
\inst1|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[30]~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(30));

-- Location: LCCOMB_X66_Y51_N4
\inst1|cpu|E_logic_result[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[30]~22_combout\ = (\inst1|cpu|E_src2\(30) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(30) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(30) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(30))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(30) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(30),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(30),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[30]~22_combout\);

-- Location: LCCOMB_X66_Y51_N28
\inst1|cpu|E_alu_result[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~31_combout\ = (\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(30)) # ((!\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (((\inst1|cpu|E_logic_result[30]~22_combout\ & \inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(30),
	datab => \inst1|cpu|E_logic_result[30]~22_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[30]~31_combout\);

-- Location: LCCOMB_X63_Y48_N30
\inst1|cpu|E_alu_result[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~32_combout\ = (\inst1|cpu|E_alu_result[30]~31_combout\ & (((\inst1|cpu|Add1~60_combout\) # (\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|E_alu_result[30]~31_combout\ & (\inst1|cpu|Add2~60_combout\ & 
-- ((!\inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~60_combout\,
	datab => \inst1|cpu|Add1~60_combout\,
	datac => \inst1|cpu|E_alu_result[30]~31_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[30]~32_combout\);

-- Location: LCCOMB_X63_Y48_N24
\inst1|cpu|E_alu_result[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~52_combout\ = (\inst1|cpu|E_alu_result[30]~32_combout\ & (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & !\inst1|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[30]~32_combout\,
	datac => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|E_alu_result[30]~52_combout\);

-- Location: FF_X63_Y48_N25
\inst1|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[30]~52_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(30));

-- Location: LCCOMB_X59_Y51_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X59_Y51_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(30));

-- Location: FF_X60_Y48_N17
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X60_Y48_N16
\inst1|cpu|av_ld_byte3_data_nxt~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~41_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~41_combout\);

-- Location: LCCOMB_X62_Y51_N16
\inst1|cpu|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[3]~5_combout\ = (\inst1|cpu|D_iw\(4)) # ((\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (\inst1|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|E_arith_result[0]~6_combout\,
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|E_arith_result[1]~4_combout\,
	combout => \inst1|cpu|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X62_Y51_N17
\inst1|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[3]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(3));

-- Location: LCCOMB_X62_Y51_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: M9K_X37_Y65_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y67_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y51_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & 
-- !\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\);

-- Location: M9K_X64_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y51_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\);

-- Location: LCCOMB_X63_Y51_N8
\inst1|cpu|av_ld_byte3_data_nxt~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~31_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~31_combout\);

-- Location: LCCOMB_X63_Y51_N12
\inst1|cpu|av_ld_byte3_data_nxt~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~32_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~41_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~41_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~31_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~32_combout\);

-- Location: FF_X63_Y51_N13
\inst1|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X63_Y51_N22
\inst1|cpu|W_rf_wr_data[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[30]~26_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(6))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(30) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(30),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte3_data\(6),
	combout => \inst1|cpu|W_rf_wr_data[30]~26_combout\);

-- Location: LCCOMB_X62_Y49_N16
\inst1|cpu|R_src2_lo[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[13]~9_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(19)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst1|cpu|D_iw\(19),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[13]~9_combout\);

-- Location: FF_X62_Y49_N17
\inst1|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[13]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(13));

-- Location: LCCOMB_X68_Y51_N28
\inst1|cpu|E_logic_result[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[13]~7_combout\ = (\inst1|cpu|E_src2\(13) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(13)))))) # (!\inst1|cpu|E_src2\(13) & ((\inst1|cpu|E_src1\(13) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(13) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(13),
	datac => \inst1|cpu|E_src1\(13),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[13]~7_combout\);

-- Location: LCCOMB_X65_Y55_N12
\inst1|cpu|W_alu_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~26_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[13]~7_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[13]~7_combout\,
	combout => \inst1|cpu|W_alu_result[13]~26_combout\);

-- Location: LCCOMB_X65_Y55_N18
\inst1|cpu|W_alu_result[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~6_combout\ = (\inst1|cpu|W_alu_result[13]~26_combout\ & ((\inst1|cpu|R_ctrl_logic~q\) # ((\inst1|cpu|Add2~26_combout\)))) # (!\inst1|cpu|W_alu_result[13]~26_combout\ & (!\inst1|cpu|R_ctrl_logic~q\ & 
-- (\inst1|cpu|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[13]~26_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add1~26_combout\,
	datad => \inst1|cpu|Add2~26_combout\,
	combout => \inst1|cpu|W_alu_result[13]~6_combout\);

-- Location: LCCOMB_X63_Y53_N2
\inst1|cpu|W_alu_result[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~feeder_combout\ = \inst1|cpu|W_alu_result[13]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[13]~6_combout\,
	combout => \inst1|cpu|W_alu_result[13]~feeder_combout\);

-- Location: FF_X63_Y53_N3
\inst1|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[13]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(13));

-- Location: LCCOMB_X63_Y53_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(11)) # ((\inst1|cpu|W_alu_result\(13) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(13) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(13),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(11),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: M9K_X64_Y29_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\);

-- Location: M9K_X15_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y65_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\);

-- Location: LCCOMB_X63_Y47_N14
\inst1|cpu|av_ld_byte3_data_nxt~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~33_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\))) 
-- # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~33_combout\);

-- Location: LCCOMB_X59_Y49_N24
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(25),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X59_Y49_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X59_Y49_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LCCOMB_X59_Y49_N28
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(26),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X59_Y49_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X62_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\);

-- Location: LCCOMB_X61_Y49_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(27),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X61_Y49_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X61_Y49_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X62_Y52_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\inst1|cpu|d_writedata\(29) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(29),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X62_Y52_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X62_Y52_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X62_Y52_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(30),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X62_Y52_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X62_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X59_Y49_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(31),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X59_Y49_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X59_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X62_Y51_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X62_Y51_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X62_Y51_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X64_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C4459",
	mem_init1 => X"31C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1",
	mem_init0 => X"735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5610A07E51160800E8102921C4FC70A6C3AE67F1605E9963399FC9A0B325344F641ACBA0468BB48AD507888CC5D752508AA35DB9C764B12109B8D1223D054293E928820A261913010151B88EB53D34CA2D8340510CDF58AB438AE5E239A23005B798CAA5B24C641455B95107A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y51_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X59_Y51_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X62_Y51_N20
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(28),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X62_Y51_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X62_Y51_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X60_Y51_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X60_Y51_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(29));

-- Location: FF_X60_Y48_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X60_Y48_N30
\inst1|cpu|av_ld_byte3_data_nxt~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~42_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~42_combout\);

-- Location: LCCOMB_X63_Y48_N8
\inst1|cpu|av_ld_byte3_data_nxt~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~34_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~33_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~33_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_byte3_data_nxt~42_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~34_combout\);

-- Location: FF_X63_Y48_N9
\inst1|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X66_Y51_N14
\inst1|cpu|E_logic_result[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[29]~23_combout\ = (\inst1|cpu|E_src1\(29) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(29)))))) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(29) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(29),
	datac => \inst1|cpu|E_src2\(29),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[29]~23_combout\);

-- Location: LCCOMB_X66_Y51_N22
\inst1|cpu|E_alu_result[29]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~33_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(29)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[29]~23_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[29]~23_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(29),
	combout => \inst1|cpu|E_alu_result[29]~33_combout\);

-- Location: LCCOMB_X66_Y52_N20
\inst1|cpu|E_alu_result[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~34_combout\ = (\inst1|cpu|E_alu_result[29]~33_combout\ & ((\inst1|cpu|W_alu_result[23]~32_combout\) # ((\inst1|cpu|Add1~58_combout\)))) # (!\inst1|cpu|E_alu_result[29]~33_combout\ & (!\inst1|cpu|W_alu_result[23]~32_combout\ & 
-- ((\inst1|cpu|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[29]~33_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|Add1~58_combout\,
	datad => \inst1|cpu|Add2~58_combout\,
	combout => \inst1|cpu|E_alu_result[29]~34_combout\);

-- Location: LCCOMB_X63_Y48_N18
\inst1|cpu|E_alu_result[29]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~53_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & \inst1|cpu|E_alu_result[29]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst1|cpu|E_alu_result[29]~34_combout\,
	combout => \inst1|cpu|E_alu_result[29]~53_combout\);

-- Location: FF_X63_Y48_N19
\inst1|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[29]~53_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(29));

-- Location: LCCOMB_X63_Y48_N28
\inst1|cpu|W_rf_wr_data[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[29]~27_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(5))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(5),
	datad => \inst1|cpu|W_alu_result\(29),
	combout => \inst1|cpu|W_rf_wr_data[29]~27_combout\);

-- Location: LCCOMB_X60_Y49_N8
\inst1|cpu|E_src2[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[28]~6_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst1|cpu|E_src2[28]~6_combout\);

-- Location: FF_X60_Y49_N9
\inst1|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[28]~6_combout\,
	asdata => \inst1|cpu|D_iw\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(28));

-- Location: LCCOMB_X63_Y54_N20
\inst1|cpu|E_alu_result[28]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[28]~55_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|E_shift_rot_result\(28))))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|R_ctrl_shift_rot~q\ & (\inst1|cpu|E_shift_rot_result\(28))) # (!\inst1|cpu|R_ctrl_shift_rot~q\ 
-- & ((\inst1|cpu|Add1~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|R_ctrl_shift_rot~q\,
	datac => \inst1|cpu|E_shift_rot_result\(28),
	datad => \inst1|cpu|Add1~56_combout\,
	combout => \inst1|cpu|E_alu_result[28]~55_combout\);

-- Location: LCCOMB_X67_Y52_N18
\inst1|cpu|E_logic_result[28]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[28]~24_combout\ = (\inst1|cpu|E_src2\(28) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(28)))))) # (!\inst1|cpu|E_src2\(28) & ((\inst1|cpu|E_src1\(28) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(28) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(28),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src1\(28),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[28]~24_combout\);

-- Location: LCCOMB_X66_Y52_N28
\inst1|cpu|E_alu_result[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[28]~54_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|E_logic_result[28]~24_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|R_ctrl_shift_rot~q\ & ((\inst1|cpu|E_logic_result[28]~24_combout\))) # 
-- (!\inst1|cpu|R_ctrl_shift_rot~q\ & (\inst1|cpu|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|R_ctrl_shift_rot~q\,
	datac => \inst1|cpu|Add2~56_combout\,
	datad => \inst1|cpu|E_logic_result[28]~24_combout\,
	combout => \inst1|cpu|E_alu_result[28]~54_combout\);

-- Location: LCCOMB_X62_Y48_N22
\inst1|cpu|E_alu_result[28]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[28]~35_combout\ = (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & (\inst1|cpu|E_alu_result[28]~55_combout\)) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- ((\inst1|cpu|E_alu_result[28]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[28]~55_combout\,
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_alu_result[28]~54_combout\,
	combout => \inst1|cpu|E_alu_result[28]~35_combout\);

-- Location: FF_X62_Y48_N23
\inst1|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[28]~35_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(28));

-- Location: LCCOMB_X59_Y51_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X59_Y51_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(28));

-- Location: FF_X58_Y48_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X58_Y48_N24
\inst1|cpu|av_ld_byte3_data_nxt~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~35_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28)) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~35_combout\);

-- Location: LCCOMB_X62_Y48_N14
\inst1|cpu|av_ld_byte3_data_nxt~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~43_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|R_ctrl_ld_signed~q\ & ((\inst1|cpu|av_fill_bit~0_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld_signed~q\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~35_combout\,
	datad => \inst1|cpu|av_fill_bit~0_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~43_combout\);

-- Location: FF_X62_Y48_N15
\inst1|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~43_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X62_Y48_N18
\inst1|cpu|W_rf_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[28]~28_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(28) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(28),
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(4),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[28]~28_combout\);

-- Location: LCCOMB_X65_Y49_N28
\inst1|cpu|E_src2[27]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[27]~7_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[27]~7_combout\);

-- Location: FF_X65_Y49_N29
\inst1|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[27]~7_combout\,
	asdata => \inst1|cpu|D_iw\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(27));

-- Location: LCCOMB_X67_Y52_N20
\inst1|cpu|E_logic_result[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[27]~25_combout\ = (\inst1|cpu|E_src1\(27) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(27)))))) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(27) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(27),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src2\(27),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[27]~25_combout\);

-- Location: LCCOMB_X66_Y52_N22
\inst1|cpu|E_alu_result[27]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[27]~36_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(27)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[27]~25_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[27]~25_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(27),
	combout => \inst1|cpu|E_alu_result[27]~36_combout\);

-- Location: LCCOMB_X66_Y52_N24
\inst1|cpu|E_alu_result[27]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[27]~37_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|E_alu_result[27]~36_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|E_alu_result[27]~36_combout\ & ((\inst1|cpu|Add1~54_combout\))) 
-- # (!\inst1|cpu|E_alu_result[27]~36_combout\ & (\inst1|cpu|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~54_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|E_alu_result[27]~36_combout\,
	datad => \inst1|cpu|Add1~54_combout\,
	combout => \inst1|cpu|E_alu_result[27]~37_combout\);

-- Location: LCCOMB_X62_Y48_N10
\inst1|cpu|E_alu_result[27]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[27]~56_combout\ = (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & \inst1|cpu|E_alu_result[27]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|E_alu_result[27]~37_combout\,
	combout => \inst1|cpu|E_alu_result[27]~56_combout\);

-- Location: FF_X62_Y48_N11
\inst1|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[27]~56_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(27));

-- Location: LCCOMB_X59_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X59_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(27));

-- Location: FF_X58_Y48_N21
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X58_Y48_N20
\inst1|cpu|av_ld_byte3_data_nxt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~24_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ & 
-- (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X62_Y48_N4
\inst1|cpu|av_ld_byte3_data_nxt~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~36_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|R_ctrl_ld_signed~q\ & ((\inst1|cpu|av_fill_bit~0_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld_signed~q\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~24_combout\,
	datad => \inst1|cpu|av_fill_bit~0_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~36_combout\);

-- Location: FF_X62_Y48_N5
\inst1|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X62_Y48_N12
\inst1|cpu|W_rf_wr_data[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[27]~29_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(3))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(27) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(27),
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(3),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[27]~29_combout\);

-- Location: LCCOMB_X65_Y49_N4
\inst1|cpu|R_src2_lo[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[8]~14_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst1|cpu|R_src2_lo[8]~14_combout\);

-- Location: FF_X65_Y49_N5
\inst1|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[8]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(8));

-- Location: LCCOMB_X65_Y50_N4
\inst1|cpu|E_src1[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[3]~16_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(7),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst1|cpu|E_src1[3]~16_combout\);

-- Location: LCCOMB_X65_Y54_N16
\inst1|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[1]~2_combout\ = (\inst1|cpu|F_pc\(1) & (!\inst1|cpu|F_pc_plus_one[0]~1\)) # (!\inst1|cpu|F_pc\(1) & ((\inst1|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[1]~3\ = CARRY((!\inst1|cpu|F_pc_plus_one[0]~1\) # (!\inst1|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[0]~1\,
	combout => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst1|cpu|F_pc_plus_one[1]~3\);

-- Location: FF_X65_Y50_N5
\inst1|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[3]~16_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(3));

-- Location: LCCOMB_X59_Y52_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X59_Y52_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(6));

-- Location: FF_X63_Y46_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X56_Y49_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst1|cpu|d_writedata\(6) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(6),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: M9K_X37_Y40_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y64_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y68_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y68_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\);

-- Location: LCCOMB_X52_Y48_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\);

-- Location: M9K_X51_Y37_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y65_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\);

-- Location: M9K_X37_Y66_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\);

-- Location: LCCOMB_X59_Y46_N26
\inst1|cpu|F_iw[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[6]~49_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[6]~49_combout\);

-- Location: LCCOMB_X63_Y46_N20
\inst1|cpu|F_iw[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[6]~50_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[6]~49_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|cpu|F_iw[6]~49_combout\,
	datad => \inst1|cpu|D_iw[21]~1_combout\,
	combout => \inst1|cpu|F_iw[6]~50_combout\);

-- Location: FF_X63_Y46_N21
\inst1|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[6]~50_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(6));

-- Location: LCCOMB_X65_Y48_N24
\inst1|cpu|E_src1[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[2]~17_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[2]~17_combout\);

-- Location: FF_X65_Y48_N25
\inst1|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[2]~17_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(2));

-- Location: LCCOMB_X63_Y49_N14
\inst1|cpu|R_src2_lo[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[1]~5_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(7)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[1]~5_combout\);

-- Location: FF_X63_Y49_N15
\inst1|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[1]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(1));

-- Location: LCCOMB_X65_Y49_N0
\inst1|cpu|R_src2_lo[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[0]~6_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(6))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(6),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[0]~6_combout\);

-- Location: FF_X65_Y49_N1
\inst1|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[0]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(0));

-- Location: LCCOMB_X67_Y54_N16
\inst1|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~0_combout\ = (\inst1|cpu|E_src1\(0) & ((GND) # (!\inst1|cpu|E_src2\(0)))) # (!\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) $ (GND)))
-- \inst1|cpu|Add1~1\ = CARRY((\inst1|cpu|E_src1\(0)) # (!\inst1|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(0),
	datab => \inst1|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst1|cpu|Add1~0_combout\,
	cout => \inst1|cpu|Add1~1\);

-- Location: LCCOMB_X67_Y54_N18
\inst1|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~2_combout\ = (\inst1|cpu|E_src2\(1) & ((\inst1|cpu|E_src1\(1) & (!\inst1|cpu|Add1~1\)) # (!\inst1|cpu|E_src1\(1) & ((\inst1|cpu|Add1~1\) # (GND))))) # (!\inst1|cpu|E_src2\(1) & ((\inst1|cpu|E_src1\(1) & (\inst1|cpu|Add1~1\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(1) & (!\inst1|cpu|Add1~1\))))
-- \inst1|cpu|Add1~3\ = CARRY((\inst1|cpu|E_src2\(1) & ((!\inst1|cpu|Add1~1\) # (!\inst1|cpu|E_src1\(1)))) # (!\inst1|cpu|E_src2\(1) & (!\inst1|cpu|E_src1\(1) & !\inst1|cpu|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(1),
	datab => \inst1|cpu|E_src1\(1),
	datad => VCC,
	cin => \inst1|cpu|Add1~1\,
	combout => \inst1|cpu|Add1~2_combout\,
	cout => \inst1|cpu|Add1~3\);

-- Location: LCCOMB_X67_Y54_N20
\inst1|cpu|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~4_combout\ = ((\inst1|cpu|E_src2\(2) $ (\inst1|cpu|E_src1\(2) $ (\inst1|cpu|Add1~3\)))) # (GND)
-- \inst1|cpu|Add1~5\ = CARRY((\inst1|cpu|E_src2\(2) & (\inst1|cpu|E_src1\(2) & !\inst1|cpu|Add1~3\)) # (!\inst1|cpu|E_src2\(2) & ((\inst1|cpu|E_src1\(2)) # (!\inst1|cpu|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(2),
	datab => \inst1|cpu|E_src1\(2),
	datad => VCC,
	cin => \inst1|cpu|Add1~3\,
	combout => \inst1|cpu|Add1~4_combout\,
	cout => \inst1|cpu|Add1~5\);

-- Location: LCCOMB_X67_Y54_N22
\inst1|cpu|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~6_combout\ = (\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add1~5\)) # (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|Add1~5\) # (GND))))) # (!\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (\inst1|cpu|Add1~5\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add1~5\))))
-- \inst1|cpu|Add1~7\ = CARRY((\inst1|cpu|E_src2\(3) & ((!\inst1|cpu|Add1~5\) # (!\inst1|cpu|E_src1\(3)))) # (!\inst1|cpu|E_src2\(3) & (!\inst1|cpu|E_src1\(3) & !\inst1|cpu|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(3),
	datab => \inst1|cpu|E_src1\(3),
	datad => VCC,
	cin => \inst1|cpu|Add1~5\,
	combout => \inst1|cpu|Add1~6_combout\,
	cout => \inst1|cpu|Add1~7\);

-- Location: LCCOMB_X67_Y54_N24
\inst1|cpu|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~8_combout\ = ((\inst1|cpu|E_src1\(4) $ (\inst1|cpu|E_src2\(4) $ (\inst1|cpu|Add1~7\)))) # (GND)
-- \inst1|cpu|Add1~9\ = CARRY((\inst1|cpu|E_src1\(4) & ((!\inst1|cpu|Add1~7\) # (!\inst1|cpu|E_src2\(4)))) # (!\inst1|cpu|E_src1\(4) & (!\inst1|cpu|E_src2\(4) & !\inst1|cpu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(4),
	datab => \inst1|cpu|E_src2\(4),
	datad => VCC,
	cin => \inst1|cpu|Add1~7\,
	combout => \inst1|cpu|Add1~8_combout\,
	cout => \inst1|cpu|Add1~9\);

-- Location: LCCOMB_X67_Y54_N26
\inst1|cpu|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~10_combout\ = (\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add1~9\)) # (!\inst1|cpu|E_src1\(5) & ((\inst1|cpu|Add1~9\) # (GND))))) # (!\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (\inst1|cpu|Add1~9\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add1~9\))))
-- \inst1|cpu|Add1~11\ = CARRY((\inst1|cpu|E_src2\(5) & ((!\inst1|cpu|Add1~9\) # (!\inst1|cpu|E_src1\(5)))) # (!\inst1|cpu|E_src2\(5) & (!\inst1|cpu|E_src1\(5) & !\inst1|cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(5),
	datab => \inst1|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst1|cpu|Add1~9\,
	combout => \inst1|cpu|Add1~10_combout\,
	cout => \inst1|cpu|Add1~11\);

-- Location: LCCOMB_X67_Y54_N28
\inst1|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~12_combout\ = ((\inst1|cpu|E_src2\(6) $ (\inst1|cpu|E_src1\(6) $ (\inst1|cpu|Add1~11\)))) # (GND)
-- \inst1|cpu|Add1~13\ = CARRY((\inst1|cpu|E_src2\(6) & (\inst1|cpu|E_src1\(6) & !\inst1|cpu|Add1~11\)) # (!\inst1|cpu|E_src2\(6) & ((\inst1|cpu|E_src1\(6)) # (!\inst1|cpu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(6),
	datab => \inst1|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst1|cpu|Add1~11\,
	combout => \inst1|cpu|Add1~12_combout\,
	cout => \inst1|cpu|Add1~13\);

-- Location: LCCOMB_X67_Y54_N30
\inst1|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~14_combout\ = (\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7) & (!\inst1|cpu|Add1~13\)) # (!\inst1|cpu|E_src2\(7) & (\inst1|cpu|Add1~13\ & VCC)))) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7) & ((\inst1|cpu|Add1~13\) # (GND))) # 
-- (!\inst1|cpu|E_src2\(7) & (!\inst1|cpu|Add1~13\))))
-- \inst1|cpu|Add1~15\ = CARRY((\inst1|cpu|E_src1\(7) & (\inst1|cpu|E_src2\(7) & !\inst1|cpu|Add1~13\)) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7)) # (!\inst1|cpu|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(7),
	datab => \inst1|cpu|E_src2\(7),
	datad => VCC,
	cin => \inst1|cpu|Add1~13\,
	combout => \inst1|cpu|Add1~14_combout\,
	cout => \inst1|cpu|Add1~15\);

-- Location: LCCOMB_X67_Y53_N0
\inst1|cpu|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~16_combout\ = ((\inst1|cpu|E_src1\(8) $ (\inst1|cpu|E_src2\(8) $ (\inst1|cpu|Add1~15\)))) # (GND)
-- \inst1|cpu|Add1~17\ = CARRY((\inst1|cpu|E_src1\(8) & ((!\inst1|cpu|Add1~15\) # (!\inst1|cpu|E_src2\(8)))) # (!\inst1|cpu|E_src1\(8) & (!\inst1|cpu|E_src2\(8) & !\inst1|cpu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(8),
	datab => \inst1|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst1|cpu|Add1~15\,
	combout => \inst1|cpu|Add1~16_combout\,
	cout => \inst1|cpu|Add1~17\);

-- Location: LCCOMB_X67_Y53_N2
\inst1|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~18_combout\ = (\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add1~17\)) # (!\inst1|cpu|E_src1\(9) & ((\inst1|cpu|Add1~17\) # (GND))))) # (!\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (\inst1|cpu|Add1~17\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add1~17\))))
-- \inst1|cpu|Add1~19\ = CARRY((\inst1|cpu|E_src2\(9) & ((!\inst1|cpu|Add1~17\) # (!\inst1|cpu|E_src1\(9)))) # (!\inst1|cpu|E_src2\(9) & (!\inst1|cpu|E_src1\(9) & !\inst1|cpu|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(9),
	datab => \inst1|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst1|cpu|Add1~17\,
	combout => \inst1|cpu|Add1~18_combout\,
	cout => \inst1|cpu|Add1~19\);

-- Location: LCCOMB_X67_Y53_N4
\inst1|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~20_combout\ = ((\inst1|cpu|E_src2\(10) $ (\inst1|cpu|E_src1\(10) $ (\inst1|cpu|Add1~19\)))) # (GND)
-- \inst1|cpu|Add1~21\ = CARRY((\inst1|cpu|E_src2\(10) & (\inst1|cpu|E_src1\(10) & !\inst1|cpu|Add1~19\)) # (!\inst1|cpu|E_src2\(10) & ((\inst1|cpu|E_src1\(10)) # (!\inst1|cpu|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(10),
	datab => \inst1|cpu|E_src1\(10),
	datad => VCC,
	cin => \inst1|cpu|Add1~19\,
	combout => \inst1|cpu|Add1~20_combout\,
	cout => \inst1|cpu|Add1~21\);

-- Location: LCCOMB_X67_Y53_N6
\inst1|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~22_combout\ = (\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11) & (!\inst1|cpu|Add1~21\)) # (!\inst1|cpu|E_src2\(11) & (\inst1|cpu|Add1~21\ & VCC)))) # (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11) & ((\inst1|cpu|Add1~21\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(11) & (!\inst1|cpu|Add1~21\))))
-- \inst1|cpu|Add1~23\ = CARRY((\inst1|cpu|E_src1\(11) & (\inst1|cpu|E_src2\(11) & !\inst1|cpu|Add1~21\)) # (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11)) # (!\inst1|cpu|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(11),
	datab => \inst1|cpu|E_src2\(11),
	datad => VCC,
	cin => \inst1|cpu|Add1~21\,
	combout => \inst1|cpu|Add1~22_combout\,
	cout => \inst1|cpu|Add1~23\);

-- Location: LCCOMB_X65_Y55_N20
\inst1|cpu|W_alu_result[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~7_combout\ = (\inst1|cpu|W_alu_result[12]~27_combout\ & ((\inst1|cpu|R_ctrl_logic~q\) # ((\inst1|cpu|Add2~24_combout\)))) # (!\inst1|cpu|W_alu_result[12]~27_combout\ & (!\inst1|cpu|R_ctrl_logic~q\ & 
-- (\inst1|cpu|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[12]~27_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add1~24_combout\,
	datad => \inst1|cpu|Add2~24_combout\,
	combout => \inst1|cpu|W_alu_result[12]~7_combout\);

-- Location: LCCOMB_X65_Y55_N4
\inst1|cpu|W_alu_result[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~feeder_combout\ = \inst1|cpu|W_alu_result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[12]~7_combout\,
	combout => \inst1|cpu|W_alu_result[12]~feeder_combout\);

-- Location: FF_X65_Y55_N5
\inst1|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[12]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(12));

-- Location: LCCOMB_X61_Y51_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\inst1|cpu|F_pc\(10) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(12))))) # 
-- (!\inst1|cpu|F_pc\(10) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(10),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(12),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: M9K_X51_Y24_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\);

-- Location: M9K_X64_Y25_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X60_Y48_N6
\inst1|cpu|av_ld_byte3_data_nxt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~25_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\))) 
-- # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCCOMB_X60_Y48_N22
\inst1|cpu|av_ld_byte3_data_nxt~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~37_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~37_combout\);

-- Location: LCCOMB_X63_Y48_N26
\inst1|cpu|av_ld_byte3_data_nxt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~26_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~25_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~25_combout\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~37_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~26_combout\);

-- Location: FF_X63_Y48_N27
\inst1|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X67_Y52_N30
\inst1|cpu|E_logic_result[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[26]~26_combout\ = (\inst1|cpu|E_src1\(26) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(26)))))) # (!\inst1|cpu|E_src1\(26) & ((\inst1|cpu|E_src2\(26) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(26) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(26),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src2\(26),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[26]~26_combout\);

-- Location: LCCOMB_X68_Y52_N2
\inst1|cpu|E_alu_result[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[26]~38_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(26)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[26]~26_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[26]~26_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(26),
	combout => \inst1|cpu|E_alu_result[26]~38_combout\);

-- Location: LCCOMB_X63_Y48_N6
\inst1|cpu|E_alu_result[26]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[26]~39_combout\ = (\inst1|cpu|E_alu_result[26]~38_combout\ & ((\inst1|cpu|Add1~52_combout\) # ((\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|E_alu_result[26]~38_combout\ & (((\inst1|cpu|Add2~52_combout\ & 
-- !\inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[26]~38_combout\,
	datab => \inst1|cpu|Add1~52_combout\,
	datac => \inst1|cpu|Add2~52_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[26]~39_combout\);

-- Location: LCCOMB_X63_Y48_N10
\inst1|cpu|E_alu_result[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[26]~57_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & \inst1|cpu|E_alu_result[26]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst1|cpu|E_alu_result[26]~39_combout\,
	combout => \inst1|cpu|E_alu_result[26]~57_combout\);

-- Location: FF_X63_Y48_N11
\inst1|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[26]~57_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(26));

-- Location: LCCOMB_X63_Y48_N16
\inst1|cpu|W_rf_wr_data[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[26]~30_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(2))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(2),
	datad => \inst1|cpu|W_alu_result\(26),
	combout => \inst1|cpu|W_rf_wr_data[26]~30_combout\);

-- Location: LCCOMB_X65_Y50_N26
\inst1|cpu|E_src1[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[16]~3_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(20),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst1|cpu|E_src1[16]~3_combout\);

-- Location: FF_X65_Y50_N27
\inst1|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[16]~3_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(16));

-- Location: LCCOMB_X61_Y50_N22
\inst1|cpu|W_ienable_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg[16]~feeder_combout\ = \inst1|cpu|E_src1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_src1\(16),
	combout => \inst1|cpu|W_ienable_reg[16]~feeder_combout\);

-- Location: LCCOMB_X67_Y49_N22
\inst1|cpu|Equal101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~5_combout\ = (\inst1|cpu|D_iw\(12) & (\inst1|cpu|Equal101~1_combout\ & (\inst1|cpu|D_iw\(14) & \inst1|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|Equal101~1_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|Equal101~5_combout\);

-- Location: FF_X67_Y49_N23
\inst1|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|Equal101~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X63_Y46_N6
\inst1|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg_nxt~0_combout\ = (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|D_iw\(7) & \inst1|cpu|R_ctrl_wrctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	combout => \inst1|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X63_Y46_N8
\inst1|cpu|W_ienable_reg_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg_nxt~1_combout\ = (\inst1|cpu|D_iw\(6) & (\inst1|cpu|E_valid~q\ & \inst1|cpu|W_ienable_reg_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|W_ienable_reg_nxt~0_combout\,
	combout => \inst1|cpu|W_ienable_reg_nxt~1_combout\);

-- Location: FF_X61_Y50_N23
\inst1|cpu|W_ienable_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_ienable_reg[16]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ienable_reg\(16));

-- Location: LCCOMB_X54_Y50_N24
\inst1|cpu|W_ipending_reg_nxt[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16) & (\inst1|cpu|W_ienable_reg\(16) & ((\inst1|jtag_uart|av_readdata\(9)) # (\inst1|jtag_uart|av_readdata[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|av_readdata\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datac => \inst1|cpu|W_ienable_reg\(16),
	datad => \inst1|jtag_uart|av_readdata[8]~1_combout\,
	combout => \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\);

-- Location: FF_X54_Y50_N25
\inst1|cpu|W_ipending_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ipending_reg\(16));

-- Location: FF_X54_Y47_N5
\inst1|timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|Equal0~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X54_Y47_N0
\inst1|timer|status_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|status_wr_strobe~2_combout\ = (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|period_l_wr_strobe~2_combout\ & (!\inst1|cpu|W_alu_result\(4) & !\inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|period_l_wr_strobe~2_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X54_Y47_N24
\inst1|timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|timeout_occurred~0_combout\ = (!\inst1|timer|status_wr_strobe~2_combout\ & ((\inst1|timer|timeout_occurred~q\) # ((!\inst1|timer|delayed_unxcounter_is_zeroxx0~q\ & \inst1|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst1|timer|Equal0~10_combout\,
	datac => \inst1|timer|timeout_occurred~q\,
	datad => \inst1|timer|status_wr_strobe~2_combout\,
	combout => \inst1|timer|timeout_occurred~0_combout\);

-- Location: FF_X54_Y47_N25
\inst1|timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|timeout_occurred~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|timeout_occurred~q\);

-- Location: LCCOMB_X61_Y50_N20
\inst1|cpu|W_ienable_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg[1]~feeder_combout\ = \inst1|cpu|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_src1\(1),
	combout => \inst1|cpu|W_ienable_reg[1]~feeder_combout\);

-- Location: FF_X61_Y50_N21
\inst1|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_ienable_reg[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ienable_reg\(1));

-- Location: FF_X54_Y47_N3
\inst1|timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(0));

-- Location: LCCOMB_X58_Y53_N24
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X58_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X62_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ = !\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: FF_X62_Y52_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X61_Y50_N4
\inst1|cpu|W_ipending_reg_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\ = (\inst1|timer|timeout_occurred~q\ & (\inst1|cpu|W_ienable_reg\(1) & (\inst1|timer|control_register\(0) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|timeout_occurred~q\,
	datab => \inst1|cpu|W_ienable_reg\(1),
	datac => \inst1|timer|control_register\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\);

-- Location: FF_X61_Y50_N5
\inst1|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X67_Y49_N6
\inst1|cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_crst~0_combout\ = (\inst1|cpu|D_iw\(16) & \inst1|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X67_Y49_N8
\inst1|cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_crst~1_combout\ = (\inst1|cpu|D_ctrl_crst~0_combout\ & (\inst1|cpu|D_iw\(12) & (\inst1|cpu|D_iw\(14) & \inst1|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_crst~0_combout\,
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X67_Y49_N9
\inst1|cpu|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_crst~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_crst~q\);

-- Location: LCCOMB_X63_Y46_N26
\inst1|cpu|E_wrctl_estatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_wrctl_estatus~0_combout\ = (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|D_iw\(6) & (!\inst1|cpu|D_iw\(7) & \inst1|cpu|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(8),
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	combout => \inst1|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X66_Y49_N6
\inst1|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|E_wrctl_estatus~0_combout\ & ((\inst1|cpu|E_src1\(0)))) # (!\inst1|cpu|E_wrctl_estatus~0_combout\ & (\inst1|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_estatus_reg~q\,
	datab => \inst1|cpu|E_wrctl_estatus~0_combout\,
	datac => \inst1|cpu|E_src1\(0),
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X66_Y49_N10
\inst1|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\inst1|cpu|R_ctrl_crst~q\ & ((\inst1|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\inst1|cpu|W_status_reg_pie~q\ & \inst1|cpu|R_ctrl_exception~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datab => \inst1|cpu|W_status_reg_pie~q\,
	datac => \inst1|cpu|R_ctrl_crst~q\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X66_Y49_N11
\inst1|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X63_Y46_N4
\inst1|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\inst1|cpu|W_ienable_reg_nxt~0_combout\ & ((\inst1|cpu|D_iw\(6) & (\inst1|cpu|W_bstatus_reg~q\)) # (!\inst1|cpu|D_iw\(6) & ((\inst1|cpu|E_src1\(0)))))) # (!\inst1|cpu|W_ienable_reg_nxt~0_combout\ & 
-- (((\inst1|cpu|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ienable_reg_nxt~0_combout\,
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|W_bstatus_reg~q\,
	datad => \inst1|cpu|E_src1\(0),
	combout => \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X66_Y49_N20
\inst1|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\inst1|cpu|R_ctrl_break~q\ & (\inst1|cpu|W_status_reg_pie~q\)) # (!\inst1|cpu|R_ctrl_break~q\ & ((\inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_status_reg_pie~q\,
	datac => \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X66_Y49_N21
\inst1|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X63_Y46_N14
\inst1|cpu|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_wrctl_status~0_combout\ = (!\inst1|cpu|D_iw\(8) & (!\inst1|cpu|D_iw\(6) & (!\inst1|cpu|D_iw\(7) & \inst1|cpu|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(8),
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	combout => \inst1|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X63_Y46_N24
\inst1|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\inst1|cpu|E_wrctl_status~0_combout\ & ((\inst1|cpu|E_src1\(0)))) # (!\inst1|cpu|E_wrctl_status~0_combout\ & (\inst1|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_status_reg_pie~q\,
	datac => \inst1|cpu|E_wrctl_status~0_combout\,
	datad => \inst1|cpu|E_src1\(0),
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X63_Y46_N2
\inst1|cpu|W_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\ = (\inst1|cpu|Equal101~4_combout\ & (\inst1|cpu|W_bstatus_reg~q\ & ((\inst1|cpu|D_iw\(14))))) # (!\inst1|cpu|Equal101~4_combout\ & (((\inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_bstatus_reg~q\,
	datab => \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|Equal101~4_combout\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X63_Y46_N28
\inst1|cpu|W_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ = (\inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\) # ((\inst1|cpu|W_estatus_reg~q\ & (!\inst1|cpu|D_iw\(14) & \inst1|cpu|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_estatus_reg~q\,
	datab => \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|Equal101~4_combout\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X66_Y49_N18
\inst1|cpu|W_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\ = (!\inst1|cpu|R_ctrl_break~q\ & (!\inst1|cpu|R_ctrl_crst~q\ & (\inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ & !\inst1|cpu|R_ctrl_exception~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datab => \inst1|cpu|R_ctrl_crst~q\,
	datac => \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X66_Y49_N19
\inst1|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X61_Y50_N14
\inst1|cpu|D_iw[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_iw[21]~0_combout\ = ((!\inst1|cpu|W_ipending_reg\(16) & !\inst1|cpu|W_ipending_reg\(1))) # (!\inst1|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ipending_reg\(16),
	datac => \inst1|cpu|W_ipending_reg\(1),
	datad => \inst1|cpu|W_status_reg_pie~q\,
	combout => \inst1|cpu|D_iw[21]~0_combout\);

-- Location: LCCOMB_X63_Y49_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(17),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M9K_X37_Y58_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\);

-- Location: LCCOMB_X58_Y51_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\);

-- Location: M9K_X37_Y57_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y60_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y51_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\);

-- Location: M9K_X51_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y51_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\) # 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\);

-- Location: LCCOMB_X58_Y51_N24
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X59_Y51_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X59_Y51_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(17));

-- Location: FF_X58_Y51_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X58_Y51_N20
\inst1|cpu|F_iw[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[17]~60_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	combout => \inst1|cpu|F_iw[17]~60_combout\);

-- Location: LCCOMB_X61_Y48_N14
\inst1|cpu|F_iw[17]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[17]~72_combout\ = (\inst1|cpu|hbreak_req~0_combout\ & (\inst1|cpu|hbreak_enabled~q\ & ((\inst1|cpu|F_iw[17]~60_combout\) # (!\inst1|cpu|D_iw[21]~0_combout\)))) # (!\inst1|cpu|hbreak_req~0_combout\ & (((\inst1|cpu|F_iw[17]~60_combout\)) # 
-- (!\inst1|cpu|D_iw[21]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_req~0_combout\,
	datab => \inst1|cpu|D_iw[21]~0_combout\,
	datac => \inst1|cpu|F_iw[17]~60_combout\,
	datad => \inst1|cpu|hbreak_enabled~q\,
	combout => \inst1|cpu|F_iw[17]~72_combout\);

-- Location: FF_X61_Y48_N15
\inst1|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[17]~72_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(17));

-- Location: LCCOMB_X61_Y49_N20
\inst1|cpu|R_src2_lo[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[11]~11_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(17))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(17),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst1|cpu|R_src2_lo[11]~11_combout\);

-- Location: FF_X61_Y49_N21
\inst1|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[11]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(11));

-- Location: LCCOMB_X65_Y55_N8
\inst1|cpu|E_arith_result[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[11]~3_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~22_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~22_combout\,
	datac => \inst1|cpu|Add2~22_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|E_arith_result[11]~3_combout\);

-- Location: LCCOMB_X66_Y49_N26
\inst1|cpu|F_pc_no_crst_nxt[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[9]~10_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|F_pc_plus_one[9]~18_combout\) # (\inst1|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datab => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	datac => \inst1|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[9]~10_combout\);

-- Location: LCCOMB_X66_Y49_N30
\inst1|cpu|F_pc_no_crst_nxt[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\ = (\inst1|cpu|F_pc_no_crst_nxt[9]~10_combout\ & ((\inst1|cpu|E_arith_result[11]~3_combout\) # ((\inst1|cpu|R_ctrl_break~q\) # (!\inst1|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[11]~3_combout\,
	datab => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[9]~10_combout\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\);

-- Location: FF_X66_Y49_N31
\inst1|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(9));

-- Location: LCCOMB_X57_Y50_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(9)) # ((\inst1|cpu|W_alu_result\(11) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(11) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(11),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(9),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: M9K_X104_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\);

-- Location: M9K_X104_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\);

-- Location: LCCOMB_X59_Y48_N22
\inst1|cpu|av_ld_byte3_data_nxt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~27_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\))) 
-- # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCCOMB_X63_Y48_N14
\inst1|cpu|av_ld_byte3_data_nxt~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~28_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~38_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~38_combout\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~27_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~28_combout\);

-- Location: FF_X63_Y48_N15
\inst1|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X67_Y52_N24
\inst1|cpu|E_logic_result[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[25]~27_combout\ = (\inst1|cpu|E_src1\(25) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(25)))))) # (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|E_src2\(25) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(25) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(25),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src2\(25),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[25]~27_combout\);

-- Location: LCCOMB_X68_Y52_N12
\inst1|cpu|E_alu_result[25]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[25]~40_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(25)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[25]~27_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[25]~27_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(25),
	combout => \inst1|cpu|E_alu_result[25]~40_combout\);

-- Location: LCCOMB_X63_Y52_N12
\inst1|cpu|E_alu_result[25]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[25]~41_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|E_alu_result[25]~40_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|E_alu_result[25]~40_combout\ & ((\inst1|cpu|Add1~50_combout\))) 
-- # (!\inst1|cpu|E_alu_result[25]~40_combout\ & (\inst1|cpu|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~50_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|Add1~50_combout\,
	datad => \inst1|cpu|E_alu_result[25]~40_combout\,
	combout => \inst1|cpu|E_alu_result[25]~41_combout\);

-- Location: LCCOMB_X63_Y52_N28
\inst1|cpu|E_alu_result[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[25]~58_combout\ = (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & \inst1|cpu|E_alu_result[25]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|E_alu_result[25]~41_combout\,
	combout => \inst1|cpu|E_alu_result[25]~58_combout\);

-- Location: FF_X63_Y52_N29
\inst1|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[25]~58_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(25));

-- Location: LCCOMB_X63_Y52_N6
\inst1|cpu|W_rf_wr_data[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[25]~31_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte3_data\(1))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~26_combout\ & \inst1|cpu|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data\(1),
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_alu_result\(25),
	combout => \inst1|cpu|W_rf_wr_data[25]~31_combout\);

-- Location: LCCOMB_X67_Y50_N0
\inst1|cpu|R_src1[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[24]~40_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[24]~40_combout\);

-- Location: FF_X67_Y50_N1
\inst1|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[24]~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(24));

-- Location: LCCOMB_X67_Y52_N26
\inst1|cpu|E_logic_result[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[24]~28_combout\ = (\inst1|cpu|E_src2\(24) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(24)))))) # (!\inst1|cpu|E_src2\(24) & ((\inst1|cpu|E_src1\(24) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(24) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(24),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src1\(24),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[24]~28_combout\);

-- Location: LCCOMB_X68_Y52_N22
\inst1|cpu|E_alu_result[24]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[24]~42_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(24)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[24]~28_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[24]~28_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(24),
	combout => \inst1|cpu|E_alu_result[24]~42_combout\);

-- Location: LCCOMB_X66_Y52_N26
\inst1|cpu|E_alu_result[24]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[24]~43_combout\ = (\inst1|cpu|E_alu_result[24]~42_combout\ & ((\inst1|cpu|W_alu_result[23]~32_combout\) # ((\inst1|cpu|Add1~48_combout\)))) # (!\inst1|cpu|E_alu_result[24]~42_combout\ & (!\inst1|cpu|W_alu_result[23]~32_combout\ & 
-- ((\inst1|cpu|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[24]~42_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|Add1~48_combout\,
	datad => \inst1|cpu|Add2~48_combout\,
	combout => \inst1|cpu|E_alu_result[24]~43_combout\);

-- Location: LCCOMB_X62_Y48_N6
\inst1|cpu|E_alu_result[24]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[24]~59_combout\ = (\inst1|cpu|E_alu_result[24]~43_combout\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & !\inst1|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_result[24]~43_combout\,
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result[24]~59_combout\);

-- Location: FF_X62_Y48_N7
\inst1|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[24]~59_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(24));

-- Location: LCCOMB_X59_Y49_N4
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(24),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: M9K_X64_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\);

-- Location: M9K_X78_Y21_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N14
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\);

-- Location: M9K_X78_Y35_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\);

-- Location: M9K_X78_Y17_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X62_Y46_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\);

-- Location: LCCOMB_X62_Y46_N0
\inst1|cpu|av_ld_byte3_data_nxt~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~29_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~29_combout\);

-- Location: LCCOMB_X62_Y48_N26
\inst1|cpu|av_ld_byte3_data_nxt~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~39_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|R_ctrl_ld_signed~q\ & ((\inst1|cpu|av_fill_bit~0_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld_signed~q\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~29_combout\,
	datad => \inst1|cpu|av_fill_bit~0_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~39_combout\);

-- Location: FF_X62_Y48_N27
\inst1|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~39_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X62_Y48_N24
\inst1|cpu|W_rf_wr_data[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[24]~32_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(24) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(24),
	datab => \inst1|cpu|E_alu_result~26_combout\,
	datac => \inst1|cpu|av_ld_byte3_data\(0),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[24]~32_combout\);

-- Location: LCCOMB_X67_Y50_N10
\inst1|cpu|R_src1[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[22]~41_combout\ = (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\inst1|cpu|R_src1~29_combout\ & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[22]~41_combout\);

-- Location: FF_X67_Y50_N11
\inst1|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[22]~41_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(22));

-- Location: FF_X60_Y47_N19
\inst1|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|R_valid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_new_inst~q\);

-- Location: FF_X68_Y52_N11
\inst1|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[22]~22_combout\,
	asdata => \inst1|cpu|E_src1\(22),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X68_Y52_N8
\inst1|cpu|E_shift_rot_result_nxt[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[21]~20_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(22)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(20),
	datad => \inst1|cpu|E_shift_rot_result\(22),
	combout => \inst1|cpu|E_shift_rot_result_nxt[21]~20_combout\);

-- Location: FF_X68_Y52_N9
\inst1|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[21]~20_combout\,
	asdata => \inst1|cpu|E_src1\(21),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X65_Y52_N30
\inst1|cpu|E_shift_rot_result_nxt[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[20]~18_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(21))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(21),
	datab => \inst1|cpu|E_shift_rot_result\(19),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[20]~18_combout\);

-- Location: FF_X65_Y52_N31
\inst1|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[20]~18_combout\,
	asdata => \inst1|cpu|E_src1\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X65_Y52_N18
\inst1|cpu|E_shift_rot_result_nxt[19]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[19]~1_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(20))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(20),
	datab => \inst1|cpu|E_shift_rot_result\(18),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[19]~1_combout\);

-- Location: FF_X65_Y52_N19
\inst1|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[19]~1_combout\,
	asdata => \inst1|cpu|E_src1\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X65_Y52_N28
\inst1|cpu|E_shift_rot_result_nxt[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[18]~2_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(19)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(17),
	datab => \inst1|cpu|E_shift_rot_result\(19),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[18]~2_combout\);

-- Location: FF_X65_Y52_N29
\inst1|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[18]~2_combout\,
	asdata => \inst1|cpu|E_src1\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X65_Y52_N22
\inst1|cpu|E_shift_rot_result_nxt[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[17]~3_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(18)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(16),
	datab => \inst1|cpu|E_shift_rot_result\(18),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[17]~3_combout\);

-- Location: FF_X65_Y52_N23
\inst1|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[17]~3_combout\,
	asdata => \inst1|cpu|E_src1\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X65_Y52_N8
\inst1|cpu|E_shift_rot_result_nxt[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[16]~4_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(17))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(17),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(15),
	combout => \inst1|cpu|E_shift_rot_result_nxt[16]~4_combout\);

-- Location: FF_X65_Y52_N9
\inst1|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[16]~4_combout\,
	asdata => \inst1|cpu|E_src1\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X65_Y52_N10
\inst1|cpu|E_shift_rot_result_nxt[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[15]~5_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(16)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(14),
	datab => \inst1|cpu|E_shift_rot_result\(16),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[15]~5_combout\);

-- Location: FF_X65_Y52_N11
\inst1|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[15]~5_combout\,
	asdata => \inst1|cpu|E_src1\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X65_Y52_N12
\inst1|cpu|E_shift_rot_result_nxt[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[14]~6_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(15)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(13),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(15),
	combout => \inst1|cpu|E_shift_rot_result_nxt[14]~6_combout\);

-- Location: FF_X65_Y52_N13
\inst1|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[14]~6_combout\,
	asdata => \inst1|cpu|E_src1\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X65_Y52_N6
\inst1|cpu|E_shift_rot_result_nxt[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[13]~7_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(14))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(14),
	datab => \inst1|cpu|E_shift_rot_result\(12),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[13]~7_combout\);

-- Location: FF_X65_Y52_N7
\inst1|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[13]~7_combout\,
	asdata => \inst1|cpu|E_src1\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X65_Y52_N0
\inst1|cpu|E_shift_rot_result_nxt[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[12]~8_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(13)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(11),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(13),
	combout => \inst1|cpu|E_shift_rot_result_nxt[12]~8_combout\);

-- Location: FF_X65_Y52_N1
\inst1|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[12]~8_combout\,
	asdata => \inst1|cpu|E_src1\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X65_Y52_N26
\inst1|cpu|E_shift_rot_result_nxt[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[11]~9_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(12)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(10),
	datab => \inst1|cpu|E_shift_rot_result\(12),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[11]~9_combout\);

-- Location: FF_X65_Y52_N27
\inst1|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[11]~9_combout\,
	asdata => \inst1|cpu|E_src1\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X65_Y52_N4
\inst1|cpu|E_shift_rot_result_nxt[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[10]~10_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(11))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(11),
	datab => \inst1|cpu|E_shift_rot_result\(9),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[10]~10_combout\);

-- Location: FF_X65_Y52_N5
\inst1|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[10]~10_combout\,
	asdata => \inst1|cpu|E_src1\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X65_Y52_N14
\inst1|cpu|E_shift_rot_result_nxt[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[9]~11_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(10))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(10),
	datab => \inst1|cpu|E_shift_rot_result\(8),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[9]~11_combout\);

-- Location: FF_X65_Y52_N15
\inst1|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[9]~11_combout\,
	asdata => \inst1|cpu|E_src1\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X65_Y52_N16
\inst1|cpu|E_shift_rot_result_nxt[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[8]~12_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(9))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(9),
	datab => \inst1|cpu|E_shift_rot_result\(7),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[8]~12_combout\);

-- Location: FF_X65_Y52_N17
\inst1|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[8]~12_combout\,
	asdata => \inst1|cpu|E_src1\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X65_Y52_N2
\inst1|cpu|E_shift_rot_result_nxt[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[7]~13_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(8)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(6),
	datab => \inst1|cpu|E_shift_rot_result\(8),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[7]~13_combout\);

-- Location: FF_X65_Y52_N3
\inst1|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[7]~13_combout\,
	asdata => \inst1|cpu|E_src1\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X65_Y52_N20
\inst1|cpu|E_shift_rot_result_nxt[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[6]~14_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(7))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(7),
	datab => \inst1|cpu|E_shift_rot_result\(5),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[6]~14_combout\);

-- Location: FF_X65_Y52_N21
\inst1|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[6]~14_combout\,
	asdata => \inst1|cpu|E_src1\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X65_Y52_N24
\inst1|cpu|E_shift_rot_result_nxt[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[5]~0_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(6))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(6),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(4),
	combout => \inst1|cpu|E_shift_rot_result_nxt[5]~0_combout\);

-- Location: FF_X65_Y52_N25
\inst1|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[5]~0_combout\,
	asdata => \inst1|cpu|E_src1\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X67_Y51_N0
\inst1|cpu|E_shift_rot_result_nxt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[4]~15_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(5)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(3),
	datab => \inst1|cpu|E_shift_rot_result\(5),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[4]~15_combout\);

-- Location: FF_X67_Y51_N1
\inst1|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[4]~15_combout\,
	asdata => \inst1|cpu|E_src1\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X67_Y51_N18
\inst1|cpu|E_shift_rot_result_nxt[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[3]~16_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(4))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(4),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(2),
	combout => \inst1|cpu|E_shift_rot_result_nxt[3]~16_combout\);

-- Location: FF_X67_Y51_N19
\inst1|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[3]~16_combout\,
	asdata => \inst1|cpu|E_src1\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X67_Y51_N12
\inst1|cpu|E_shift_rot_result_nxt[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[2]~17_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(3)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(1),
	datab => \inst1|cpu|E_shift_rot_result\(3),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[2]~17_combout\);

-- Location: FF_X67_Y51_N13
\inst1|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[2]~17_combout\,
	asdata => \inst1|cpu|E_src1\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X67_Y51_N22
\inst1|cpu|E_shift_rot_result_nxt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[1]~19_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(2)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(0),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(2),
	combout => \inst1|cpu|E_shift_rot_result_nxt[1]~19_combout\);

-- Location: FF_X67_Y51_N23
\inst1|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[1]~19_combout\,
	asdata => \inst1|cpu|E_src1\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X66_Y51_N24
\inst1|cpu|E_shift_rot_result_nxt[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[0]~21_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(1))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(1),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[0]~21_combout\);

-- Location: FF_X66_Y51_N25
\inst1|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[0]~21_combout\,
	asdata => \inst1|cpu|E_src1\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X66_Y51_N20
\inst1|cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_rot_right~0_combout\ = (\inst1|cpu|D_ctrl_shift_logical~0_combout\ & (\inst1|cpu|D_iw\(14) & !\inst1|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X66_Y51_N21
\inst1|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_rot_right~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X66_Y51_N30
\inst1|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_logical~1_combout\ = (\inst1|cpu|D_ctrl_shift_logical~0_combout\ & (!\inst1|cpu|D_iw\(16) & \inst1|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X66_Y51_N31
\inst1|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X66_Y51_N16
\inst1|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_fill_bit~0_combout\ = (!\inst1|cpu|R_ctrl_shift_logical~q\ & ((\inst1|cpu|R_ctrl_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(0))) # (!\inst1|cpu|R_ctrl_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(0),
	datab => \inst1|cpu|R_ctrl_rot_right~q\,
	datac => \inst1|cpu|R_ctrl_shift_logical~q\,
	datad => \inst1|cpu|E_shift_rot_result\(31),
	combout => \inst1|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X66_Y51_N2
\inst1|cpu|E_shift_rot_result_nxt[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[31]~23_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(30),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[31]~23_combout\);

-- Location: FF_X66_Y51_N3
\inst1|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[31]~23_combout\,
	asdata => \inst1|cpu|E_src1\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X66_Y51_N12
\inst1|cpu|E_shift_rot_result_nxt[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[30]~25_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(31)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(29),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(31),
	combout => \inst1|cpu|E_shift_rot_result_nxt[30]~25_combout\);

-- Location: FF_X66_Y51_N13
\inst1|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[30]~25_combout\,
	asdata => \inst1|cpu|E_src1\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X66_Y51_N6
\inst1|cpu|E_shift_rot_result_nxt[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(30))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(30),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(28),
	combout => \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: FF_X66_Y51_N7
\inst1|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\,
	asdata => \inst1|cpu|E_src1\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X66_Y51_N0
\inst1|cpu|E_shift_rot_result_nxt[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[28]~28_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(29))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(29),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(27),
	combout => \inst1|cpu|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: FF_X66_Y51_N1
\inst1|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[28]~28_combout\,
	asdata => \inst1|cpu|E_src1\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X68_Y52_N0
\inst1|cpu|E_shift_rot_result_nxt[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[27]~29_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(28))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(28),
	datad => \inst1|cpu|E_shift_rot_result\(26),
	combout => \inst1|cpu|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: FF_X68_Y52_N1
\inst1|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[27]~29_combout\,
	asdata => \inst1|cpu|E_src1\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X68_Y52_N18
\inst1|cpu|E_shift_rot_result_nxt[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[26]~30_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(27)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(25),
	datad => \inst1|cpu|E_shift_rot_result\(27),
	combout => \inst1|cpu|E_shift_rot_result_nxt[26]~30_combout\);

-- Location: FF_X68_Y52_N19
\inst1|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[26]~30_combout\,
	asdata => \inst1|cpu|E_src1\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X68_Y52_N20
\inst1|cpu|E_shift_rot_result_nxt[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[25]~31_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(26))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(26),
	datad => \inst1|cpu|E_shift_rot_result\(24),
	combout => \inst1|cpu|E_shift_rot_result_nxt[25]~31_combout\);

-- Location: FF_X68_Y52_N21
\inst1|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[25]~31_combout\,
	asdata => \inst1|cpu|E_src1\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X68_Y52_N6
\inst1|cpu|E_shift_rot_result_nxt[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[24]~26_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(25)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(23),
	datad => \inst1|cpu|E_shift_rot_result\(25),
	combout => \inst1|cpu|E_shift_rot_result_nxt[24]~26_combout\);

-- Location: FF_X68_Y52_N7
\inst1|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[24]~26_combout\,
	asdata => \inst1|cpu|E_src1\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X68_Y52_N4
\inst1|cpu|E_shift_rot_result_nxt[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[23]~24_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(24))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(24),
	datab => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst1|cpu|E_shift_rot_result\(22),
	combout => \inst1|cpu|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: FF_X68_Y52_N5
\inst1|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[23]~24_combout\,
	asdata => \inst1|cpu|E_src1\(23),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X68_Y51_N18
\inst1|cpu|E_logic_result[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[23]~32_combout\ = (\inst1|cpu|E_src1\(23) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(23)))))) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(23) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(23),
	datac => \inst1|cpu|E_src2\(23),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[23]~32_combout\);

-- Location: LCCOMB_X68_Y52_N28
\inst1|cpu|E_alu_result[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[23]~48_combout\ = (\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(23)) # ((!\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (((\inst1|cpu|E_logic_result[23]~32_combout\ & \inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(23),
	datab => \inst1|cpu|E_logic_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[23]~48_combout\);

-- Location: LCCOMB_X63_Y51_N20
\inst1|cpu|E_alu_result[23]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[23]~49_combout\ = (\inst1|cpu|E_alu_result[23]~48_combout\ & ((\inst1|cpu|Add1~46_combout\) # ((\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|E_alu_result[23]~48_combout\ & (((\inst1|cpu|Add2~46_combout\ & 
-- !\inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[23]~48_combout\,
	datab => \inst1|cpu|Add1~46_combout\,
	datac => \inst1|cpu|Add2~46_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[23]~49_combout\);

-- Location: LCCOMB_X63_Y51_N28
\inst1|cpu|E_alu_result[23]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[23]~62_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (\inst1|cpu|E_alu_result[23]~49_combout\ & !\inst1|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|E_alu_result[23]~49_combout\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result[23]~62_combout\);

-- Location: FF_X63_Y51_N29
\inst1|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[23]~62_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(23));

-- Location: LCCOMB_X59_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X59_Y52_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(23));

-- Location: FF_X58_Y48_N7
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(23),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X58_Y48_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23)) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|cpu|F_iw[23]~8_combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\inst1|cpu|F_iw[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst1|cpu|F_iw[23]~8_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: LCCOMB_X62_Y48_N30
\inst1|cpu|av_ld_byte2_data[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[7]~4_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[7]~4_combout\);

-- Location: FF_X62_Y48_N31
\inst1|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[7]~4_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X63_Y51_N6
\inst1|cpu|W_rf_wr_data[23]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[23]~35_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(7))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(23) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(23),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte2_data\(7),
	combout => \inst1|cpu|W_rf_wr_data[23]~35_combout\);

-- Location: LCCOMB_X62_Y49_N12
\inst1|cpu|E_src2[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[22]~11_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|E_src2[22]~11_combout\);

-- Location: FF_X62_Y49_N13
\inst1|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[22]~11_combout\,
	asdata => \inst1|cpu|D_iw\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(22));

-- Location: LCCOMB_X68_Y51_N4
\inst1|cpu|E_logic_result[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[22]~29_combout\ = (\inst1|cpu|E_src2\(22) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(22)))))) # (!\inst1|cpu|E_src2\(22) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src1\(22)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src2\(22),
	datad => \inst1|cpu|E_src1\(22),
	combout => \inst1|cpu|E_logic_result[22]~29_combout\);

-- Location: LCCOMB_X68_Y52_N24
\inst1|cpu|E_alu_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[22]~44_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & ((\inst1|cpu|E_shift_rot_result\(22)))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- (\inst1|cpu|E_logic_result[22]~29_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[22]~29_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(22),
	combout => \inst1|cpu|E_alu_result[22]~44_combout\);

-- Location: LCCOMB_X63_Y51_N18
\inst1|cpu|E_alu_result[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[22]~45_combout\ = (\inst1|cpu|E_alu_result[22]~44_combout\ & ((\inst1|cpu|W_alu_result[23]~32_combout\) # ((\inst1|cpu|Add1~44_combout\)))) # (!\inst1|cpu|E_alu_result[22]~44_combout\ & (!\inst1|cpu|W_alu_result[23]~32_combout\ & 
-- (\inst1|cpu|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result[22]~44_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|Add2~44_combout\,
	datad => \inst1|cpu|Add1~44_combout\,
	combout => \inst1|cpu|E_alu_result[22]~45_combout\);

-- Location: LCCOMB_X63_Y51_N24
\inst1|cpu|E_alu_result[22]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[22]~60_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (\inst1|cpu|E_alu_result[22]~45_combout\ & !\inst1|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|E_alu_result[22]~45_combout\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result[22]~60_combout\);

-- Location: FF_X63_Y51_N25
\inst1|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[22]~60_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(22));

-- Location: LCCOMB_X62_Y49_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst1|cpu|d_writedata\(22) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(22),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: M9K_X51_Y15_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X63_Y23_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\);

-- Location: M9K_X51_Y22_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\);

-- Location: M9K_X51_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X63_Y23_N16
\inst1|cpu|F_iw[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[22]~5_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\,
	combout => \inst1|cpu|F_iw[22]~5_combout\);

-- Location: LCCOMB_X53_Y53_N16
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X53_Y53_N18
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X53_Y53_N20
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X53_Y53_N22
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X53_Y53_N24
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X53_Y53_N26
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X53_Y53_N27
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X58_Y51_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X58_Y51_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\) # ((\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & (\inst1|cpu|F_iw[22]~5_combout\ & 
-- !\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|cpu|F_iw[22]~5_combout\,
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: LCCOMB_X63_Y51_N0
\inst1|cpu|av_ld_byte2_data[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[6]~5_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[6]~5_combout\);

-- Location: FF_X63_Y51_N1
\inst1|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[6]~5_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X63_Y51_N2
\inst1|cpu|W_rf_wr_data[22]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[22]~33_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(6))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(22) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(22),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte2_data\(6),
	combout => \inst1|cpu|W_rf_wr_data[22]~33_combout\);

-- Location: LCCOMB_X62_Y49_N6
\inst1|cpu|E_src2[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[21]~12_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst1|cpu|E_src2[21]~12_combout\);

-- Location: FF_X62_Y49_N7
\inst1|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[21]~12_combout\,
	asdata => \inst1|cpu|D_iw\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(21));

-- Location: LCCOMB_X68_Y51_N22
\inst1|cpu|E_logic_result[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[21]~30_combout\ = (\inst1|cpu|E_src2\(21) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(21)))))) # (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|E_src1\(21) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(21) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(21),
	datac => \inst1|cpu|E_src1\(21),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[21]~30_combout\);

-- Location: LCCOMB_X68_Y52_N26
\inst1|cpu|E_alu_result[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[21]~46_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & (\inst1|cpu|E_shift_rot_result\(21))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- ((\inst1|cpu|E_logic_result[21]~30_combout\))))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(21),
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_logic_result[21]~30_combout\,
	combout => \inst1|cpu|E_alu_result[21]~46_combout\);

-- Location: LCCOMB_X63_Y48_N20
\inst1|cpu|E_alu_result[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[21]~47_combout\ = (\inst1|cpu|E_alu_result[21]~46_combout\ & ((\inst1|cpu|Add1~42_combout\) # ((\inst1|cpu|W_alu_result[23]~32_combout\)))) # (!\inst1|cpu|E_alu_result[21]~46_combout\ & (((\inst1|cpu|Add2~42_combout\ & 
-- !\inst1|cpu|W_alu_result[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~42_combout\,
	datab => \inst1|cpu|Add2~42_combout\,
	datac => \inst1|cpu|E_alu_result[21]~46_combout\,
	datad => \inst1|cpu|W_alu_result[23]~32_combout\,
	combout => \inst1|cpu|E_alu_result[21]~47_combout\);

-- Location: LCCOMB_X63_Y48_N4
\inst1|cpu|E_alu_result[21]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[21]~61_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & \inst1|cpu|E_alu_result[21]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst1|cpu|E_alu_result[21]~47_combout\,
	combout => \inst1|cpu|E_alu_result[21]~61_combout\);

-- Location: FF_X63_Y48_N5
\inst1|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[21]~61_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(21));

-- Location: LCCOMB_X60_Y50_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst1|cpu|d_writedata\(21) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(21),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M9K_X51_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y61_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\);

-- Location: M9K_X37_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\);

-- Location: M9K_X64_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y61_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y60_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y61_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\);

-- Location: LCCOMB_X58_Y45_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\);

-- Location: LCCOMB_X58_Y45_N12
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: FF_X53_Y53_N25
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X57_Y48_N24
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: LCCOMB_X58_Y45_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: LCCOMB_X63_Y48_N0
\inst1|cpu|av_ld_byte2_data[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[5]~6_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[5]~6_combout\);

-- Location: FF_X63_Y48_N1
\inst1|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[5]~6_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X63_Y48_N12
\inst1|cpu|W_rf_wr_data[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[21]~34_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(5))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(21) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(21),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte2_data\(5),
	combout => \inst1|cpu|W_rf_wr_data[21]~34_combout\);

-- Location: LCCOMB_X60_Y49_N10
\inst1|cpu|E_src2[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[20]~13_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst1|cpu|E_src2[20]~13_combout\);

-- Location: FF_X60_Y49_N11
\inst1|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[20]~13_combout\,
	asdata => \inst1|cpu|D_iw\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(20));

-- Location: LCCOMB_X68_Y51_N0
\inst1|cpu|E_logic_result[20]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[20]~31_combout\ = (\inst1|cpu|E_src1\(20) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(20)))))) # (!\inst1|cpu|E_src1\(20) & ((\inst1|cpu|E_src2\(20) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(20) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(20),
	datac => \inst1|cpu|E_src2\(20),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[20]~31_combout\);

-- Location: LCCOMB_X68_Y52_N16
\inst1|cpu|E_alu_result[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[20]~27_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|W_alu_result[23]~33_combout\ & (\inst1|cpu|E_shift_rot_result\(20))) # (!\inst1|cpu|W_alu_result[23]~33_combout\ & 
-- ((\inst1|cpu|E_logic_result[20]~31_combout\))))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|W_alu_result[23]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(20),
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|W_alu_result[23]~33_combout\,
	datad => \inst1|cpu|E_logic_result[20]~31_combout\,
	combout => \inst1|cpu|E_alu_result[20]~27_combout\);

-- Location: LCCOMB_X63_Y52_N16
\inst1|cpu|E_alu_result[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[20]~28_combout\ = (\inst1|cpu|W_alu_result[23]~32_combout\ & (((\inst1|cpu|E_alu_result[20]~27_combout\)))) # (!\inst1|cpu|W_alu_result[23]~32_combout\ & ((\inst1|cpu|E_alu_result[20]~27_combout\ & ((\inst1|cpu|Add1~40_combout\))) 
-- # (!\inst1|cpu|E_alu_result[20]~27_combout\ & (\inst1|cpu|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~40_combout\,
	datab => \inst1|cpu|W_alu_result[23]~32_combout\,
	datac => \inst1|cpu|Add1~40_combout\,
	datad => \inst1|cpu|E_alu_result[20]~27_combout\,
	combout => \inst1|cpu|E_alu_result[20]~28_combout\);

-- Location: LCCOMB_X63_Y52_N4
\inst1|cpu|E_alu_result[20]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[20]~50_combout\ = (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & \inst1|cpu|E_alu_result[20]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|E_alu_result[20]~28_combout\,
	combout => \inst1|cpu|E_alu_result[20]~50_combout\);

-- Location: FF_X63_Y52_N5
\inst1|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[20]~50_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(20));

-- Location: LCCOMB_X62_Y46_N22
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: FF_X53_Y53_N23
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X60_Y49_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(20),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: M9K_X78_Y14_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\);

-- Location: LCCOMB_X59_Y34_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\);

-- Location: M9K_X64_Y18_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\);

-- Location: M9K_X78_Y22_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\);

-- Location: LCCOMB_X62_Y46_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X62_Y46_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: LCCOMB_X62_Y48_N16
\inst1|cpu|av_ld_byte2_data[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[4]~7_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[4]~7_combout\);

-- Location: FF_X62_Y48_N17
\inst1|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[4]~7_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X63_Y52_N30
\inst1|cpu|W_rf_wr_data[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[20]~24_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(20) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(20),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte2_data\(4),
	combout => \inst1|cpu|W_rf_wr_data[20]~24_combout\);

-- Location: LCCOMB_X61_Y49_N2
\inst1|cpu|E_st_data[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[19]~5_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst1|cpu|E_st_data[19]~5_combout\);

-- Location: FF_X61_Y49_N3
\inst1|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[19]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(19));

-- Location: LCCOMB_X61_Y49_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(19),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: M9K_X37_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y62_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\);

-- Location: LCCOMB_X59_Y46_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\);

-- Location: LCCOMB_X59_Y46_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X53_Y53_N21
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X60_Y46_N4
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & (\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X62_Y47_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X62_Y48_N2
\inst1|cpu|av_ld_byte2_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[3]~0_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[3]~0_combout\);

-- Location: FF_X62_Y48_N3
\inst1|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[3]~0_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X68_Y53_N8
\inst1|cpu|E_logic_result[19]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[19]~1_combout\ = (\inst1|cpu|E_src1\(19) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(19)))))) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(19) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(19),
	datac => \inst1|cpu|E_src2\(19),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[19]~1_combout\);

-- Location: LCCOMB_X68_Y53_N2
\inst1|cpu|W_alu_result[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~20_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[19]~1_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|E_logic_result[19]~1_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[19]~20_combout\);

-- Location: LCCOMB_X68_Y53_N16
\inst1|cpu|W_alu_result[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~0_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[19]~20_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[19]~20_combout\ & (\inst1|cpu|Add2~38_combout\)) # 
-- (!\inst1|cpu|W_alu_result[19]~20_combout\ & ((\inst1|cpu|Add1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~38_combout\,
	datab => \inst1|cpu|Add1~38_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|W_alu_result[19]~20_combout\,
	combout => \inst1|cpu|W_alu_result[19]~0_combout\);

-- Location: LCCOMB_X61_Y50_N24
\inst1|cpu|W_alu_result[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~feeder_combout\ = \inst1|cpu|W_alu_result[19]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[19]~0_combout\,
	combout => \inst1|cpu|W_alu_result[19]~feeder_combout\);

-- Location: FF_X61_Y50_N25
\inst1|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[19]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(19));

-- Location: LCCOMB_X61_Y50_N16
\inst1|cpu|W_rf_wr_data[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[19]~11_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(3))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|av_ld_byte2_data\(3),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_alu_result\(19),
	combout => \inst1|cpu|W_rf_wr_data[19]~11_combout\);

-- Location: LCCOMB_X65_Y48_N26
\inst1|cpu|E_src1[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[18]~1_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst1|cpu|D_iw\(22),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[18]~1_combout\);

-- Location: FF_X65_Y48_N27
\inst1|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[18]~1_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(18));

-- Location: LCCOMB_X68_Y53_N12
\inst1|cpu|E_logic_result[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[18]~2_combout\ = (\inst1|cpu|E_src2\(18) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(18)))))) # (!\inst1|cpu|E_src2\(18) & ((\inst1|cpu|E_src1\(18) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(18) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(18),
	datac => \inst1|cpu|E_src1\(18),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[18]~2_combout\);

-- Location: LCCOMB_X68_Y53_N6
\inst1|cpu|W_alu_result[18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~21_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[18]~2_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[18]~2_combout\,
	combout => \inst1|cpu|W_alu_result[18]~21_combout\);

-- Location: LCCOMB_X68_Y53_N18
\inst1|cpu|W_alu_result[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~1_combout\ = (\inst1|cpu|W_alu_result[18]~21_combout\ & ((\inst1|cpu|R_ctrl_logic~q\) # ((\inst1|cpu|Add1~36_combout\)))) # (!\inst1|cpu|W_alu_result[18]~21_combout\ & (!\inst1|cpu|R_ctrl_logic~q\ & 
-- (\inst1|cpu|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[18]~21_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add2~36_combout\,
	datad => \inst1|cpu|Add1~36_combout\,
	combout => \inst1|cpu|W_alu_result[18]~1_combout\);

-- Location: LCCOMB_X61_Y50_N18
\inst1|cpu|W_alu_result[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~feeder_combout\ = \inst1|cpu|W_alu_result[18]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[18]~1_combout\,
	combout => \inst1|cpu|W_alu_result[18]~feeder_combout\);

-- Location: FF_X61_Y50_N19
\inst1|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[18]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(18));

-- Location: LCCOMB_X61_Y50_N26
\inst1|cpu|W_rf_wr_data[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[18]~12_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(2))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(18) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(2),
	datab => \inst1|cpu|W_alu_result\(18),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[18]~12_combout\);

-- Location: LCCOMB_X65_Y50_N24
\inst1|cpu|E_src1[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[17]~2_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src1[17]~2_combout\);

-- Location: FF_X65_Y50_N25
\inst1|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[17]~2_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(17));

-- Location: LCCOMB_X68_Y53_N0
\inst1|cpu|E_logic_result[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[17]~3_combout\ = (\inst1|cpu|E_src1\(17) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(17)))))) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|E_src2\(17) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(17) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(17),
	datac => \inst1|cpu|E_src2\(17),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[17]~3_combout\);

-- Location: LCCOMB_X68_Y53_N10
\inst1|cpu|W_alu_result[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~22_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[17]~3_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[17]~3_combout\,
	combout => \inst1|cpu|W_alu_result[17]~22_combout\);

-- Location: LCCOMB_X68_Y53_N20
\inst1|cpu|W_alu_result[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~2_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[17]~22_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[17]~22_combout\ & (\inst1|cpu|Add2~34_combout\)) # 
-- (!\inst1|cpu|W_alu_result[17]~22_combout\ & ((\inst1|cpu|Add1~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~34_combout\,
	datab => \inst1|cpu|Add1~34_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|W_alu_result[17]~22_combout\,
	combout => \inst1|cpu|W_alu_result[17]~2_combout\);

-- Location: LCCOMB_X61_Y50_N28
\inst1|cpu|W_alu_result[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~feeder_combout\ = \inst1|cpu|W_alu_result[17]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[17]~2_combout\,
	combout => \inst1|cpu|W_alu_result[17]~feeder_combout\);

-- Location: FF_X61_Y50_N29
\inst1|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[17]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(17));

-- Location: FF_X53_Y53_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X58_Y51_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X58_Y51_N22
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ & 
-- (\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: LCCOMB_X63_Y48_N22
\inst1|cpu|av_ld_byte2_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[1]~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[1]~2_combout\);

-- Location: FF_X63_Y48_N23
\inst1|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[1]~2_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X61_Y50_N12
\inst1|cpu|W_rf_wr_data[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[17]~13_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(1))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(17) & ((!\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(17),
	datab => \inst1|cpu|av_ld_byte2_data\(1),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[17]~13_combout\);

-- Location: LCCOMB_X63_Y49_N0
\inst1|cpu|E_st_data[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[17]~7_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst1|cpu|E_st_data[17]~7_combout\);

-- Location: FF_X63_Y49_N1
\inst1|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[17]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(17));

-- Location: LCCOMB_X63_Y49_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(17),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X63_Y49_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X61_Y49_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: FF_X61_Y52_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(16));

-- Location: FF_X60_Y48_N5
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X62_Y52_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(16),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X78_Y59_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y58_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y60_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\);

-- Location: LCCOMB_X77_Y52_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\);

-- Location: M9K_X78_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\);

-- Location: M9K_X64_Y60_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y57_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\);

-- Location: LCCOMB_X60_Y48_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X60_Y48_N4
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X62_Y48_N28
\inst1|cpu|av_ld_byte2_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[0]~3_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[0]~3_combout\);

-- Location: FF_X62_Y48_N29
\inst1|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[0]~3_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X61_Y50_N10
\inst1|cpu|E_control_rd_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[1]~0_combout\ = (\inst1|cpu|D_iw\(8) & (!\inst1|cpu|D_iw\(7) & !\inst1|cpu|D_iw\(6))) # (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|D_iw\(7) & \inst1|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|D_iw\(6),
	combout => \inst1|cpu|E_control_rd_data[1]~0_combout\);

-- Location: LCCOMB_X61_Y50_N30
\inst1|cpu|E_control_rd_data[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[16]~4_combout\ = (\inst1|cpu|E_control_rd_data[1]~0_combout\ & ((\inst1|cpu|D_iw\(8) & (\inst1|cpu|W_ipending_reg\(16))) # (!\inst1|cpu|D_iw\(8) & ((\inst1|cpu|W_ienable_reg\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ipending_reg\(16),
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|W_ienable_reg\(16),
	datad => \inst1|cpu|E_control_rd_data[1]~0_combout\,
	combout => \inst1|cpu|E_control_rd_data[16]~4_combout\);

-- Location: FF_X61_Y50_N31
\inst1|cpu|W_control_rd_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[16]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(16));

-- Location: LCCOMB_X61_Y50_N8
\inst1|cpu|W_rf_wr_data[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[16]~14_combout\ = (\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_control_rd_data\(16)))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_alu_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(16),
	datac => \inst1|cpu|W_control_rd_data\(16),
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|W_rf_wr_data[16]~14_combout\);

-- Location: LCCOMB_X62_Y48_N0
\inst1|cpu|W_rf_wr_data[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[16]~15_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|R_ctrl_br_cmp~q\ & ((\inst1|cpu|W_rf_wr_data[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_br_cmp~q\,
	datab => \inst1|cpu|av_ld_byte2_data\(0),
	datac => \inst1|cpu|W_rf_wr_data[16]~14_combout\,
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[16]~15_combout\);

-- Location: LCCOMB_X63_Y49_N10
\inst1|cpu|R_src2_lo[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[9]~13_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(15)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|R_src2_lo[9]~13_combout\);

-- Location: FF_X63_Y49_N11
\inst1|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[9]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(9));

-- Location: LCCOMB_X61_Y51_N0
\inst1|cpu|F_pc[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[7]~7_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~18_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~18_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|Add1~18_combout\,
	combout => \inst1|cpu|F_pc[7]~7_combout\);

-- Location: FF_X61_Y51_N1
\inst1|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[7]~7_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(7));

-- Location: LCCOMB_X61_Y51_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(9)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(7))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|cpu|W_alu_result\(9),
	datad => \inst1|cpu|F_pc\(7),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X56_Y52_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: M9K_X51_Y56_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\);

-- Location: LCCOMB_X52_Y50_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\);

-- Location: LCCOMB_X59_Y50_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X55_Y45_N7
\inst1|timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(13));

-- Location: LCCOMB_X55_Y45_N6
\inst1|timer|read_mux_out[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[13]~28_combout\ = (\inst1|timer|period_l_register\(13) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_h_register\(13) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(13) & 
-- (((\inst1|timer|period_h_register\(13) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(13),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(13),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[13]~28_combout\);

-- Location: LCCOMB_X54_Y45_N22
\inst1|timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[27]~86_combout\ = (\inst1|timer|internal_counter\(27) & (\inst1|timer|internal_counter[26]~85\ & VCC)) # (!\inst1|timer|internal_counter\(27) & (!\inst1|timer|internal_counter[26]~85\))
-- \inst1|timer|internal_counter[27]~87\ = CARRY((!\inst1|timer|internal_counter\(27) & !\inst1|timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(27),
	datad => VCC,
	cin => \inst1|timer|internal_counter[26]~85\,
	combout => \inst1|timer|internal_counter[27]~86_combout\,
	cout => \inst1|timer|internal_counter[27]~87\);

-- Location: LCCOMB_X54_Y45_N24
\inst1|timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[28]~88_combout\ = (\inst1|timer|internal_counter\(28) & ((GND) # (!\inst1|timer|internal_counter[27]~87\))) # (!\inst1|timer|internal_counter\(28) & (\inst1|timer|internal_counter[27]~87\ $ (GND)))
-- \inst1|timer|internal_counter[28]~89\ = CARRY((\inst1|timer|internal_counter\(28)) # (!\inst1|timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(28),
	datad => VCC,
	cin => \inst1|timer|internal_counter[27]~87\,
	combout => \inst1|timer|internal_counter[28]~88_combout\,
	cout => \inst1|timer|internal_counter[28]~89\);

-- Location: FF_X55_Y45_N21
\inst1|timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(12));

-- Location: FF_X54_Y45_N25
\inst1|timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[28]~88_combout\,
	asdata => \inst1|timer|period_h_register\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(28));

-- Location: LCCOMB_X54_Y45_N26
\inst1|timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[29]~90_combout\ = (\inst1|timer|internal_counter\(29) & (\inst1|timer|internal_counter[28]~89\ & VCC)) # (!\inst1|timer|internal_counter\(29) & (!\inst1|timer|internal_counter[28]~89\))
-- \inst1|timer|internal_counter[29]~91\ = CARRY((!\inst1|timer|internal_counter\(29) & !\inst1|timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(29),
	datad => VCC,
	cin => \inst1|timer|internal_counter[28]~89\,
	combout => \inst1|timer|internal_counter[29]~90_combout\,
	cout => \inst1|timer|internal_counter[29]~91\);

-- Location: FF_X54_Y45_N27
\inst1|timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[29]~90_combout\,
	asdata => \inst1|timer|period_h_register\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(29));

-- Location: FF_X53_Y45_N29
\inst1|timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(29));

-- Location: FF_X53_Y45_N3
\inst1|timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(13));

-- Location: LCCOMB_X53_Y45_N2
\inst1|timer|read_mux_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~29_combout\ = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|timer|counter_snapshot\(13) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|timer|counter_snapshot\(13),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~29_combout\);

-- Location: LCCOMB_X53_Y45_N16
\inst1|timer|read_mux_out[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[13]~30_combout\ = (\inst1|timer|read_mux_out[13]~28_combout\) # ((\inst1|timer|read_mux_out~29_combout\) # ((\inst1|timer|counter_snapshot\(29) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[13]~28_combout\,
	datab => \inst1|timer|counter_snapshot\(29),
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|read_mux_out~29_combout\,
	combout => \inst1|timer|read_mux_out[13]~30_combout\);

-- Location: FF_X53_Y45_N17
\inst1|timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[13]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(13));

-- Location: FF_X59_Y50_N29
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X59_Y50_N2
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X59_Y50_N3
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X59_Y50_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(13)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))))) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(13),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X59_Y50_N4
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\) # (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X62_Y50_N4
\inst1|cpu|av_ld_byte1_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[5]~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[5]~2_combout\);

-- Location: LCCOMB_X62_Y50_N30
\inst1|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data_en~0_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\) # ((\inst1|cpu|D_iw\(4)) # ((!\inst1|cpu|av_ld_aligning_data~q\) # (!\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X62_Y50_N5
\inst1|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[5]~2_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X63_Y53_N6
\inst1|cpu|W_rf_wr_data[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[13]~18_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(5))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte1_data\(5),
	datad => \inst1|cpu|W_alu_result\(13),
	combout => \inst1|cpu|W_rf_wr_data[13]~18_combout\);

-- Location: LCCOMB_X66_Y50_N22
\inst1|cpu|E_src1[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[8]~11_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[8]~11_combout\);

-- Location: FF_X66_Y50_N23
\inst1|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[8]~11_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(8));

-- Location: LCCOMB_X65_Y51_N26
\inst1|cpu|E_logic_result[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[8]~12_combout\ = (\inst1|cpu|E_src1\(8) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(8)))))) # (!\inst1|cpu|E_src1\(8) & ((\inst1|cpu|E_src2\(8) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(8) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(8),
	datac => \inst1|cpu|E_src2\(8),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[8]~12_combout\);

-- Location: LCCOMB_X65_Y51_N28
\inst1|cpu|W_alu_result[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[8]~31_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[8]~12_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[8]~12_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[8]~31_combout\);

-- Location: LCCOMB_X65_Y51_N4
\inst1|cpu|W_alu_result[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[8]~11_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[8]~31_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[8]~31_combout\ & ((\inst1|cpu|Add2~16_combout\))) # 
-- (!\inst1|cpu|W_alu_result[8]~31_combout\ & (\inst1|cpu|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~16_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add2~16_combout\,
	datad => \inst1|cpu|W_alu_result[8]~31_combout\,
	combout => \inst1|cpu|W_alu_result[8]~11_combout\);

-- Location: LCCOMB_X63_Y54_N28
\inst1|cpu|W_alu_result[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[8]~feeder_combout\ = \inst1|cpu|W_alu_result[8]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result[8]~11_combout\,
	combout => \inst1|cpu|W_alu_result[8]~feeder_combout\);

-- Location: FF_X63_Y54_N29
\inst1|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[8]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(8));

-- Location: LCCOMB_X61_Y52_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\inst1|cpu|W_alu_result\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(6))))) # 
-- (!\inst1|cpu|W_alu_result\(8) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(6),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: M9K_X51_Y31_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y43_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\);

-- Location: LCCOMB_X52_Y50_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\);

-- Location: M9K_X51_Y30_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\);

-- Location: M9K_X37_Y36_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\);

-- Location: LCCOMB_X62_Y46_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: LCCOMB_X60_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X60_Y52_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(12));

-- Location: FF_X62_Y47_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: FF_X62_Y47_N21
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: FF_X53_Y45_N31
\inst1|timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(12));

-- Location: LCCOMB_X53_Y45_N30
\inst1|timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~32_combout\ = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|timer|counter_snapshot\(12) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|timer|counter_snapshot\(12),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~32_combout\);

-- Location: LCCOMB_X53_Y45_N24
\inst1|timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[28]~feeder_combout\ = \inst1|timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(28),
	combout => \inst1|timer|counter_snapshot[28]~feeder_combout\);

-- Location: FF_X53_Y45_N25
\inst1|timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[28]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(28));

-- Location: LCCOMB_X55_Y45_N20
\inst1|timer|read_mux_out[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[12]~31_combout\ = (\inst1|timer|period_l_register\(12) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_h_register\(12) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(12) & 
-- (((\inst1|timer|period_h_register\(12) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(12),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(12),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[12]~31_combout\);

-- Location: LCCOMB_X53_Y45_N18
\inst1|timer|read_mux_out[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[12]~33_combout\ = (\inst1|timer|read_mux_out~32_combout\) # ((\inst1|timer|read_mux_out[12]~31_combout\) # ((\inst1|timer|counter_snapshot\(28) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~32_combout\,
	datab => \inst1|timer|counter_snapshot\(28),
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|read_mux_out[12]~31_combout\,
	combout => \inst1|timer|read_mux_out[12]~33_combout\);

-- Location: FF_X53_Y45_N19
\inst1|timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[12]~33_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(12));

-- Location: LCCOMB_X62_Y47_N18
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]~feeder_combout\ = \inst1|timer|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|readdata\(12),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X62_Y47_N19
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X62_Y47_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(12)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(12),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: LCCOMB_X62_Y47_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X62_Y50_N14
\inst1|cpu|av_ld_byte1_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[4]~3_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[4]~3_combout\);

-- Location: FF_X62_Y50_N15
\inst1|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[4]~3_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X63_Y50_N6
\inst1|cpu|W_rf_wr_data[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[12]~19_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|av_ld_byte1_data\(4),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_alu_result\(12),
	combout => \inst1|cpu|W_rf_wr_data[12]~19_combout\);

-- Location: LCCOMB_X66_Y50_N0
\inst1|cpu|E_src1[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[11]~8_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|E_src1[11]~8_combout\);

-- Location: FF_X66_Y50_N1
\inst1|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[11]~8_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(11));

-- Location: LCCOMB_X65_Y51_N6
\inst1|cpu|E_logic_result[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[11]~9_combout\ = (\inst1|cpu|E_src1\(11) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(11)))))) # (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(11) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(11),
	datac => \inst1|cpu|E_src2\(11),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[11]~9_combout\);

-- Location: LCCOMB_X65_Y51_N16
\inst1|cpu|W_alu_result[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~28_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[11]~9_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[11]~9_combout\,
	combout => \inst1|cpu|W_alu_result[11]~28_combout\);

-- Location: LCCOMB_X65_Y55_N22
\inst1|cpu|W_alu_result[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~8_combout\ = (\inst1|cpu|W_alu_result[11]~28_combout\ & ((\inst1|cpu|Add2~22_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[11]~28_combout\ & (((\inst1|cpu|Add1~22_combout\ & 
-- !\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[11]~28_combout\,
	datab => \inst1|cpu|Add2~22_combout\,
	datac => \inst1|cpu|Add1~22_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[11]~8_combout\);

-- Location: LCCOMB_X65_Y55_N30
\inst1|cpu|W_alu_result[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~feeder_combout\ = \inst1|cpu|W_alu_result[11]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[11]~8_combout\,
	combout => \inst1|cpu|W_alu_result[11]~feeder_combout\);

-- Location: FF_X65_Y55_N31
\inst1|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[11]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(11));

-- Location: LCCOMB_X61_Y49_N8
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(11),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: M9K_X51_Y32_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X52_Y50_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\);

-- Location: M9K_X37_Y39_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\);

-- Location: M9K_X64_Y31_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\);

-- Location: LCCOMB_X60_Y46_N22
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: FF_X53_Y47_N11
\inst1|timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(11));

-- Location: LCCOMB_X53_Y47_N10
\inst1|timer|read_mux_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~35_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|counter_snapshot\(11) & !\inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|timer|counter_snapshot\(11),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|read_mux_out~35_combout\);

-- Location: LCCOMB_X53_Y47_N20
\inst1|timer|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[27]~feeder_combout\ = \inst1|timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(27),
	combout => \inst1|timer|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X53_Y47_N21
\inst1|timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[27]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(27));

-- Location: FF_X55_Y45_N19
\inst1|timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(11));

-- Location: LCCOMB_X55_Y45_N18
\inst1|timer|read_mux_out[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[11]~34_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_l_register\(11)) # ((\inst1|timer|period_h_register\(11) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (((\inst1|timer|period_h_register\(11) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|period_l_register\(11),
	datac => \inst1|timer|period_h_register\(11),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[11]~34_combout\);

-- Location: LCCOMB_X53_Y47_N30
\inst1|timer|read_mux_out[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[11]~36_combout\ = (\inst1|timer|read_mux_out~35_combout\) # ((\inst1|timer|read_mux_out[11]~34_combout\) # ((\inst1|timer|counter_snapshot\(27) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~35_combout\,
	datab => \inst1|timer|counter_snapshot\(27),
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|read_mux_out[11]~34_combout\,
	combout => \inst1|timer|read_mux_out[11]~36_combout\);

-- Location: FF_X53_Y47_N31
\inst1|timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[11]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(11));

-- Location: FF_X60_Y46_N17
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X60_Y46_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(11)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(11),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X60_Y46_N14
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: LCCOMB_X62_Y50_N16
\inst1|cpu|av_ld_byte1_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[3]~4_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[3]~4_combout\);

-- Location: FF_X62_Y50_N17
\inst1|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[3]~4_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X63_Y50_N8
\inst1|cpu|W_rf_wr_data[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[11]~20_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(3))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & (\inst1|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|W_alu_result\(11),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|av_ld_byte1_data\(3),
	combout => \inst1|cpu|W_rf_wr_data[11]~20_combout\);

-- Location: LCCOMB_X63_Y49_N28
\inst1|cpu|E_st_data[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[18]~6_combout\ = (\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_st_data[18]~6_combout\);

-- Location: FF_X63_Y49_N29
\inst1|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[18]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(18));

-- Location: LCCOMB_X63_Y49_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(18),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: M9K_X37_Y29_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\);

-- Location: LCCOMB_X61_Y46_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\);

-- Location: M9K_X37_Y16_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\);

-- Location: LCCOMB_X61_Y46_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\) # 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\);

-- Location: LCCOMB_X59_Y46_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: FF_X53_Y53_N19
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X59_Y51_N0
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X59_Y51_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X63_Y48_N2
\inst1|cpu|av_ld_byte2_data[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[2]~1_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[2]~1_combout\);

-- Location: FF_X63_Y48_N3
\inst1|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[2]~1_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(2));

-- Location: FF_X62_Y50_N11
\inst1|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[2]~5_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X63_Y50_N18
\inst1|cpu|W_rf_wr_data[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[10]~21_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(2))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(10) & (!\inst1|cpu|E_alu_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|W_alu_result\(10),
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|av_ld_byte1_data\(2),
	combout => \inst1|cpu|W_rf_wr_data[10]~21_combout\);

-- Location: FF_X59_Y49_N9
\inst1|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[31]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(31));

-- Location: LCCOMB_X59_Y49_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst1|cpu|d_writedata\(31) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(31),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X78_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\);

-- Location: LCCOMB_X52_Y28_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128_combout\);

-- Location: M9K_X15_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\);

-- Location: LCCOMB_X52_Y28_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~129_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130_combout\);

-- Location: LCCOMB_X52_Y28_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~128_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~130_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\);

-- Location: LCCOMB_X57_Y48_N4
\inst1|cpu|F_iw[31]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[31]~69_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst1|cpu|F_iw[31]~69_combout\);

-- Location: LCCOMB_X58_Y48_N22
\inst1|cpu|F_iw[31]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[31]~70_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[31]~69_combout\) # ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~131_combout\,
	datac => \inst1|cpu|F_iw[31]~69_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[31]~70_combout\);

-- Location: FF_X58_Y48_N23
\inst1|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[31]~70_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(31));

-- Location: LCCOMB_X65_Y50_N6
\inst1|cpu|E_src1[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[7]~12_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|D_iw\(11),
	combout => \inst1|cpu|E_src1[7]~12_combout\);

-- Location: FF_X65_Y50_N7
\inst1|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[7]~12_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(7));

-- Location: LCCOMB_X65_Y54_N8
\inst1|cpu|F_pc[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[5]~9_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~14_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~14_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|Add1~14_combout\,
	combout => \inst1|cpu|F_pc[5]~9_combout\);

-- Location: FF_X65_Y54_N9
\inst1|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[5]~9_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(5));

-- Location: LCCOMB_X66_Y54_N2
\inst1|cpu|E_logic_result[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[7]~13_combout\ = (\inst1|cpu|E_src1\(7) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(7)))))) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(7) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(7),
	datac => \inst1|cpu|E_src2\(7),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[7]~13_combout\);

-- Location: LCCOMB_X63_Y54_N22
\inst1|cpu|W_alu_result[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[7]~12_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[7]~13_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|F_pc[5]~9_combout\,
	datad => \inst1|cpu|E_logic_result[7]~13_combout\,
	combout => \inst1|cpu|W_alu_result[7]~12_combout\);

-- Location: FF_X63_Y54_N23
\inst1|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[7]~12_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(7));

-- Location: LCCOMB_X56_Y52_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(7)) # ((\inst1|cpu|F_pc\(5) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(5) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(5),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|W_alu_result\(7),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: M9K_X104_Y49_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\);

-- Location: LCCOMB_X52_Y48_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\);

-- Location: M9K_X51_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N14
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\);

-- Location: M9K_X104_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\);

-- Location: LCCOMB_X52_Y48_N26
\inst1|cpu|F_iw[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[10]~42_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\,
	combout => \inst1|cpu|F_iw[10]~42_combout\);

-- Location: LCCOMB_X58_Y48_N4
\inst1|cpu|F_iw[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[10]~43_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[10]~41_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|cpu|F_iw[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|F_iw[10]~41_combout\,
	datac => \inst1|cpu|D_iw[21]~1_combout\,
	datad => \inst1|cpu|F_iw[10]~42_combout\,
	combout => \inst1|cpu|F_iw[10]~43_combout\);

-- Location: FF_X58_Y48_N5
\inst1|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[10]~43_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(10));

-- Location: LCCOMB_X65_Y50_N16
\inst1|cpu|E_src1[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[6]~13_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(10),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst1|cpu|E_src1[6]~13_combout\);

-- Location: FF_X65_Y50_N17
\inst1|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[6]~13_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(6));

-- Location: LCCOMB_X66_Y54_N12
\inst1|cpu|E_logic_result[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[6]~14_combout\ = (\inst1|cpu|E_src1\(6) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(6) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(6) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(6))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(6) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(6),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src2\(6),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[6]~14_combout\);

-- Location: LCCOMB_X63_Y53_N4
\inst1|cpu|W_alu_result[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[6]~13_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[6]~14_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc[4]~10_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[6]~14_combout\,
	combout => \inst1|cpu|W_alu_result[6]~13_combout\);

-- Location: FF_X63_Y53_N5
\inst1|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[6]~13_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(6));

-- Location: LCCOMB_X63_Y53_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(6)) # ((\inst1|cpu|F_pc\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(4) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(4),
	datac => \inst1|cpu|W_alu_result\(6),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: M9K_X78_Y33_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N14
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\);

-- Location: M9K_X51_Y33_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\);

-- Location: LCCOMB_X58_Y45_N24
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: LCCOMB_X59_Y52_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X59_Y52_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(9));

-- Location: FF_X58_Y45_N21
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: FF_X54_Y50_N31
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X53_Y45_N12
\inst1|timer|counter_snapshot[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[25]~feeder_combout\ = \inst1|timer|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(25),
	combout => \inst1|timer|counter_snapshot[25]~feeder_combout\);

-- Location: FF_X53_Y45_N13
\inst1|timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[25]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(25));

-- Location: LCCOMB_X53_Y46_N30
\inst1|timer|counter_snapshot[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[9]~7_combout\ = !\inst1|timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(9),
	combout => \inst1|timer|counter_snapshot[9]~7_combout\);

-- Location: FF_X53_Y46_N31
\inst1|timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[9]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(9));

-- Location: LCCOMB_X53_Y46_N16
\inst1|timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~41_combout\ = (\inst1|timer|counter_snapshot\(9) & (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(9),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~41_combout\);

-- Location: FF_X55_Y45_N31
\inst1|timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(9));

-- Location: LCCOMB_X55_Y45_N30
\inst1|timer|read_mux_out[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[9]~40_combout\ = (\inst1|timer|Equal6~1_combout\ & (((\inst1|timer|period_h_register\(9) & \inst1|timer|Equal6~0_combout\)) # (!\inst1|timer|period_l_register\(9)))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (((\inst1|timer|period_h_register\(9) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|period_l_register\(9),
	datac => \inst1|timer|period_h_register\(9),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[9]~40_combout\);

-- Location: LCCOMB_X53_Y45_N4
\inst1|timer|read_mux_out[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[9]~42_combout\ = (\inst1|timer|read_mux_out~41_combout\) # ((\inst1|timer|read_mux_out[9]~40_combout\) # ((\inst1|timer|counter_snapshot\(25) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(25),
	datab => \inst1|timer|read_mux_out~41_combout\,
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|read_mux_out[9]~40_combout\,
	combout => \inst1|timer|read_mux_out[9]~42_combout\);

-- Location: FF_X53_Y45_N5
\inst1|timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[9]~42_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(9));

-- Location: FF_X58_Y45_N19
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X58_Y45_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(9))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(9),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: LCCOMB_X58_Y45_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: LCCOMB_X62_Y50_N20
\inst1|cpu|av_ld_byte1_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[1]~6_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[1]~6_combout\);

-- Location: FF_X62_Y50_N21
\inst1|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[1]~6_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X63_Y50_N28
\inst1|cpu|W_rf_wr_data[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[9]~22_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(1))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & (\inst1|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|W_alu_result\(9),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|av_ld_byte1_data\(1),
	combout => \inst1|cpu|W_rf_wr_data[9]~22_combout\);

-- Location: FF_X59_Y49_N1
\inst1|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[24]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(24));

-- Location: LCCOMB_X59_Y49_N20
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(24),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X59_Y49_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X59_Y49_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\);

-- Location: LCCOMB_X59_Y52_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X59_Y52_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X60_Y50_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(14),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X60_Y50_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X60_Y50_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\);

-- Location: LCCOMB_X62_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X62_Y55_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X59_Y50_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X59_Y50_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X59_Y50_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\);

-- Location: LCCOMB_X60_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~3_combout\);

-- Location: LCCOMB_X62_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X62_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X60_Y52_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~3_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X60_Y49_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\);

-- Location: LCCOMB_X60_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X60_Y52_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X60_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X60_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X61_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X61_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X61_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X62_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~83_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~83_combout\);

-- Location: FF_X62_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~83_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X62_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ & 
-- (\altera_internal_jtag~TDIUTAP\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X59_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X59_Y55_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X62_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X62_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X62_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X60_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X60_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X60_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X60_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X61_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ 
-- & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\);

-- Location: FF_X60_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X60_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X60_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X60_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X60_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X60_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X60_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X60_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X60_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X60_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X60_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X60_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X60_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X60_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X60_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X59_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X59_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X59_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X59_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X59_Y50_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X60_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X60_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X59_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X59_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X59_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X59_Y52_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X61_Y49_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\);

-- Location: LCCOMB_X60_Y52_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~6_combout\);

-- Location: FF_X60_Y52_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~6_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X62_Y52_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(10),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X62_Y52_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X62_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~19_combout\);

-- Location: LCCOMB_X60_Y52_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X60_Y52_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(8));

-- Location: FF_X57_Y48_N29
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X57_Y48_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCCOMB_X59_Y46_N14
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout\) # ((\inst1|cpu|F_iw[8]~45_combout\ & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	datab => \inst1|cpu|F_iw[8]~45_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: LCCOMB_X62_Y50_N22
\inst1|cpu|av_ld_byte1_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[0]~7_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X62_Y50_N23
\inst1|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[0]~7_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X63_Y54_N18
\inst1|cpu|W_rf_wr_data[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[8]~23_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(0))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(8) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(0),
	datab => \inst1|cpu|W_alu_result\(8),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[8]~23_combout\);

-- Location: FF_X62_Y52_N3
\inst1|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[30]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(30));

-- Location: LCCOMB_X62_Y52_N4
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(30),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: M9K_X64_Y63_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y67_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y67_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y51_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\);

-- Location: M9K_X64_Y65_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y51_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\);

-- Location: LCCOMB_X63_Y51_N10
\inst1|cpu|F_iw[30]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[30]~67_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\,
	combout => \inst1|cpu|F_iw[30]~67_combout\);

-- Location: LCCOMB_X60_Y48_N14
\inst1|cpu|F_iw[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[30]~68_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[30]~67_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[30]~67_combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst1|cpu|F_iw[30]~68_combout\);

-- Location: FF_X60_Y48_N15
\inst1|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[30]~68_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(30));

-- Location: LCCOMB_X65_Y50_N2
\inst1|cpu|E_src1[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[4]~15_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(8),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst1|cpu|E_src1[4]~15_combout\);

-- Location: FF_X65_Y50_N3
\inst1|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[4]~15_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(4));

-- Location: LCCOMB_X66_Y54_N16
\inst1|cpu|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~0_combout\ = (\inst1|cpu|E_src2\(0) & (\inst1|cpu|E_src1\(0) $ (VCC))) # (!\inst1|cpu|E_src2\(0) & (\inst1|cpu|E_src1\(0) & VCC))
-- \inst1|cpu|Add2~1\ = CARRY((\inst1|cpu|E_src2\(0) & \inst1|cpu|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(0),
	datab => \inst1|cpu|E_src1\(0),
	datad => VCC,
	combout => \inst1|cpu|Add2~0_combout\,
	cout => \inst1|cpu|Add2~1\);

-- Location: LCCOMB_X66_Y54_N18
\inst1|cpu|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~2_combout\ = (\inst1|cpu|E_src1\(1) & ((\inst1|cpu|E_src2\(1) & (\inst1|cpu|Add2~1\ & VCC)) # (!\inst1|cpu|E_src2\(1) & (!\inst1|cpu|Add2~1\)))) # (!\inst1|cpu|E_src1\(1) & ((\inst1|cpu|E_src2\(1) & (!\inst1|cpu|Add2~1\)) # 
-- (!\inst1|cpu|E_src2\(1) & ((\inst1|cpu|Add2~1\) # (GND)))))
-- \inst1|cpu|Add2~3\ = CARRY((\inst1|cpu|E_src1\(1) & (!\inst1|cpu|E_src2\(1) & !\inst1|cpu|Add2~1\)) # (!\inst1|cpu|E_src1\(1) & ((!\inst1|cpu|Add2~1\) # (!\inst1|cpu|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(1),
	datab => \inst1|cpu|E_src2\(1),
	datad => VCC,
	cin => \inst1|cpu|Add2~1\,
	combout => \inst1|cpu|Add2~2_combout\,
	cout => \inst1|cpu|Add2~3\);

-- Location: LCCOMB_X66_Y54_N20
\inst1|cpu|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~4_combout\ = ((\inst1|cpu|E_src1\(2) $ (\inst1|cpu|E_src2\(2) $ (!\inst1|cpu|Add2~3\)))) # (GND)
-- \inst1|cpu|Add2~5\ = CARRY((\inst1|cpu|E_src1\(2) & ((\inst1|cpu|E_src2\(2)) # (!\inst1|cpu|Add2~3\))) # (!\inst1|cpu|E_src1\(2) & (\inst1|cpu|E_src2\(2) & !\inst1|cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(2),
	datab => \inst1|cpu|E_src2\(2),
	datad => VCC,
	cin => \inst1|cpu|Add2~3\,
	combout => \inst1|cpu|Add2~4_combout\,
	cout => \inst1|cpu|Add2~5\);

-- Location: LCCOMB_X66_Y54_N22
\inst1|cpu|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~6_combout\ = (\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (\inst1|cpu|Add2~5\ & VCC)) # (!\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add2~5\)))) # (!\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add2~5\)) # 
-- (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|Add2~5\) # (GND)))))
-- \inst1|cpu|Add2~7\ = CARRY((\inst1|cpu|E_src2\(3) & (!\inst1|cpu|E_src1\(3) & !\inst1|cpu|Add2~5\)) # (!\inst1|cpu|E_src2\(3) & ((!\inst1|cpu|Add2~5\) # (!\inst1|cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(3),
	datab => \inst1|cpu|E_src1\(3),
	datad => VCC,
	cin => \inst1|cpu|Add2~5\,
	combout => \inst1|cpu|Add2~6_combout\,
	cout => \inst1|cpu|Add2~7\);

-- Location: LCCOMB_X66_Y54_N24
\inst1|cpu|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~8_combout\ = ((\inst1|cpu|E_src2\(4) $ (\inst1|cpu|E_src1\(4) $ (!\inst1|cpu|Add2~7\)))) # (GND)
-- \inst1|cpu|Add2~9\ = CARRY((\inst1|cpu|E_src2\(4) & ((\inst1|cpu|E_src1\(4)) # (!\inst1|cpu|Add2~7\))) # (!\inst1|cpu|E_src2\(4) & (\inst1|cpu|E_src1\(4) & !\inst1|cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(4),
	datab => \inst1|cpu|E_src1\(4),
	datad => VCC,
	cin => \inst1|cpu|Add2~7\,
	combout => \inst1|cpu|Add2~8_combout\,
	cout => \inst1|cpu|Add2~9\);

-- Location: LCCOMB_X65_Y55_N0
\inst1|cpu|E_arith_result[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[5]~0_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~10_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~10_combout\,
	datad => \inst1|cpu|Add1~10_combout\,
	combout => \inst1|cpu|E_arith_result[5]~0_combout\);

-- Location: LCCOMB_X66_Y49_N16
\inst1|cpu|F_pc_no_crst_nxt[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[3]~4_combout\ = ((\inst1|cpu|F_pc_sel_nxt.10~0_combout\ & (\inst1|cpu|E_arith_result[5]~0_combout\)) # (!\inst1|cpu|F_pc_sel_nxt.10~0_combout\ & ((\inst1|cpu|F_pc_plus_one[3]~6_combout\)))) # 
-- (!\inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[5]~0_combout\,
	datab => \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[3]~4_combout\);

-- Location: FF_X66_Y49_N17
\inst1|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[3]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(3));

-- Location: LCCOMB_X56_Y52_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(5)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(3))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(5),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: M9K_X78_Y38_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X63_Y45_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\);

-- Location: LCCOMB_X63_Y45_N12
\inst1|cpu|av_ld_byte0_data_nxt[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\)) 
-- # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\);

-- Location: FF_X55_Y45_N11
\inst1|timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(7));

-- Location: LCCOMB_X55_Y45_N10
\inst1|timer|read_mux_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[7]~0_combout\ = (\inst1|timer|period_l_register\(7) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_h_register\(7) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(7) & 
-- (((\inst1|timer|period_h_register\(7) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(7),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(7),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[7]~0_combout\);

-- Location: FF_X56_Y46_N13
\inst1|timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(7));

-- Location: LCCOMB_X56_Y46_N12
\inst1|timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~1_combout\ = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|timer|counter_snapshot\(7) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|timer|counter_snapshot\(7),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~1_combout\);

-- Location: LCCOMB_X56_Y47_N4
\inst1|timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[23]~feeder_combout\ = \inst1|timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(23),
	combout => \inst1|timer|counter_snapshot[23]~feeder_combout\);

-- Location: FF_X56_Y47_N5
\inst1|timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[23]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(23));

-- Location: LCCOMB_X56_Y47_N8
\inst1|timer|read_mux_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[7]~2_combout\ = (\inst1|timer|read_mux_out[7]~0_combout\) # ((\inst1|timer|read_mux_out~1_combout\) # ((\inst1|timer|counter_snapshot\(23) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[7]~0_combout\,
	datab => \inst1|timer|read_mux_out~1_combout\,
	datac => \inst1|timer|counter_snapshot\(23),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[7]~2_combout\);

-- Location: FF_X56_Y47_N9
\inst1|timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[7]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(7));

-- Location: FF_X56_Y47_N17
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X56_Y47_N10
\inst1|jtag_uart|av_readdata[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[7]~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) & \inst1|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	datad => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|av_readdata[7]~0_combout\);

-- Location: FF_X56_Y47_N11
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[7]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X56_Y47_N16
\inst1|cpu|av_ld_byte0_data_nxt[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(7)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(7),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\);

-- Location: LCCOMB_X63_Y45_N14
\inst1|cpu|av_ld_byte0_data_nxt[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~19_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~19_combout\);

-- Location: LCCOMB_X63_Y50_N22
\inst1|cpu|av_ld_byte0_data_nxt[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~20_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (\inst1|cpu|av_ld_byte1_data\(7))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\) # 
-- (\inst1|cpu|av_ld_byte0_data_nxt[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(7),
	datab => \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\,
	datac => \inst1|cpu|av_ld_rshift8~1_combout\,
	datad => \inst1|cpu|av_ld_byte0_data_nxt[7]~19_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~20_combout\);

-- Location: LCCOMB_X62_Y50_N18
\inst1|cpu|av_ld_byte0_data[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data[6]~0_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\) # (!\inst1|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte0_data[6]~0_combout\);

-- Location: FF_X63_Y50_N23
\inst1|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[7]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X63_Y50_N24
\inst1|cpu|W_rf_wr_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[7]~0_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(7))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~26_combout\ & \inst1|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(7),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~26_combout\,
	datad => \inst1|cpu|W_alu_result\(7),
	combout => \inst1|cpu|W_rf_wr_data[7]~0_combout\);

-- Location: LCCOMB_X65_Y49_N12
\inst1|cpu|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[31]~7_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst1|cpu|Equal133~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst1|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X65_Y49_N13
\inst1|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[31]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(15));

-- Location: LCCOMB_X60_Y50_N4
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst1|cpu|d_writedata\(15) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(15),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M9K_X37_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & 
-- !\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\);

-- Location: LCCOMB_X59_Y34_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\);

-- Location: LCCOMB_X60_Y46_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X60_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X60_Y52_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(15));

-- Location: FF_X60_Y46_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X55_Y51_N16
\inst1|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|rvalid~0_combout\ = (\inst1|jtag_uart|fifo_rd~2_combout\) # ((\inst1|jtag_uart|rvalid~q\ & ((!\inst1|jtag_uart|av_waitrequest~2_combout\) # (!\inst1|jtag_uart|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_rd~2_combout\,
	datab => \inst1|jtag_uart|fifo_rd~1_combout\,
	datac => \inst1|jtag_uart|rvalid~q\,
	datad => \inst1|jtag_uart|av_waitrequest~2_combout\,
	combout => \inst1|jtag_uart|rvalid~0_combout\);

-- Location: FF_X55_Y51_N17
\inst1|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|rvalid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|rvalid~q\);

-- Location: FF_X60_Y46_N19
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|rvalid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X53_Y46_N28
\inst1|timer|counter_snapshot[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[15]~5_combout\ = !\inst1|timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(15),
	combout => \inst1|timer|counter_snapshot[15]~5_combout\);

-- Location: FF_X53_Y46_N29
\inst1|timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[15]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(15));

-- Location: LCCOMB_X53_Y46_N6
\inst1|timer|read_mux_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~23_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|timer|counter_snapshot\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|timer|counter_snapshot\(15),
	combout => \inst1|timer|read_mux_out~23_combout\);

-- Location: LCCOMB_X54_Y45_N28
\inst1|timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[30]~92_combout\ = (\inst1|timer|internal_counter\(30) & ((GND) # (!\inst1|timer|internal_counter[29]~91\))) # (!\inst1|timer|internal_counter\(30) & (\inst1|timer|internal_counter[29]~91\ $ (GND)))
-- \inst1|timer|internal_counter[30]~93\ = CARRY((\inst1|timer|internal_counter\(30)) # (!\inst1|timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(30),
	datad => VCC,
	cin => \inst1|timer|internal_counter[29]~91\,
	combout => \inst1|timer|internal_counter[30]~92_combout\,
	cout => \inst1|timer|internal_counter[30]~93\);

-- Location: FF_X55_Y46_N7
\inst1|timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(14));

-- Location: FF_X54_Y45_N29
\inst1|timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[30]~92_combout\,
	asdata => \inst1|timer|period_h_register\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(30));

-- Location: LCCOMB_X54_Y45_N30
\inst1|timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[31]~94_combout\ = \inst1|timer|internal_counter\(31) $ (!\inst1|timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(31),
	cin => \inst1|timer|internal_counter[30]~93\,
	combout => \inst1|timer|internal_counter[31]~94_combout\);

-- Location: FF_X55_Y46_N29
\inst1|timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(15));

-- Location: FF_X54_Y45_N31
\inst1|timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[31]~94_combout\,
	asdata => \inst1|timer|period_h_register\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(31));

-- Location: FF_X53_Y45_N7
\inst1|timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(31));

-- Location: LCCOMB_X55_Y46_N30
\inst1|timer|period_l_register[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[15]~5_combout\ = !\inst1|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(15),
	combout => \inst1|timer|period_l_register[15]~5_combout\);

-- Location: FF_X55_Y46_N31
\inst1|timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[15]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(15));

-- Location: LCCOMB_X55_Y46_N28
\inst1|timer|read_mux_out[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[15]~22_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(15)) # ((!\inst1|timer|period_l_register\(15) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(15) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(15),
	datac => \inst1|timer|period_h_register\(15),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[15]~22_combout\);

-- Location: LCCOMB_X53_Y46_N8
\inst1|timer|read_mux_out[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[15]~24_combout\ = (\inst1|timer|read_mux_out~23_combout\) # ((\inst1|timer|read_mux_out[15]~22_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~23_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|counter_snapshot\(31),
	datad => \inst1|timer|read_mux_out[15]~22_combout\,
	combout => \inst1|timer|read_mux_out[15]~24_combout\);

-- Location: FF_X53_Y46_N9
\inst1|timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[15]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(15));

-- Location: LCCOMB_X60_Y46_N24
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]~feeder_combout\ = \inst1|timer|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|readdata\(15),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X60_Y46_N25
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X60_Y46_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(15))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(15),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X60_Y46_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X62_Y50_N8
\inst1|cpu|av_ld_byte1_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[7]~0_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[7]~0_combout\);

-- Location: FF_X62_Y50_N9
\inst1|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[7]~0_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X63_Y50_N14
\inst1|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_fill_bit~0_combout\ = (\inst1|cpu|D_iw\(3) & ((\inst1|cpu|D_iw\(4) & ((\inst1|cpu|av_ld_byte0_data\(7)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|av_ld_byte1_data\(7))))) # (!\inst1|cpu|D_iw\(3) & (((\inst1|cpu|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(7),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|av_ld_byte0_data\(7),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X62_Y48_N20
\inst1|cpu|av_fill_bit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_fill_bit~1_combout\ = (\inst1|cpu|av_fill_bit~0_combout\ & \inst1|cpu|R_ctrl_ld_signed~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|av_fill_bit~0_combout\,
	datac => \inst1|cpu|R_ctrl_ld_signed~q\,
	combout => \inst1|cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X59_Y52_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X59_Y52_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(14));

-- Location: FF_X59_Y50_N27
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X55_Y51_N30
\inst1|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|woverflow~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|jtag_uart|av_waitrequest~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & !\inst1|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X56_Y50_N24
\inst1|jtag_uart|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|woverflow~1_combout\ = (\inst1|jtag_uart|woverflow~0_combout\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst1|jtag_uart|woverflow~0_combout\ & ((\inst1|jtag_uart|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst1|jtag_uart|woverflow~q\,
	datad => \inst1|jtag_uart|woverflow~0_combout\,
	combout => \inst1|jtag_uart|woverflow~1_combout\);

-- Location: FF_X56_Y50_N25
\inst1|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|woverflow~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|woverflow~q\);

-- Location: FF_X59_Y50_N21
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|jtag_uart|woverflow~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X55_Y46_N6
\inst1|timer|read_mux_out[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[14]~25_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(14)) # ((!\inst1|timer|period_l_register\(14) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(14) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(14),
	datac => \inst1|timer|period_h_register\(14),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[14]~25_combout\);

-- Location: LCCOMB_X53_Y45_N8
\inst1|timer|counter_snapshot[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[30]~feeder_combout\ = \inst1|timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(30),
	combout => \inst1|timer|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X53_Y45_N9
\inst1|timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[30]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(30));

-- Location: LCCOMB_X53_Y46_N24
\inst1|timer|counter_snapshot[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[14]~6_combout\ = !\inst1|timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(14),
	combout => \inst1|timer|counter_snapshot[14]~6_combout\);

-- Location: FF_X53_Y46_N25
\inst1|timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[14]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(14));

-- Location: LCCOMB_X53_Y46_N18
\inst1|timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~26_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|timer|counter_snapshot\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|timer|counter_snapshot\(14),
	combout => \inst1|timer|read_mux_out~26_combout\);

-- Location: LCCOMB_X53_Y46_N0
\inst1|timer|read_mux_out[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[14]~27_combout\ = (\inst1|timer|read_mux_out[14]~25_combout\) # ((\inst1|timer|read_mux_out~26_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[14]~25_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|counter_snapshot\(30),
	datad => \inst1|timer|read_mux_out~26_combout\,
	combout => \inst1|timer|read_mux_out[14]~27_combout\);

-- Location: FF_X53_Y46_N1
\inst1|timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[14]~27_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(14));

-- Location: LCCOMB_X59_Y50_N10
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]~feeder_combout\ = \inst1|timer|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|readdata\(14),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X59_Y50_N11
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X59_Y50_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(14)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(14),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X59_Y50_N26
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: LCCOMB_X59_Y50_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X62_Y50_N2
\inst1|cpu|av_ld_byte1_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[6]~1_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[6]~1_combout\);

-- Location: FF_X62_Y50_N3
\inst1|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[6]~1_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X56_Y46_N28
\inst1|timer|counter_snapshot[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[22]~feeder_combout\ = \inst1|timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(22),
	combout => \inst1|timer|counter_snapshot[22]~feeder_combout\);

-- Location: FF_X56_Y46_N29
\inst1|timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[22]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(22));

-- Location: LCCOMB_X56_Y46_N4
\inst1|timer|counter_snapshot[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[6]~0_combout\ = !\inst1|timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(6),
	combout => \inst1|timer|counter_snapshot[6]~0_combout\);

-- Location: FF_X56_Y46_N5
\inst1|timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[6]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(6));

-- Location: LCCOMB_X56_Y46_N8
\inst1|timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~4_combout\ = (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|counter_snapshot\(6) & (!\inst1|cpu|W_alu_result\(3) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|counter_snapshot\(6),
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~4_combout\);

-- Location: FF_X55_Y45_N5
\inst1|timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(6));

-- Location: LCCOMB_X55_Y45_N4
\inst1|timer|read_mux_out[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[6]~3_combout\ = (\inst1|timer|period_l_register\(6) & (((\inst1|timer|period_h_register\(6) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(6) & ((\inst1|timer|Equal6~1_combout\) # 
-- ((\inst1|timer|period_h_register\(6) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(6),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(6),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[6]~3_combout\);

-- Location: LCCOMB_X56_Y46_N26
\inst1|timer|read_mux_out[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[6]~5_combout\ = (\inst1|timer|read_mux_out~4_combout\) # ((\inst1|timer|read_mux_out[6]~3_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|counter_snapshot\(22),
	datac => \inst1|timer|read_mux_out~4_combout\,
	datad => \inst1|timer|read_mux_out[6]~3_combout\,
	combout => \inst1|timer|read_mux_out[6]~5_combout\);

-- Location: FF_X56_Y46_N27
\inst1|timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[6]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(6));

-- Location: FF_X56_Y46_N15
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(6));

-- Location: FF_X56_Y48_N3
\inst1|led_out|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(6));

-- Location: LCCOMB_X56_Y46_N6
\inst1|led_out|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(6) = (\inst1|led_out|data_out\(6) & (!\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|data_out\(6),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|led_out|readdata\(6));

-- Location: FF_X56_Y46_N7
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X56_Y46_N14
\inst1|cpu|av_ld_byte0_data_nxt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(6))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(6),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\);

-- Location: LCCOMB_X59_Y46_N24
\inst1|cpu|av_ld_byte0_data_nxt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~22_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X52_Y48_N8
\inst1|jtag_uart|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[6]~2_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|read_0~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \inst1|jtag_uart|av_readdata[6]~2_combout\);

-- Location: FF_X52_Y48_N9
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[6]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X60_Y48_N26
\inst1|cpu|av_ld_byte0_data_nxt[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~23_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~23_combout\);

-- Location: LCCOMB_X63_Y46_N10
\inst1|cpu|av_ld_byte0_data_nxt[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~24_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[6]~22_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[6]~23_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[6]~22_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[6]~23_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~24_combout\);

-- Location: LCCOMB_X63_Y53_N22
\inst1|cpu|av_ld_byte0_data_nxt[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~25_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (\inst1|cpu|av_ld_byte1_data\(6))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\) # 
-- (\inst1|cpu|av_ld_byte0_data_nxt[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(6),
	datab => \inst1|cpu|av_ld_rshift8~1_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\,
	datad => \inst1|cpu|av_ld_byte0_data_nxt[6]~24_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~25_combout\);

-- Location: FF_X63_Y53_N23
\inst1|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[6]~25_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X63_Y53_N0
\inst1|cpu|W_rf_wr_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[6]~1_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(6))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(6) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(6),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(6),
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[6]~1_combout\);

-- Location: LCCOMB_X62_Y49_N2
\inst1|cpu|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[30]~6_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst1|cpu|Equal133~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst1|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X62_Y49_N3
\inst1|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[30]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(14));

-- Location: LCCOMB_X55_Y46_N10
\inst1|timer|period_l_register[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[14]~8_combout\ = !\inst1|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(14),
	combout => \inst1|timer|period_l_register[14]~8_combout\);

-- Location: FF_X55_Y46_N11
\inst1|timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[14]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(14));

-- Location: FF_X54_Y46_N29
\inst1|timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[14]~60_combout\,
	asdata => \inst1|timer|period_l_register\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(14));

-- Location: LCCOMB_X54_Y46_N30
\inst1|timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[15]~62_combout\ = (\inst1|timer|internal_counter\(15) & (\inst1|timer|internal_counter[14]~61\ $ (GND))) # (!\inst1|timer|internal_counter\(15) & (!\inst1|timer|internal_counter[14]~61\ & VCC))
-- \inst1|timer|internal_counter[15]~63\ = CARRY((\inst1|timer|internal_counter\(15) & !\inst1|timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(15),
	datad => VCC,
	cin => \inst1|timer|internal_counter[14]~61\,
	combout => \inst1|timer|internal_counter[15]~62_combout\,
	cout => \inst1|timer|internal_counter[15]~63\);

-- Location: FF_X54_Y46_N31
\inst1|timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[15]~62_combout\,
	asdata => \inst1|timer|period_l_register\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(15));

-- Location: LCCOMB_X54_Y45_N0
\inst1|timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[16]~64_combout\ = (\inst1|timer|internal_counter\(16) & ((GND) # (!\inst1|timer|internal_counter[15]~63\))) # (!\inst1|timer|internal_counter\(16) & (\inst1|timer|internal_counter[15]~63\ $ (GND)))
-- \inst1|timer|internal_counter[16]~65\ = CARRY((\inst1|timer|internal_counter\(16)) # (!\inst1|timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(16),
	datad => VCC,
	cin => \inst1|timer|internal_counter[15]~63\,
	combout => \inst1|timer|internal_counter[16]~64_combout\,
	cout => \inst1|timer|internal_counter[16]~65\);

-- Location: FF_X55_Y46_N1
\inst1|timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(0));

-- Location: FF_X54_Y45_N1
\inst1|timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[16]~64_combout\,
	asdata => \inst1|timer|period_h_register\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(16));

-- Location: LCCOMB_X54_Y45_N2
\inst1|timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[17]~66_combout\ = (\inst1|timer|internal_counter\(17) & (\inst1|timer|internal_counter[16]~65\ & VCC)) # (!\inst1|timer|internal_counter\(17) & (!\inst1|timer|internal_counter[16]~65\))
-- \inst1|timer|internal_counter[17]~67\ = CARRY((!\inst1|timer|internal_counter\(17) & !\inst1|timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(17),
	datad => VCC,
	cin => \inst1|timer|internal_counter[16]~65\,
	combout => \inst1|timer|internal_counter[17]~66_combout\,
	cout => \inst1|timer|internal_counter[17]~67\);

-- Location: FF_X55_Y46_N13
\inst1|timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(1));

-- Location: FF_X54_Y45_N3
\inst1|timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[17]~66_combout\,
	asdata => \inst1|timer|period_h_register\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(17));

-- Location: LCCOMB_X54_Y45_N4
\inst1|timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[18]~68_combout\ = (\inst1|timer|internal_counter\(18) & ((GND) # (!\inst1|timer|internal_counter[17]~67\))) # (!\inst1|timer|internal_counter\(18) & (\inst1|timer|internal_counter[17]~67\ $ (GND)))
-- \inst1|timer|internal_counter[18]~69\ = CARRY((\inst1|timer|internal_counter\(18)) # (!\inst1|timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(18),
	datad => VCC,
	cin => \inst1|timer|internal_counter[17]~67\,
	combout => \inst1|timer|internal_counter[18]~68_combout\,
	cout => \inst1|timer|internal_counter[18]~69\);

-- Location: FF_X55_Y46_N9
\inst1|timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(2));

-- Location: FF_X54_Y45_N5
\inst1|timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[18]~68_combout\,
	asdata => \inst1|timer|period_h_register\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(18));

-- Location: LCCOMB_X54_Y45_N6
\inst1|timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[19]~70_combout\ = (\inst1|timer|internal_counter\(19) & (\inst1|timer|internal_counter[18]~69\ & VCC)) # (!\inst1|timer|internal_counter\(19) & (!\inst1|timer|internal_counter[18]~69\))
-- \inst1|timer|internal_counter[19]~71\ = CARRY((!\inst1|timer|internal_counter\(19) & !\inst1|timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(19),
	datad => VCC,
	cin => \inst1|timer|internal_counter[18]~69\,
	combout => \inst1|timer|internal_counter[19]~70_combout\,
	cout => \inst1|timer|internal_counter[19]~71\);

-- Location: FF_X55_Y45_N1
\inst1|timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(3));

-- Location: FF_X54_Y45_N7
\inst1|timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[19]~70_combout\,
	asdata => \inst1|timer|period_h_register\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(19));

-- Location: LCCOMB_X54_Y45_N8
\inst1|timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[20]~72_combout\ = (\inst1|timer|internal_counter\(20) & ((GND) # (!\inst1|timer|internal_counter[19]~71\))) # (!\inst1|timer|internal_counter\(20) & (\inst1|timer|internal_counter[19]~71\ $ (GND)))
-- \inst1|timer|internal_counter[20]~73\ = CARRY((\inst1|timer|internal_counter\(20)) # (!\inst1|timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(20),
	datad => VCC,
	cin => \inst1|timer|internal_counter[19]~71\,
	combout => \inst1|timer|internal_counter[20]~72_combout\,
	cout => \inst1|timer|internal_counter[20]~73\);

-- Location: LCCOMB_X55_Y46_N4
\inst1|timer|period_h_register[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_h_register[4]~feeder_combout\ = \inst1|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(4),
	combout => \inst1|timer|period_h_register[4]~feeder_combout\);

-- Location: FF_X55_Y46_N5
\inst1|timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_h_register[4]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(4));

-- Location: FF_X54_Y45_N9
\inst1|timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[20]~72_combout\,
	asdata => \inst1|timer|period_h_register\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(20));

-- Location: LCCOMB_X54_Y45_N10
\inst1|timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[21]~74_combout\ = (\inst1|timer|internal_counter\(21) & (\inst1|timer|internal_counter[20]~73\ & VCC)) # (!\inst1|timer|internal_counter\(21) & (!\inst1|timer|internal_counter[20]~73\))
-- \inst1|timer|internal_counter[21]~75\ = CARRY((!\inst1|timer|internal_counter\(21) & !\inst1|timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(21),
	datad => VCC,
	cin => \inst1|timer|internal_counter[20]~73\,
	combout => \inst1|timer|internal_counter[21]~74_combout\,
	cout => \inst1|timer|internal_counter[21]~75\);

-- Location: FF_X54_Y45_N11
\inst1|timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[21]~74_combout\,
	asdata => \inst1|timer|period_h_register\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(21));

-- Location: LCCOMB_X54_Y45_N12
\inst1|timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[22]~76_combout\ = (\inst1|timer|internal_counter\(22) & ((GND) # (!\inst1|timer|internal_counter[21]~75\))) # (!\inst1|timer|internal_counter\(22) & (\inst1|timer|internal_counter[21]~75\ $ (GND)))
-- \inst1|timer|internal_counter[22]~77\ = CARRY((\inst1|timer|internal_counter\(22)) # (!\inst1|timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(22),
	datad => VCC,
	cin => \inst1|timer|internal_counter[21]~75\,
	combout => \inst1|timer|internal_counter[22]~76_combout\,
	cout => \inst1|timer|internal_counter[22]~77\);

-- Location: FF_X54_Y45_N13
\inst1|timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[22]~76_combout\,
	asdata => \inst1|timer|period_h_register\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(22));

-- Location: LCCOMB_X54_Y45_N14
\inst1|timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[23]~78_combout\ = (\inst1|timer|internal_counter\(23) & (\inst1|timer|internal_counter[22]~77\ & VCC)) # (!\inst1|timer|internal_counter\(23) & (!\inst1|timer|internal_counter[22]~77\))
-- \inst1|timer|internal_counter[23]~79\ = CARRY((!\inst1|timer|internal_counter\(23) & !\inst1|timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(23),
	datad => VCC,
	cin => \inst1|timer|internal_counter[22]~77\,
	combout => \inst1|timer|internal_counter[23]~78_combout\,
	cout => \inst1|timer|internal_counter[23]~79\);

-- Location: FF_X54_Y45_N15
\inst1|timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[23]~78_combout\,
	asdata => \inst1|timer|period_h_register\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(23));

-- Location: LCCOMB_X54_Y45_N16
\inst1|timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[24]~80_combout\ = (\inst1|timer|internal_counter\(24) & ((GND) # (!\inst1|timer|internal_counter[23]~79\))) # (!\inst1|timer|internal_counter\(24) & (\inst1|timer|internal_counter[23]~79\ $ (GND)))
-- \inst1|timer|internal_counter[24]~81\ = CARRY((\inst1|timer|internal_counter\(24)) # (!\inst1|timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(24),
	datad => VCC,
	cin => \inst1|timer|internal_counter[23]~79\,
	combout => \inst1|timer|internal_counter[24]~80_combout\,
	cout => \inst1|timer|internal_counter[24]~81\);

-- Location: FF_X54_Y45_N17
\inst1|timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[24]~80_combout\,
	asdata => \inst1|timer|period_h_register\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(24));

-- Location: LCCOMB_X54_Y45_N18
\inst1|timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[25]~82_combout\ = (\inst1|timer|internal_counter\(25) & (\inst1|timer|internal_counter[24]~81\ & VCC)) # (!\inst1|timer|internal_counter\(25) & (!\inst1|timer|internal_counter[24]~81\))
-- \inst1|timer|internal_counter[25]~83\ = CARRY((!\inst1|timer|internal_counter\(25) & !\inst1|timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(25),
	datad => VCC,
	cin => \inst1|timer|internal_counter[24]~81\,
	combout => \inst1|timer|internal_counter[25]~82_combout\,
	cout => \inst1|timer|internal_counter[25]~83\);

-- Location: FF_X54_Y45_N19
\inst1|timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[25]~82_combout\,
	asdata => \inst1|timer|period_h_register\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(25));

-- Location: LCCOMB_X54_Y45_N20
\inst1|timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[26]~84_combout\ = (\inst1|timer|internal_counter\(26) & ((GND) # (!\inst1|timer|internal_counter[25]~83\))) # (!\inst1|timer|internal_counter\(26) & (\inst1|timer|internal_counter[25]~83\ $ (GND)))
-- \inst1|timer|internal_counter[26]~85\ = CARRY((\inst1|timer|internal_counter\(26)) # (!\inst1|timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(26),
	datad => VCC,
	cin => \inst1|timer|internal_counter[25]~83\,
	combout => \inst1|timer|internal_counter[26]~84_combout\,
	cout => \inst1|timer|internal_counter[26]~85\);

-- Location: FF_X54_Y45_N21
\inst1|timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[26]~84_combout\,
	asdata => \inst1|timer|period_h_register\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(26));

-- Location: FF_X54_Y45_N23
\inst1|timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[27]~86_combout\,
	asdata => \inst1|timer|period_h_register\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(27));

-- Location: LCCOMB_X53_Y45_N10
\inst1|timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~7_combout\ = (!\inst1|timer|internal_counter\(27) & (!\inst1|timer|internal_counter\(25) & (!\inst1|timer|internal_counter\(26) & !\inst1|timer|internal_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(27),
	datab => \inst1|timer|internal_counter\(25),
	datac => \inst1|timer|internal_counter\(26),
	datad => \inst1|timer|internal_counter\(24),
	combout => \inst1|timer|Equal0~7_combout\);

-- Location: LCCOMB_X53_Y45_N20
\inst1|timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~8_combout\ = (!\inst1|timer|internal_counter\(29) & (!\inst1|timer|internal_counter\(30) & (!\inst1|timer|internal_counter\(31) & !\inst1|timer|internal_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(29),
	datab => \inst1|timer|internal_counter\(30),
	datac => \inst1|timer|internal_counter\(31),
	datad => \inst1|timer|internal_counter\(28),
	combout => \inst1|timer|Equal0~8_combout\);

-- Location: LCCOMB_X53_Y45_N14
\inst1|timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~9_combout\ = (\inst1|timer|Equal0~7_combout\ & \inst1|timer|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal0~7_combout\,
	datad => \inst1|timer|Equal0~8_combout\,
	combout => \inst1|timer|Equal0~9_combout\);

-- Location: LCCOMB_X53_Y46_N10
\inst1|timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~2_combout\ = (!\inst1|timer|internal_counter\(11) & (\inst1|timer|internal_counter\(8) & (!\inst1|timer|internal_counter\(10) & \inst1|timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(11),
	datab => \inst1|timer|internal_counter\(8),
	datac => \inst1|timer|internal_counter\(10),
	datad => \inst1|timer|internal_counter\(9),
	combout => \inst1|timer|Equal0~2_combout\);

-- Location: LCCOMB_X53_Y46_N4
\inst1|timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~3_combout\ = (!\inst1|timer|internal_counter\(13) & (\inst1|timer|internal_counter\(14) & (\inst1|timer|internal_counter\(15) & !\inst1|timer|internal_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(13),
	datab => \inst1|timer|internal_counter\(14),
	datac => \inst1|timer|internal_counter\(15),
	datad => \inst1|timer|internal_counter\(12),
	combout => \inst1|timer|Equal0~3_combout\);

-- Location: LCCOMB_X53_Y47_N18
\inst1|timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~0_combout\ = (\inst1|timer|internal_counter\(1) & (\inst1|timer|internal_counter\(2) & (\inst1|timer|internal_counter\(3) & \inst1|timer|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(1),
	datab => \inst1|timer|internal_counter\(2),
	datac => \inst1|timer|internal_counter\(3),
	datad => \inst1|timer|internal_counter\(0),
	combout => \inst1|timer|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y46_N24
\inst1|timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~1_combout\ = (!\inst1|timer|internal_counter\(4) & (!\inst1|timer|internal_counter\(7) & (!\inst1|timer|internal_counter\(5) & \inst1|timer|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(4),
	datab => \inst1|timer|internal_counter\(7),
	datac => \inst1|timer|internal_counter\(5),
	datad => \inst1|timer|internal_counter\(6),
	combout => \inst1|timer|Equal0~1_combout\);

-- Location: LCCOMB_X53_Y46_N22
\inst1|timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~4_combout\ = (\inst1|timer|Equal0~2_combout\ & (\inst1|timer|Equal0~3_combout\ & (\inst1|timer|Equal0~0_combout\ & \inst1|timer|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal0~2_combout\,
	datab => \inst1|timer|Equal0~3_combout\,
	datac => \inst1|timer|Equal0~0_combout\,
	datad => \inst1|timer|Equal0~1_combout\,
	combout => \inst1|timer|Equal0~4_combout\);

-- Location: LCCOMB_X53_Y47_N4
\inst1|timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~5_combout\ = (!\inst1|timer|internal_counter\(17) & (!\inst1|timer|internal_counter\(19) & (!\inst1|timer|internal_counter\(18) & !\inst1|timer|internal_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(17),
	datab => \inst1|timer|internal_counter\(19),
	datac => \inst1|timer|internal_counter\(18),
	datad => \inst1|timer|internal_counter\(16),
	combout => \inst1|timer|Equal0~5_combout\);

-- Location: LCCOMB_X56_Y46_N0
\inst1|timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~6_combout\ = (!\inst1|timer|internal_counter\(23) & (!\inst1|timer|internal_counter\(21) & (!\inst1|timer|internal_counter\(20) & !\inst1|timer|internal_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(23),
	datab => \inst1|timer|internal_counter\(21),
	datac => \inst1|timer|internal_counter\(20),
	datad => \inst1|timer|internal_counter\(22),
	combout => \inst1|timer|Equal0~6_combout\);

-- Location: LCCOMB_X54_Y47_N4
\inst1|timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~10_combout\ = (\inst1|timer|Equal0~9_combout\ & (\inst1|timer|Equal0~4_combout\ & (\inst1|timer|Equal0~5_combout\ & \inst1|timer|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal0~9_combout\,
	datab => \inst1|timer|Equal0~4_combout\,
	datac => \inst1|timer|Equal0~5_combout\,
	datad => \inst1|timer|Equal0~6_combout\,
	combout => \inst1|timer|Equal0~10_combout\);

-- Location: LCCOMB_X54_Y47_N28
\inst1|timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|always0~0_combout\ = (\inst1|timer|Equal0~10_combout\) # (\inst1|timer|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|Equal0~10_combout\,
	datad => \inst1|timer|force_reload~q\,
	combout => \inst1|timer|always0~0_combout\);

-- Location: FF_X54_Y46_N1
\inst1|timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[0]~32_combout\,
	asdata => \inst1|timer|period_l_register\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(0));

-- Location: LCCOMB_X54_Y46_N2
\inst1|timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[1]~34_combout\ = (\inst1|timer|internal_counter\(1) & (\inst1|timer|internal_counter[0]~33\ $ (GND))) # (!\inst1|timer|internal_counter\(1) & (!\inst1|timer|internal_counter[0]~33\ & VCC))
-- \inst1|timer|internal_counter[1]~35\ = CARRY((\inst1|timer|internal_counter\(1) & !\inst1|timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(1),
	datad => VCC,
	cin => \inst1|timer|internal_counter[0]~33\,
	combout => \inst1|timer|internal_counter[1]~34_combout\,
	cout => \inst1|timer|internal_counter[1]~35\);

-- Location: LCCOMB_X55_Y46_N22
\inst1|timer|period_l_register[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[1]~3_combout\ = !\inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(1),
	combout => \inst1|timer|period_l_register[1]~3_combout\);

-- Location: FF_X55_Y46_N23
\inst1|timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[1]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(1));

-- Location: FF_X54_Y46_N3
\inst1|timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[1]~34_combout\,
	asdata => \inst1|timer|period_l_register\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(1));

-- Location: LCCOMB_X54_Y46_N4
\inst1|timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[2]~36_combout\ = (\inst1|timer|internal_counter\(2) & (!\inst1|timer|internal_counter[1]~35\)) # (!\inst1|timer|internal_counter\(2) & ((\inst1|timer|internal_counter[1]~35\) # (GND)))
-- \inst1|timer|internal_counter[2]~37\ = CARRY((!\inst1|timer|internal_counter[1]~35\) # (!\inst1|timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(2),
	datad => VCC,
	cin => \inst1|timer|internal_counter[1]~35\,
	combout => \inst1|timer|internal_counter[2]~36_combout\,
	cout => \inst1|timer|internal_counter[2]~37\);

-- Location: LCCOMB_X55_Y46_N18
\inst1|timer|period_l_register[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[2]~2_combout\ = !\inst1|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(2),
	combout => \inst1|timer|period_l_register[2]~2_combout\);

-- Location: FF_X55_Y46_N19
\inst1|timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[2]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(2));

-- Location: FF_X54_Y46_N5
\inst1|timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[2]~36_combout\,
	asdata => \inst1|timer|period_l_register\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(2));

-- Location: LCCOMB_X54_Y46_N6
\inst1|timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[3]~38_combout\ = (\inst1|timer|internal_counter\(3) & (\inst1|timer|internal_counter[2]~37\ $ (GND))) # (!\inst1|timer|internal_counter\(3) & (!\inst1|timer|internal_counter[2]~37\ & VCC))
-- \inst1|timer|internal_counter[3]~39\ = CARRY((\inst1|timer|internal_counter\(3) & !\inst1|timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(3),
	datad => VCC,
	cin => \inst1|timer|internal_counter[2]~37\,
	combout => \inst1|timer|internal_counter[3]~38_combout\,
	cout => \inst1|timer|internal_counter[3]~39\);

-- Location: FF_X54_Y46_N7
\inst1|timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[3]~38_combout\,
	asdata => \inst1|timer|period_l_register\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(3));

-- Location: LCCOMB_X54_Y46_N8
\inst1|timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[4]~40_combout\ = (\inst1|timer|internal_counter\(4) & ((GND) # (!\inst1|timer|internal_counter[3]~39\))) # (!\inst1|timer|internal_counter\(4) & (\inst1|timer|internal_counter[3]~39\ $ (GND)))
-- \inst1|timer|internal_counter[4]~41\ = CARRY((\inst1|timer|internal_counter\(4)) # (!\inst1|timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(4),
	datad => VCC,
	cin => \inst1|timer|internal_counter[3]~39\,
	combout => \inst1|timer|internal_counter[4]~40_combout\,
	cout => \inst1|timer|internal_counter[4]~41\);

-- Location: FF_X55_Y46_N15
\inst1|timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(4));

-- Location: FF_X54_Y46_N9
\inst1|timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[4]~40_combout\,
	asdata => \inst1|timer|period_l_register\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(4));

-- Location: FF_X54_Y46_N11
\inst1|timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|internal_counter[5]~42_combout\,
	asdata => \inst1|timer|period_l_register\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(5));

-- Location: FF_X56_Y46_N3
\inst1|timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(5));

-- Location: LCCOMB_X56_Y46_N2
\inst1|timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~7_combout\ = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|timer|counter_snapshot\(5) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|timer|counter_snapshot\(5),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~7_combout\);

-- Location: LCCOMB_X56_Y46_N10
\inst1|timer|counter_snapshot[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[21]~feeder_combout\ = \inst1|timer|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(21),
	combout => \inst1|timer|counter_snapshot[21]~feeder_combout\);

-- Location: FF_X56_Y46_N11
\inst1|timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[21]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(21));

-- Location: LCCOMB_X56_Y46_N22
\inst1|timer|read_mux_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[5]~8_combout\ = (\inst1|timer|read_mux_out[5]~6_combout\) # ((\inst1|timer|read_mux_out~7_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[5]~6_combout\,
	datab => \inst1|timer|read_mux_out~7_combout\,
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|counter_snapshot\(21),
	combout => \inst1|timer|read_mux_out[5]~8_combout\);

-- Location: FF_X56_Y46_N23
\inst1|timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[5]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(5));

-- Location: FF_X59_Y48_N29
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X59_Y48_N28
\inst1|cpu|av_ld_byte0_data_nxt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~27_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(5))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(5),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~27_combout\);

-- Location: LCCOMB_X59_Y48_N16
\inst1|cpu|av_ld_byte0_data_nxt[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~48_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[5]~27_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[5]~27_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~48_combout\);

-- Location: LCCOMB_X56_Y48_N12
\inst1|led_out|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[5]~feeder_combout\ = \inst1|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(5),
	combout => \inst1|led_out|data_out[5]~feeder_combout\);

-- Location: FF_X56_Y48_N13
\inst1|led_out|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[5]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(5));

-- Location: LCCOMB_X59_Y48_N8
\inst1|led_out|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(5) = (!\inst1|cpu|W_alu_result\(3) & (\inst1|led_out|data_out\(5) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|led_out|data_out\(5),
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|led_out|readdata\(5));

-- Location: FF_X59_Y48_N9
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X56_Y48_N0
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst1|cpu|d_writedata\(5) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(5),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: M9K_X51_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y61_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y69_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\);

-- Location: M9K_X51_Y63_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\);

-- Location: M9K_X51_Y64_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y50_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y66_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y70_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\);

-- Location: LCCOMB_X52_Y50_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\);

-- Location: LCCOMB_X59_Y48_N10
\inst1|cpu|av_ld_byte0_data_nxt[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~26_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~26_combout\);

-- Location: LCCOMB_X59_Y48_N18
\inst1|cpu|av_ld_byte0_data_nxt[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[5]~48_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[5]~26_combout\) # ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|cpu|av_ld_byte0_data_nxt[5]~48_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[5]~26_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\);

-- Location: LCCOMB_X62_Y50_N24
\inst1|cpu|av_ld_byte0_data_nxt[5]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~49_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\ & ((\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte1_data\(5)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\)))) 
-- # (!\inst1|cpu|av_ld_rshift8~0_combout\ & (\inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[5]~28_combout\,
	datac => \inst1|cpu|av_ld_byte1_data\(5),
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~49_combout\);

-- Location: FF_X62_Y50_N25
\inst1|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[5]~49_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X63_Y50_N30
\inst1|cpu|W_rf_wr_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[5]~2_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(5))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|av_ld_byte0_data\(5),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_alu_result\(5),
	combout => \inst1|cpu|W_rf_wr_data[5]~2_combout\);

-- Location: FF_X62_Y52_N9
\inst1|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[29]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(29));

-- Location: LCCOMB_X62_Y52_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst1|cpu|d_writedata\(29) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(29),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: M9K_X78_Y31_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y66_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\);

-- Location: M9K_X15_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\);

-- Location: LCCOMB_X63_Y47_N4
\inst1|cpu|F_iw[29]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[29]~65_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[29]~65_combout\);

-- Location: LCCOMB_X63_Y47_N20
\inst1|cpu|F_iw[29]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[29]~66_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[29]~65_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|cpu|F_iw[29]~65_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst1|cpu|F_iw[29]~66_combout\);

-- Location: FF_X63_Y47_N21
\inst1|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[29]~66_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(29));

-- Location: LCCOMB_X67_Y50_N16
\inst1|cpu|R_src1[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[1]~30_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\inst1|cpu|E_valid~q\) # (!\inst1|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst1|cpu|E_valid~q\,
	combout => \inst1|cpu|R_src1[1]~30_combout\);

-- Location: FF_X67_Y50_N17
\inst1|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[1]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(1));

-- Location: LCCOMB_X66_Y54_N4
\inst1|cpu|E_arith_result[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[1]~4_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~2_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|Add2~2_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|Add1~2_combout\,
	combout => \inst1|cpu|E_arith_result[1]~4_combout\);

-- Location: LCCOMB_X62_Y51_N4
\inst1|cpu|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[1]~7_combout\ = (\inst1|cpu|D_iw\(4)) # ((!\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (\inst1|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|E_arith_result[0]~6_combout\,
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|E_arith_result[1]~4_combout\,
	combout => \inst1|cpu|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X62_Y51_N5
\inst1|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[1]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(1));

-- Location: LCCOMB_X56_Y52_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_byteenable\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X56_Y52_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X56_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X59_Y52_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X59_Y52_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X62_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X62_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X62_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ & 
-- (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X58_Y53_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X58_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X58_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X58_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X63_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X63_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X63_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X63_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X63_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X62_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X62_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X62_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X60_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X60_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X61_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X61_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X61_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X62_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X62_Y55_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X60_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X60_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X61_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X61_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X61_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X61_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X61_Y53_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X60_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X60_Y53_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X61_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X61_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X61_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3));

-- Location: FF_X61_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X60_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X60_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X61_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X61_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X61_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X61_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X61_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X59_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X59_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X58_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X61_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X61_Y53_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5));

-- Location: FF_X61_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X60_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X60_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X60_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X61_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X61_Y53_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X61_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X61_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X60_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X60_Y53_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X62_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X62_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X62_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7));

-- Location: FF_X59_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X59_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X59_Y55_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X60_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X60_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X60_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X60_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X60_Y55_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X60_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X60_Y53_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X60_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X60_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X60_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9));

-- Location: FF_X59_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X59_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X59_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X59_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X60_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X60_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10));

-- Location: FF_X60_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X60_Y52_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X60_Y52_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X60_Y50_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(7),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X60_Y50_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X60_Y50_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\);

-- Location: LCCOMB_X59_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X59_Y52_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X56_Y49_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(6),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X56_Y49_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X56_Y49_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\);

-- Location: LCCOMB_X58_Y52_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X60_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~2_combout\);

-- Location: FF_X60_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~2_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X60_Y50_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(5),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X60_Y50_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X62_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\);

-- Location: LCCOMB_X60_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~1_combout\);

-- Location: FF_X60_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~1_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X58_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~9_combout\);

-- Location: LCCOMB_X60_Y51_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X60_Y51_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X58_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~10_combout\);

-- Location: LCCOMB_X60_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\);

-- Location: FF_X60_Y53_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X61_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X60_Y51_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X60_Y51_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X62_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X60_Y52_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X60_Y52_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(21));

-- Location: FF_X57_Y48_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(21),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X58_Y45_N6
\inst1|cpu|F_iw[21]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[21]~51_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\,
	combout => \inst1|cpu|F_iw[21]~51_combout\);

-- Location: LCCOMB_X58_Y45_N26
\inst1|cpu|F_iw[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[21]~52_combout\ = ((\inst1|cpu|F_iw[21]~51_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|cpu|F_iw[21]~51_combout\,
	combout => \inst1|cpu|F_iw[21]~52_combout\);

-- Location: FF_X58_Y45_N27
\inst1|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[21]~52_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(21));

-- Location: LCCOMB_X65_Y49_N6
\inst1|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi[15]~1_combout\ = (\inst1|cpu|R_ctrl_hi_imm16~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_ctrl_hi_imm16~q\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_ctrl_hi_imm16~q\,
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst1|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X62_Y47_N6
\inst1|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi[15]~2_combout\ = (!\inst1|cpu|R_ctrl_unsigned_lo_imm16~q\ & (\inst1|cpu|R_src2_hi[15]~1_combout\ & !\inst1|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datab => \inst1|cpu|R_src2_hi[15]~1_combout\,
	datad => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	combout => \inst1|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X62_Y47_N7
\inst1|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_hi[15]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(31));

-- Location: LCCOMB_X62_Y47_N24
\inst1|cpu|E_arith_src2[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_src2\(31) = \inst1|cpu|E_src2\(31) $ (\inst1|cpu|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(31),
	datac => \inst1|cpu|E_invert_arith_src_msb~q\,
	combout => \inst1|cpu|E_arith_src2\(31));

-- Location: LCCOMB_X66_Y52_N16
\inst1|cpu|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~64_combout\ = !\inst1|cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|cpu|Add2~63\,
	combout => \inst1|cpu|Add2~64_combout\);

-- Location: LCCOMB_X67_Y52_N16
\inst1|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~64_combout\ = \inst1|cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|cpu|Add1~63\,
	combout => \inst1|cpu|Add1~64_combout\);

-- Location: LCCOMB_X67_Y51_N28
\inst1|cpu|E_arith_result[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[32]~5_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~64_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~64_combout\,
	datad => \inst1|cpu|Add1~64_combout\,
	combout => \inst1|cpu|E_arith_result[32]~5_combout\);

-- Location: LCCOMB_X67_Y51_N4
\inst1|cpu|D_logic_op_raw[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op_raw[0]~0_combout\ = (\inst1|cpu|Equal2~9_combout\ & ((\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|D_iw\(14)))) # (!\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_iw\(3))))) # (!\inst1|cpu|Equal2~9_combout\ & (((\inst1|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~9_combout\,
	datab => \inst1|cpu|Equal2~0_combout\,
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|D_logic_op_raw[0]~0_combout\);

-- Location: FF_X67_Y51_N5
\inst1|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_logic_op_raw[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_compare_op\(0));

-- Location: LCCOMB_X66_Y51_N8
\inst1|cpu|Equal122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~6_combout\ = (!\inst1|cpu|E_logic_result[29]~23_combout\ & (!\inst1|cpu|E_logic_result[28]~24_combout\ & (!\inst1|cpu|E_logic_result[30]~22_combout\ & !\inst1|cpu|E_logic_result[31]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[29]~23_combout\,
	datab => \inst1|cpu|E_logic_result[28]~24_combout\,
	datac => \inst1|cpu|E_logic_result[30]~22_combout\,
	datad => \inst1|cpu|E_logic_result[31]~21_combout\,
	combout => \inst1|cpu|Equal122~6_combout\);

-- Location: LCCOMB_X66_Y54_N0
\inst1|cpu|E_logic_result[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[3]~16_combout\ = (\inst1|cpu|E_src1\(3) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(3)))))) # (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|E_src2\(3) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(3) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(3),
	datac => \inst1|cpu|E_src2\(3),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[3]~16_combout\);

-- Location: LCCOMB_X65_Y51_N24
\inst1|cpu|E_logic_result[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[0]~19_combout\ = (\inst1|cpu|E_src1\(0) & ((\inst1|cpu|E_src2\(0)) # (!\inst1|cpu|R_logic_op\(0)))) # (!\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) & !\inst1|cpu|R_logic_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(0),
	datac => \inst1|cpu|E_src2\(0),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[0]~19_combout\);

-- Location: LCCOMB_X65_Y51_N18
\inst1|cpu|E_logic_result[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[0]~20_combout\ = (\inst1|cpu|R_logic_op\(0) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|Add2~0_combout\)) # (!\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_logic_result[0]~19_combout\))))) # (!\inst1|cpu|R_logic_op\(0) & 
-- ((\inst1|cpu|E_logic_result[0]~19_combout\ $ (!\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|Add2~0_combout\,
	datac => \inst1|cpu|E_logic_result[0]~19_combout\,
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[0]~20_combout\);

-- Location: LCCOMB_X66_Y54_N10
\inst1|cpu|E_logic_result[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[2]~17_combout\ = (\inst1|cpu|E_src2\(2) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(2) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(2) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(2))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(2) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(2),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(2),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[2]~17_combout\);

-- Location: LCCOMB_X67_Y51_N26
\inst1|cpu|E_logic_result[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[1]~18_combout\ = (\inst1|cpu|E_src2\(1) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(1)))))) # (!\inst1|cpu|E_src2\(1) & ((\inst1|cpu|E_src1\(1) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(1),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src1\(1),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[1]~18_combout\);

-- Location: LCCOMB_X62_Y51_N12
\inst1|cpu|Equal122~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~5_combout\ = (!\inst1|cpu|E_logic_result[3]~16_combout\ & (!\inst1|cpu|E_logic_result[0]~20_combout\ & (!\inst1|cpu|E_logic_result[2]~17_combout\ & !\inst1|cpu|E_logic_result[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[3]~16_combout\,
	datab => \inst1|cpu|E_logic_result[0]~20_combout\,
	datac => \inst1|cpu|E_logic_result[2]~17_combout\,
	datad => \inst1|cpu|E_logic_result[1]~18_combout\,
	combout => \inst1|cpu|Equal122~5_combout\);

-- Location: LCCOMB_X68_Y52_N30
\inst1|cpu|Equal122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~8_combout\ = (!\inst1|cpu|E_logic_result[22]~29_combout\ & (!\inst1|cpu|E_logic_result[20]~31_combout\ & (!\inst1|cpu|E_logic_result[23]~32_combout\ & !\inst1|cpu|E_logic_result[21]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[22]~29_combout\,
	datab => \inst1|cpu|E_logic_result[20]~31_combout\,
	datac => \inst1|cpu|E_logic_result[23]~32_combout\,
	datad => \inst1|cpu|E_logic_result[21]~30_combout\,
	combout => \inst1|cpu|Equal122~8_combout\);

-- Location: LCCOMB_X67_Y52_N28
\inst1|cpu|Equal122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~7_combout\ = (!\inst1|cpu|E_logic_result[24]~28_combout\ & (!\inst1|cpu|E_logic_result[27]~25_combout\ & (!\inst1|cpu|E_logic_result[26]~26_combout\ & !\inst1|cpu|E_logic_result[25]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[24]~28_combout\,
	datab => \inst1|cpu|E_logic_result[27]~25_combout\,
	datac => \inst1|cpu|E_logic_result[26]~26_combout\,
	datad => \inst1|cpu|E_logic_result[25]~27_combout\,
	combout => \inst1|cpu|Equal122~7_combout\);

-- Location: LCCOMB_X67_Y51_N8
\inst1|cpu|Equal122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~9_combout\ = (\inst1|cpu|Equal122~6_combout\ & (\inst1|cpu|Equal122~5_combout\ & (\inst1|cpu|Equal122~8_combout\ & \inst1|cpu|Equal122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal122~6_combout\,
	datab => \inst1|cpu|Equal122~5_combout\,
	datac => \inst1|cpu|Equal122~8_combout\,
	datad => \inst1|cpu|Equal122~7_combout\,
	combout => \inst1|cpu|Equal122~9_combout\);

-- Location: LCCOMB_X66_Y54_N6
\inst1|cpu|E_logic_result[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[4]~15_combout\ = (\inst1|cpu|E_src2\(4) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(4) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(4) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(4))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(4) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(4),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(4),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[4]~15_combout\);

-- Location: LCCOMB_X66_Y54_N14
\inst1|cpu|Equal122~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~3_combout\ = (!\inst1|cpu|E_logic_result[6]~14_combout\ & (!\inst1|cpu|E_logic_result[7]~13_combout\ & (!\inst1|cpu|E_logic_result[5]~0_combout\ & !\inst1|cpu|E_logic_result[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[6]~14_combout\,
	datab => \inst1|cpu|E_logic_result[7]~13_combout\,
	datac => \inst1|cpu|E_logic_result[5]~0_combout\,
	datad => \inst1|cpu|E_logic_result[4]~15_combout\,
	combout => \inst1|cpu|Equal122~3_combout\);

-- Location: LCCOMB_X65_Y51_N30
\inst1|cpu|Equal122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~2_combout\ = (!\inst1|cpu|E_logic_result[9]~11_combout\ & (!\inst1|cpu|E_logic_result[10]~10_combout\ & (!\inst1|cpu|E_logic_result[8]~12_combout\ & !\inst1|cpu|E_logic_result[11]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[9]~11_combout\,
	datab => \inst1|cpu|E_logic_result[10]~10_combout\,
	datac => \inst1|cpu|E_logic_result[8]~12_combout\,
	datad => \inst1|cpu|E_logic_result[11]~9_combout\,
	combout => \inst1|cpu|Equal122~2_combout\);

-- Location: LCCOMB_X68_Y53_N28
\inst1|cpu|E_logic_result[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[16]~4_combout\ = (\inst1|cpu|E_src1\(16) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(16)))))) # (!\inst1|cpu|E_src1\(16) & ((\inst1|cpu|E_src2\(16) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(16) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(16),
	datac => \inst1|cpu|E_src2\(16),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[16]~4_combout\);

-- Location: LCCOMB_X68_Y53_N4
\inst1|cpu|Equal122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~0_combout\ = (!\inst1|cpu|E_logic_result[18]~2_combout\ & (!\inst1|cpu|E_logic_result[16]~4_combout\ & (!\inst1|cpu|E_logic_result[19]~1_combout\ & !\inst1|cpu|E_logic_result[17]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[18]~2_combout\,
	datab => \inst1|cpu|E_logic_result[16]~4_combout\,
	datac => \inst1|cpu|E_logic_result[19]~1_combout\,
	datad => \inst1|cpu|E_logic_result[17]~3_combout\,
	combout => \inst1|cpu|Equal122~0_combout\);

-- Location: LCCOMB_X68_Y51_N2
\inst1|cpu|E_logic_result[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[14]~6_combout\ = (\inst1|cpu|E_src1\(14) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(14)))))) # (!\inst1|cpu|E_src1\(14) & ((\inst1|cpu|E_src2\(14) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(14) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(14),
	datac => \inst1|cpu|E_src2\(14),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[14]~6_combout\);

-- Location: LCCOMB_X68_Y51_N24
\inst1|cpu|Equal122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~1_combout\ = (!\inst1|cpu|E_logic_result[12]~8_combout\ & (!\inst1|cpu|E_logic_result[15]~5_combout\ & (!\inst1|cpu|E_logic_result[14]~6_combout\ & !\inst1|cpu|E_logic_result[13]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[12]~8_combout\,
	datab => \inst1|cpu|E_logic_result[15]~5_combout\,
	datac => \inst1|cpu|E_logic_result[14]~6_combout\,
	datad => \inst1|cpu|E_logic_result[13]~7_combout\,
	combout => \inst1|cpu|Equal122~1_combout\);

-- Location: LCCOMB_X68_Y51_N26
\inst1|cpu|Equal122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~4_combout\ = (\inst1|cpu|Equal122~3_combout\ & (\inst1|cpu|Equal122~2_combout\ & (\inst1|cpu|Equal122~0_combout\ & \inst1|cpu|Equal122~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal122~3_combout\,
	datab => \inst1|cpu|Equal122~2_combout\,
	datac => \inst1|cpu|Equal122~0_combout\,
	datad => \inst1|cpu|Equal122~1_combout\,
	combout => \inst1|cpu|Equal122~4_combout\);

-- Location: LCCOMB_X67_Y51_N10
\inst1|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_cmp_result~0_combout\ = (\inst1|cpu|R_compare_op\(1) & (\inst1|cpu|R_compare_op\(0) & ((!\inst1|cpu|Equal122~4_combout\) # (!\inst1|cpu|Equal122~9_combout\)))) # (!\inst1|cpu|R_compare_op\(1) & (\inst1|cpu|Equal122~9_combout\ & 
-- (!\inst1|cpu|R_compare_op\(0) & \inst1|cpu|Equal122~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_compare_op\(1),
	datab => \inst1|cpu|Equal122~9_combout\,
	datac => \inst1|cpu|R_compare_op\(0),
	datad => \inst1|cpu|Equal122~4_combout\,
	combout => \inst1|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X67_Y51_N16
\inst1|cpu|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_cmp_result~1_combout\ = (\inst1|cpu|E_cmp_result~0_combout\) # ((\inst1|cpu|R_compare_op\(1) & (\inst1|cpu|E_arith_result[32]~5_combout\ & !\inst1|cpu|R_compare_op\(0))) # (!\inst1|cpu|R_compare_op\(1) & 
-- (!\inst1|cpu|E_arith_result[32]~5_combout\ & \inst1|cpu|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_compare_op\(1),
	datab => \inst1|cpu|E_arith_result[32]~5_combout\,
	datac => \inst1|cpu|R_compare_op\(0),
	datad => \inst1|cpu|E_cmp_result~0_combout\,
	combout => \inst1|cpu|E_cmp_result~1_combout\);

-- Location: FF_X67_Y51_N17
\inst1|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_cmp_result~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X67_Y47_N24
\inst1|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_ctrl_br_nxt~0_combout\ = (\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(2) & !\inst1|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X67_Y47_N25
\inst1|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X66_Y50_N8
\inst1|cpu|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_sel_nxt~0_combout\ = (\inst1|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\inst1|cpu|W_cmp_result~q\ & \inst1|cpu|R_ctrl_br~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_uncond_cti_non_br~q\,
	datac => \inst1|cpu|W_cmp_result~q\,
	datad => \inst1|cpu|R_ctrl_br~q\,
	combout => \inst1|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X66_Y49_N28
\inst1|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_sel_nxt.10~0_combout\ = (!\inst1|cpu|R_ctrl_break~q\ & (\inst1|cpu|F_pc_sel_nxt~0_combout\ & !\inst1|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: FF_X65_Y54_N1
\inst1|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[0]~13_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(0));

-- Location: FF_X65_Y54_N13
\inst1|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[2]~11_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(2));

-- Location: LCCOMB_X56_Y52_N4
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(4)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(2))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: M9K_X37_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & 
-- !\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\);

-- Location: M9K_X78_Y32_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y45_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\);

-- Location: LCCOMB_X58_Y45_N10
\inst1|cpu|F_iw[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[9]~39_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\,
	combout => \inst1|cpu|F_iw[9]~39_combout\);

-- Location: LCCOMB_X58_Y45_N16
\inst1|cpu|F_iw[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[9]~40_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[9]~39_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[9]~39_combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \inst1|cpu|F_iw[9]~40_combout\);

-- Location: FF_X58_Y45_N17
\inst1|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[9]~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(9));

-- Location: LCCOMB_X65_Y49_N14
\inst1|cpu|R_src2_lo[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[3]~3_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(9)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst1|cpu|D_iw\(9),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[3]~3_combout\);

-- Location: FF_X65_Y49_N15
\inst1|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[3]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(3));

-- Location: LCCOMB_X65_Y54_N6
\inst1|cpu|F_pc[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[1]~12_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~6_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~6_combout\,
	datad => \inst1|cpu|Add1~6_combout\,
	combout => \inst1|cpu|F_pc[1]~12_combout\);

-- Location: FF_X65_Y54_N7
\inst1|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[1]~12_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(1));

-- Location: LCCOMB_X56_Y52_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(1)) # ((\inst1|cpu|W_alu_result\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(3) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: M9K_X37_Y43_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\);

-- Location: LCCOMB_X61_Y46_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\);

-- Location: M9K_X37_Y53_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\);

-- Location: LCCOMB_X61_Y46_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\);

-- Location: LCCOMB_X61_Y48_N4
\inst1|cpu|av_ld_byte0_data_nxt[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~29_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~29_combout\);

-- Location: LCCOMB_X60_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X60_Y52_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(4));

-- Location: FF_X61_Y48_N17
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X55_Y46_N14
\inst1|timer|read_mux_out[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[4]~9_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(4)) # ((\inst1|timer|period_l_register\(4) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (((\inst1|timer|period_l_register\(4) & \inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_h_register\(4),
	datac => \inst1|timer|period_l_register\(4),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[4]~9_combout\);

-- Location: FF_X56_Y46_N21
\inst1|timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(20));

-- Location: FF_X56_Y46_N19
\inst1|timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(4));

-- Location: LCCOMB_X56_Y46_N18
\inst1|timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~10_combout\ = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|timer|counter_snapshot\(4) & \inst1|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|timer|counter_snapshot\(4),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|read_mux_out~10_combout\);

-- Location: LCCOMB_X56_Y46_N16
\inst1|timer|read_mux_out[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[4]~11_combout\ = (\inst1|timer|read_mux_out[4]~9_combout\) # ((\inst1|timer|read_mux_out~10_combout\) # ((\inst1|timer|counter_snapshot\(20) & \inst1|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[4]~9_combout\,
	datab => \inst1|timer|counter_snapshot\(20),
	datac => \inst1|timer|Equal6~2_combout\,
	datad => \inst1|timer|read_mux_out~10_combout\,
	combout => \inst1|timer|read_mux_out[4]~11_combout\);

-- Location: FF_X56_Y46_N17
\inst1|timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out[4]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(4));

-- Location: FF_X61_Y47_N15
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X61_Y47_N24
\inst1|jtag_uart|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[4]~4_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \inst1|jtag_uart|av_readdata[4]~4_combout\);

-- Location: FF_X61_Y47_N25
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[4]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X61_Y47_N14
\inst1|cpu|av_ld_byte0_data_nxt[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~30_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(4))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(4),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~30_combout\);

-- Location: LCCOMB_X61_Y48_N16
\inst1|cpu|av_ld_byte0_data_nxt[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~50_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[4]~30_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[4]~30_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~50_combout\);

-- Location: LCCOMB_X61_Y48_N24
\inst1|cpu|av_ld_byte0_data_nxt[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[4]~29_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[4]~50_combout\) # ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|cpu|av_ld_byte0_data_nxt[4]~29_combout\,
	datad => \inst1|cpu|av_ld_byte0_data_nxt[4]~50_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\);

-- Location: LCCOMB_X62_Y50_N26
\inst1|cpu|av_ld_byte0_data_nxt[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~51_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\ & ((\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte1_data\(4)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\)))) 
-- # (!\inst1|cpu|av_ld_rshift8~0_combout\ & (\inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[4]~31_combout\,
	datac => \inst1|cpu|av_ld_byte1_data\(4),
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~51_combout\);

-- Location: FF_X62_Y50_N27
\inst1|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[4]~51_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X63_Y54_N14
\inst1|cpu|W_rf_wr_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[4]~3_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(4))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(4) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(4),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[4]~3_combout\);

-- Location: LCCOMB_X60_Y49_N12
\inst1|cpu|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[28]~4_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst1|cpu|Equal133~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst1|cpu|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X59_Y49_N30
\inst1|cpu|d_writedata[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[28]~feeder_combout\ = \inst1|cpu|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[28]~4_combout\,
	combout => \inst1|cpu|d_writedata[28]~feeder_combout\);

-- Location: FF_X59_Y49_N31
\inst1|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[28]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(28));

-- Location: LCCOMB_X62_Y49_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst1|cpu|d_writedata\(28) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(28),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: M9K_X15_Y32_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\);

-- Location: LCCOMB_X52_Y28_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\);

-- Location: M9K_X37_Y21_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y27_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\);

-- Location: LCCOMB_X52_Y28_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\);

-- Location: LCCOMB_X52_Y28_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\);

-- Location: LCCOMB_X58_Y48_N26
\inst1|cpu|F_iw[28]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[28]~63_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst1|cpu|F_iw[28]~63_combout\);

-- Location: LCCOMB_X58_Y48_N28
\inst1|cpu|F_iw[28]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[28]~64_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[28]~63_combout\) # ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\,
	datac => \inst1|cpu|F_iw[28]~63_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[28]~64_combout\);

-- Location: FF_X58_Y48_N29
\inst1|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[28]~64_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(28));

-- Location: LCCOMB_X66_Y50_N2
\inst1|cpu|E_src1[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[10]~9_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[10]~9_combout\);

-- Location: FF_X66_Y50_N3
\inst1|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[10]~9_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(10));

-- Location: LCCOMB_X65_Y51_N2
\inst1|cpu|E_logic_result[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[10]~10_combout\ = (\inst1|cpu|E_src1\(10) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(10)))))) # (!\inst1|cpu|E_src1\(10) & ((\inst1|cpu|E_src2\(10) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(10) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(10),
	datac => \inst1|cpu|E_src2\(10),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[10]~10_combout\);

-- Location: LCCOMB_X65_Y51_N12
\inst1|cpu|W_alu_result[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~29_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[10]~10_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[10]~10_combout\,
	combout => \inst1|cpu|W_alu_result[10]~29_combout\);

-- Location: LCCOMB_X65_Y51_N8
\inst1|cpu|W_alu_result[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~9_combout\ = (\inst1|cpu|W_alu_result[10]~29_combout\ & ((\inst1|cpu|Add2~20_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[10]~29_combout\ & (((!\inst1|cpu|R_ctrl_logic~q\ & 
-- \inst1|cpu|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[10]~29_combout\,
	datab => \inst1|cpu|Add2~20_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add1~20_combout\,
	combout => \inst1|cpu|W_alu_result[10]~9_combout\);

-- Location: LCCOMB_X63_Y54_N24
\inst1|cpu|W_alu_result[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~feeder_combout\ = \inst1|cpu|W_alu_result[10]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[10]~9_combout\,
	combout => \inst1|cpu|W_alu_result[10]~feeder_combout\);

-- Location: FF_X63_Y54_N25
\inst1|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[10]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(10));

-- Location: LCCOMB_X63_Y50_N16
\inst1|mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\inst1|cpu|W_alu_result\(10) & (!\inst1|cpu|W_alu_result\(11) & (!\inst1|cpu|W_alu_result\(9) & \inst1|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(10),
	datab => \inst1|cpu|W_alu_result\(11),
	datac => \inst1|cpu|W_alu_result\(9),
	datad => \inst1|cpu|W_alu_result\(12),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X63_Y53_N26
\inst1|mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\inst1|cpu|W_alu_result\(7) & (!\inst1|cpu|W_alu_result\(8) & !\inst1|cpu|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(7),
	datab => \inst1|cpu|W_alu_result\(8),
	datac => \inst1|cpu|W_alu_result\(6),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X63_Y50_N20
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (\inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X58_Y47_N4
\inst1|timer|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_wr_strobe~2_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0) & !\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X54_Y47_N20
\inst1|timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_wr_strobe~combout\ = (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|period_l_wr_strobe~2_combout\ & (!\inst1|cpu|W_alu_result\(4) & \inst1|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|period_l_wr_strobe~2_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|timer|period_l_wr_strobe~combout\);

-- Location: FF_X55_Y45_N27
\inst1|timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|period_l_register[3]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(3));

-- Location: LCCOMB_X55_Y45_N0
\inst1|timer|read_mux_out[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[3]~12_combout\ = (\inst1|timer|period_l_register\(3) & (((\inst1|timer|period_h_register\(3) & \inst1|timer|Equal6~0_combout\)))) # (!\inst1|timer|period_l_register\(3) & ((\inst1|timer|Equal6~1_combout\) # 
-- ((\inst1|timer|period_h_register\(3) & \inst1|timer|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(3),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(3),
	datad => \inst1|timer|Equal6~0_combout\,
	combout => \inst1|timer|read_mux_out[3]~12_combout\);

-- Location: FF_X55_Y47_N5
\inst1|timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(3));

-- Location: LCCOMB_X53_Y47_N28
\inst1|timer|counter_snapshot[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[3]~1_combout\ = !\inst1|timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(3),
	combout => \inst1|timer|counter_snapshot[3]~1_combout\);

-- Location: FF_X53_Y47_N29
\inst1|timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[3]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(3));

-- Location: FF_X53_Y47_N3
\inst1|timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(19));

-- Location: LCCOMB_X53_Y47_N0
\inst1|timer|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~4_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(3) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|timer|Equal6~4_combout\);

-- Location: LCCOMB_X53_Y47_N2
\inst1|timer|read_mux_out[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[3]~13_combout\ = (\inst1|timer|Equal6~2_combout\ & ((\inst1|timer|counter_snapshot\(19)) # ((\inst1|timer|counter_snapshot\(3) & \inst1|timer|Equal6~4_combout\)))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|counter_snapshot\(3) & ((\inst1|timer|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|counter_snapshot\(3),
	datac => \inst1|timer|counter_snapshot\(19),
	datad => \inst1|timer|Equal6~4_combout\,
	combout => \inst1|timer|read_mux_out[3]~13_combout\);

-- Location: LCCOMB_X55_Y47_N6
\inst1|timer|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~5_combout\ = (!\inst1|cpu|W_alu_result\(3) & (\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|Equal6~5_combout\);

-- Location: LCCOMB_X55_Y47_N26
\inst1|timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(3) = (\inst1|timer|read_mux_out[3]~12_combout\) # ((\inst1|timer|read_mux_out[3]~13_combout\) # ((\inst1|timer|control_register\(3) & \inst1|timer|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[3]~12_combout\,
	datab => \inst1|timer|control_register\(3),
	datac => \inst1|timer|read_mux_out[3]~13_combout\,
	datad => \inst1|timer|Equal6~5_combout\,
	combout => \inst1|timer|read_mux_out\(3));

-- Location: FF_X55_Y47_N27
\inst1|timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(3));

-- Location: FF_X55_Y47_N21
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X55_Y47_N20
\inst1|cpu|av_ld_byte0_data_nxt[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~32_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3) & ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(3) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3) & 
-- (((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(3) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(3),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~32_combout\);

-- Location: LCCOMB_X58_Y53_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst1|cpu|d_writedata\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(3),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: M9K_X78_Y42_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\);

-- Location: M9K_X104_Y42_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\);

-- Location: M9K_X37_Y37_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\);

-- Location: LCCOMB_X63_Y45_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\);

-- Location: LCCOMB_X63_Y45_N6
\inst1|cpu|av_ld_byte0_data_nxt[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~33_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~33_combout\);

-- Location: LCCOMB_X52_Y48_N18
\inst1|jtag_uart|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[3]~5_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \inst1|jtag_uart|av_readdata[3]~5_combout\);

-- Location: FF_X52_Y48_N19
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[3]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X60_Y46_N28
\inst1|cpu|av_ld_byte0_data_nxt[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~34_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) 
-- & (\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~34_combout\);

-- Location: LCCOMB_X63_Y45_N18
\inst1|cpu|av_ld_byte0_data_nxt[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~35_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[3]~33_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[3]~34_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[3]~33_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[3]~34_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~35_combout\);

-- Location: LCCOMB_X63_Y50_N0
\inst1|cpu|av_ld_byte0_data_nxt[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~36_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(3))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[3]~32_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~1_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[3]~32_combout\,
	datac => \inst1|cpu|av_ld_byte1_data\(3),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[3]~35_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~36_combout\);

-- Location: FF_X63_Y50_N1
\inst1|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[3]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X63_Y50_N26
\inst1|cpu|W_rf_wr_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[3]~4_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(3))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~26_combout\ & ((\inst1|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~26_combout\,
	datab => \inst1|cpu|av_ld_byte0_data\(3),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|cpu|W_rf_wr_data[3]~4_combout\);

-- Location: LCCOMB_X65_Y49_N26
\inst1|cpu|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[24]~0_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst1|cpu|Equal133~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst1|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X65_Y49_N27
\inst1|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[24]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(8));

-- Location: LCCOMB_X65_Y49_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst1|cpu|d_writedata\(8) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(8),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M9K_X37_Y26_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y49_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\);

-- Location: M9K_X37_Y25_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\) # 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\);

-- Location: M9K_X37_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\);

-- Location: M9K_X37_Y27_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\);

-- Location: LCCOMB_X59_Y46_N16
\inst1|cpu|F_iw[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[8]~45_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[8]~45_combout\);

-- Location: LCCOMB_X57_Y48_N22
\inst1|cpu|F_iw[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[8]~44_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst1|cpu|F_iw[8]~44_combout\);

-- Location: LCCOMB_X63_Y46_N18
\inst1|cpu|F_iw[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[8]~46_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[8]~44_combout\) # ((\inst1|cpu|F_iw[8]~45_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[8]~45_combout\,
	datab => \inst1|cpu|F_iw[8]~44_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|cpu|D_iw[21]~1_combout\,
	combout => \inst1|cpu|F_iw[8]~46_combout\);

-- Location: FF_X63_Y46_N19
\inst1|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[8]~46_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(8));

-- Location: LCCOMB_X63_Y49_N20
\inst1|cpu|R_src2_lo[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[2]~4_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(8))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[2]~4_combout\);

-- Location: FF_X63_Y49_N21
\inst1|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(2));

-- Location: LCCOMB_X65_Y54_N0
\inst1|cpu|F_pc[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[0]~13_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~4_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~4_combout\,
	datab => \inst1|cpu|Add2~4_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[0]~13_combout\);

-- Location: LCCOMB_X63_Y54_N4
\inst1|cpu|W_alu_result[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[2]~17_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[2]~17_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[0]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|F_pc[0]~13_combout\,
	datad => \inst1|cpu|E_logic_result[2]~17_combout\,
	combout => \inst1|cpu|W_alu_result[2]~17_combout\);

-- Location: FF_X63_Y54_N5
\inst1|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[2]~17_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(2));

-- Location: LCCOMB_X61_Y51_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\inst1|cpu|W_alu_result\(2) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(2) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: M9K_X64_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y67_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\);

-- Location: LCCOMB_X63_Y47_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\);

-- Location: M9K_X64_Y64_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y69_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y68_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\);

-- Location: LCCOMB_X63_Y47_N26
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\);

-- Location: LCCOMB_X63_Y47_N6
\inst1|cpu|av_ld_byte0_data_nxt[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~37_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~37_combout\);

-- Location: LCCOMB_X56_Y48_N26
\inst1|led_out|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[2]~feeder_combout\ = \inst1|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(2),
	combout => \inst1|led_out|data_out[2]~feeder_combout\);

-- Location: FF_X56_Y48_N27
\inst1|led_out|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(2));

-- Location: LCCOMB_X55_Y47_N2
\inst1|led_out|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(2) = (!\inst1|cpu|W_alu_result\(3) & (\inst1|led_out|data_out\(2) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|led_out|data_out\(2),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|led_out|readdata\(2));

-- Location: FF_X55_Y47_N3
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X54_Y47_N16
\inst1|timer|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|control_register[2]~feeder_combout\ = \inst1|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(2),
	combout => \inst1|timer|control_register[2]~feeder_combout\);

-- Location: FF_X54_Y47_N17
\inst1|timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|control_register[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(2));

-- Location: LCCOMB_X55_Y46_N8
\inst1|timer|read_mux_out[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[2]~14_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(2)) # ((!\inst1|timer|period_l_register\(2) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(2) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(2),
	datac => \inst1|timer|period_h_register\(2),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[2]~14_combout\);

-- Location: LCCOMB_X53_Y47_N16
\inst1|timer|counter_snapshot[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[2]~2_combout\ = !\inst1|timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(2),
	combout => \inst1|timer|counter_snapshot[2]~2_combout\);

-- Location: FF_X53_Y47_N17
\inst1|timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[2]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(2));

-- Location: FF_X53_Y47_N7
\inst1|timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(18));

-- Location: LCCOMB_X53_Y47_N6
\inst1|timer|read_mux_out[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[2]~15_combout\ = (\inst1|timer|Equal6~2_combout\ & ((\inst1|timer|counter_snapshot\(18)) # ((\inst1|timer|counter_snapshot\(2) & \inst1|timer|Equal6~4_combout\)))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|counter_snapshot\(2) & ((\inst1|timer|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|counter_snapshot\(2),
	datac => \inst1|timer|counter_snapshot\(18),
	datad => \inst1|timer|Equal6~4_combout\,
	combout => \inst1|timer|read_mux_out[2]~15_combout\);

-- Location: LCCOMB_X55_Y47_N10
\inst1|timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(2) = (\inst1|timer|read_mux_out[2]~14_combout\) # ((\inst1|timer|read_mux_out[2]~15_combout\) # ((\inst1|timer|control_register\(2) & \inst1|timer|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|control_register\(2),
	datab => \inst1|timer|read_mux_out[2]~14_combout\,
	datac => \inst1|timer|read_mux_out[2]~15_combout\,
	datad => \inst1|timer|Equal6~5_combout\,
	combout => \inst1|timer|read_mux_out\(2));

-- Location: FF_X55_Y47_N11
\inst1|timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(2));

-- Location: FF_X63_Y47_N25
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X63_Y47_N18
\inst1|jtag_uart|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[2]~6_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) & \inst1|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	datad => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|av_readdata[2]~6_combout\);

-- Location: FF_X63_Y47_N19
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[2]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X63_Y47_N24
\inst1|cpu|av_ld_byte0_data_nxt[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~38_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(2)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(2),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~38_combout\);

-- Location: LCCOMB_X63_Y47_N2
\inst1|cpu|av_ld_byte0_data_nxt[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~52_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[2]~38_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[2]~38_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~52_combout\);

-- Location: LCCOMB_X62_Y50_N28
\inst1|cpu|av_ld_byte0_data_nxt[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[2]~37_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[2]~52_combout\) # ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[2]~37_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[2]~52_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\);

-- Location: LCCOMB_X62_Y50_N12
\inst1|cpu|av_ld_byte0_data_nxt[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~53_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_rshift8~0_combout\ & ((\inst1|cpu|av_ld_byte1_data\(2)))) # (!\inst1|cpu|av_ld_rshift8~0_combout\ & 
-- (\inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[2]~39_combout\,
	datac => \inst1|cpu|av_ld_rshift8~0_combout\,
	datad => \inst1|cpu|av_ld_byte1_data\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~53_combout\);

-- Location: FF_X62_Y50_N13
\inst1|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[2]~53_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X63_Y54_N16
\inst1|cpu|W_rf_wr_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[2]~5_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(2))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|E_alu_result~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(2),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~26_combout\,
	combout => \inst1|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X61_Y49_N24
\inst1|cpu|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[27]~3_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst1|cpu|Equal133~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst1|cpu|d_writedata[27]~3_combout\);

-- Location: LCCOMB_X61_Y49_N10
\inst1|cpu|d_writedata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[27]~feeder_combout\ = \inst1|cpu|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata[27]~3_combout\,
	combout => \inst1|cpu|d_writedata[27]~feeder_combout\);

-- Location: FF_X61_Y49_N11
\inst1|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[27]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(27));

-- Location: LCCOMB_X61_Y49_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(27),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M9K_X15_Y35_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y30_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\);

-- Location: LCCOMB_X52_Y28_N14
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\);

-- Location: M9K_X64_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\);

-- Location: M9K_X51_Y28_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\) # 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\);

-- Location: LCCOMB_X52_Y28_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\);

-- Location: LCCOMB_X58_Y48_N30
\inst1|cpu|F_iw[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[27]~61_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \inst1|cpu|F_iw[27]~61_combout\);

-- Location: LCCOMB_X58_Y48_N18
\inst1|cpu|F_iw[27]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[27]~62_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[27]~61_combout\) # ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\,
	datac => \inst1|cpu|F_iw[27]~61_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[27]~62_combout\);

-- Location: FF_X58_Y48_N19
\inst1|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[27]~62_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(27));

-- Location: LCCOMB_X65_Y50_N0
\inst1|cpu|E_src1[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[5]~14_combout\ = (\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|D_iw\(9),
	combout => \inst1|cpu|E_src1[5]~14_combout\);

-- Location: FF_X65_Y50_N1
\inst1|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[5]~14_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(5));

-- Location: LCCOMB_X66_Y54_N8
\inst1|cpu|E_logic_result[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[5]~0_combout\ = (\inst1|cpu|E_src1\(5) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(5)))))) # (!\inst1|cpu|E_src1\(5) & ((\inst1|cpu|E_src2\(5) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(5) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(5),
	datac => \inst1|cpu|E_src2\(5),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[5]~0_combout\);

-- Location: LCCOMB_X65_Y55_N16
\inst1|cpu|W_alu_result[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[5]~14_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[5]~0_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_arith_result[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[5]~0_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_arith_result[5]~0_combout\,
	combout => \inst1|cpu|W_alu_result[5]~14_combout\);

-- Location: FF_X65_Y55_N17
\inst1|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[5]~14_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(5));

-- Location: LCCOMB_X57_Y47_N14
\inst1|mm_interconnect_0|addr_router_001|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ = (\inst1|cpu|W_alu_result\(4) & (\inst1|mm_interconnect_0|addr_router_001|always1~0_combout\ & (\inst1|cpu|W_alu_result\(5) & \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\);

-- Location: LCCOMB_X59_Y47_N16
\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & (!\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & 
-- !\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\)) # (!\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X59_Y47_N17
\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X59_Y47_N26
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ & 
-- (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X59_Y47_N28
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X59_Y47_N29
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X59_Y47_N2
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\) # 
-- (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X59_Y47_N3
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X59_Y47_N22
\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- !\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X59_Y47_N0
\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)) # 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X59_Y47_N1
\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X59_Y47_N12
\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = (((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|cpu|W_alu_result\(4))) # 
-- (!\inst1|mm_interconnect_0|addr_router_001|always1~0_combout\)) # (!\inst1|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(5),
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X59_Y47_N6
\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ = \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & !\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\);

-- Location: LCCOMB_X59_Y47_N14
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X59_Y47_N18
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & (!\inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ & !\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\);

-- Location: FF_X59_Y47_N19
\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X59_Y47_N4
\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ = (!\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: FF_X58_Y47_N11
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X58_Y47_N10
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ((\inst1|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X55_Y47_N8
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\);

-- Location: FF_X55_Y47_N9
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: FF_X58_Y47_N23
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X58_Y47_N22
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\)))) # (!\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ((\inst1|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X58_Y47_N20
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) 
-- & ((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\))))) # (!\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\);

-- Location: FF_X58_Y47_N21
\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X59_Y47_N8
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datac => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X58_Y51_N2
\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X59_Y47_N30
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ & \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X61_Y47_N2
\inst1|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~1_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\ & (\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X61_Y47_N10
\inst1|cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\inst1|cpu|av_ld_align_cycle\(0) & !\inst1|cpu|av_ld_aligning_data_nxt~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|av_ld_align_cycle\(0),
	datad => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X61_Y47_N11
\inst1|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X61_Y47_N12
\inst1|cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (!\inst1|cpu|av_ld_aligning_data_nxt~1_combout\ & (\inst1|cpu|av_ld_align_cycle\(0) $ (\inst1|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_align_cycle\(0),
	datac => \inst1|cpu|av_ld_align_cycle\(1),
	datad => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X61_Y47_N13
\inst1|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X62_Y51_N24
\inst1|cpu|W_alu_result[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[1]~18_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[1]~18_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_arith_result[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[1]~4_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[1]~18_combout\,
	combout => \inst1|cpu|W_alu_result[1]~18_combout\);

-- Location: FF_X62_Y51_N25
\inst1|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[1]~18_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(1));

-- Location: LCCOMB_X62_Y51_N18
\inst1|cpu|W_alu_result[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[0]~19_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[0]~20_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_arith_result[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~6_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[0]~20_combout\,
	combout => \inst1|cpu|W_alu_result[0]~19_combout\);

-- Location: FF_X62_Y51_N19
\inst1|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[0]~19_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(0));

-- Location: LCCOMB_X61_Y47_N4
\inst1|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_rshift8~0_combout\ = (\inst1|cpu|av_ld_align_cycle\(1) & (\inst1|cpu|W_alu_result\(1) & (\inst1|cpu|W_alu_result\(0) & !\inst1|cpu|av_ld_align_cycle\(0)))) # (!\inst1|cpu|av_ld_align_cycle\(1) & ((\inst1|cpu|W_alu_result\(1)) # 
-- ((\inst1|cpu|W_alu_result\(0) & !\inst1|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_align_cycle\(1),
	datab => \inst1|cpu|W_alu_result\(1),
	datac => \inst1|cpu|W_alu_result\(0),
	datad => \inst1|cpu|av_ld_align_cycle\(0),
	combout => \inst1|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X62_Y50_N0
\inst1|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_rshift8~1_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\ & \inst1|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X53_Y47_N12
\inst1|timer|counter_snapshot[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[1]~3_combout\ = !\inst1|timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(1),
	combout => \inst1|timer|counter_snapshot[1]~3_combout\);

-- Location: FF_X53_Y47_N13
\inst1|timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[1]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(1));

-- Location: FF_X53_Y47_N27
\inst1|timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(17));

-- Location: LCCOMB_X53_Y47_N26
\inst1|timer|read_mux_out[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~17_combout\ = (\inst1|timer|counter_snapshot\(1) & ((\inst1|timer|Equal6~4_combout\) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|counter_snapshot\(17))))) # (!\inst1|timer|counter_snapshot\(1) & 
-- (\inst1|timer|Equal6~2_combout\ & (\inst1|timer|counter_snapshot\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(1),
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|counter_snapshot\(17),
	datad => \inst1|timer|Equal6~4_combout\,
	combout => \inst1|timer|read_mux_out[1]~17_combout\);

-- Location: LCCOMB_X54_Y47_N14
\inst1|timer|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~3_combout\ = (!\inst1|cpu|W_alu_result\(3) & !\inst1|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|timer|Equal6~3_combout\);

-- Location: LCCOMB_X54_Y47_N22
\inst1|timer|read_mux_out[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~18_combout\ = (\inst1|timer|Equal6~3_combout\ & ((\inst1|cpu|W_alu_result\(2) & ((\inst1|timer|control_register\(1)))) # (!\inst1|cpu|W_alu_result\(2) & (\inst1|timer|counter_is_running~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_is_running~q\,
	datab => \inst1|timer|Equal6~3_combout\,
	datac => \inst1|timer|control_register\(1),
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|timer|read_mux_out[1]~18_combout\);

-- Location: LCCOMB_X55_Y46_N12
\inst1|timer|read_mux_out[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~16_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(1)) # ((!\inst1|timer|period_l_register\(1) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(1) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(1),
	datac => \inst1|timer|period_h_register\(1),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[1]~16_combout\);

-- Location: LCCOMB_X56_Y47_N26
\inst1|timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(1) = (\inst1|timer|read_mux_out[1]~17_combout\) # ((\inst1|timer|read_mux_out[1]~18_combout\) # (\inst1|timer|read_mux_out[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|read_mux_out[1]~17_combout\,
	datac => \inst1|timer|read_mux_out[1]~18_combout\,
	datad => \inst1|timer|read_mux_out[1]~16_combout\,
	combout => \inst1|timer|read_mux_out\(1));

-- Location: FF_X56_Y47_N27
\inst1|timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(1));

-- Location: FF_X56_Y47_N21
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X56_Y48_N28
\inst1|led_out|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[1]~feeder_combout\ = \inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(1),
	combout => \inst1|led_out|data_out[1]~feeder_combout\);

-- Location: FF_X56_Y48_N29
\inst1|led_out|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(1));

-- Location: LCCOMB_X56_Y47_N6
\inst1|led_out|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(1) = (\inst1|led_out|data_out\(1) & (!\inst1|cpu|W_alu_result\(2) & !\inst1|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|data_out\(1),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|led_out|readdata\(1));

-- Location: FF_X56_Y47_N7
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X56_Y47_N20
\inst1|cpu|av_ld_byte0_data_nxt[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~40_combout\ = (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(1)) # 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1))))) # (!\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~40_combout\);

-- Location: LCCOMB_X58_Y53_N4
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst1|cpu|d_writedata\(1) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M9K_X78_Y45_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y66_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\);

-- Location: M9K_X78_Y47_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\) # 
-- ((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\);

-- Location: M9K_X78_Y63_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y68_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N28
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\);

-- Location: M9K_X78_Y64_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N14
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\);

-- Location: LCCOMB_X59_Y48_N20
\inst1|cpu|av_ld_byte0_data_nxt[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~41_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~41_combout\);

-- Location: LCCOMB_X60_Y51_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\);

-- Location: LCCOMB_X60_Y51_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X60_Y51_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(1));

-- Location: FF_X60_Y48_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X54_Y50_N14
\inst1|jtag_uart|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[1]~7_combout\ = (\inst1|jtag_uart|read_0~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\inst1|jtag_uart|read_0~q\ & ((\inst1|jtag_uart|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datac => \inst1|jtag_uart|read_0~q\,
	datad => \inst1|jtag_uart|ien_AE~q\,
	combout => \inst1|jtag_uart|av_readdata[1]~7_combout\);

-- Location: FF_X54_Y50_N15
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[1]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X60_Y48_N20
\inst1|cpu|av_ld_byte0_data_nxt[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~42_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)) # 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~42_combout\);

-- Location: LCCOMB_X60_Y48_N24
\inst1|cpu|av_ld_byte0_data_nxt[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~43_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[1]~41_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[1]~42_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[1]~41_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[1]~42_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~43_combout\);

-- Location: LCCOMB_X63_Y50_N12
\inst1|cpu|av_ld_byte0_data_nxt[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~44_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(1))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[1]~40_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[1]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~1_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[1]~40_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[1]~43_combout\,
	datad => \inst1|cpu|av_ld_byte1_data\(1),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~44_combout\);

-- Location: FF_X63_Y50_N13
\inst1|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[1]~44_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X61_Y50_N2
\inst1|cpu|E_control_rd_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[1]~1_combout\ = (\inst1|cpu|E_control_rd_data[1]~0_combout\ & ((\inst1|cpu|D_iw\(8) & (\inst1|cpu|W_ipending_reg\(1))) # (!\inst1|cpu|D_iw\(8) & ((\inst1|cpu|W_ienable_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_control_rd_data[1]~0_combout\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|W_ipending_reg\(1),
	datad => \inst1|cpu|W_ienable_reg\(1),
	combout => \inst1|cpu|E_control_rd_data[1]~1_combout\);

-- Location: FF_X61_Y50_N3
\inst1|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X63_Y52_N10
\inst1|cpu|W_rf_wr_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[1]~6_combout\ = (\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_control_rd_data\(1)))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_alu_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(1),
	datac => \inst1|cpu|W_control_rd_data\(1),
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|W_rf_wr_data[1]~6_combout\);

-- Location: LCCOMB_X63_Y52_N20
\inst1|cpu|W_rf_wr_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[1]~7_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(1))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|R_ctrl_br_cmp~q\ & \inst1|cpu|W_rf_wr_data[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(1),
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_rf_wr_data[1]~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[1]~7_combout\);

-- Location: LCCOMB_X63_Y49_N8
\inst1|cpu|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[25]~1_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal133~0_combout\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst1|cpu|d_writedata[25]~1_combout\);

-- Location: LCCOMB_X59_Y49_N2
\inst1|cpu|d_writedata[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[25]~feeder_combout\ = \inst1|cpu|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[25]~1_combout\,
	combout => \inst1|cpu|d_writedata[25]~feeder_combout\);

-- Location: FF_X59_Y49_N3
\inst1|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[25]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(25));

-- Location: LCCOMB_X59_Y49_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(25),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M9K_X78_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\);

-- Location: M9K_X104_Y53_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y52_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\);

-- Location: LCCOMB_X59_Y48_N0
\inst1|cpu|F_iw[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[25]~12_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\,
	combout => \inst1|cpu|F_iw[25]~12_combout\);

-- Location: LCCOMB_X59_Y48_N24
\inst1|cpu|F_iw[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[25]~13_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[25]~12_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|cpu|F_iw[25]~12_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst1|cpu|F_iw[25]~13_combout\);

-- Location: FF_X59_Y48_N25
\inst1|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[25]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(25));

-- Location: LCCOMB_X63_Y49_N26
\inst1|cpu|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[26]~2_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst1|cpu|Equal133~0_combout\,
	combout => \inst1|cpu|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X59_Y49_N12
\inst1|cpu|d_writedata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[26]~feeder_combout\ = \inst1|cpu|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[26]~2_combout\,
	combout => \inst1|cpu|d_writedata[26]~feeder_combout\);

-- Location: FF_X59_Y49_N13
\inst1|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[26]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(26));

-- Location: LCCOMB_X59_Y49_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(26),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: M9K_X78_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N8
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\);

-- Location: M9K_X104_Y33_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N18
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\);

-- Location: LCCOMB_X60_Y48_N12
\inst1|cpu|F_iw[26]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[26]~14_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\,
	combout => \inst1|cpu|F_iw[26]~14_combout\);

-- Location: LCCOMB_X60_Y48_N0
\inst1|cpu|F_iw[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[26]~15_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[26]~14_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst1|cpu|F_iw[26]~14_combout\,
	combout => \inst1|cpu|F_iw[26]~15_combout\);

-- Location: FF_X60_Y48_N1
\inst1|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[26]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(26));

-- Location: LCCOMB_X66_Y48_N6
\inst1|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(0) & (!\inst1|cpu|D_iw\(2) & \inst1|cpu|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|Equal133~0_combout\,
	combout => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X66_Y48_N8
\inst1|cpu|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~11_combout\ = (\inst1|cpu|D_iw\(2) & (\inst1|cpu|D_iw\(5) & \inst1|cpu|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|Equal2~3_combout\,
	combout => \inst1|cpu|Equal2~11_combout\);

-- Location: LCCOMB_X66_Y47_N8
\inst1|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\inst1|cpu|D_iw\(14) & (\inst1|cpu|D_iw\(13) & ((\inst1|cpu|D_iw\(11)) # (!\inst1|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(11),
	combout => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X66_Y47_N26
\inst1|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (!\inst1|cpu|D_iw\(15) & (\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \inst1|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \inst1|cpu|Equal2~5_combout\,
	combout => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X66_Y48_N2
\inst1|cpu|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[1]~0_combout\ = (\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst1|cpu|Equal2~11_combout\) # ((\inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # (!\inst1|cpu|D_ctrl_exception~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \inst1|cpu|Equal2~11_combout\,
	datac => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \inst1|cpu|D_ctrl_exception~1_combout\,
	combout => \inst1|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X66_Y48_N18
\inst1|cpu|D_dst_regnum[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[4]~8_combout\ = (\inst1|cpu|D_dst_regnum[1]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(26))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(26),
	datab => \inst1|cpu|D_iw\(21),
	datac => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[4]~8_combout\);

-- Location: FF_X66_Y48_N19
\inst1|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[4]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X65_Y49_N18
\inst1|cpu|E_src2[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[16]~3_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[16]~3_combout\);

-- Location: FF_X65_Y49_N19
\inst1|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src2[16]~3_combout\,
	asdata => \inst1|cpu|D_iw\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(16));

-- Location: LCCOMB_X65_Y53_N28
\inst1|cpu|F_pc[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[14]~1_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~32_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~32_combout\,
	datab => \inst1|cpu|Add2~32_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[14]~1_combout\);

-- Location: FF_X65_Y53_N29
\inst1|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[14]~1_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(14));

-- Location: LCCOMB_X57_Y50_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(14)) # ((\inst1|cpu|W_alu_result\(16) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(16) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(16),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(14),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52));

-- Location: FF_X57_Y50_N27
\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	ena => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X60_Y50_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(14),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: M9K_X37_Y41_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\);

-- Location: LCCOMB_X52_Y48_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\);

-- Location: M9K_X15_Y50_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y51_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N20
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\);

-- Location: LCCOMB_X52_Y48_N22
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\)))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\);

-- Location: LCCOMB_X52_Y48_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X59_Y50_N24
\inst1|cpu|F_iw[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[14]~34_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[14]~34_combout\);

-- Location: LCCOMB_X61_Y48_N26
\inst1|cpu|F_iw[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[14]~71_combout\ = (\inst1|cpu|hbreak_req~0_combout\ & (\inst1|cpu|hbreak_enabled~q\ & ((\inst1|cpu|F_iw[14]~34_combout\) # (!\inst1|cpu|D_iw[21]~0_combout\)))) # (!\inst1|cpu|hbreak_req~0_combout\ & (((\inst1|cpu|F_iw[14]~34_combout\) # 
-- (!\inst1|cpu|D_iw[21]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_req~0_combout\,
	datab => \inst1|cpu|hbreak_enabled~q\,
	datac => \inst1|cpu|F_iw[14]~34_combout\,
	datad => \inst1|cpu|D_iw[21]~0_combout\,
	combout => \inst1|cpu|F_iw[14]~71_combout\);

-- Location: FF_X61_Y48_N27
\inst1|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[14]~71_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(14));

-- Location: LCCOMB_X67_Y49_N18
\inst1|cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~0_combout\ = (\inst1|cpu|D_iw\(12) & ((\inst1|cpu|D_iw\(15)) # (!\inst1|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X67_Y49_N28
\inst1|cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~1_combout\ = (\inst1|cpu|D_iw\(16)) # (((!\inst1|cpu|D_ctrl_retaddr~0_combout\) # (!\inst1|cpu|D_iw\(11))) # (!\inst1|cpu|D_ctrl_exception~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(16),
	datab => \inst1|cpu|D_ctrl_exception~0_combout\,
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X67_Y47_N8
\inst1|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~3_combout\ = (\inst1|cpu|D_ctrl_exception~1_combout\ & (((!\inst1|cpu|D_iw\(5)) # (!\inst1|cpu|Equal2~3_combout\)) # (!\inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|Equal2~3_combout\,
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|D_ctrl_exception~1_combout\,
	combout => \inst1|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X66_Y50_N4
\inst1|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~3_combout\ = (!\inst1|cpu|D_iw\(14) & (((\inst1|cpu|D_iw\(11) & !\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X67_Y49_N0
\inst1|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~1_combout\ = (\inst1|cpu|D_iw\(14) & (!\inst1|cpu|D_iw\(12) & (\inst1|cpu|D_iw\(15) $ (\inst1|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(12),
	combout => \inst1|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X67_Y49_N10
\inst1|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~2_combout\ = (!\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & (\inst1|cpu|D_ctrl_exception~2_combout\ & ((!\inst1|cpu|D_ctrl_retaddr~1_combout\) # (!\inst1|cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst1|cpu|D_ctrl_exception~2_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~1_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X66_Y50_N10
\inst1|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~4_combout\ = (((\inst1|cpu|D_ctrl_break~0_combout\ & \inst1|cpu|D_ctrl_retaddr~3_combout\)) # (!\inst1|cpu|D_ctrl_retaddr~2_combout\)) # (!\inst1|cpu|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_exception~3_combout\,
	datab => \inst1|cpu|D_ctrl_break~0_combout\,
	datac => \inst1|cpu|D_ctrl_retaddr~3_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~2_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~4_combout\);

-- Location: FF_X66_Y50_N11
\inst1|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_retaddr~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X66_Y50_N28
\inst1|cpu|R_src1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1~29_combout\ = (\inst1|cpu|R_ctrl_retaddr~q\ & ((\inst1|cpu|R_valid~q\) # ((\inst1|cpu|E_valid~q\ & \inst1|cpu|R_ctrl_br~q\)))) # (!\inst1|cpu|R_ctrl_retaddr~q\ & (\inst1|cpu|E_valid~q\ & ((\inst1|cpu|R_ctrl_br~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_retaddr~q\,
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|R_valid~q\,
	datad => \inst1|cpu|R_ctrl_br~q\,
	combout => \inst1|cpu|R_src1~29_combout\);

-- Location: LCCOMB_X67_Y50_N26
\inst1|cpu|R_src1[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[0]~31_combout\ = (!\inst1|cpu|R_src1~29_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|R_src1~29_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[0]~31_combout\);

-- Location: FF_X67_Y50_N27
\inst1|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src1[0]~31_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(0));

-- Location: LCCOMB_X65_Y51_N20
\inst1|cpu|E_arith_result[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[0]~6_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~0_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add1~0_combout\,
	datad => \inst1|cpu|Add2~0_combout\,
	combout => \inst1|cpu|E_arith_result[0]~6_combout\);

-- Location: LCCOMB_X62_Y51_N8
\inst1|cpu|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[0]~6_combout\ = (\inst1|cpu|D_iw\(4)) # ((!\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (!\inst1|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|E_arith_result[0]~6_combout\,
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|E_arith_result[1]~4_combout\,
	combout => \inst1|cpu|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X62_Y51_N9
\inst1|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[0]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(0));

-- Location: LCCOMB_X62_Y51_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|cpu|d_byteenable\(0) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|cpu|d_byteenable\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X62_Y51_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X62_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X60_Y51_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X60_Y51_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(20));

-- Location: FF_X62_Y46_N23
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X62_Y46_N12
\inst1|cpu|F_iw[20]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[20]~53_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\,
	combout => \inst1|cpu|F_iw[20]~53_combout\);

-- Location: LCCOMB_X62_Y46_N4
\inst1|cpu|F_iw[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[20]~54_combout\ = ((\inst1|cpu|F_iw[20]~53_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst1|cpu|F_iw[20]~53_combout\,
	combout => \inst1|cpu|F_iw[20]~54_combout\);

-- Location: FF_X62_Y46_N5
\inst1|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[20]~54_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(20));

-- Location: LCCOMB_X66_Y48_N0
\inst1|cpu|D_dst_regnum[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[3]~7_combout\ = (\inst1|cpu|D_dst_regnum[1]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(25)))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(20),
	datab => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst1|cpu|D_iw\(25),
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[3]~7_combout\);

-- Location: FF_X66_Y48_N1
\inst1|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[3]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X62_Y49_N0
\inst1|cpu|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[29]~5_combout\ = (\inst1|cpu|Equal133~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\inst1|cpu|Equal133~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst1|cpu|Equal133~0_combout\,
	combout => \inst1|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X62_Y49_N1
\inst1|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_writedata[29]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(13));

-- Location: LCCOMB_X62_Y49_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(13),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: M9K_X51_Y58_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y53_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\);

-- Location: LCCOMB_X52_Y50_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X59_Y50_N8
\inst1|cpu|F_iw[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[13]~28_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\,
	combout => \inst1|cpu|F_iw[13]~28_combout\);

-- Location: LCCOMB_X62_Y47_N8
\inst1|cpu|F_iw[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[13]~29_combout\ = (\inst1|cpu|F_iw[13]~28_combout\) # (((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13))) # (!\inst1|cpu|D_iw[21]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[13]~28_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst1|cpu|D_iw[21]~1_combout\,
	combout => \inst1|cpu|F_iw[13]~29_combout\);

-- Location: FF_X62_Y47_N9
\inst1|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[13]~29_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(13));

-- Location: LCCOMB_X66_Y50_N12
\inst1|cpu|E_src1[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[9]~10_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst1|cpu|R_src1~28_combout\,
	combout => \inst1|cpu|E_src1[9]~10_combout\);

-- Location: FF_X66_Y50_N13
\inst1|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[9]~10_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(9));

-- Location: LCCOMB_X65_Y51_N22
\inst1|cpu|E_logic_result[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[9]~11_combout\ = (\inst1|cpu|E_src1\(9) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(9)))))) # (!\inst1|cpu|E_src1\(9) & ((\inst1|cpu|E_src2\(9) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src2\(9) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(9),
	datac => \inst1|cpu|E_src2\(9),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[9]~11_combout\);

-- Location: LCCOMB_X65_Y51_N0
\inst1|cpu|W_alu_result[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~30_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[9]~11_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[9]~11_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[9]~30_combout\);

-- Location: LCCOMB_X65_Y51_N10
\inst1|cpu|W_alu_result[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~10_combout\ = (\inst1|cpu|W_alu_result[9]~30_combout\ & (((\inst1|cpu|R_ctrl_logic~q\) # (\inst1|cpu|Add2~18_combout\)))) # (!\inst1|cpu|W_alu_result[9]~30_combout\ & (\inst1|cpu|Add1~18_combout\ & 
-- (!\inst1|cpu|R_ctrl_logic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[9]~30_combout\,
	datab => \inst1|cpu|Add1~18_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add2~18_combout\,
	combout => \inst1|cpu|W_alu_result[9]~10_combout\);

-- Location: LCCOMB_X63_Y54_N10
\inst1|cpu|W_alu_result[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~feeder_combout\ = \inst1|cpu|W_alu_result[9]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[9]~10_combout\,
	combout => \inst1|cpu|W_alu_result[9]~feeder_combout\);

-- Location: FF_X63_Y54_N11
\inst1|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[9]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(9));

-- Location: LCCOMB_X61_Y51_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(7)) # ((\inst1|cpu|W_alu_result\(9) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\inst1|cpu|W_alu_result\(9) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(9),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(7),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X61_Y51_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X61_Y52_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X59_Y51_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X59_Y51_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X59_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X59_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X59_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCCOMB_X59_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X59_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X59_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X59_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X57_Y52_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X57_Y52_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X61_Y52_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\inst1|cpu|W_alu_result\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \inst1|cpu|F_pc\(6))))) # 
-- (!\inst1|cpu|W_alu_result\(8) & (((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \inst1|cpu|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(6),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X61_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X61_Y52_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X59_Y51_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X59_Y51_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X60_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X60_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X62_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30))))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44_combout\);

-- Location: LCCOMB_X62_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31)) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~44_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X62_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31));

-- Location: FF_X59_Y55_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X57_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X57_Y52_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X61_Y52_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X59_Y52_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X59_Y52_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(24));

-- Location: FF_X62_Y46_N1
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X62_Y46_N10
\inst1|cpu|F_iw[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[24]~10_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst1|cpu|F_iw[24]~10_combout\);

-- Location: LCCOMB_X62_Y46_N16
\inst1|cpu|F_iw[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[24]~11_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[24]~10_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[24]~10_combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\,
	combout => \inst1|cpu|F_iw[24]~11_combout\);

-- Location: FF_X62_Y46_N17
\inst1|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[24]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(24));

-- Location: LCCOMB_X66_Y48_N22
\inst1|cpu|D_dst_regnum[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[2]~6_combout\ = (\inst1|cpu|D_dst_regnum[1]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(24))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(24),
	datab => \inst1|cpu|D_iw\(19),
	datac => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[2]~6_combout\);

-- Location: FF_X66_Y48_N23
\inst1|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[2]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X65_Y49_N16
\inst1|cpu|E_st_data[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[23]~1_combout\ = (\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst1|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X65_Y49_N17
\inst1|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_data[23]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(23));

-- Location: LCCOMB_X60_Y50_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(23),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M9K_X78_Y15_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N6
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X63_Y23_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\);

-- Location: M9K_X64_Y13_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N10
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & 
-- !\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\);

-- Location: M9K_X64_Y22_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N12
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X63_Y23_N26
\inst1|cpu|F_iw[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[23]~8_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\,
	combout => \inst1|cpu|F_iw[23]~8_combout\);

-- Location: LCCOMB_X58_Y48_N0
\inst1|cpu|F_iw[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[23]~7_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst1|cpu|F_iw[23]~7_combout\);

-- Location: LCCOMB_X58_Y48_N10
\inst1|cpu|F_iw[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[23]~9_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[23]~7_combout\) # ((\inst1|cpu|F_iw[23]~8_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|cpu|F_iw[23]~8_combout\,
	datac => \inst1|cpu|F_iw[23]~7_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[23]~9_combout\);

-- Location: FF_X58_Y48_N11
\inst1|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[23]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(23));

-- Location: LCCOMB_X66_Y48_N10
\inst1|cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[1]~3_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & (((\inst1|cpu|D_iw\(23))))) # (!\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & ((\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & ((\inst1|cpu|D_iw\(23)))) # 
-- (!\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & (\inst1|cpu|D_iw\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(18),
	datab => \inst1|cpu|D_ctrl_b_is_dst~3_combout\,
	datac => \inst1|cpu|D_iw\(23),
	datad => \inst1|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \inst1|cpu|D_dst_regnum[1]~3_combout\);

-- Location: LCCOMB_X66_Y48_N20
\inst1|cpu|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[1]~4_combout\ = (\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst1|cpu|D_dst_regnum[1]~3_combout\ & !\inst1|cpu|D_dst_regnum[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[1]~3_combout\,
	datab => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	datad => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[1]~4_combout\);

-- Location: FF_X66_Y48_N21
\inst1|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[1]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X62_Y49_N10
\inst1|cpu|R_src2_lo[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[6]~16_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(12)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[6]~16_combout\);

-- Location: FF_X62_Y49_N11
\inst1|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[6]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(6));

-- Location: LCCOMB_X65_Y54_N10
\inst1|cpu|F_pc[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[4]~10_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~12_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~12_combout\,
	datab => \inst1|cpu|Add2~12_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[4]~10_combout\);

-- Location: FF_X65_Y54_N11
\inst1|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[4]~10_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(4));

-- Location: LCCOMB_X63_Y53_N16
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\inst1|cpu|F_pc\(4) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(6))))) # (!\inst1|cpu|F_pc\(4) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(4),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(6),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X63_Y53_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X56_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X60_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X60_Y53_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X60_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X60_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X60_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X59_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X59_Y53_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X59_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X59_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X58_Y52_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X58_Y52_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X58_Y52_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X60_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X60_Y53_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X60_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X60_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X60_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X59_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X59_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X59_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X59_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X59_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X59_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X59_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X59_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X59_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X57_Y52_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X57_Y52_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X56_Y52_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(3)) # ((\inst1|cpu|W_alu_result\(5) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\inst1|cpu|W_alu_result\(5) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(5),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X56_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X56_Y52_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X59_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X59_Y52_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(11));

-- Location: FF_X60_Y46_N15
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X60_Y46_N12
\inst1|cpu|F_iw[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[11]~26_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\,
	combout => \inst1|cpu|F_iw[11]~26_combout\);

-- Location: LCCOMB_X60_Y46_N8
\inst1|cpu|F_iw[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[11]~27_combout\ = ((\inst1|cpu|F_iw[11]~26_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst1|cpu|F_iw[11]~26_combout\,
	combout => \inst1|cpu|F_iw[11]~27_combout\);

-- Location: FF_X60_Y46_N9
\inst1|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[11]~27_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(11));

-- Location: LCCOMB_X66_Y47_N28
\inst1|cpu|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~0_combout\ = (\inst1|cpu|D_iw\(13) & ((\inst1|cpu|D_iw\(15) & (!\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|D_iw\(15) & ((!\inst1|cpu|D_iw\(16)))))) # (!\inst1|cpu|D_iw\(13) & (((!\inst1|cpu|D_iw\(16) & \inst1|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(13),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X66_Y47_N22
\inst1|cpu|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~1_combout\ = (\inst1|cpu|D_ctrl_force_src2_zero~0_combout\ & ((\inst1|cpu|D_iw\(16)) # (\inst1|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \inst1|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X65_Y47_N14
\inst1|cpu|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~10_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(3) & (\inst1|cpu|D_iw\(0) & !\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|Equal2~10_combout\);

-- Location: LCCOMB_X65_Y47_N2
\inst1|cpu|Equal2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~15_combout\ = (!\inst1|cpu|D_iw\(5) & (\inst1|cpu|Equal2~10_combout\ & !\inst1|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|Equal2~10_combout\,
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|Equal2~15_combout\);

-- Location: LCCOMB_X66_Y47_N24
\inst1|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~2_combout\ = (\inst1|cpu|Equal2~15_combout\) # ((!\inst1|cpu|D_iw\(12) & (\inst1|cpu|Equal2~5_combout\ & \inst1|cpu|D_ctrl_force_src2_zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|Equal2~5_combout\,
	datac => \inst1|cpu|D_ctrl_force_src2_zero~1_combout\,
	datad => \inst1|cpu|Equal2~15_combout\,
	combout => \inst1|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X66_Y50_N16
\inst1|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~3_combout\ = (\inst1|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\inst1|cpu|Equal101~4_combout\) # (!\inst1|cpu|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \inst1|cpu|Equal101~4_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~2_combout\,
	combout => \inst1|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: FF_X66_Y50_N17
\inst1|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_force_src2_zero~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X62_Y47_N4
\inst1|cpu|R_src2_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo~0_combout\ = (\inst1|cpu|R_ctrl_hi_imm16~q\) # (\inst1|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|R_ctrl_hi_imm16~q\,
	datad => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	combout => \inst1|cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X63_Y49_N16
\inst1|cpu|R_src2_lo[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[10]~12_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(16)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst1|cpu|D_iw\(16),
	combout => \inst1|cpu|R_src2_lo[10]~12_combout\);

-- Location: FF_X63_Y49_N17
\inst1|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[10]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(10));

-- Location: LCCOMB_X65_Y54_N2
\inst1|cpu|F_pc[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[8]~6_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~20_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~20_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|Add2~20_combout\,
	combout => \inst1|cpu|F_pc[8]~6_combout\);

-- Location: FF_X65_Y54_N3
\inst1|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[8]~6_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(8));

-- Location: LCCOMB_X61_Y52_N26
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\inst1|cpu|F_pc\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(10))))) # (!\inst1|cpu|F_pc\(8) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X61_Y52_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X60_Y51_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X60_Y51_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(5));

-- Location: FF_X59_Y48_N17
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X59_Y48_N6
\inst1|cpu|F_iw[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[5]~32_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[5]~32_combout\);

-- Location: LCCOMB_X59_Y48_N4
\inst1|cpu|F_iw[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[5]~33_combout\ = ((\inst1|cpu|F_iw[5]~32_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst1|cpu|F_iw[5]~32_combout\,
	combout => \inst1|cpu|F_iw[5]~33_combout\);

-- Location: FF_X59_Y48_N5
\inst1|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[5]~33_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(5));

-- Location: LCCOMB_X65_Y47_N16
\inst1|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~0_combout\ = (\inst1|cpu|D_iw\(1)) # ((\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(3) & !\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X65_Y47_N26
\inst1|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~1_combout\ = (\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(1)) # ((!\inst1|cpu|D_iw\(2))))) # (!\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(2) & ((!\inst1|cpu|D_ctrl_b_is_dst~0_combout\))) # (!\inst1|cpu|D_iw\(2) & 
-- (!\inst1|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \inst1|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X66_Y47_N4
\inst1|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_use_imm~0_combout\ = (\inst1|cpu|D_iw\(11) & (\inst1|cpu|R_ctrl_br_nxt~0_combout\ & (\inst1|cpu|R_valid~q\))) # (!\inst1|cpu|D_iw\(11) & ((\inst1|cpu|D_ctrl_shift_logical~0_combout\) # ((\inst1|cpu|R_ctrl_br_nxt~0_combout\ & 
-- \inst1|cpu|R_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	datac => \inst1|cpu|R_valid~q\,
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X66_Y48_N4
\inst1|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_use_imm~1_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~1_combout\) # ((\inst1|cpu|R_src2_use_imm~0_combout\) # ((!\inst1|cpu|D_wr_dst_reg~7_combout\ & \inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_wr_dst_reg~7_combout\,
	datab => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|R_src2_use_imm~0_combout\,
	combout => \inst1|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X66_Y48_N5
\inst1|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_use_imm~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X62_Y49_N14
\inst1|cpu|R_src2_lo[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[14]~8_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(20)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \inst1|cpu|D_iw\(20),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[14]~8_combout\);

-- Location: FF_X62_Y49_N15
\inst1|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[14]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(14));

-- Location: LCCOMB_X63_Y53_N28
\inst1|cpu|W_alu_result[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~25_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[14]~6_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|E_logic_result[14]~6_combout\,
	combout => \inst1|cpu|W_alu_result[14]~25_combout\);

-- Location: LCCOMB_X63_Y53_N30
\inst1|cpu|W_alu_result[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~5_combout\ = (\inst1|cpu|W_alu_result[14]~25_combout\ & ((\inst1|cpu|Add2~28_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[14]~25_combout\ & (((!\inst1|cpu|R_ctrl_logic~q\ & 
-- \inst1|cpu|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~28_combout\,
	datab => \inst1|cpu|W_alu_result[14]~25_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add1~28_combout\,
	combout => \inst1|cpu|W_alu_result[14]~5_combout\);

-- Location: LCCOMB_X63_Y53_N8
\inst1|cpu|W_alu_result[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~feeder_combout\ = \inst1|cpu|W_alu_result[14]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[14]~5_combout\,
	combout => \inst1|cpu|W_alu_result[14]~feeder_combout\);

-- Location: FF_X63_Y53_N9
\inst1|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[14]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(14));

-- Location: LCCOMB_X63_Y53_N24
\inst1|mm_interconnect_0|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ = (!\inst1|cpu|W_alu_result\(14) & (!\inst1|cpu|W_alu_result\(15) & !\inst1|cpu|W_alu_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(14),
	datac => \inst1|cpu|W_alu_result\(15),
	datad => \inst1|cpu|W_alu_result\(13),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X63_Y50_N2
\inst1|mm_interconnect_0|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X58_Y47_N14
\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5_combout\ = (!\inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0) $ 
-- (((!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & \inst1|cpu|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X57_Y47_N22
\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5_combout\ & (!\inst1|cpu|W_alu_result\(5) 
-- & !\inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~5_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X57_Y47_N10
\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ = ((!\inst1|cpu|W_alu_result\(3) & (\inst1|cpu|W_alu_result\(5) & \inst1|cpu|W_alu_result\(4)))) # (!\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X57_Y47_N28
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- !\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X57_Y47_N24
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ & (!\inst1|mm_interconnect_0|addr_router_001|always1~1_combout\ & 
-- (\inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ & \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X57_Y47_N8
\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\) # (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~4_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X58_Y49_N0
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & 
-- (!\inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X58_Y49_N26
\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X59_Y47_N24
\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\) # 
-- ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X60_Y47_N22
\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) # 
-- ((\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ & \inst1|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|cpu|d_read~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X60_Y47_N23
\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X58_Y47_N12
\inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & 
-- (\inst1|cpu|d_read~q\))) # (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ((\inst1|cpu|d_write~q\) # ((!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & \inst1|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X56_Y48_N20
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X56_Y48_N4
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~3_combout\ = (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) & \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X56_Y48_N5
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X56_Y48_N18
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\ & (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) $ 
-- (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X56_Y48_N19
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X56_Y48_N10
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X57_Y47_N2
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\inst1|cpu|W_alu_result\(5) & !\inst1|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X57_Y47_N20
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst1|jtag_uart|fifo_rd~0_combout\ & 
-- (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst1|jtag_uart|fifo_rd~0_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X56_Y47_N12
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\) # 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X56_Y47_N13
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X56_Y47_N24
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X56_Y47_N25
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X56_Y47_N22
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\)))) # (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X56_Y47_N0
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\);

-- Location: FF_X56_Y47_N1
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: FF_X56_Y47_N29
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X56_Y47_N28
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\)))) # (!\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X56_Y47_N14
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\ = (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\))))) # 
-- (!\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\);

-- Location: FF_X56_Y47_N15
\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X56_Y47_N18
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & 
-- (((\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X61_Y47_N8
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\) # 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X60_Y47_N28
\inst1|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_read_nxt~combout\ = (\inst1|cpu|R_ctrl_ld~q\ & ((\inst1|cpu|E_new_inst~q\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ & \inst1|cpu|d_read~q\)))) # (!\inst1|cpu|R_ctrl_ld~q\ & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ & (\inst1|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|cpu|E_new_inst~q\,
	combout => \inst1|cpu|d_read_nxt~combout\);

-- Location: FF_X60_Y47_N29
\inst1|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|d_read_nxt~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_read~q\);

-- Location: LCCOMB_X60_Y47_N24
\inst1|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~0_combout\ = (\inst1|cpu|d_read~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X57_Y51_N2
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|jtag_uart|fifo_rd~0_combout\) # 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst1|jtag_uart|fifo_rd~0_combout\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X57_Y51_N16
\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X57_Y51_N17
\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X58_Y51_N14
\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X61_Y48_N6
\inst1|cpu|F_iw[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[4]~20_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\,
	combout => \inst1|cpu|F_iw[4]~20_combout\);

-- Location: LCCOMB_X61_Y48_N8
\inst1|cpu|F_iw[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[4]~21_combout\ = (\inst1|cpu|F_iw[4]~20_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # (!\inst1|cpu|D_iw[21]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[4]~20_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|cpu|D_iw[21]~1_combout\,
	combout => \inst1|cpu|F_iw[4]~21_combout\);

-- Location: FF_X61_Y48_N9
\inst1|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[4]~21_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(4));

-- Location: LCCOMB_X65_Y47_N30
\inst1|cpu|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_logic~9_combout\ = (\inst1|cpu|D_iw\(1)) # ((\inst1|cpu|D_iw\(0)) # (\inst1|cpu|D_iw\(3) $ (!\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(0),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X67_Y49_N30
\inst1|cpu|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~8_combout\ = (!\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_iw\(12) & (!\inst1|cpu|D_iw\(11) & \inst1|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(16),
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|Equal2~8_combout\);

-- Location: LCCOMB_X65_Y47_N8
\inst1|cpu|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_logic~8_combout\ = (\inst1|cpu|Equal2~8_combout\) # ((\inst1|cpu|D_iw\(2) & ((\inst1|cpu|Equal2~4_combout\) # (!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_logic~9_combout\,
	datab => \inst1|cpu|Equal2~4_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|Equal2~8_combout\,
	combout => \inst1|cpu|D_ctrl_logic~8_combout\);

-- Location: FF_X65_Y47_N9
\inst1|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_logic~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X63_Y54_N2
\inst1|cpu|W_alu_result[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[3]~16_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[3]~16_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|F_pc[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[3]~16_combout\,
	datad => \inst1|cpu|F_pc[1]~12_combout\,
	combout => \inst1|cpu|W_alu_result[3]~16_combout\);

-- Location: FF_X63_Y54_N3
\inst1|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[3]~16_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(3));

-- Location: LCCOMB_X56_Y52_N28
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(1)) # ((\inst1|cpu|W_alu_result\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\inst1|cpu|W_alu_result\(3) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X56_Y52_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X58_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X59_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X59_Y52_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X60_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X60_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X59_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X59_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X59_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X59_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X59_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X58_Y52_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X58_Y52_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X58_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y52_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~4_combout\);

-- Location: FF_X60_Y52_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~4_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X58_Y50_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(8),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X58_Y50_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X58_Y50_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout\);

-- Location: LCCOMB_X60_Y52_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X60_Y52_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X60_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X60_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X59_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X59_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X59_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X59_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X59_Y53_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X57_Y52_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X57_Y52_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X61_Y52_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X60_Y51_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X60_Y51_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X58_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X59_Y51_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X59_Y51_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X60_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X60_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X61_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X61_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X61_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X61_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X61_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X60_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X60_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X61_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X61_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X61_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X61_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X61_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X59_Y51_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X59_Y51_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X59_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X59_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X61_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X61_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18)) # ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ 
-- & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X61_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X61_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X61_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X59_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X59_Y51_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X59_Y51_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X59_Y51_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X60_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X60_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X60_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X60_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X59_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X59_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X59_Y53_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X59_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X59_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X60_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X60_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X59_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X59_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26)) # ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ 
-- & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X59_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25));

-- Location: FF_X59_Y53_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X59_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X58_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X58_Y53_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X59_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X59_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X59_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X57_Y52_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X57_Y52_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X57_Y52_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X58_Y50_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X58_Y50_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X58_Y50_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X58_Y50_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X59_Y52_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X59_Y52_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(22));

-- Location: FF_X58_Y51_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(22),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X58_Y51_N28
\inst1|cpu|F_iw[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[22]~4_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[22]~4_combout\);

-- Location: LCCOMB_X58_Y48_N8
\inst1|cpu|F_iw[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[22]~6_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[22]~4_combout\) # ((\inst1|cpu|F_iw[22]~5_combout\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|cpu|F_iw[22]~4_combout\,
	datac => \inst1|cpu|F_iw[22]~5_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[22]~6_combout\);

-- Location: FF_X58_Y48_N9
\inst1|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[22]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(22));

-- Location: LCCOMB_X66_Y48_N26
\inst1|cpu|D_dst_regnum[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[0]~5_combout\ = (\inst1|cpu|D_dst_regnum[1]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(22))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(22),
	datab => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst1|cpu|D_iw\(17),
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[0]~5_combout\);

-- Location: FF_X66_Y48_N27
\inst1|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[0]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(0));

-- Location: FF_X58_Y53_N11
\inst1|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(3));

-- Location: LCCOMB_X58_Y53_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X58_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X58_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X58_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X60_Y51_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X60_Y51_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X60_Y51_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(3));

-- Location: FF_X63_Y45_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X63_Y45_N0
\inst1|cpu|F_iw[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[3]~22_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\,
	combout => \inst1|cpu|F_iw[3]~22_combout\);

-- Location: LCCOMB_X63_Y45_N16
\inst1|cpu|F_iw[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[3]~23_combout\ = ((\inst1|cpu|F_iw[3]~22_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \inst1|cpu|D_iw[21]~1_combout\,
	datad => \inst1|cpu|F_iw[3]~22_combout\,
	combout => \inst1|cpu|F_iw[3]~23_combout\);

-- Location: FF_X63_Y45_N17
\inst1|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[3]~23_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(3));

-- Location: LCCOMB_X67_Y51_N2
\inst1|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op[0]~1_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst1|cpu|Equal2~5_combout\ & ((\inst1|cpu|D_iw\(14)))) # (!\inst1|cpu|Equal2~5_combout\ & (\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|Equal2~5_combout\,
	datac => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\,
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X67_Y51_N3
\inst1|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_logic_op[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_logic_op\(0));

-- Location: LCCOMB_X68_Y51_N8
\inst1|cpu|E_logic_result[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[15]~5_combout\ = (\inst1|cpu|E_src2\(15) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(15)))))) # (!\inst1|cpu|E_src2\(15) & ((\inst1|cpu|E_src1\(15) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(15) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(15),
	datac => \inst1|cpu|E_src1\(15),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[15]~5_combout\);

-- Location: LCCOMB_X65_Y55_N10
\inst1|cpu|W_alu_result[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~24_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[15]~5_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[15]~5_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[15]~24_combout\);

-- Location: LCCOMB_X65_Y55_N24
\inst1|cpu|W_alu_result[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~4_combout\ = (\inst1|cpu|W_alu_result[15]~24_combout\ & ((\inst1|cpu|R_ctrl_logic~q\) # ((\inst1|cpu|Add2~30_combout\)))) # (!\inst1|cpu|W_alu_result[15]~24_combout\ & (!\inst1|cpu|R_ctrl_logic~q\ & 
-- ((\inst1|cpu|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[15]~24_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add2~30_combout\,
	datad => \inst1|cpu|Add1~30_combout\,
	combout => \inst1|cpu|W_alu_result[15]~4_combout\);

-- Location: LCCOMB_X65_Y55_N26
\inst1|cpu|W_alu_result[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~feeder_combout\ = \inst1|cpu|W_alu_result[15]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[15]~4_combout\,
	combout => \inst1|cpu|W_alu_result[15]~feeder_combout\);

-- Location: FF_X65_Y55_N27
\inst1|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[15]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(15));

-- Location: LCCOMB_X57_Y50_N12
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(13)) # ((\inst1|cpu|W_alu_result\(15) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(15) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(15),
	datac => \inst1|cpu|F_pc\(13),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51));

-- Location: FF_X57_Y50_N13
\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	ena => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X58_Y53_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst1|cpu|d_writedata\(0) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: M9K_X104_Y40_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\);

-- Location: M9K_X64_Y42_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N30
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\);

-- Location: M9K_X64_Y46_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N24
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\)))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\);

-- Location: M9K_X64_Y40_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y46_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ & (((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ & (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\);

-- Location: LCCOMB_X62_Y46_N6
\inst1|cpu|F_iw[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[0]~18_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\,
	combout => \inst1|cpu|F_iw[0]~18_combout\);

-- Location: LCCOMB_X60_Y51_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\);

-- Location: LCCOMB_X60_Y51_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X60_Y51_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(0));

-- Location: FF_X62_Y46_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X62_Y46_N26
\inst1|cpu|F_iw[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[0]~19_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[0]~18_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|cpu|F_iw[0]~18_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst1|cpu|F_iw[0]~19_combout\);

-- Location: FF_X62_Y46_N27
\inst1|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[0]~19_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(0));

-- Location: LCCOMB_X65_Y47_N18
\inst1|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_st~0_combout\ = (!\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(0) & \inst1|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X65_Y47_N19
\inst1|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_st~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X57_Y47_N6
\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\) # (\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X57_Y47_N7
\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X60_Y47_N12
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (!\inst1|cpu|d_read~q\ & ((!\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\) 
-- # (!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X60_Y47_N6
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\) # ((\inst1|cpu|d_read~q\ & 
-- ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\))) # (!\inst1|cpu|d_read~q\ & (!\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X59_Y47_N20
\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ & !\inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datad => \inst1|mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X60_Y47_N0
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\) # ((!\inst1|cpu|d_read~q\ & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & !\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\);

-- Location: LCCOMB_X60_Y47_N16
\inst1|cpu|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_stall~combout\ = (\inst1|cpu|R_ctrl_st~q\ & ((\inst1|cpu|E_new_inst~q\) # ((\inst1|cpu|d_write~q\ & \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\)))) # (!\inst1|cpu|R_ctrl_st~q\ & (((\inst1|cpu|d_write~q\ & 
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_st~q\,
	datab => \inst1|cpu|E_new_inst~q\,
	datac => \inst1|cpu|d_write~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	combout => \inst1|cpu|E_st_stall~combout\);

-- Location: FF_X60_Y47_N17
\inst1|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_st_stall~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_write~q\);

-- Location: LCCOMB_X60_Y47_N10
\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~1_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\) # 
-- ((\inst1|cpu|d_write~q\ & \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X60_Y47_N11
\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X58_Y47_N24
\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & \inst1|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X58_Y49_N20
\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ = (!\inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # ((\inst1|cpu|d_read~q\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X58_Y49_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X58_Y49_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X58_Y49_N13
\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X58_Y49_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X58_Y49_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\) # 
-- (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X58_Y49_N9
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: FF_X58_Y49_N15
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X59_Y49_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X59_Y49_N11
\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X56_Y52_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(5)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(7))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(5),
	datad => \inst1|cpu|W_alu_result\(7),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X56_Y52_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X61_Y52_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(5) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(7) & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y52_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y51_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X60_Y51_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X60_Y51_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\);

-- Location: LCCOMB_X60_Y51_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X60_Y51_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(2));

-- Location: FF_X63_Y47_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X63_Y47_N16
\inst1|cpu|F_iw[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[2]~24_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[2]~24_combout\);

-- Location: LCCOMB_X63_Y47_N0
\inst1|cpu|F_iw[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[2]~25_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[2]~24_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst1|cpu|D_iw[21]~1_combout\,
	datad => \inst1|cpu|F_iw[2]~24_combout\,
	combout => \inst1|cpu|F_iw[2]~25_combout\);

-- Location: FF_X63_Y47_N1
\inst1|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[2]~25_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(2));

-- Location: LCCOMB_X67_Y47_N14
\inst1|cpu|D_ctrl_br_cmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~1_combout\ = (\inst1|cpu|Equal2~7_combout\) # ((\inst1|cpu|Equal2~2_combout\) # ((\inst1|cpu|Equal2~4_combout\ & !\inst1|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~7_combout\,
	datab => \inst1|cpu|Equal2~4_combout\,
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|Equal2~2_combout\,
	combout => \inst1|cpu|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X67_Y47_N4
\inst1|cpu|D_ctrl_br_cmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~0_combout\ = (\inst1|cpu|D_iw\(5) & ((\inst1|cpu|Equal2~3_combout\) # ((\inst1|cpu|Equal101~0_combout\ & \inst1|cpu|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~0_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|Equal2~0_combout\,
	datad => \inst1|cpu|Equal2~3_combout\,
	combout => \inst1|cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X67_Y47_N16
\inst1|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~2_combout\ = (\inst1|cpu|R_ctrl_br_nxt~0_combout\) # ((!\inst1|cpu|D_iw\(2) & ((\inst1|cpu|D_ctrl_br_cmp~1_combout\) # (\inst1|cpu|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_ctrl_br_cmp~1_combout\,
	datac => \inst1|cpu|D_ctrl_br_cmp~0_combout\,
	datad => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \inst1|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X67_Y47_N17
\inst1|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_br_cmp~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X63_Y52_N22
\inst1|cpu|W_rf_wr_data[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~8_combout\ = (\inst1|cpu|R_ctrl_br_cmp~q\ & \inst1|cpu|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|W_cmp_result~q\,
	combout => \inst1|cpu|W_rf_wr_data[0]~8_combout\);

-- Location: LCCOMB_X54_Y50_N2
\inst1|jtag_uart|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[0]~8_combout\ = (\inst1|jtag_uart|read_0~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst1|jtag_uart|read_0~q\ & ((\inst1|jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datab => \inst1|jtag_uart|ien_AF~q\,
	datac => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|av_readdata[0]~8_combout\);

-- Location: FF_X54_Y50_N3
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[0]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X53_Y47_N24
\inst1|timer|counter_snapshot[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[0]~4_combout\ = !\inst1|timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(0),
	combout => \inst1|timer|counter_snapshot[0]~4_combout\);

-- Location: FF_X53_Y47_N25
\inst1|timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(0));

-- Location: FF_X53_Y47_N15
\inst1|timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(16));

-- Location: LCCOMB_X53_Y47_N14
\inst1|timer|read_mux_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~20_combout\ = (\inst1|timer|Equal6~2_combout\ & ((\inst1|timer|counter_snapshot\(16)) # ((\inst1|timer|counter_snapshot\(0) & \inst1|timer|Equal6~4_combout\)))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|counter_snapshot\(0) & ((\inst1|timer|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|counter_snapshot\(0),
	datac => \inst1|timer|counter_snapshot\(16),
	datad => \inst1|timer|Equal6~4_combout\,
	combout => \inst1|timer|read_mux_out[0]~20_combout\);

-- Location: LCCOMB_X55_Y46_N0
\inst1|timer|read_mux_out[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~19_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|timer|period_h_register\(0)) # ((!\inst1|timer|period_l_register\(0) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|Equal6~0_combout\ & 
-- (!\inst1|timer|period_l_register\(0) & ((\inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~0_combout\,
	datab => \inst1|timer|period_l_register\(0),
	datac => \inst1|timer|period_h_register\(0),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[0]~19_combout\);

-- Location: LCCOMB_X54_Y47_N2
\inst1|timer|read_mux_out[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~21_combout\ = (\inst1|timer|Equal6~3_combout\ & ((\inst1|cpu|W_alu_result\(2) & (\inst1|timer|control_register\(0))) # (!\inst1|cpu|W_alu_result\(2) & ((\inst1|timer|timeout_occurred~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datab => \inst1|timer|Equal6~3_combout\,
	datac => \inst1|timer|control_register\(0),
	datad => \inst1|timer|timeout_occurred~q\,
	combout => \inst1|timer|read_mux_out[0]~21_combout\);

-- Location: LCCOMB_X54_Y50_N4
\inst1|timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(0) = (\inst1|timer|read_mux_out[0]~20_combout\) # ((\inst1|timer|read_mux_out[0]~19_combout\) # (\inst1|timer|read_mux_out[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[0]~20_combout\,
	datac => \inst1|timer|read_mux_out[0]~19_combout\,
	datad => \inst1|timer|read_mux_out[0]~21_combout\,
	combout => \inst1|timer|read_mux_out\(0));

-- Location: FF_X54_Y50_N5
\inst1|timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(0));

-- Location: FF_X54_Y50_N13
\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|timer|readdata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X54_Y50_N12
\inst1|cpu|av_ld_byte0_data_nxt[0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~46_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(0) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(0) & \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datac => \inst1|mm_interconnect_0|timer_s1_translator|av_readdata_pre\(0),
	datad => \inst1|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~46_combout\);

-- Location: LCCOMB_X62_Y46_N24
\inst1|cpu|av_ld_byte0_data_nxt[0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~54_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[0]~46_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|cpu|av_ld_byte0_data_nxt[0]~46_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~54_combout\);

-- Location: LCCOMB_X62_Y46_N8
\inst1|cpu|av_ld_byte0_data_nxt[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~45_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~45_combout\);

-- Location: LCCOMB_X56_Y48_N14
\inst1|led_out|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[0]~feeder_combout\ = \inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(0),
	combout => \inst1|led_out|data_out[0]~feeder_combout\);

-- Location: FF_X56_Y48_N15
\inst1|led_out|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(0));

-- Location: LCCOMB_X61_Y48_N2
\inst1|led_out|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(0) = (\inst1|led_out|data_out\(0) & (!\inst1|cpu|W_alu_result\(3) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|data_out\(0),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|led_out|readdata\(0));

-- Location: FF_X61_Y48_N3
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|readdata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X61_Y48_N20
\inst1|cpu|av_ld_byte0_data_nxt[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[0]~54_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[0]~45_combout\) # ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[0]~54_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[0]~45_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\);

-- Location: LCCOMB_X62_Y50_N6
\inst1|cpu|av_ld_byte0_data_nxt[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~55_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\ & ((\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte1_data\(0)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\)))) 
-- # (!\inst1|cpu|av_ld_rshift8~0_combout\ & (\inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_rshift8~0_combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[0]~47_combout\,
	datac => \inst1|cpu|av_ld_byte1_data\(0),
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~55_combout\);

-- Location: FF_X62_Y50_N7
\inst1|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[0]~55_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X63_Y46_N12
\inst1|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[0]~2_combout\ = (\inst1|cpu|D_iw\(6) & (((\inst1|cpu|D_iw\(7))))) # (!\inst1|cpu|D_iw\(6) & ((\inst1|cpu|D_iw\(7) & (\inst1|cpu|W_bstatus_reg~q\)) # (!\inst1|cpu|D_iw\(7) & ((\inst1|cpu|W_status_reg_pie~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_bstatus_reg~q\,
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|W_status_reg_pie~q\,
	combout => \inst1|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X63_Y46_N16
\inst1|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[0]~3_combout\ = (!\inst1|cpu|D_iw\(8) & ((\inst1|cpu|E_control_rd_data[0]~2_combout\ & (!\inst1|cpu|D_iw\(6))) # (!\inst1|cpu|E_control_rd_data[0]~2_combout\ & (\inst1|cpu|D_iw\(6) & \inst1|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_control_rd_data[0]~2_combout\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|W_estatus_reg~q\,
	combout => \inst1|cpu|E_control_rd_data[0]~3_combout\);

-- Location: FF_X63_Y46_N17
\inst1|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X63_Y52_N0
\inst1|cpu|W_rf_wr_data[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~9_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & ((\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_control_rd_data\(0))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_control_rd_data\(0),
	datab => \inst1|cpu|W_alu_result\(0),
	datac => \inst1|cpu|R_ctrl_br_cmp~q\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|W_rf_wr_data[0]~9_combout\);

-- Location: LCCOMB_X63_Y52_N2
\inst1|cpu|W_rf_wr_data[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~10_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & ((\inst1|cpu|W_rf_wr_data[0]~8_combout\) # ((\inst1|cpu|W_rf_wr_data[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_rf_wr_data[0]~8_combout\,
	datab => \inst1|cpu|av_ld_byte0_data\(0),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_rf_wr_data[0]~9_combout\,
	combout => \inst1|cpu|W_rf_wr_data[0]~10_combout\);

-- Location: LCCOMB_X60_Y49_N14
\inst1|cpu|R_src2_lo[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[4]~2_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(10)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(10),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[4]~2_combout\);

-- Location: FF_X60_Y49_N15
\inst1|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[4]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(4));

-- Location: LCCOMB_X65_Y54_N12
\inst1|cpu|F_pc[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[2]~11_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~8_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~8_combout\,
	datad => \inst1|cpu|Add1~8_combout\,
	combout => \inst1|cpu|F_pc[2]~11_combout\);

-- Location: LCCOMB_X63_Y54_N8
\inst1|cpu|W_alu_result[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[4]~15_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[4]~15_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc[2]~11_combout\,
	datab => \inst1|cpu|E_logic_result[4]~15_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[4]~15_combout\);

-- Location: FF_X63_Y54_N9
\inst1|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[4]~15_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(4));

-- Location: LCCOMB_X56_Y52_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(2)) # ((\inst1|cpu|W_alu_result\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\inst1|cpu|W_alu_result\(4) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X56_Y52_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X56_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(2) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(3) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(4) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X61_Y52_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X59_Y51_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X59_Y51_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(18));

-- Location: FF_X59_Y51_N29
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X59_Y46_N22
\inst1|cpu|F_iw[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[18]~57_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[18]~57_combout\);

-- Location: LCCOMB_X61_Y48_N18
\inst1|cpu|F_iw[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[18]~58_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[18]~57_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \inst1|cpu|F_iw[18]~57_combout\,
	datad => \inst1|cpu|D_iw[21]~1_combout\,
	combout => \inst1|cpu|F_iw[18]~58_combout\);

-- Location: LCCOMB_X61_Y48_N12
\inst1|cpu|F_iw[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[18]~59_combout\ = (\inst1|cpu|F_iw[18]~58_combout\) # ((\inst1|cpu|hbreak_req~0_combout\ & !\inst1|cpu|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_req~0_combout\,
	datab => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|F_iw[18]~58_combout\,
	combout => \inst1|cpu|F_iw[18]~59_combout\);

-- Location: FF_X61_Y48_N13
\inst1|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[18]~59_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(18));

-- Location: LCCOMB_X65_Y48_N30
\inst1|cpu|E_src1[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[14]~5_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(18),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst1|cpu|E_src1[14]~5_combout\);

-- Location: FF_X65_Y48_N31
\inst1|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[14]~5_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(14));

-- Location: LCCOMB_X65_Y53_N24
\inst1|cpu|F_pc[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[12]~3_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~28_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~28_combout\,
	datab => \inst1|cpu|Add2~28_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[12]~3_combout\);

-- Location: FF_X65_Y53_N25
\inst1|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[12]~3_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(12));

-- Location: LCCOMB_X65_Y53_N22
\inst1|mm_interconnect_0|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ = (!\inst1|cpu|F_pc\(12) & (!\inst1|cpu|F_pc\(14) & (!\inst1|cpu|F_pc\(11) & !\inst1|cpu|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(12),
	datab => \inst1|cpu|F_pc\(14),
	datac => \inst1|cpu|F_pc\(11),
	datad => \inst1|cpu|F_pc\(13),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X66_Y49_N8
\inst1|mm_interconnect_0|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ = (\inst1|cpu|F_pc\(17) & (!\inst1|cpu|F_pc\(15) & (\inst1|cpu|F_pc\(16) & \inst1|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(17),
	datab => \inst1|cpu|F_pc\(15),
	datac => \inst1|cpu|F_pc\(16),
	datad => \inst1|cpu|F_pc\(9),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X61_Y51_N8
\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ = (!\inst1|cpu|F_pc\(10) & (\inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & 
-- \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(10),
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X58_Y49_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & (((\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X57_Y49_N25
\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X57_Y48_N30
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X57_Y48_N10
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X57_Y48_N18
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X57_Y48_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X57_Y48_N20
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X57_Y48_N5
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\);

-- Location: LCCOMB_X59_Y48_N14
\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X60_Y48_N2
\inst1|cpu|F_iw[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[16]~35_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\,
	combout => \inst1|cpu|F_iw[16]~35_combout\);

-- Location: LCCOMB_X60_Y48_N18
\inst1|cpu|F_iw[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[16]~36_combout\ = ((\inst1|cpu|F_iw[16]~35_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[21]~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst1|cpu|F_iw[16]~35_combout\,
	combout => \inst1|cpu|F_iw[16]~36_combout\);

-- Location: FF_X60_Y48_N19
\inst1|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[16]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(16));

-- Location: LCCOMB_X65_Y50_N20
\inst1|cpu|E_src1[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[12]~7_combout\ = (\inst1|cpu|R_src1~28_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\inst1|cpu|R_src1~28_combout\ & (\inst1|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(16),
	datab => \inst1|cpu|R_src1~28_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst1|cpu|E_src1[12]~7_combout\);

-- Location: FF_X65_Y50_N21
\inst1|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_src1[12]~7_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(12));

-- Location: LCCOMB_X65_Y53_N20
\inst1|cpu|F_pc[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[10]~5_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~24_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~24_combout\,
	datab => \inst1|cpu|Add1~24_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[10]~5_combout\);

-- Location: FF_X65_Y53_N21
\inst1|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_pc[10]~5_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(10));

-- Location: LCCOMB_X61_Y51_N10
\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & ((\inst1|cpu|F_pc\(10)) # ((!\inst1|mm_interconnect_0|addr_router|Equal1~0_combout\) # 
-- (!\inst1|mm_interconnect_0|addr_router|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(10),
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X57_Y50_N0
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X57_Y50_N16
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & 
-- (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X57_Y50_N2
\inst1|onchip_mem|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|wren~0_combout\ = ((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ & ((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # (!\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\)))) # 
-- (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst1|onchip_mem|wren~0_combout\);

-- Location: LCCOMB_X57_Y50_N4
\inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3) = (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) & (!\inst1|onchip_mem|wren~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) & 
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	datab => \inst1|onchip_mem|wren~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3));

-- Location: M9K_X37_Y35_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y36_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N16
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\) # 
-- ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\);

-- Location: LCCOMB_X59_Y34_N2
\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ = (\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ & 
-- (\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # (!\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\))))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\,
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\,
	combout => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\);

-- Location: LCCOMB_X60_Y46_N0
\inst1|cpu|F_iw[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[15]~37_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\))) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[15]~37_combout\);

-- Location: LCCOMB_X60_Y46_N26
\inst1|cpu|F_iw[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[15]~38_combout\ = ((\inst1|cpu|F_iw[15]~37_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15)))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|cpu|F_iw[15]~37_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \inst1|cpu|F_iw[15]~38_combout\);

-- Location: FF_X60_Y46_N27
\inst1|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[15]~38_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(15));

-- Location: LCCOMB_X66_Y50_N26
\inst1|cpu|Equal101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~4_combout\ = (!\inst1|cpu|D_iw\(15) & (!\inst1|cpu|D_iw\(13) & (!\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal101~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal101~3_combout\,
	combout => \inst1|cpu|Equal101~4_combout\);

-- Location: LCCOMB_X66_Y50_N14
\inst1|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_enabled~0_combout\ = (\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|hbreak_enabled~q\ & ((!\inst1|cpu|D_iw\(14)) # (!\inst1|cpu|Equal101~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~4_combout\,
	datab => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X66_Y50_N15
\inst1|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|hbreak_enabled~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|hbreak_enabled~q\);

-- Location: FF_X61_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X61_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X61_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X61_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X57_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1),
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X57_Y56_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X56_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X56_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X60_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X60_Y56_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X57_Y54_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: FF_X57_Y54_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X57_Y54_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X57_Y54_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X57_Y56_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X57_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X57_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X57_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X58_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X57_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: FF_X57_Y56_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X57_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: FF_X63_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X57_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X57_Y56_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X55_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X55_Y56_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X55_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X55_Y56_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X55_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X55_Y56_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X55_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X55_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X57_Y55_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X57_Y55_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: LCCOMB_X57_Y55_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X60_Y56_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\);

-- Location: FF_X57_Y55_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X57_Y55_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X60_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X57_Y55_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X57_Y55_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X57_Y55_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: FF_X57_Y55_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X57_Y55_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: FF_X57_Y55_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X57_Y55_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X57_Y55_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X57_Y55_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X57_Y55_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\);

-- Location: LCCOMB_X56_Y55_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\);

-- Location: LCCOMB_X55_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X56_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X55_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X55_Y56_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X55_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X55_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X55_Y56_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: FF_X55_Y56_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X56_Y55_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X55_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X55_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X56_Y55_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X56_Y55_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X56_Y55_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X56_Y55_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X57_Y55_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X57_Y55_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X56_Y55_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X57_Y55_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LCCOMB_X57_Y55_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X56_Y55_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X56_Y55_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X56_Y55_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X56_Y55_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X56_Y55_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X57_Y55_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X57_Y55_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X56_Y55_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X56_Y55_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X58_Y55_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X56_Y55_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X56_Y55_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X56_Y55_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X56_Y55_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X56_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X56_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X56_Y56_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X52_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X52_Y56_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X56_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X60_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X61_Y56_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X61_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X61_Y56_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X60_Y56_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X61_Y56_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X61_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X61_Y56_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X61_Y56_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X61_Y56_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X61_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCCOMB_X61_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X61_Y56_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X61_Y56_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X61_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X61_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X61_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X60_Y56_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X60_Y56_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X60_Y56_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X61_Y56_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X61_Y56_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X61_Y56_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X60_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X60_Y56_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X60_Y56_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X60_Y56_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X60_Y56_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X61_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X61_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X61_Y56_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X60_Y56_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X60_Y56_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X56_Y56_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X56_Y56_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X55_Y55_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X55_Y55_N9
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X56_Y56_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X56_Y56_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X56_Y56_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X56_Y56_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G2
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X60_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X60_Y53_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X59_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X59_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23)) # ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ 
-- & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X59_Y53_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X62_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X62_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X62_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X62_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X57_Y57_N7
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y57_N26
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X57_Y57_N27
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X57_Y57_N23
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X57_Y57_N19
\inst1|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X57_Y57_N20
\inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X57_Y57_N21
\inst1|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y57_N16
\inst1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X57_Y57_N17
\inst1|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X57_Y57_N14
\inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X57_Y57_N15
\inst1|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X57_Y57_N10
\inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\inst1|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X57_Y57_N11
\inst1|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X57_Y57_N4
\inst1|rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain~0_combout\ = (\inst1|rst_controller|altera_reset_synchronizer_int_chain\(2) & \inst1|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \inst1|rst_controller|r_sync_rst_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X57_Y57_N5
\inst1|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X57_Y57_N0
\inst1|rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|WideOr0~0_combout\ = (\inst1|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\inst1|rst_controller|r_sync_rst_chain\(1) & \inst1|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(4),
	datab => \inst1|rst_controller|r_sync_rst_chain\(1),
	datac => \inst1|rst_controller|r_sync_rst~q\,
	combout => \inst1|rst_controller|WideOr0~0_combout\);

-- Location: FF_X57_Y57_N1
\inst1|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G12
\inst1|rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: LCCOMB_X57_Y51_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCCOMB_X57_Y51_N12
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X56_Y51_N19
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X56_Y51_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & !\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X56_Y51_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X56_Y51_N29
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X56_Y51_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((!\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & 
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X56_Y52_N27
\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X57_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(15)) # ((\inst1|cpu|W_alu_result\(17) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|cpu|W_alu_result\(17) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|W_alu_result\(17),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|F_pc\(15),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53));

-- Location: FF_X57_Y50_N7
\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	ena => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X62_Y46_N2
\inst1|cpu|F_iw[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[12]~30_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[12]~30_combout\);

-- Location: LCCOMB_X62_Y47_N26
\inst1|cpu|F_iw[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[12]~31_combout\ = (\inst1|cpu|D_iw[21]~1_combout\ & ((\inst1|cpu|F_iw[12]~30_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[12]~30_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|cpu|D_iw[21]~1_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \inst1|cpu|F_iw[12]~31_combout\);

-- Location: FF_X62_Y47_N27
\inst1|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[12]~31_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(12));

-- Location: LCCOMB_X66_Y47_N2
\inst1|cpu|Equal101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~0_combout\ = (!\inst1|cpu|D_iw\(12) & (!\inst1|cpu|D_iw\(13) & !\inst1|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(12),
	datab => \inst1|cpu|D_iw\(13),
	datad => \inst1|cpu|D_iw\(11),
	combout => \inst1|cpu|Equal101~0_combout\);

-- Location: LCCOMB_X63_Y46_N22
\inst1|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~3_combout\ = (!\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_iw\(14) $ (\inst1|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X66_Y47_N10
\inst1|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~4_combout\ = ((!\inst1|cpu|Equal2~5_combout\) # (!\inst1|cpu|D_ctrl_alu_subtract~3_combout\)) # (!\inst1|cpu|Equal101~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|Equal101~0_combout\,
	datac => \inst1|cpu|D_ctrl_alu_subtract~3_combout\,
	datad => \inst1|cpu|Equal2~5_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X65_Y47_N4
\inst1|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~2_combout\ = (\inst1|cpu|Equal2~1_combout\) # ((\inst1|cpu|D_iw\(2) & (\inst1|cpu|Equal2~6_combout\)) # (!\inst1|cpu|D_iw\(2) & ((!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~6_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_ctrl_logic~9_combout\,
	datad => \inst1|cpu|Equal2~1_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X66_Y47_N6
\inst1|cpu|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~0_combout\ = (\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(14) & ((\inst1|cpu|D_iw\(15))))) # (!\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_iw\(14) $ (\inst1|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X66_Y47_N0
\inst1|cpu|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~1_combout\ = (\inst1|cpu|D_ctrl_alu_subtract~0_combout\ & (!\inst1|cpu|D_iw\(13) & (!\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_subtract~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal2~5_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X66_Y47_N16
\inst1|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_sub~0_combout\ = (\inst1|cpu|R_valid~q\ & (((\inst1|cpu|D_ctrl_alu_subtract~2_combout\) # (\inst1|cpu|D_ctrl_alu_subtract~1_combout\)) # (!\inst1|cpu|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_subtract~4_combout\,
	datab => \inst1|cpu|D_ctrl_alu_subtract~2_combout\,
	datac => \inst1|cpu|R_valid~q\,
	datad => \inst1|cpu|D_ctrl_alu_subtract~1_combout\,
	combout => \inst1|cpu|E_alu_sub~0_combout\);

-- Location: FF_X66_Y47_N17
\inst1|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_alu_sub~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X68_Y53_N22
\inst1|cpu|W_alu_result[16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~23_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[16]~4_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[16]~4_combout\,
	combout => \inst1|cpu|W_alu_result[16]~23_combout\);

-- Location: LCCOMB_X68_Y53_N14
\inst1|cpu|W_alu_result[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~3_combout\ = (\inst1|cpu|W_alu_result[16]~23_combout\ & ((\inst1|cpu|R_ctrl_logic~q\) # ((\inst1|cpu|Add2~32_combout\)))) # (!\inst1|cpu|W_alu_result[16]~23_combout\ & (!\inst1|cpu|R_ctrl_logic~q\ & 
-- (\inst1|cpu|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[16]~23_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add1~32_combout\,
	datad => \inst1|cpu|Add2~32_combout\,
	combout => \inst1|cpu|W_alu_result[16]~3_combout\);

-- Location: LCCOMB_X61_Y50_N6
\inst1|cpu|W_alu_result[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~feeder_combout\ = \inst1|cpu|W_alu_result[16]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[16]~3_combout\,
	combout => \inst1|cpu|W_alu_result[16]~feeder_combout\);

-- Location: FF_X61_Y50_N7
\inst1|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[16]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~26_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(16));

-- Location: LCCOMB_X61_Y50_N0
\inst1|mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (!\inst1|cpu|W_alu_result\(16) & (\inst1|cpu|W_alu_result\(19) & (!\inst1|cpu|W_alu_result\(18) & !\inst1|cpu|W_alu_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(16),
	datab => \inst1|cpu|W_alu_result\(19),
	datac => \inst1|cpu|W_alu_result\(18),
	datad => \inst1|cpu|W_alu_result\(17),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y50_N4
\inst1|mm_interconnect_0|addr_router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ = (((\inst1|cpu|W_alu_result\(12)) # (!\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\)) # (!\inst1|cpu|W_alu_result\(11))) # 
-- (!\inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \inst1|cpu|W_alu_result\(11),
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \inst1|cpu|W_alu_result\(12),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X57_Y47_N12
\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst1|cpu|W_alu_result\(4) & (!\inst1|cpu|W_alu_result\(3) & (\inst1|cpu|W_alu_result\(5) & !\inst1|mm_interconnect_0|addr_router_001|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(4),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|addr_router_001|always1~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X57_Y47_N30
\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ & (\inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\) # (!\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X57_Y51_N30
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\ & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X57_Y51_N28
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X57_Y51_N18
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X57_Y51_N19
\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X57_Y49_N24
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) 
-- & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X61_Y51_N6
\inst1|mm_interconnect_0|addr_router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ = (\inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ & (!\inst1|cpu|F_pc\(10) & \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\,
	datac => \inst1|cpu|F_pc\(10),
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X61_Y51_N24
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ = (\inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ & (((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\)))) # 
-- (!\inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ & (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X61_Y51_N18
\inst1|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|i_read_nxt~0_combout\ = (!\inst1|cpu|W_valid~q\ & ((\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (\inst1|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|cpu|i_read~q\,
	datad => \inst1|cpu|W_valid~q\,
	combout => \inst1|cpu|i_read_nxt~0_combout\);

-- Location: FF_X61_Y51_N19
\inst1|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|i_read_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|i_read~q\);

-- Location: LCCOMB_X61_Y51_N2
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X61_Y51_N12
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ = (!\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\) # ((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ & 
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\,
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X61_Y51_N13
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X61_Y51_N30
\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (!\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X58_Y49_N16
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|d_read~q\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X58_Y49_N18
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X57_Y48_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & 
-- (((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X57_Y48_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X58_Y50_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X58_Y50_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X58_Y50_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X58_Y50_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X58_Y50_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X58_Y50_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X57_Y48_N0
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X57_Y48_N1
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X57_Y48_N2
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X57_Y48_N14
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X57_Y48_N15
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X57_Y48_N9
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X57_Y48_N8
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X57_Y48_N27
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X58_Y51_N12
\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & ((!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- (!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (((!\inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\ & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X61_Y51_N28
\inst1|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_valid~0_combout\ = (\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|cpu|F_valid~0_combout\);

-- Location: LCCOMB_X65_Y48_N14
\inst1|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|wait_for_one_post_bret_inst~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\inst1|cpu|hbreak_enabled~q\) # ((!\inst1|cpu|F_valid~0_combout\ & \inst1|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_valid~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \inst1|cpu|wait_for_one_post_bret_inst~q\,
	datad => \inst1|cpu|hbreak_enabled~q\,
	combout => \inst1|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X65_Y48_N15
\inst1|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X62_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X62_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X62_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X61_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X62_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X61_Y48_N0
\inst1|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_pending_nxt~0_combout\ = (!\inst1|cpu|hbreak_enabled~q\ & ((\inst1|cpu|hbreak_pending~q\) # (\inst1|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|hbreak_enabled~q\,
	datac => \inst1|cpu|hbreak_pending~q\,
	datad => \inst1|cpu|hbreak_req~0_combout\,
	combout => \inst1|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X61_Y48_N1
\inst1|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X61_Y48_N10
\inst1|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_req~0_combout\ = (\inst1|cpu|wait_for_one_post_bret_inst~q\ & (\inst1|cpu|W_valid~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\) # (\inst1|cpu|hbreak_pending~q\)))) # 
-- (!\inst1|cpu|wait_for_one_post_bret_inst~q\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\) # (\inst1|cpu|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|wait_for_one_post_bret_inst~q\,
	datab => \inst1|cpu|W_valid~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \inst1|cpu|hbreak_pending~q\,
	combout => \inst1|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X61_Y48_N28
\inst1|cpu|D_iw[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_iw[21]~1_combout\ = (\inst1|cpu|D_iw[21]~0_combout\ & ((\inst1|cpu|hbreak_enabled~q\) # (!\inst1|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_req~0_combout\,
	datab => \inst1|cpu|D_iw[21]~0_combout\,
	datad => \inst1|cpu|hbreak_enabled~q\,
	combout => \inst1|cpu|D_iw[21]~1_combout\);

-- Location: LCCOMB_X59_Y48_N12
\inst1|cpu|F_iw[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[1]~16_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\)) # 
-- (!\inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\,
	datad => \inst1|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst1|cpu|F_iw[1]~16_combout\);

-- Location: LCCOMB_X59_Y48_N26
\inst1|cpu|F_iw[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[1]~17_combout\ = ((\inst1|cpu|F_iw[1]~16_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))) # (!\inst1|cpu|D_iw[21]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw[21]~1_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|cpu|F_iw[1]~16_combout\,
	combout => \inst1|cpu|F_iw[1]~17_combout\);

-- Location: FF_X59_Y48_N27
\inst1|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|F_iw[1]~17_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(1));

-- Location: LCCOMB_X65_Y47_N28
\inst1|cpu|D_ctrl_ld~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_ld~4_combout\ = (\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(2)) # (!\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(1),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_ctrl_ld~4_combout\);

-- Location: FF_X65_Y47_N29
\inst1|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_ld~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X67_Y54_N0
\inst1|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[0]~5_combout\ = \inst1|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \inst1|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\inst1|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst1|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X67_Y54_N1
\inst1|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \inst1|cpu|E_src2\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X67_Y54_N2
\inst1|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[1]~7_combout\ = (\inst1|cpu|E_shift_rot_cnt\(1) & (\inst1|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\inst1|cpu|E_shift_rot_cnt\(1) & (!\inst1|cpu|E_shift_rot_cnt[0]~6\))
-- \inst1|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\inst1|cpu|E_shift_rot_cnt\(1) & !\inst1|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[0]~6\,
	combout => \inst1|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X67_Y54_N3
\inst1|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \inst1|cpu|E_src2\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X67_Y54_N4
\inst1|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[2]~9_combout\ = (\inst1|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\inst1|cpu|E_shift_rot_cnt[1]~8\))) # (!\inst1|cpu|E_shift_rot_cnt\(2) & (\inst1|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \inst1|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\inst1|cpu|E_shift_rot_cnt\(2)) # (!\inst1|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[1]~8\,
	combout => \inst1|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X67_Y54_N5
\inst1|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \inst1|cpu|E_src2\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X67_Y54_N10
\inst1|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~0_combout\ = (\inst1|cpu|E_new_inst~q\) # ((\inst1|cpu|E_shift_rot_cnt\(1)) # ((\inst1|cpu|E_shift_rot_cnt\(2)) # (\inst1|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_new_inst~q\,
	datab => \inst1|cpu|E_shift_rot_cnt\(1),
	datac => \inst1|cpu|E_shift_rot_cnt\(2),
	datad => \inst1|cpu|E_shift_rot_cnt\(0),
	combout => \inst1|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X67_Y54_N6
\inst1|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[3]~11_combout\ = (\inst1|cpu|E_shift_rot_cnt\(3) & (\inst1|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\inst1|cpu|E_shift_rot_cnt\(3) & (!\inst1|cpu|E_shift_rot_cnt[2]~10\))
-- \inst1|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\inst1|cpu|E_shift_rot_cnt\(3) & !\inst1|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[2]~10\,
	combout => \inst1|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X67_Y54_N7
\inst1|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \inst1|cpu|E_src2\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X67_Y54_N8
\inst1|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[4]~13_combout\ = \inst1|cpu|E_shift_rot_cnt\(4) $ (\inst1|cpu|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(4),
	cin => \inst1|cpu|E_shift_rot_cnt[3]~12\,
	combout => \inst1|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X67_Y54_N9
\inst1|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \inst1|cpu|E_src2\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X67_Y54_N12
\inst1|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~1_combout\ = (\inst1|cpu|E_shift_rot_cnt\(4)) # (\inst1|cpu|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_shift_rot_cnt\(4),
	datad => \inst1|cpu|E_shift_rot_cnt\(3),
	combout => \inst1|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X67_Y54_N14
\inst1|cpu|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~2_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\ & (\inst1|cpu|E_valid~q\ & ((\inst1|cpu|E_stall~0_combout\) # (\inst1|cpu|E_stall~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_stall~0_combout\,
	datab => \inst1|cpu|R_ctrl_shift_rot~q\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|E_stall~1_combout\,
	combout => \inst1|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X60_Y47_N18
\inst1|cpu|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~3_combout\ = (\inst1|cpu|E_stall~2_combout\) # ((\inst1|cpu|E_new_inst~q\ & ((\inst1|cpu|R_ctrl_ld~q\) # (\inst1|cpu|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_stall~2_combout\,
	datac => \inst1|cpu|E_new_inst~q\,
	datad => \inst1|cpu|R_ctrl_st~q\,
	combout => \inst1|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X59_Y47_N10
\inst1|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\inst1|cpu|E_new_inst~q\ & \inst1|cpu|R_ctrl_ld~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_new_inst~q\,
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X60_Y47_N15
\inst1|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X60_Y47_N14
\inst1|cpu|av_ld_waiting_for_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\inst1|cpu|av_ld_waiting_for_data~q\ & (((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\) # (!\inst1|cpu|d_read~q\)))) # (!\inst1|cpu|av_ld_waiting_for_data~q\ & 
-- (\inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \inst1|cpu|av_ld_waiting_for_data~q\,
	datad => \inst1|cpu|d_read~q\,
	combout => \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X60_Y47_N8
\inst1|cpu|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~4_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|E_valid~q\ & ((\inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\) # (!\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X60_Y47_N2
\inst1|cpu|E_stall~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~5_combout\ = (\inst1|cpu|E_stall~3_combout\) # ((\inst1|cpu|E_stall~4_combout\ & ((\inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\) # (\inst1|cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_stall~3_combout\,
	datab => \inst1|cpu|E_stall~4_combout\,
	datac => \inst1|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\,
	combout => \inst1|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X60_Y47_N4
\inst1|cpu|E_stall~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~6_combout\ = (\inst1|cpu|d_write~q\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\) # ((!\inst1|cpu|d_read~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\,
	combout => \inst1|cpu|E_stall~6_combout\);

-- Location: LCCOMB_X60_Y47_N30
\inst1|cpu|E_stall~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~7_combout\ = (\inst1|cpu|E_stall~5_combout\) # ((\inst1|cpu|E_stall~6_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\) # (!\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_stall~5_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	datac => \inst1|cpu|E_stall~6_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\,
	combout => \inst1|cpu|E_stall~7_combout\);

-- Location: LCCOMB_X60_Y47_N20
\inst1|cpu|E_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_valid~0_combout\ = (\inst1|cpu|E_stall~7_combout\) # (\inst1|cpu|R_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_stall~7_combout\,
	datac => \inst1|cpu|R_valid~q\,
	combout => \inst1|cpu|E_valid~0_combout\);

-- Location: FF_X60_Y47_N21
\inst1|cpu|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|E_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_valid~q\);

-- Location: LCCOMB_X60_Y47_N26
\inst1|cpu|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_valid~0_combout\ = (\inst1|cpu|E_valid~q\ & !\inst1|cpu|E_stall~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|E_stall~7_combout\,
	combout => \inst1|cpu|W_valid~0_combout\);

-- Location: FF_X60_Y47_N27
\inst1|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|W_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_valid~q\);

-- Location: LCCOMB_X66_Y48_N12
\inst1|cpu|D_wr_dst_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~6_combout\ = ((\inst1|cpu|D_iw\(2) & (!\inst1|cpu|D_iw\(0) & \inst1|cpu|D_iw\(1)))) # (!\inst1|cpu|D_wr_dst_reg~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_wr_dst_reg~7_combout\,
	datad => \inst1|cpu|D_iw\(1),
	combout => \inst1|cpu|D_wr_dst_reg~6_combout\);

-- Location: LCCOMB_X66_Y48_N28
\inst1|cpu|Equal2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~12_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (((\inst1|cpu|D_iw\(25))))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(20)) # ((\inst1|cpu|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(20),
	datab => \inst1|cpu|D_iw\(21),
	datac => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \inst1|cpu|D_iw\(25),
	combout => \inst1|cpu|Equal2~12_combout\);

-- Location: LCCOMB_X66_Y48_N14
\inst1|cpu|Equal2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~13_combout\ = (!\inst1|cpu|Equal2~12_combout\ & (!\inst1|cpu|D_dst_regnum[1]~0_combout\ & ((!\inst1|cpu|D_ctrl_b_is_dst~1_combout\) # (!\inst1|cpu|D_iw\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(26),
	datab => \inst1|cpu|Equal2~12_combout\,
	datac => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|Equal2~13_combout\);

-- Location: LCCOMB_X65_Y48_N2
\inst1|cpu|D_dst_regnum[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[2]~1_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & (((\inst1|cpu|D_iw\(24))))) # (!\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & ((\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & ((\inst1|cpu|D_iw\(24)))) # 
-- (!\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & (\inst1|cpu|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(19),
	datab => \inst1|cpu|D_ctrl_b_is_dst~3_combout\,
	datac => \inst1|cpu|D_iw\(24),
	datad => \inst1|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \inst1|cpu|D_dst_regnum[2]~1_combout\);

-- Location: LCCOMB_X65_Y48_N20
\inst1|cpu|D_dst_regnum[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[0]~2_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & (((\inst1|cpu|D_iw\(22))))) # (!\inst1|cpu|D_ctrl_b_is_dst~2_combout\ & ((\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & (\inst1|cpu|D_iw\(22))) # 
-- (!\inst1|cpu|D_ctrl_b_is_dst~3_combout\ & ((\inst1|cpu|D_iw\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \inst1|cpu|D_ctrl_b_is_dst~3_combout\,
	datac => \inst1|cpu|D_iw\(22),
	datad => \inst1|cpu|D_iw\(17),
	combout => \inst1|cpu|D_dst_regnum[0]~2_combout\);

-- Location: LCCOMB_X66_Y48_N16
\inst1|cpu|Equal2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~14_combout\ = (!\inst1|cpu|D_dst_regnum[2]~1_combout\ & (!\inst1|cpu|D_dst_regnum[0]~2_combout\ & !\inst1|cpu|D_dst_regnum[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[2]~1_combout\,
	datab => \inst1|cpu|D_dst_regnum[0]~2_combout\,
	datad => \inst1|cpu|D_dst_regnum[1]~0_combout\,
	combout => \inst1|cpu|Equal2~14_combout\);

-- Location: LCCOMB_X66_Y48_N24
\inst1|cpu|D_wr_dst_reg\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~combout\ = (!\inst1|cpu|D_wr_dst_reg~6_combout\ & ((\inst1|cpu|D_dst_regnum[1]~4_combout\) # ((!\inst1|cpu|Equal2~14_combout\) # (!\inst1|cpu|Equal2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_wr_dst_reg~6_combout\,
	datab => \inst1|cpu|D_dst_regnum[1]~4_combout\,
	datac => \inst1|cpu|Equal2~13_combout\,
	datad => \inst1|cpu|Equal2~14_combout\,
	combout => \inst1|cpu|D_wr_dst_reg~combout\);

-- Location: FF_X66_Y48_N25
\inst1|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|cpu|D_wr_dst_reg~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X62_Y54_N26
\inst1|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wren~combout\ = (\inst1|rst_controller|r_sync_rst~q\) # ((\inst1|cpu|W_valid~q\ & \inst1|cpu|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_valid~q\,
	datac => \inst1|rst_controller|r_sync_rst~q\,
	datad => \inst1|cpu|R_wr_dst_reg~q\,
	combout => \inst1|cpu|W_rf_wren~combout\);

-- Location: FF_X56_Y48_N25
\inst1|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(7));

-- Location: LCCOMB_X56_Y48_N16
\inst1|led_out|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[7]~feeder_combout\ = \inst1|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(7),
	combout => \inst1|led_out|data_out[7]~feeder_combout\);

-- Location: FF_X56_Y48_N17
\inst1|led_out|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|led_out|data_out[7]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(7));

-- Location: LCCOMB_X69_Y32_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X57_Y54_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X56_Y54_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


