
tpm_I2C_demo_kit_20140505.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ff2c  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ff2c  0040ff2c  00017f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00001ab8  20000000  0040ff34  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000011f8  20001ab8  004119ec  00019ab8  2**2
                  ALLOC
  4 .stack        00003000  20002cb0  00412be4  00019ab8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00019ab8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00019ae2  2**0
                  CONTENTS, READONLY
  7 .debug_info   0003e017  00000000  00000000  00019b53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000b26c  00000000  00000000  00057b6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00017177  00000000  00000000  00062dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001778  00000000  00000000  00079f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001380  00000000  00000000  0007b6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00019f8c  00000000  00000000  0007ca48  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000269fe  00000000  00000000  000969d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00058fdb  00000000  00000000  000bd3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000035b4  00000000  00000000  001163b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20005cb0 	.word	0x20005cb0
  400004:	004044a1 	.word	0x004044a1
  400008:	0040449d 	.word	0x0040449d
  40000c:	0040449d 	.word	0x0040449d
  400010:	0040449d 	.word	0x0040449d
  400014:	0040449d 	.word	0x0040449d
  400018:	0040449d 	.word	0x0040449d
	...
  40002c:	0040449d 	.word	0x0040449d
  400030:	0040449d 	.word	0x0040449d
  400034:	00000000 	.word	0x00000000
  400038:	0040449d 	.word	0x0040449d
  40003c:	0040449d 	.word	0x0040449d
  400040:	0040449d 	.word	0x0040449d
  400044:	0040449d 	.word	0x0040449d
  400048:	0040449d 	.word	0x0040449d
  40004c:	0040449d 	.word	0x0040449d
  400050:	0040449d 	.word	0x0040449d
  400054:	0040449d 	.word	0x0040449d
  400058:	0040449d 	.word	0x0040449d
  40005c:	0040449d 	.word	0x0040449d
  400060:	0040449d 	.word	0x0040449d
  400064:	0040449d 	.word	0x0040449d
  400068:	00000000 	.word	0x00000000
  40006c:	00401a5d 	.word	0x00401a5d
  400070:	00401a79 	.word	0x00401a79
  400074:	00000000 	.word	0x00000000
  400078:	0040449d 	.word	0x0040449d
  40007c:	0040449d 	.word	0x0040449d
	...
  400088:	0040449d 	.word	0x0040449d
  40008c:	0040449d 	.word	0x0040449d
  400090:	0040449d 	.word	0x0040449d
  400094:	0040449d 	.word	0x0040449d
  400098:	0040449d 	.word	0x0040449d
  40009c:	0040449d 	.word	0x0040449d
  4000a0:	0040449d 	.word	0x0040449d
  4000a4:	0040449d 	.word	0x0040449d
	...
  4000b4:	0040449d 	.word	0x0040449d
  4000b8:	0040449d 	.word	0x0040449d
  4000bc:	0040449d 	.word	0x0040449d
  4000c0:	0040449d 	.word	0x0040449d
  4000c4:	0040449d 	.word	0x0040449d
  4000c8:	0040291d 	.word	0x0040291d

004000cc <deregister_tm_clones>:
  4000cc:	b508      	push	{r3, lr}
  4000ce:	4805      	ldr	r0, [pc, #20]	; (4000e4 <deregister_tm_clones+0x18>)
  4000d0:	4b05      	ldr	r3, [pc, #20]	; (4000e8 <deregister_tm_clones+0x1c>)
  4000d2:	1a19      	subs	r1, r3, r0
  4000d4:	2906      	cmp	r1, #6
  4000d6:	d800      	bhi.n	4000da <deregister_tm_clones+0xe>
  4000d8:	bd08      	pop	{r3, pc}
  4000da:	4a04      	ldr	r2, [pc, #16]	; (4000ec <deregister_tm_clones+0x20>)
  4000dc:	2a00      	cmp	r2, #0
  4000de:	d0fb      	beq.n	4000d8 <deregister_tm_clones+0xc>
  4000e0:	4790      	blx	r2
  4000e2:	e7f9      	b.n	4000d8 <deregister_tm_clones+0xc>
  4000e4:	0040ff34 	.word	0x0040ff34
  4000e8:	0040ff37 	.word	0x0040ff37
  4000ec:	00000000 	.word	0x00000000

004000f0 <register_tm_clones>:
  4000f0:	b508      	push	{r3, lr}
  4000f2:	4807      	ldr	r0, [pc, #28]	; (400110 <register_tm_clones+0x20>)
  4000f4:	4b07      	ldr	r3, [pc, #28]	; (400114 <register_tm_clones+0x24>)
  4000f6:	1a19      	subs	r1, r3, r0
  4000f8:	108a      	asrs	r2, r1, #2
  4000fa:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
  4000fe:	1059      	asrs	r1, r3, #1
  400100:	d100      	bne.n	400104 <register_tm_clones+0x14>
  400102:	bd08      	pop	{r3, pc}
  400104:	4a04      	ldr	r2, [pc, #16]	; (400118 <register_tm_clones+0x28>)
  400106:	2a00      	cmp	r2, #0
  400108:	d0fb      	beq.n	400102 <register_tm_clones+0x12>
  40010a:	4790      	blx	r2
  40010c:	e7f9      	b.n	400102 <register_tm_clones+0x12>
  40010e:	bf00      	nop
  400110:	0040ff34 	.word	0x0040ff34
  400114:	0040ff34 	.word	0x0040ff34
  400118:	00000000 	.word	0x00000000

0040011c <__do_global_dtors_aux>:
  40011c:	b510      	push	{r4, lr}
  40011e:	4c06      	ldr	r4, [pc, #24]	; (400138 <__do_global_dtors_aux+0x1c>)
  400120:	7823      	ldrb	r3, [r4, #0]
  400122:	b943      	cbnz	r3, 400136 <__do_global_dtors_aux+0x1a>
  400124:	f7ff ffd2 	bl	4000cc <deregister_tm_clones>
  400128:	4804      	ldr	r0, [pc, #16]	; (40013c <__do_global_dtors_aux+0x20>)
  40012a:	b110      	cbz	r0, 400132 <__do_global_dtors_aux+0x16>
  40012c:	4804      	ldr	r0, [pc, #16]	; (400140 <__do_global_dtors_aux+0x24>)
  40012e:	f3af 8000 	nop.w
  400132:	2101      	movs	r1, #1
  400134:	7021      	strb	r1, [r4, #0]
  400136:	bd10      	pop	{r4, pc}
  400138:	20001ab8 	.word	0x20001ab8
  40013c:	00000000 	.word	0x00000000
  400140:	0040ff34 	.word	0x0040ff34

00400144 <frame_dummy>:
  400144:	b508      	push	{r3, lr}
  400146:	4b08      	ldr	r3, [pc, #32]	; (400168 <frame_dummy+0x24>)
  400148:	b11b      	cbz	r3, 400152 <frame_dummy+0xe>
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x28>)
  40014c:	4908      	ldr	r1, [pc, #32]	; (400170 <frame_dummy+0x2c>)
  40014e:	f3af 8000 	nop.w
  400152:	4808      	ldr	r0, [pc, #32]	; (400174 <frame_dummy+0x30>)
  400154:	6801      	ldr	r1, [r0, #0]
  400156:	b111      	cbz	r1, 40015e <frame_dummy+0x1a>
  400158:	4a07      	ldr	r2, [pc, #28]	; (400178 <frame_dummy+0x34>)
  40015a:	b102      	cbz	r2, 40015e <frame_dummy+0x1a>
  40015c:	4790      	blx	r2
  40015e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400162:	f7ff bfc5 	b.w	4000f0 <register_tm_clones>
  400166:	bf00      	nop
  400168:	00000000 	.word	0x00000000
  40016c:	0040ff34 	.word	0x0040ff34
  400170:	20001abc 	.word	0x20001abc
  400174:	0040ff34 	.word	0x0040ff34
  400178:	00000000 	.word	0x00000000

0040017c <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  40017c:	b510      	push	{r4, lr}
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40017e:	f04f 0000 	mov.w	r0, #0
  400182:	f04f 013e 	mov.w	r1, #62	; 0x3e
  400186:	f641 3335 	movw	r3, #6965	; 0x1b35
  40018a:	f2c0 0340 	movt	r3, #64	; 0x40
  40018e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400190:	f641 34a5 	movw	r4, #7077	; 0x1ba5
  400194:	f2c0 0440 	movt	r4, #64	; 0x40
  400198:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40019a:	2800      	cmp	r0, #0
  40019c:	d0fc      	beq.n	400198 <sysclk_enable_usb+0x1c>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  40019e:	f641 30d5 	movw	r0, #7125	; 0x1bd5
  4001a2:	f2c0 0040 	movt	r0, #64	; 0x40
  4001a6:	4780      	blx	r0
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4001a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4001ac:	f2c4 010e 	movt	r1, #16398	; 0x400e
  4001b0:	f643 7202 	movw	r2, #16130	; 0x3f02
  4001b4:	f2c0 020f 	movt	r2, #15
  4001b8:	62ca      	str	r2, [r1, #44]	; 0x2c
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_pllbck();
  4001ba:	f641 34e5 	movw	r4, #7141	; 0x1be5
  4001be:	f2c0 0440 	movt	r4, #64	; 0x40
  4001c2:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c4:	2800      	cmp	r0, #0
  4001c6:	d0fc      	beq.n	4001c2 <sysclk_enable_usb+0x46>

		pll_enable_source(CONFIG_PLL1_SOURCE);
		pll_config_defaults(&pllcfg, 1);
		pll_enable(&pllcfg, 1);
		pll_wait_for_lock(1);
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  4001c8:	f04f 0001 	mov.w	r0, #1
  4001cc:	f641 43fd 	movw	r3, #7421	; 0x1cfd
  4001d0:	f2c0 0340 	movt	r3, #64	; 0x40
  4001d4:	4798      	blx	r3
		pmc_enable_udpck();
  4001d6:	f641 5015 	movw	r0, #7445	; 0x1d15
  4001da:	f2c0 0040 	movt	r0, #64	; 0x40
  4001de:	4780      	blx	r0
  4001e0:	bd10      	pop	{r4, pc}
  4001e2:	bf00      	nop

004001e4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001e4:	b510      	push	{r4, lr}
	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	f44f 6060 	mov.w	r0, #3584	; 0xe00
  4001ea:	f2c0 7027 	movt	r0, #1831	; 0x727
  4001ee:	f244 73bd 	movw	r3, #18365	; 0x47bd
  4001f2:	f2c0 0340 	movt	r3, #64	; 0x40
  4001f6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	f04f 0000 	mov.w	r0, #0
  4001fc:	f04f 013e 	mov.w	r1, #62	; 0x3e
  400200:	f641 3235 	movw	r2, #6965	; 0x1b35
  400204:	f2c0 0240 	movt	r2, #64	; 0x40
  400208:	4790      	blx	r2
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40020a:	f641 34a5 	movw	r4, #7077	; 0x1ba5
  40020e:	f2c0 0440 	movt	r4, #64	; 0x40
  400212:	47a0      	blx	r4
  400214:	2800      	cmp	r0, #0
  400216:	d0fc      	beq.n	400212 <sysclk_init+0x2e>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400218:	f641 30b5 	movw	r0, #7093	; 0x1bb5
  40021c:	f2c0 0040 	movt	r0, #64	; 0x40
  400220:	4780      	blx	r0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400222:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400226:	f2c4 010e 	movt	r1, #16398	; 0x400e
  40022a:	f643 7301 	movw	r3, #16129	; 0x3f01
  40022e:	f2c2 0313 	movt	r3, #8211	; 0x2013
  400232:	628b      	str	r3, [r1, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400234:	f641 34c5 	movw	r4, #7109	; 0x1bc5
  400238:	f2c0 0440 	movt	r4, #64	; 0x40
  40023c:	47a0      	blx	r4
  40023e:	2800      	cmp	r0, #0
  400240:	d0fc      	beq.n	40023c <sysclk_init+0x58>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400242:	f04f 0010 	mov.w	r0, #16
  400246:	f641 2295 	movw	r2, #6805	; 0x1a95
  40024a:	f2c0 0240 	movt	r2, #64	; 0x40
  40024e:	4790      	blx	r2
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400250:	f244 6005 	movw	r0, #17925	; 0x4605
  400254:	f2c0 0040 	movt	r0, #64	; 0x40
  400258:	4780      	blx	r0
  40025a:	bd10      	pop	{r4, pc}

0040025c <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  40025c:	f641 536c 	movw	r3, #7532	; 0x1d6c
  400260:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400264:	781a      	ldrb	r2, [r3, #0]
  400266:	f102 30ff 	add.w	r0, r2, #4294967295
  40026a:	b2c1      	uxtb	r1, r0
  40026c:	7019      	strb	r1, [r3, #0]
  40026e:	4770      	bx	lr

00400270 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
  400270:	f04f 0000 	mov.w	r0, #0
  400274:	4770      	bx	lr
  400276:	bf00      	nop

00400278 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
  400278:	f04f 0000 	mov.w	r0, #0
  40027c:	4770      	bx	lr
  40027e:	bf00      	nop

00400280 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
  400280:	f242 33b0 	movw	r3, #9136	; 0x23b0
  400284:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400288:	7818      	ldrb	r0, [r3, #0]
  40028a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40028e:	d020      	beq.n	4002d2 <udi_cdc_comm_setup+0x52>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  400290:	f000 0160 	and.w	r1, r0, #96	; 0x60
  400294:	2920      	cmp	r1, #32
  400296:	d147      	bne.n	400328 <udi_cdc_comm_setup+0xa8>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
  400298:	f242 32b0 	movw	r2, #9136	; 0x23b0
  40029c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4002a0:	7853      	ldrb	r3, [r2, #1]
  4002a2:	2b21      	cmp	r3, #33	; 0x21
  4002a4:	d143      	bne.n	40032e <udi_cdc_comm_setup+0xae>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  4002a6:	f242 30b0 	movw	r0, #9136	; 0x23b0
  4002aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  4002ae:	88c1      	ldrh	r1, [r0, #6]
  4002b0:	2907      	cmp	r1, #7
  4002b2:	d13f      	bne.n	400334 <udi_cdc_comm_setup+0xb4>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
  4002b4:	f242 33b0 	movw	r3, #9136	; 0x23b0
  4002b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4002bc:	f641 22d4 	movw	r2, #6868	; 0x1ad4
  4002c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4002c4:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  4002c6:	f04f 0007 	mov.w	r0, #7
  4002ca:	8198      	strh	r0, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  4002cc:	f04f 0001 	mov.w	r0, #1
  4002d0:	4770      	bx	lr
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4002d2:	f000 0160 	and.w	r1, r0, #96	; 0x60
  4002d6:	2920      	cmp	r1, #32
  4002d8:	d12f      	bne.n	40033a <udi_cdc_comm_setup+0xba>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
  4002da:	f242 32b0 	movw	r2, #9136	; 0x23b0
  4002de:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4002e2:	7850      	ldrb	r0, [r2, #1]
  4002e4:	2820      	cmp	r0, #32
  4002e6:	d004      	beq.n	4002f2 <udi_cdc_comm_setup+0x72>
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  4002e8:	2822      	cmp	r0, #34	; 0x22
  4002ea:	bf14      	ite	ne
  4002ec:	2000      	movne	r0, #0
  4002ee:	2001      	moveq	r0, #1
  4002f0:	4770      	bx	lr
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  4002f2:	f242 33b0 	movw	r3, #9136	; 0x23b0
  4002f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  4002fa:	88d8      	ldrh	r0, [r3, #6]
  4002fc:	2807      	cmp	r0, #7
  4002fe:	d11f      	bne.n	400340 <udi_cdc_comm_setup+0xc0>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
  400300:	f242 31b0 	movw	r1, #9136	; 0x23b0
  400304:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400308:	f240 3249 	movw	r2, #841	; 0x349
  40030c:	f2c0 0240 	movt	r2, #64	; 0x40
  400310:	610a      	str	r2, [r1, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
  400312:	f641 23d4 	movw	r3, #6868	; 0x1ad4
  400316:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40031a:	608b      	str	r3, [r1, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  40031c:	f04f 0007 	mov.w	r0, #7
  400320:	8188      	strh	r0, [r1, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  400322:	f04f 0001 	mov.w	r0, #1
  400326:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  400328:	f04f 0000 	mov.w	r0, #0
  40032c:	4770      	bx	lr
  40032e:	f04f 0000 	mov.w	r0, #0
  400332:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  400334:	f04f 0000 	mov.w	r0, #0
  400338:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  40033a:	f04f 0000 	mov.w	r0, #0
  40033e:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  400340:	f04f 0000 	mov.w	r0, #0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
  400348:	4770      	bx	lr
  40034a:	bf00      	nop

0040034c <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
  40034c:	b570      	push	{r4, r5, r6, lr}
  40034e:	b082      	sub	sp, #8

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  400350:	f641 5380 	movw	r3, #7552	; 0x1d80
  400354:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400358:	7818      	ldrb	r0, [r3, #0]
  40035a:	2800      	cmp	r0, #0
  40035c:	f040 80e1 	bne.w	400522 <udi_cdc_tx_send+0x1d6>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  400360:	f643 1185 	movw	r1, #14725	; 0x3985
  400364:	f2c0 0140 	movt	r1, #64	; 0x40
  400368:	4788      	blx	r1
  40036a:	b160      	cbz	r0, 400386 <udi_cdc_tx_send+0x3a>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  40036c:	f641 5474 	movw	r4, #7540	; 0x1d74
  400370:	f2c2 0400 	movt	r4, #8192	; 0x2000
  400374:	8824      	ldrh	r4, [r4, #0]
  400376:	f643 200d 	movw	r0, #14861	; 0x3a0d
  40037a:	f2c0 0040 	movt	r0, #64	; 0x40
  40037e:	4780      	blx	r0
  400380:	4284      	cmp	r4, r0
  400382:	d10d      	bne.n	4003a0 <udi_cdc_tx_send+0x54>
  400384:	e0cd      	b.n	400522 <udi_cdc_tx_send+0x1d6>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  400386:	f641 5274 	movw	r2, #7540	; 0x1d74
  40038a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40038e:	8814      	ldrh	r4, [r2, #0]
  400390:	f643 13f9 	movw	r3, #14841	; 0x39f9
  400394:	f2c0 0340 	movt	r3, #64	; 0x40
  400398:	4798      	blx	r3
  40039a:	4284      	cmp	r4, r0
  40039c:	f000 80c1 	beq.w	400522 <udi_cdc_tx_send+0x1d6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4003a0:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  4003a4:	f1d5 0501 	rsbs	r5, r5, #1
  4003a8:	bf38      	it	cc
  4003aa:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4003ac:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4003ae:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4003b2:	f240 11a0 	movw	r1, #416	; 0x1a0
  4003b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4003ba:	f04f 0200 	mov.w	r2, #0
  4003be:	700a      	strb	r2, [r1, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  4003c0:	f641 23e0 	movw	r3, #6880	; 0x1ae0
  4003c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4003c8:	781c      	ldrb	r4, [r3, #0]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  4003ca:	f641 20e4 	movw	r0, #6884	; 0x1ae4
  4003ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4003d2:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
  4003d6:	bb79      	cbnz	r1, 400438 <udi_cdc_tx_send+0xec>
		sof_zlp_counter++;
  4003d8:	f641 23dc 	movw	r3, #6876	; 0x1adc
  4003dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4003e0:	881a      	ldrh	r2, [r3, #0]
  4003e2:	f102 0201 	add.w	r2, r2, #1
  4003e6:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  4003e8:	f643 1085 	movw	r0, #14725	; 0x3985
  4003ec:	f2c0 0040 	movt	r0, #64	; 0x40
  4003f0:	4780      	blx	r0
  4003f2:	b930      	cbnz	r0, 400402 <udi_cdc_tx_send+0xb6>
  4003f4:	f641 21dc 	movw	r1, #6876	; 0x1adc
  4003f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4003fc:	880b      	ldrh	r3, [r1, #0]
  4003fe:	2b63      	cmp	r3, #99	; 0x63
  400400:	d90d      	bls.n	40041e <udi_cdc_tx_send+0xd2>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  400402:	f643 1285 	movw	r2, #14725	; 0x3985
  400406:	f2c0 0240 	movt	r2, #64	; 0x40
  40040a:	4790      	blx	r2
  40040c:	b1a0      	cbz	r0, 400438 <udi_cdc_tx_send+0xec>
  40040e:	f641 20dc 	movw	r0, #6876	; 0x1adc
  400412:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400416:	8801      	ldrh	r1, [r0, #0]
  400418:	f5b1 7f48 	cmp.w	r1, #800	; 0x320
  40041c:	d20c      	bcs.n	400438 <udi_cdc_tx_send+0xec>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40041e:	2d00      	cmp	r5, #0
  400420:	d07f      	beq.n	400522 <udi_cdc_tx_send+0x1d6>
		cpu_irq_enable();
  400422:	f240 13a0 	movw	r3, #416	; 0x1a0
  400426:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40042a:	f04f 0101 	mov.w	r1, #1
  40042e:	7019      	strb	r1, [r3, #0]
  400430:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400434:	b662      	cpsie	i
  400436:	e074      	b.n	400522 <udi_cdc_tx_send+0x1d6>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
  400438:	f641 26dc 	movw	r6, #6876	; 0x1adc
  40043c:	f2c2 0600 	movt	r6, #8192	; 0x2000
  400440:	f04f 0200 	mov.w	r2, #0
  400444:	8032      	strh	r2, [r6, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400446:	f242 0314 	movw	r3, #8212	; 0x2014
  40044a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40044e:	7818      	ldrb	r0, [r3, #0]
  400450:	b948      	cbnz	r0, 400466 <udi_cdc_tx_send+0x11a>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400452:	4294      	cmp	r4, r2
  400454:	bf14      	ite	ne
  400456:	2200      	movne	r2, #0
  400458:	2201      	moveq	r2, #1
  40045a:	f641 21e0 	movw	r1, #6880	; 0x1ae0
  40045e:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400462:	700a      	strb	r2, [r1, #0]
  400464:	e003      	b.n	40046e <udi_cdc_tx_send+0x122>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  400466:	f1d4 0401 	rsbs	r4, r4, #1
  40046a:	bf38      	it	cc
  40046c:	2400      	movcc	r4, #0
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  40046e:	f641 5680 	movw	r6, #7552	; 0x1d80
  400472:	f2c2 0600 	movt	r6, #8192	; 0x2000
  400476:	f04f 0201 	mov.w	r2, #1
  40047a:	7032      	strb	r2, [r6, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40047c:	b13d      	cbz	r5, 40048e <udi_cdc_tx_send+0x142>
		cpu_irq_enable();
  40047e:	f240 15a0 	movw	r5, #416	; 0x1a0
  400482:	f2c2 0500 	movt	r5, #8192	; 0x2000
  400486:	702a      	strb	r2, [r5, #0]
  400488:	f3bf 8f5f 	dmb	sy
  40048c:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  40048e:	4625      	mov	r5, r4
  400490:	f641 23e4 	movw	r3, #6884	; 0x1ae4
  400494:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400498:	f833 4014 	ldrh.w	r4, [r3, r4, lsl #1]
  40049c:	f5b4 74a0 	subs.w	r4, r4, #320	; 0x140
  4004a0:	bf18      	it	ne
  4004a2:	2401      	movne	r4, #1
	if (b_short_packet) {
  4004a4:	b1dc      	cbz	r4, 4004de <udi_cdc_tx_send+0x192>
		if (udd_is_high_speed()) {
  4004a6:	f643 1685 	movw	r6, #14725	; 0x3985
  4004aa:	f2c0 0640 	movt	r6, #64	; 0x40
  4004ae:	47b0      	blx	r6
  4004b0:	b150      	cbz	r0, 4004c8 <udi_cdc_tx_send+0x17c>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  4004b2:	f643 200d 	movw	r0, #14861	; 0x3a0d
  4004b6:	f2c0 0040 	movt	r0, #64	; 0x40
  4004ba:	4780      	blx	r0
  4004bc:	f641 5174 	movw	r1, #7540	; 0x1d74
  4004c0:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4004c4:	8008      	strh	r0, [r1, #0]
  4004c6:	e011      	b.n	4004ec <udi_cdc_tx_send+0x1a0>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  4004c8:	f643 12f9 	movw	r2, #14841	; 0x39f9
  4004cc:	f2c0 0240 	movt	r2, #64	; 0x40
  4004d0:	4790      	blx	r2
  4004d2:	f641 5374 	movw	r3, #7540	; 0x1d74
  4004d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4004da:	8018      	strh	r0, [r3, #0]
  4004dc:	e006      	b.n	4004ec <udi_cdc_tx_send+0x1a0>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  4004de:	f641 5074 	movw	r0, #7540	; 0x1d74
  4004e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4004e6:	f04f 0100 	mov.w	r1, #0
  4004ea:	8001      	strh	r1, [r0, #0]
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
  4004ec:	eb05 0685 	add.w	r6, r5, r5, lsl #2
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  4004f0:	f641 22e4 	movw	r2, #6884	; 0x1ae4
  4004f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
  4004f8:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
  4004fc:	f240 503d 	movw	r0, #1341	; 0x53d
  400500:	f2c0 0040 	movt	r0, #64	; 0x40
  400504:	9000      	str	r0, [sp, #0]
  400506:	f04f 0081 	mov.w	r0, #129	; 0x81
  40050a:	4621      	mov	r1, r4
  40050c:	f641 24e8 	movw	r4, #6888	; 0x1ae8
  400510:	f2c2 0400 	movt	r4, #8192	; 0x2000
  400514:	eb04 1286 	add.w	r2, r4, r6, lsl #6
  400518:	f643 6409 	movw	r4, #15881	; 0x3e09
  40051c:	f2c0 0440 	movt	r4, #64	; 0x40
  400520:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
  400522:	b002      	add	sp, #8
  400524:	bd70      	pop	{r4, r5, r6, pc}
  400526:	bf00      	nop

00400528 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
  400528:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
  40052a:	f04f 0000 	mov.w	r0, #0
  40052e:	f240 334d 	movw	r3, #845	; 0x34d
  400532:	f2c0 0340 	movt	r3, #64	; 0x40
  400536:	4798      	blx	r3
  400538:	bd08      	pop	{r3, pc}
  40053a:	bf00      	nop

0040053c <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  40053c:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
  40053e:	b9e8      	cbnz	r0, 40057c <udi_cdc_data_sent+0x40>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  400540:	f641 23e0 	movw	r3, #6880	; 0x1ae0
  400544:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400548:	7819      	ldrb	r1, [r3, #0]
  40054a:	f1d1 0101 	rsbs	r1, r1, #1
  40054e:	bf38      	it	cc
  400550:	2100      	movcc	r1, #0
  400552:	f641 23e4 	movw	r3, #6884	; 0x1ae4
  400556:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40055a:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40055e:	f242 0114 	movw	r1, #8212	; 0x2014
  400562:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400566:	7008      	strb	r0, [r1, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  400568:	f641 5280 	movw	r2, #7552	; 0x1d80
  40056c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400570:	7010      	strb	r0, [r2, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
  400572:	f240 334d 	movw	r3, #845	; 0x34d
  400576:	f2c0 0340 	movt	r3, #64	; 0x40
  40057a:	4798      	blx	r3
  40057c:	bd08      	pop	{r3, pc}
  40057e:	bf00      	nop

00400580 <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
  400580:	b508      	push	{r3, lr}
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400582:	f641 23de 	movw	r3, #6878	; 0x1ade
  400586:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40058a:	781a      	ldrb	r2, [r3, #0]
  40058c:	f102 30ff 	add.w	r0, r2, #4294967295
  400590:	b2c1      	uxtb	r1, r0
  400592:	7019      	strb	r1, [r3, #0]
	port = udi_cdc_nb_data_enabled;
  400594:	781b      	ldrb	r3, [r3, #0]
	UDI_CDC_DISABLE_EXT(port);
  400596:	f241 53b1 	movw	r3, #5553	; 0x15b1
  40059a:	f2c0 0340 	movt	r3, #64	; 0x40
  40059e:	4798      	blx	r3
	udi_cdc_data_running = false;
  4005a0:	f641 5078 	movw	r0, #7544	; 0x1d78
  4005a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4005a8:	f04f 0200 	mov.w	r2, #0
  4005ac:	7002      	strb	r2, [r0, #0]
  4005ae:	bd08      	pop	{r3, pc}

004005b0 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
  4005b0:	b508      	push	{r3, lr}
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
  4005b2:	f04f 0200 	mov.w	r2, #0
  4005b6:	f641 536c 	movw	r3, #7532	; 0x1d6c
  4005ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4005be:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  4005c0:	4611      	mov	r1, r2
  4005c2:	f242 0018 	movw	r0, #8216	; 0x2018
  4005c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4005ca:	8002      	strh	r2, [r0, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
  4005cc:	f641 5384 	movw	r3, #7556	; 0x1d84
  4005d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4005d4:	f04f 00a1 	mov.w	r0, #161	; 0xa1
  4005d8:	7018      	strb	r0, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  4005da:	f04f 0020 	mov.w	r0, #32
  4005de:	7058      	strb	r0, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  4005e0:	805a      	strh	r2, [r3, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  4005e2:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  4005e4:	f04f 0002 	mov.w	r0, #2
  4005e8:	80d8      	strh	r0, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  4005ea:	811a      	strh	r2, [r3, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  4005ec:	f641 23d4 	movw	r3, #6868	; 0x1ad4
  4005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4005f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  4005f8:	601a      	str	r2, [r3, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  4005fa:	7119      	strb	r1, [r3, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  4005fc:	7159      	strb	r1, [r3, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  4005fe:	f04f 0108 	mov.w	r1, #8
  400602:	7199      	strb	r1, [r3, #6]
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
  400604:	f241 50a1 	movw	r0, #5537	; 0x15a1
  400608:	f2c0 0040 	movt	r0, #64	; 0x40
  40060c:	4780      	blx	r0
  40060e:	b158      	cbz	r0, 400628 <udi_cdc_comm_enable+0x78>
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  400610:	f641 536c 	movw	r3, #7532	; 0x1d6c
  400614:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400618:	781a      	ldrb	r2, [r3, #0]
  40061a:	f102 0201 	add.w	r2, r2, #1
  40061e:	b2d1      	uxtb	r1, r2
  400620:	7019      	strb	r1, [r3, #0]
	return true;
  400622:	f04f 0001 	mov.w	r0, #1
  400626:	bd08      	pop	{r3, pc}
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
  400628:	f04f 0000 	mov.w	r0, #0
	}
	udi_cdc_nb_comm_enabled++;
	return true;
}
  40062c:	bd08      	pop	{r3, pc}
  40062e:	bf00      	nop

00400630 <udi_cdc_multi_get_nb_received_data>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400630:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400634:	b672      	cpsid	i
  400636:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40063a:	f240 12a0 	movw	r2, #416	; 0x1a0
  40063e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400642:	f04f 0100 	mov.w	r1, #0
  400646:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  400648:	f641 5070 	movw	r0, #7536	; 0x1d70
  40064c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400650:	8802      	ldrh	r2, [r0, #0]
  400652:	b290      	uxth	r0, r2
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  400654:	f641 517c 	movw	r1, #7548	; 0x1d7c
  400658:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40065c:	7809      	ldrb	r1, [r1, #0]
  40065e:	f641 5268 	movw	r2, #7528	; 0x1d68
  400662:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400666:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
  40066a:	1a08      	subs	r0, r1, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40066c:	b94b      	cbnz	r3, 400682 <udi_cdc_multi_get_nb_received_data+0x52>
		cpu_irq_enable();
  40066e:	f240 13a0 	movw	r3, #416	; 0x1a0
  400672:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400676:	f04f 0201 	mov.w	r2, #1
  40067a:	701a      	strb	r2, [r3, #0]
  40067c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400680:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
  400682:	4770      	bx	lr

00400684 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400684:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  400686:	f240 6331 	movw	r3, #1585	; 0x631
  40068a:	f2c0 0340 	movt	r3, #64	; 0x40
  40068e:	4798      	blx	r3
}
  400690:	3000      	adds	r0, #0
  400692:	bf18      	it	ne
  400694:	2001      	movne	r0, #1
  400696:	bd08      	pop	{r3, pc}

00400698 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
  400698:	b510      	push	{r4, lr}
  40069a:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40069c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  4006a0:	f1d3 0001 	rsbs	r0, r3, #1
  4006a4:	bf38      	it	cc
  4006a6:	2000      	movcc	r0, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4006a8:	b672      	cpsid	i
  4006aa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006ae:	f240 12a0 	movw	r2, #416	; 0x1a0
  4006b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4006b6:	f04f 0100 	mov.w	r1, #0
  4006ba:	7011      	strb	r1, [r2, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  4006bc:	f641 547c 	movw	r4, #7548	; 0x1d7c
  4006c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4006c4:	7824      	ldrb	r4, [r4, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
  4006c6:	f242 0310 	movw	r3, #8208	; 0x2010
  4006ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4006ce:	781a      	ldrb	r2, [r3, #0]
  4006d0:	b96a      	cbnz	r2, 4006ee <udi_cdc_rx_start+0x56>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  4006d2:	f641 5170 	movw	r1, #7536	; 0x1d70
  4006d6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4006da:	880b      	ldrh	r3, [r1, #0]
  4006dc:	b29a      	uxth	r2, r3
  4006de:	f641 5168 	movw	r1, #7528	; 0x1d68
  4006e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
  4006e6:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
  4006ea:	4293      	cmp	r3, r2
  4006ec:	d90e      	bls.n	40070c <udi_cdc_rx_start+0x74>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4006ee:	2800      	cmp	r0, #0
  4006f0:	d04c      	beq.n	40078c <udi_cdc_rx_start+0xf4>
		cpu_irq_enable();
  4006f2:	f240 10a0 	movw	r0, #416	; 0x1a0
  4006f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4006fa:	f04f 0201 	mov.w	r2, #1
  4006fe:	7002      	strb	r2, [r0, #0]
  400700:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400704:	b662      	cpsie	i
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
  400706:	f04f 0000 	mov.w	r0, #0
  40070a:	e041      	b.n	400790 <udi_cdc_rx_start+0xf8>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
  40070c:	f641 5270 	movw	r2, #7536	; 0x1d70
  400710:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400714:	f04f 0100 	mov.w	r1, #0
  400718:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  40071a:	428c      	cmp	r4, r1
  40071c:	bf14      	ite	ne
  40071e:	2100      	movne	r1, #0
  400720:	2101      	moveq	r1, #1
  400722:	f641 537c 	movw	r3, #7548	; 0x1d7c
  400726:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40072a:	7019      	strb	r1, [r3, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
  40072c:	f242 0210 	movw	r2, #8208	; 0x2010
  400730:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400734:	f04f 0101 	mov.w	r1, #1
  400738:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40073a:	b138      	cbz	r0, 40074c <udi_cdc_rx_start+0xb4>
		cpu_irq_enable();
  40073c:	f240 10a0 	movw	r0, #416	; 0x1a0
  400740:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400744:	7001      	strb	r1, [r0, #0]
  400746:	f3bf 8f5f 	dmb	sy
  40074a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
  40074c:	f04f 0000 	mov.w	r0, #0
  400750:	f240 6285 	movw	r2, #1669	; 0x685
  400754:	f2c0 0240 	movt	r2, #64	; 0x40
  400758:	4790      	blx	r2
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
  40075a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
  40075e:	f240 7195 	movw	r1, #1941	; 0x795
  400762:	f2c0 0140 	movt	r1, #64	; 0x40
  400766:	9100      	str	r1, [sp, #0]
  400768:	f04f 0002 	mov.w	r0, #2
  40076c:	f04f 0101 	mov.w	r1, #1
  400770:	f641 5390 	movw	r3, #7568	; 0x1d90
  400774:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400778:	eb03 1284 	add.w	r2, r3, r4, lsl #6
  40077c:	f44f 73a0 	mov.w	r3, #320	; 0x140
  400780:	f643 6409 	movw	r4, #15881	; 0x3e09
  400784:	f2c0 0440 	movt	r4, #64	; 0x40
  400788:	47a0      	blx	r4
  40078a:	e001      	b.n	400790 <udi_cdc_rx_start+0xf8>
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
  40078c:	f04f 0000 	mov.w	r0, #0
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
  400790:	b002      	add	sp, #8
  400792:	bd10      	pop	{r4, pc}

00400794 <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400794:	b510      	push	{r4, lr}
  400796:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
  400798:	bba0      	cbnz	r0, 400804 <udi_cdc_data_received+0x70>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  40079a:	f641 537c 	movw	r3, #7548	; 0x1d7c
  40079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4007a2:	7818      	ldrb	r0, [r3, #0]
  4007a4:	f1d0 0301 	rsbs	r3, r0, #1
  4007a8:	bf38      	it	cc
  4007aa:	2300      	movcc	r3, #0
	if (!n) {
  4007ac:	b9c1      	cbnz	r1, 4007e0 <udi_cdc_data_received+0x4c>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
  4007ae:	ea4f 0483 	mov.w	r4, r3, lsl #2
  4007b2:	18e3      	adds	r3, r4, r3
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
  4007b4:	f240 7095 	movw	r0, #1941	; 0x795
  4007b8:	f2c0 0040 	movt	r0, #64	; 0x40
  4007bc:	9000      	str	r0, [sp, #0]
  4007be:	4610      	mov	r0, r2
  4007c0:	f04f 0101 	mov.w	r1, #1
  4007c4:	f641 5290 	movw	r2, #7568	; 0x1d90
  4007c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4007cc:	eb02 1283 	add.w	r2, r2, r3, lsl #6
  4007d0:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4007d4:	f643 6409 	movw	r4, #15881	; 0x3e09
  4007d8:	f2c0 0440 	movt	r4, #64	; 0x40
  4007dc:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
  4007de:	e011      	b.n	400804 <udi_cdc_data_received+0x70>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  4007e0:	f641 5268 	movw	r2, #7528	; 0x1d68
  4007e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4007e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4007ec:	f04f 0000 	mov.w	r0, #0
  4007f0:	f242 0110 	movw	r1, #8208	; 0x2010
  4007f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4007f8:	7008      	strb	r0, [r1, #0]
	udi_cdc_rx_start(port);
  4007fa:	f240 6399 	movw	r3, #1689	; 0x699
  4007fe:	f2c0 0340 	movt	r3, #64	; 0x40
  400802:	4798      	blx	r3
}
  400804:	b002      	add	sp, #8
  400806:	bd10      	pop	{r4, pc}

00400808 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
  400808:	b538      	push	{r3, r4, r5, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
  40080a:	f04f 0400 	mov.w	r4, #0
  40080e:	f641 23de 	movw	r3, #6878	; 0x1ade
  400812:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400816:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
  400818:	f641 5080 	movw	r0, #7552	; 0x1d80
  40081c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400820:	7004      	strb	r4, [r0, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
  400822:	f242 0114 	movw	r1, #8212	; 0x2014
  400826:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40082a:	700c      	strb	r4, [r1, #0]
	udi_cdc_tx_buf_sel[port] = 0;
  40082c:	f641 22e0 	movw	r2, #6880	; 0x1ae0
  400830:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400834:	7014      	strb	r4, [r2, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
  400836:	f641 23e4 	movw	r3, #6884	; 0x1ae4
  40083a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40083e:	4625      	mov	r5, r4
  400840:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
  400842:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  400844:	f641 5074 	movw	r0, #7540	; 0x1d74
  400848:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40084c:	8004      	strh	r4, [r0, #0]
	udi_cdc_tx_send(port);
  40084e:	4620      	mov	r0, r4
  400850:	f240 314d 	movw	r1, #845	; 0x34d
  400854:	f2c0 0140 	movt	r1, #64	; 0x40
  400858:	4788      	blx	r1

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
  40085a:	f242 0210 	movw	r2, #8208	; 0x2010
  40085e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400862:	7014      	strb	r4, [r2, #0]
	udi_cdc_rx_buf_sel[port] = 0;
  400864:	f641 537c 	movw	r3, #7548	; 0x1d7c
  400868:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40086c:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
  40086e:	f641 5068 	movw	r0, #7528	; 0x1d68
  400872:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400876:	8004      	strh	r4, [r0, #0]
	udi_cdc_rx_pos[port] = 0;
  400878:	f641 5170 	movw	r1, #7536	; 0x1d70
  40087c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400880:	800c      	strh	r4, [r1, #0]
	if (!udi_cdc_rx_start(port)) {
  400882:	4620      	mov	r0, r4
  400884:	f240 6299 	movw	r2, #1689	; 0x699
  400888:	f2c0 0240 	movt	r2, #64	; 0x40
  40088c:	4790      	blx	r2
  40088e:	b198      	cbz	r0, 4008b8 <udi_cdc_data_enable+0xb0>
		return false;
	}
	udi_cdc_nb_data_enabled++;
  400890:	f641 23de 	movw	r3, #6878	; 0x1ade
  400894:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400898:	7818      	ldrb	r0, [r3, #0]
  40089a:	f100 0001 	add.w	r0, r0, #1
  40089e:	b2c1      	uxtb	r1, r0
  4008a0:	7019      	strb	r1, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  4008a2:	781a      	ldrb	r2, [r3, #0]
  4008a4:	2a01      	cmp	r2, #1
  4008a6:	d10a      	bne.n	4008be <udi_cdc_data_enable+0xb6>
		udi_cdc_data_running = true;
  4008a8:	f04f 0001 	mov.w	r0, #1
  4008ac:	f641 5378 	movw	r3, #7544	; 0x1d78
  4008b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4008b4:	7018      	strb	r0, [r3, #0]
  4008b6:	bd38      	pop	{r3, r4, r5, pc}
	udi_cdc_rx_trans_ongoing[port] = false;
	udi_cdc_rx_buf_sel[port] = 0;
	udi_cdc_rx_buf_nb[port][0] = 0;
	udi_cdc_rx_pos[port] = 0;
	if (!udi_cdc_rx_start(port)) {
		return false;
  4008b8:	f04f 0000 	mov.w	r0, #0
  4008bc:	bd38      	pop	{r3, r4, r5, pc}
	}
	udi_cdc_nb_data_enabled++;
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
		udi_cdc_data_running = true;
	}
	return true;
  4008be:	f04f 0001 	mov.w	r0, #1
}
  4008c2:	bd38      	pop	{r3, r4, r5, pc}

004008c4 <udi_cdc_multi_getc>:
{
	return udi_cdc_multi_is_rx_ready(0);
}

int udi_cdc_multi_getc(uint8_t port)
{
  4008c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4008c8:	b083      	sub	sp, #12

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  4008ca:	f641 23d4 	movw	r3, #6868	; 0x1ad4
  4008ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4008d2:	f893 b006 	ldrb.w	fp, [r3, #6]
  4008d6:	f1bb 0f09 	cmp.w	fp, #9
  4008da:	bf14      	ite	ne
  4008dc:	f04f 0b00 	movne.w	fp, #0
  4008e0:	f04f 0b01 	moveq.w	fp, #1
}

int udi_cdc_multi_getc(uint8_t port)
{
	irqflags_t flags;
	int rx_data = 0;
  4008e4:	f04f 0a00 	mov.w	sl, #0
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4008e8:	f240 14a0 	movw	r4, #416	; 0x1a0
  4008ec:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4008f0:	46d1      	mov	r9, sl
  4008f2:	46d0      	mov	r8, sl
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4008f4:	f641 5570 	movw	r5, #7536	; 0x1d70
  4008f8:	f2c2 0500 	movt	r5, #8192	; 0x2000
	buf_sel = udi_cdc_rx_buf_sel[port];
  4008fc:	f641 577c 	movw	r7, #7548	; 0x1d7c
  400900:	f2c2 0700 	movt	r7, #8192	; 0x2000
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
  400904:	f641 5668 	movw	r6, #7528	; 0x1d68
  400908:	f2c2 0600 	movt	r6, #8192	; 0x2000
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  40090c:	f641 5090 	movw	r0, #7568	; 0x1d90
  400910:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400914:	9001      	str	r0, [sp, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400916:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40091a:	b672      	cpsid	i
  40091c:	f3bf 8f5f 	dmb	sy
  400920:	f884 8000 	strb.w	r8, [r4]
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  400924:	882a      	ldrh	r2, [r5, #0]
  400926:	b293      	uxth	r3, r2
	buf_sel = udi_cdc_rx_buf_sel[port];
  400928:	7838      	ldrb	r0, [r7, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40092a:	b929      	cbnz	r1, 400938 <udi_cdc_multi_getc+0x74>
		cpu_irq_enable();
  40092c:	f04f 0101 	mov.w	r1, #1
  400930:	7021      	strb	r1, [r4, #0]
  400932:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400936:	b662      	cpsie	i
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
  400938:	f836 2010 	ldrh.w	r2, [r6, r0, lsl #1]
  40093c:	429a      	cmp	r2, r3
  40093e:	d809      	bhi.n	400954 <udi_cdc_multi_getc+0x90>
		if (!udi_cdc_data_running) {
  400940:	f641 5178 	movw	r1, #7544	; 0x1d78
  400944:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400948:	7808      	ldrb	r0, [r1, #0]
  40094a:	2800      	cmp	r0, #0
  40094c:	d1e3      	bne.n	400916 <udi_cdc_multi_getc+0x52>
			return 0;
  40094e:	f04f 0a00 	mov.w	sl, #0
  400952:	e018      	b.n	400986 <udi_cdc_multi_getc+0xc2>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  400954:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400958:	eb03 1280 	add.w	r2, r3, r0, lsl #6
  40095c:	9901      	ldr	r1, [sp, #4]
  40095e:	5c88      	ldrb	r0, [r1, r2]
  400960:	ea4a 0a00 	orr.w	sl, sl, r0
	udi_cdc_rx_pos[port] = pos+1;
  400964:	f103 0301 	add.w	r3, r3, #1
  400968:	b29b      	uxth	r3, r3
  40096a:	802b      	strh	r3, [r5, #0]

	udi_cdc_rx_start(port);
  40096c:	4648      	mov	r0, r9
  40096e:	f240 6299 	movw	r2, #1689	; 0x699
  400972:	f2c0 0240 	movt	r2, #64	; 0x40
  400976:	4790      	blx	r2

	if (b_databit_9) {
  400978:	f1bb 0f00 	cmp.w	fp, #0
  40097c:	d003      	beq.n	400986 <udi_cdc_multi_getc+0xc2>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
  40097e:	ea4f 2a0a 	mov.w	sl, sl, lsl #8

	udi_cdc_rx_start(port);

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
  400982:	46cb      	mov	fp, r9
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
  400984:	e7c7      	b.n	400916 <udi_cdc_multi_getc+0x52>
	}
	return rx_data;
}
  400986:	4650      	mov	r0, sl
  400988:	b003      	add	sp, #12
  40098a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40098e:	bf00      	nop

00400990 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
  400990:	b508      	push	{r3, lr}
	return udi_cdc_multi_getc(0);
  400992:	f04f 0000 	mov.w	r0, #0
  400996:	f640 03c5 	movw	r3, #2245	; 0x8c5
  40099a:	f2c0 0340 	movt	r3, #64	; 0x40
  40099e:	4798      	blx	r3
}
  4009a0:	bd08      	pop	{r3, pc}
  4009a2:	bf00      	nop

004009a4 <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
  4009a4:	b410      	push	{r4}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4009a6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4009aa:	b672      	cpsid	i
  4009ac:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4009b0:	f240 13a0 	movw	r3, #416	; 0x1a0
  4009b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4009b8:	f04f 0200 	mov.w	r2, #0
  4009bc:	701a      	strb	r2, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  4009be:	f641 20e0 	movw	r0, #6880	; 0x1ae0
  4009c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4009c6:	7801      	ldrb	r1, [r0, #0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  4009c8:	f641 22e4 	movw	r2, #6884	; 0x1ae4
  4009cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4009d0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
  4009d4:	f1d1 0101 	rsbs	r1, r1, #1
  4009d8:	bf38      	it	cc
  4009da:	2100      	movcc	r1, #0
  4009dc:	b2c8      	uxtb	r0, r1
  4009de:	f832 0010 	ldrh.w	r0, [r2, r0, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
  4009e2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  4009e6:	d11b      	bne.n	400a20 <udi_cdc_multi_get_free_tx_buffer+0x7c>
		if ((!udi_cdc_tx_trans_ongoing[port])
  4009e8:	f641 5280 	movw	r2, #7552	; 0x1d80
  4009ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4009f0:	7812      	ldrb	r2, [r2, #0]
  4009f2:	b9aa      	cbnz	r2, 400a20 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
  4009f4:	f242 0214 	movw	r2, #8212	; 0x2014
  4009f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4009fc:	7812      	ldrb	r2, [r2, #0]
  4009fe:	b97a      	cbnz	r2, 400a20 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
  400a00:	f242 0314 	movw	r3, #8212	; 0x2014
  400a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400a08:	f04f 0001 	mov.w	r0, #1
  400a0c:	7018      	strb	r0, [r3, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
  400a0e:	f641 22e0 	movw	r2, #6880	; 0x1ae0
  400a12:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400a16:	7011      	strb	r1, [r2, #0]
			buf_sel_nb = 0;
			buf_nosel_nb = UDI_CDC_TX_BUFFERS;
  400a18:	f44f 70a0 	mov.w	r0, #320	; 0x140
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
  400a1c:	f04f 0300 	mov.w	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a20:	b94c      	cbnz	r4, 400a36 <udi_cdc_multi_get_free_tx_buffer+0x92>
		cpu_irq_enable();
  400a22:	f240 12a0 	movw	r2, #416	; 0x1a0
  400a26:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400a2a:	f04f 0101 	mov.w	r1, #1
  400a2e:	7011      	strb	r1, [r2, #0]
  400a30:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400a34:	b662      	cpsie	i
iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
  400a36:	18c0      	adds	r0, r0, r3
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
  400a38:	f5c0 7020 	rsb	r0, r0, #640	; 0x280
  400a3c:	bc10      	pop	{r4}
  400a3e:	4770      	bx	lr

00400a40 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
  400a40:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
  400a42:	f640 13a5 	movw	r3, #2469	; 0x9a5
  400a46:	f2c0 0340 	movt	r3, #64	; 0x40
  400a4a:	4798      	blx	r3
}
  400a4c:	3000      	adds	r0, #0
  400a4e:	bf18      	it	ne
  400a50:	2001      	movne	r0, #1
  400a52:	bd08      	pop	{r3, pc}

00400a54 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
  400a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400a58:	460d      	mov	r5, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  400a5a:	f641 23d4 	movw	r3, #6868	; 0x1ad4
  400a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400a62:	799f      	ldrb	r7, [r3, #6]
  400a64:	2f09      	cmp	r7, #9
  400a66:	bf14      	ite	ne
  400a68:	2700      	movne	r7, #0
  400a6a:	2701      	moveq	r7, #1

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  400a6c:	f04f 0400 	mov.w	r4, #0
  400a70:	f640 2641 	movw	r6, #2625	; 0xa41
  400a74:	f2c0 0640 	movt	r6, #64	; 0x40
		if (!udi_cdc_data_running) {
  400a78:	f641 5978 	movw	r9, #7544	; 0x1d78
  400a7c:	f2c2 0900 	movt	r9, #8192	; 0x2000
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400a80:	f240 18a0 	movw	r8, #416	; 0x1a0
  400a84:	f2c2 0800 	movt	r8, #8192	; 0x2000

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  400a88:	4620      	mov	r0, r4
  400a8a:	47b0      	blx	r6
  400a8c:	b928      	cbnz	r0, 400a9a <udi_cdc_multi_putc+0x46>
		if (!udi_cdc_data_running) {
  400a8e:	f899 3000 	ldrb.w	r3, [r9]
  400a92:	2b00      	cmp	r3, #0
  400a94:	d1f8      	bne.n	400a88 <udi_cdc_multi_putc+0x34>
  400a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400a9a:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400a9e:	b672      	cpsid	i
  400aa0:	f3bf 8f5f 	dmb	sy
  400aa4:	f888 4000 	strb.w	r4, [r8]
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  400aa8:	f641 21e0 	movw	r1, #6880	; 0x1ae0
  400aac:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400ab0:	780b      	ldrb	r3, [r1, #0]
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
  400ab2:	f641 22e4 	movw	r2, #6884	; 0x1ae4
  400ab6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400aba:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
  400abe:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
  400ac2:	eb01 1c8c 	add.w	ip, r1, ip, lsl #6
  400ac6:	f641 2ae8 	movw	sl, #6888	; 0x1ae8
  400aca:	f2c2 0a00 	movt	sl, #8192	; 0x2000
  400ace:	f80a 500c 	strb.w	r5, [sl, ip]
  400ad2:	f101 0101 	add.w	r1, r1, #1
  400ad6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400ada:	b930      	cbnz	r0, 400aea <udi_cdc_multi_putc+0x96>
		cpu_irq_enable();
  400adc:	f04f 0001 	mov.w	r0, #1
  400ae0:	f888 0000 	strb.w	r0, [r8]
  400ae4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400ae8:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
  400aea:	b11f      	cbz	r7, 400af4 <udi_cdc_multi_putc+0xa0>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
  400aec:	ea4f 2525 	mov.w	r5, r5, asr #8
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
  400af0:	4627      	mov	r7, r4
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
  400af2:	e7c9      	b.n	400a88 <udi_cdc_multi_putc+0x34>
	}
	return true;
  400af4:	f04f 0001 	mov.w	r0, #1
}
  400af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00400afc <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
  400afc:	b508      	push	{r3, lr}
  400afe:	4601      	mov	r1, r0
	return udi_cdc_multi_putc(0, value);
  400b00:	f04f 0000 	mov.w	r0, #0
  400b04:	f640 2355 	movw	r3, #2645	; 0xa55
  400b08:	f2c0 0340 	movt	r3, #64	; 0x40
  400b0c:	4798      	blx	r3
}
  400b0e:	bd08      	pop	{r3, pc}

00400b10 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400b10:	f242 0320 	movw	r3, #8224	; 0x2020
  400b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400b18:	6818      	ldr	r0, [r3, #0]
  400b1a:	6801      	ldr	r1, [r0, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  400b1c:	884a      	ldrh	r2, [r1, #2]
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
}
  400b1e:	1888      	adds	r0, r1, r2
  400b20:	4770      	bx	lr
  400b22:	bf00      	nop

00400b24 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
  400b24:	b538      	push	{r3, r4, r5, lr}
  400b26:	4605      	mov	r5, r0
  400b28:	460c      	mov	r4, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
  400b2a:	f640 3311 	movw	r3, #2833	; 0xb11
  400b2e:	f2c0 0340 	movt	r3, #64	; 0x40
  400b32:	4798      	blx	r3
  400b34:	4602      	mov	r2, r0
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400b36:	7828      	ldrb	r0, [r5, #0]
  400b38:	1828      	adds	r0, r5, r0
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  400b3a:	4282      	cmp	r2, r0
  400b3c:	d911      	bls.n	400b62 <udc_next_desc_in_iface+0x3e>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  400b3e:	7841      	ldrb	r1, [r0, #1]
  400b40:	2904      	cmp	r1, #4
  400b42:	d011      	beq.n	400b68 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  400b44:	42a1      	cmp	r1, r4
  400b46:	d105      	bne.n	400b54 <udc_next_desc_in_iface+0x30>
  400b48:	bd38      	pop	{r3, r4, r5, pc}
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  400b4a:	7841      	ldrb	r1, [r0, #1]
  400b4c:	2904      	cmp	r1, #4
  400b4e:	d00e      	beq.n	400b6e <udc_next_desc_in_iface+0x4a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  400b50:	42a1      	cmp	r1, r4
  400b52:	d00e      	beq.n	400b72 <udc_next_desc_in_iface+0x4e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400b54:	7803      	ldrb	r3, [r0, #0]
  400b56:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  400b58:	4282      	cmp	r2, r0
  400b5a:	d8f6      	bhi.n	400b4a <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
  400b5c:	f04f 0000 	mov.w	r0, #0
  400b60:	bd38      	pop	{r3, r4, r5, pc}
  400b62:	f04f 0000 	mov.w	r0, #0
  400b66:	bd38      	pop	{r3, r4, r5, pc}
  400b68:	f04f 0000 	mov.w	r0, #0
  400b6c:	bd38      	pop	{r3, r4, r5, pc}
  400b6e:	f04f 0000 	mov.w	r0, #0
}
  400b72:	bd38      	pop	{r3, r4, r5, pc}

00400b74 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
  400b74:	b570      	push	{r4, r5, r6, lr}
  400b76:	4605      	mov	r5, r0
  400b78:	460e      	mov	r6, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
  400b7a:	f242 0328 	movw	r3, #8232	; 0x2028
  400b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400b82:	7818      	ldrb	r0, [r3, #0]
  400b84:	2800      	cmp	r0, #0
  400b86:	d031      	beq.n	400bec <udc_update_iface_desc+0x78>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400b88:	f242 0120 	movw	r1, #8224	; 0x2020
  400b8c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400b90:	680a      	ldr	r2, [r1, #0]
  400b92:	6814      	ldr	r4, [r2, #0]
  400b94:	7923      	ldrb	r3, [r4, #4]
  400b96:	42ab      	cmp	r3, r5
  400b98:	d92b      	bls.n	400bf2 <udc_update_iface_desc+0x7e>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  400b9a:	f242 002c 	movw	r0, #8236	; 0x202c
  400b9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400ba2:	6004      	str	r4, [r0, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
  400ba4:	f640 3111 	movw	r1, #2833	; 0xb11
  400ba8:	f2c0 0140 	movt	r1, #64	; 0x40
  400bac:	4788      	blx	r1
	while (ptr_end_desc >
  400bae:	4284      	cmp	r4, r0
  400bb0:	d222      	bcs.n	400bf8 <udc_update_iface_desc+0x84>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  400bb2:	7862      	ldrb	r2, [r4, #1]
  400bb4:	2a04      	cmp	r2, #4
  400bb6:	d10d      	bne.n	400bd4 <udc_update_iface_desc+0x60>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  400bb8:	78a3      	ldrb	r3, [r4, #2]
  400bba:	42ab      	cmp	r3, r5
  400bbc:	d10a      	bne.n	400bd4 <udc_update_iface_desc+0x60>
  400bbe:	78e1      	ldrb	r1, [r4, #3]
  400bc0:	42b1      	cmp	r1, r6
  400bc2:	d107      	bne.n	400bd4 <udc_update_iface_desc+0x60>
  400bc4:	f242 032c 	movw	r3, #8236	; 0x202c
  400bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400bcc:	601c      	str	r4, [r3, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
  400bce:	f04f 0001 	mov.w	r0, #1
  400bd2:	bd70      	pop	{r4, r5, r6, pc}
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  400bd4:	7822      	ldrb	r2, [r4, #0]
  400bd6:	18a4      	adds	r4, r4, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
  400bd8:	42a0      	cmp	r0, r4
  400bda:	d8ea      	bhi.n	400bb2 <udc_update_iface_desc+0x3e>
  400bdc:	f242 002c 	movw	r0, #8236	; 0x202c
  400be0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400be4:	6004      	str	r4, [r0, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
  400be6:	f04f 0000 	mov.w	r0, #0
  400bea:	bd70      	pop	{r4, r5, r6, pc}
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
  400bec:	f04f 0000 	mov.w	r0, #0
  400bf0:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
  400bf2:	f04f 0000 	mov.w	r0, #0
  400bf6:	bd70      	pop	{r4, r5, r6, pc}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
  400bf8:	f04f 0000 	mov.w	r0, #0
}
  400bfc:	bd70      	pop	{r4, r5, r6, pc}
  400bfe:	bf00      	nop

00400c00 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  400c00:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  400c02:	f242 33b0 	movw	r3, #9136	; 0x23b0
  400c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400c0a:	8858      	ldrh	r0, [r3, #2]
  400c0c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  400c10:	f643 118d 	movw	r1, #14733	; 0x398d
  400c14:	f2c0 0140 	movt	r1, #64	; 0x40
  400c18:	4788      	blx	r1
  400c1a:	bd08      	pop	{r3, pc}

00400c1c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
  400c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c20:	4680      	mov	r8, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  400c22:	f640 3375 	movw	r3, #2933	; 0xb75
  400c26:	f2c0 0340 	movt	r3, #64	; 0x40
  400c2a:	4798      	blx	r3
  400c2c:	b338      	cbz	r0, 400c7e <udc_iface_enable+0x62>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400c2e:	f242 002c 	movw	r0, #8236	; 0x202c
  400c32:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400c36:	6804      	ldr	r4, [r0, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400c38:	f04f 0605 	mov.w	r6, #5
  400c3c:	f640 3525 	movw	r5, #2853	; 0xb25
  400c40:	f2c0 0540 	movt	r5, #64	; 0x40
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400c44:	f643 2725 	movw	r7, #14885	; 0x3a25
  400c48:	f2c0 0740 	movt	r7, #64	; 0x40

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400c4c:	4620      	mov	r0, r4
  400c4e:	4631      	mov	r1, r6
  400c50:	47a8      	blx	r5
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
  400c52:	4604      	mov	r4, r0
  400c54:	b138      	cbz	r0, 400c66 <udc_iface_enable+0x4a>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400c56:	7880      	ldrb	r0, [r0, #2]
  400c58:	78e1      	ldrb	r1, [r4, #3]
  400c5a:	88a2      	ldrh	r2, [r4, #4]
  400c5c:	47b8      	blx	r7
  400c5e:	2800      	cmp	r0, #0
  400c60:	d1f4      	bne.n	400c4c <udc_iface_enable+0x30>
  400c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  400c66:	f242 0120 	movw	r1, #8224	; 0x2020
  400c6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400c6e:	680a      	ldr	r2, [r1, #0]
  400c70:	6853      	ldr	r3, [r2, #4]
  400c72:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
  400c76:	6801      	ldr	r1, [r0, #0]
  400c78:	4788      	blx	r1
  400c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
		return false;
  400c7e:	f04f 0000 	mov.w	r0, #0
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
}
  400c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c86:	bf00      	nop

00400c88 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
  400c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c8c:	4604      	mov	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  400c8e:	f04f 0100 	mov.w	r1, #0
  400c92:	f640 3375 	movw	r3, #2933	; 0xb75
  400c96:	f2c0 0340 	movt	r3, #64	; 0x40
  400c9a:	4798      	blx	r3
  400c9c:	2800      	cmp	r0, #0
  400c9e:	d030      	beq.n	400d02 <udc_iface_disable+0x7a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400ca0:	f242 0020 	movw	r0, #8224	; 0x2020
  400ca4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400ca8:	6801      	ldr	r1, [r0, #0]
  400caa:	684a      	ldr	r2, [r1, #4]
  400cac:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400cb0:	f8d8 300c 	ldr.w	r3, [r8, #12]
  400cb4:	4798      	blx	r3
  400cb6:	4601      	mov	r1, r0
  400cb8:	4620      	mov	r0, r4
  400cba:	f640 3275 	movw	r2, #2933	; 0xb75
  400cbe:	f2c0 0240 	movt	r2, #64	; 0x40
  400cc2:	4790      	blx	r2
  400cc4:	b308      	cbz	r0, 400d0a <udc_iface_disable+0x82>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400cc6:	f242 042c 	movw	r4, #8236	; 0x202c
  400cca:	f2c2 0400 	movt	r4, #8192	; 0x2000
  400cce:	6824      	ldr	r4, [r4, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400cd0:	f04f 0605 	mov.w	r6, #5
  400cd4:	f640 3525 	movw	r5, #2853	; 0xb25
  400cd8:	f2c0 0540 	movt	r5, #64	; 0x40
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  400cdc:	f643 3761 	movw	r7, #15201	; 0x3b61
  400ce0:	f2c0 0740 	movt	r7, #64	; 0x40
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400ce4:	4620      	mov	r0, r4
  400ce6:	4631      	mov	r1, r6
  400ce8:	47a8      	blx	r5
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
  400cea:	4604      	mov	r4, r0
  400cec:	b110      	cbz	r0, 400cf4 <udc_iface_disable+0x6c>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  400cee:	7880      	ldrb	r0, [r0, #2]
  400cf0:	47b8      	blx	r7
		}
  400cf2:	e7f7      	b.n	400ce4 <udc_iface_disable+0x5c>
	}
#endif

	// Disable interface
	udi_api->disable();
  400cf4:	f8d8 0004 	ldr.w	r0, [r8, #4]
  400cf8:	4780      	blx	r0
	return true;
  400cfa:	f04f 0001 	mov.w	r0, #1
  400cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
  400d02:	f04f 0000 	mov.w	r0, #0
  400d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
		return false;
  400d0a:	f04f 0000 	mov.w	r0, #0
#endif

	// Disable interface
	udi_api->disable();
	return true;
}
  400d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d12:	bf00      	nop

00400d14 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
  400d14:	b508      	push	{r3, lr}
	udd_enable();
  400d16:	f643 03a5 	movw	r3, #14501	; 0x38a5
  400d1a:	f2c0 0340 	movt	r3, #64	; 0x40
  400d1e:	4798      	blx	r3
  400d20:	bd08      	pop	{r3, pc}
  400d22:	bf00      	nop

00400d24 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
  400d24:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
  400d26:	f242 0328 	movw	r3, #8232	; 0x2028
  400d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400d2e:	7818      	ldrb	r0, [r3, #0]
  400d30:	b1d8      	cbz	r0, 400d6a <udc_reset+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d32:	f242 0120 	movw	r1, #8224	; 0x2020
  400d36:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400d3a:	680a      	ldr	r2, [r1, #0]
  400d3c:	6813      	ldr	r3, [r2, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400d3e:	7918      	ldrb	r0, [r3, #4]
  400d40:	b198      	cbz	r0, 400d6a <udc_reset+0x46>
  400d42:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
  400d46:	f640 4689 	movw	r6, #3209	; 0xc89
  400d4a:	f2c0 0640 	movt	r6, #64	; 0x40
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d4e:	f242 0520 	movw	r5, #8224	; 0x2020
  400d52:	f2c2 0500 	movt	r5, #8192	; 0x2000
				iface_num++) {
			udc_iface_disable(iface_num);
  400d56:	4620      	mov	r0, r4
  400d58:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  400d5a:	f104 0401 	add.w	r4, r4, #1
  400d5e:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d60:	6829      	ldr	r1, [r5, #0]
  400d62:	680a      	ldr	r2, [r1, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400d64:	7913      	ldrb	r3, [r2, #4]
  400d66:	42a3      	cmp	r3, r4
  400d68:	d8f5      	bhi.n	400d56 <udc_reset+0x32>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
  400d6a:	f242 0028 	movw	r0, #8232	; 0x2028
  400d6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400d72:	f04f 0100 	mov.w	r1, #0
  400d76:	7001      	strb	r1, [r0, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
  400d78:	f242 0326 	movw	r3, #8230	; 0x2026
  400d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400d80:	f04f 0201 	mov.w	r2, #1
  400d84:	801a      	strh	r2, [r3, #0]
  400d86:	bd70      	pop	{r4, r5, r6, pc}

00400d88 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
  400d88:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
  400d8a:	f242 0328 	movw	r3, #8232	; 0x2028
  400d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400d92:	7818      	ldrb	r0, [r3, #0]
  400d94:	b1d8      	cbz	r0, 400dce <udc_sof_notify+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d96:	f242 0120 	movw	r1, #8224	; 0x2020
  400d9a:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400d9e:	680b      	ldr	r3, [r1, #0]
  400da0:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400da2:	7910      	ldrb	r0, [r2, #4]
  400da4:	b198      	cbz	r0, 400dce <udc_sof_notify+0x46>
  400da6:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400daa:	f242 0520 	movw	r5, #8224	; 0x2020
  400dae:	f2c2 0500 	movt	r5, #8192	; 0x2000
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  400db2:	685b      	ldr	r3, [r3, #4]
  400db4:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
  400db8:	690a      	ldr	r2, [r1, #16]
  400dba:	b102      	cbz	r2, 400dbe <udc_sof_notify+0x36>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400dbc:	4790      	blx	r2
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  400dbe:	f104 0401 	add.w	r4, r4, #1
  400dc2:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400dc4:	682b      	ldr	r3, [r5, #0]
  400dc6:	6818      	ldr	r0, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400dc8:	7901      	ldrb	r1, [r0, #4]
  400dca:	42a1      	cmp	r1, r4
  400dcc:	d8f1      	bhi.n	400db2 <udc_sof_notify+0x2a>
  400dce:	bd38      	pop	{r3, r4, r5, pc}

00400dd0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  400dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  400dd2:	f242 33b0 	movw	r3, #9136	; 0x23b0
  400dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400dda:	f04f 0200 	mov.w	r2, #0
  400dde:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  400de0:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  400de2:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  400de4:	7818      	ldrb	r0, [r3, #0]
  400de6:	f010 0f80 	tst.w	r0, #128	; 0x80
  400dea:	f000 830a 	beq.w	401402 <udc_process_setup+0x632>
		if (udd_g_ctrlreq.req.wLength == 0) {
  400dee:	f242 32b0 	movw	r2, #9136	; 0x23b0
  400df2:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400df6:	88d2      	ldrh	r2, [r2, #6]
  400df8:	2a00      	cmp	r2, #0
  400dfa:	f040 8307 	bne.w	40140c <udc_process_setup+0x63c>
  400dfe:	e2f4      	b.n	4013ea <udc_process_setup+0x61a>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  400e00:	f010 001f 	ands.w	r0, r0, #31
  400e04:	f040 80d1 	bne.w	400faa <udc_process_setup+0x1da>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  400e08:	f242 31b0 	movw	r1, #9136	; 0x23b0
  400e0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400e10:	784b      	ldrb	r3, [r1, #1]
  400e12:	2b06      	cmp	r3, #6
  400e14:	d018      	beq.n	400e48 <udc_process_setup+0x78>
  400e16:	2b08      	cmp	r3, #8
  400e18:	f000 80b4 	beq.w	400f84 <udc_process_setup+0x1b4>
  400e1c:	2b00      	cmp	r3, #0
  400e1e:	f040 80c4 	bne.w	400faa <udc_process_setup+0x1da>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400e22:	2a02      	cmp	r2, #2
  400e24:	d10d      	bne.n	400e42 <udc_process_setup+0x72>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  400e26:	f242 0026 	movw	r0, #8230	; 0x2026
  400e2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400e2e:	f04f 0102 	mov.w	r1, #2
  400e32:	f643 2315 	movw	r3, #14869	; 0x3a15
  400e36:	f2c0 0340 	movt	r3, #64	; 0x40
  400e3a:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
  400e3c:	f04f 0001 	mov.w	r0, #1
  400e40:	e258      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
  400e42:	f04f 0000 	mov.w	r0, #0
  400e46:	e255      	b.n	4012f4 <udc_process_setup+0x524>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400e48:	f242 30b0 	movw	r0, #9136	; 0x23b0
  400e4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400e50:	8842      	ldrh	r2, [r0, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  400e52:	ea4f 2112 	mov.w	r1, r2, lsr #8
  400e56:	f101 33ff 	add.w	r3, r1, #4294967295
  400e5a:	2b0e      	cmp	r3, #14
  400e5c:	f200 8083 	bhi.w	400f66 <udc_process_setup+0x196>
  400e60:	e8df f003 	tbb	[pc, r3]
  400e64:	81381508 	.word	0x81381508
  400e68:	81818181 	.word	0x81818181
  400e6c:	81818181 	.word	0x81818181
  400e70:	8181      	.short	0x8181
  400e72:	2c          	.byte	0x2c
  400e73:	00          	.byte	0x00
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
  400e74:	f240 1304 	movw	r3, #260	; 0x104
  400e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400e7c:	6819      	ldr	r1, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
  400e7e:	4608      	mov	r0, r1
  400e80:	7809      	ldrb	r1, [r1, #0]
  400e82:	f643 2215 	movw	r2, #14869	; 0x3a15
  400e86:	f2c0 0240 	movt	r2, #64	; 0x40
  400e8a:	4790      	blx	r2
  400e8c:	e05b      	b.n	400f46 <udc_process_setup+0x176>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400e8e:	b2d0      	uxtb	r0, r2
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
  400e90:	f240 1304 	movw	r3, #260	; 0x104
  400e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
  400e98:	6819      	ldr	r1, [r3, #0]
  400e9a:	7c4a      	ldrb	r2, [r1, #17]
  400e9c:	4282      	cmp	r2, r0
  400e9e:	d965      	bls.n	400f6c <udc_process_setup+0x19c>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
  400ea0:	4b92      	ldr	r3, [pc, #584]	; (4010ec <udc_process_setup+0x31c>)
  400ea2:	6859      	ldr	r1, [r3, #4]
  400ea4:	f851 2030 	ldr.w	r2, [r1, r0, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
  400ea8:	4610      	mov	r0, r2
  400eaa:	8851      	ldrh	r1, [r2, #2]
  400eac:	4b90      	ldr	r3, [pc, #576]	; (4010f0 <udc_process_setup+0x320>)
  400eae:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  400eb0:	4890      	ldr	r0, [pc, #576]	; (4010f4 <udc_process_setup+0x324>)
  400eb2:	6881      	ldr	r1, [r0, #8]
  400eb4:	f04f 0202 	mov.w	r2, #2
  400eb8:	704a      	strb	r2, [r1, #1]
  400eba:	e044      	b.n	400f46 <udc_process_setup+0x176>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
  400ebc:	f240 1004 	movw	r0, #260	; 0x104
  400ec0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400ec4:	6882      	ldr	r2, [r0, #8]
  400ec6:	2a00      	cmp	r2, #0
  400ec8:	d053      	beq.n	400f72 <udc_process_setup+0x1a2>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  400eca:	4610      	mov	r0, r2
  400ecc:	8851      	ldrh	r1, [r2, #2]
  400ece:	4b88      	ldr	r3, [pc, #544]	; (4010f0 <udc_process_setup+0x320>)
  400ed0:	4798      	blx	r3
  400ed2:	e038      	b.n	400f46 <udc_process_setup+0x176>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  400ed4:	b2d1      	uxtb	r1, r2
  400ed6:	2901      	cmp	r1, #1
  400ed8:	d009      	beq.n	400eee <udc_process_setup+0x11e>
  400eda:	b111      	cbz	r1, 400ee2 <udc_process_setup+0x112>
  400edc:	2902      	cmp	r1, #2
  400ede:	d14b      	bne.n	400f78 <udc_process_setup+0x1a8>
  400ee0:	e009      	b.n	400ef6 <udc_process_setup+0x126>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  400ee2:	4885      	ldr	r0, [pc, #532]	; (4010f8 <udc_process_setup+0x328>)
  400ee4:	f04f 0104 	mov.w	r1, #4
  400ee8:	4a81      	ldr	r2, [pc, #516]	; (4010f0 <udc_process_setup+0x320>)
  400eea:	4790      	blx	r2
  400eec:	e02b      	b.n	400f46 <udc_process_setup+0x176>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
  400eee:	4883      	ldr	r0, [pc, #524]	; (4010fc <udc_process_setup+0x32c>)
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
  400ef0:	f04f 0109 	mov.w	r1, #9
  400ef4:	e002      	b.n	400efc <udc_process_setup+0x12c>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
  400ef6:	4882      	ldr	r0, [pc, #520]	; (401100 <udc_process_setup+0x330>)
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
  400ef8:	f04f 0103 	mov.w	r1, #3
  400efc:	f04f 0200 	mov.w	r2, #0
  400f00:	f101 34ff 	add.w	r4, r1, #4294967295
  400f04:	f004 0401 	and.w	r4, r4, #1
  400f08:	4b7e      	ldr	r3, [pc, #504]	; (401104 <udc_process_setup+0x334>)
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  400f0a:	5c85      	ldrb	r5, [r0, r2]
  400f0c:	805d      	strh	r5, [r3, #2]
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  400f0e:	f102 0201 	add.w	r2, r2, #1
  400f12:	2901      	cmp	r1, #1
  400f14:	f200 827f 	bhi.w	401416 <udc_process_setup+0x646>
  400f18:	e00d      	b.n	400f36 <udc_process_setup+0x166>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  400f1a:	5c84      	ldrb	r4, [r0, r2]
  400f1c:	f103 0302 	add.w	r3, r3, #2
  400f20:	f823 4f02 	strh.w	r4, [r3, #2]!
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  400f24:	f102 0201 	add.w	r2, r2, #1
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  400f28:	5c84      	ldrb	r4, [r0, r2]
  400f2a:	805c      	strh	r4, [r3, #2]
  400f2c:	f102 0201 	add.w	r2, r2, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  400f30:	b2d4      	uxtb	r4, r2
  400f32:	428c      	cmp	r4, r1
  400f34:	d3f1      	bcc.n	400f1a <udc_process_setup+0x14a>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
  400f36:	ea4f 0141 	mov.w	r1, r1, lsl #1
  400f3a:	f101 0102 	add.w	r1, r1, #2
  400f3e:	4871      	ldr	r0, [pc, #452]	; (401104 <udc_process_setup+0x334>)
  400f40:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
  400f42:	4a6b      	ldr	r2, [pc, #428]	; (4010f0 <udc_process_setup+0x320>)
  400f44:	4790      	blx	r2
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  400f46:	f242 30b0 	movw	r0, #9136	; 0x23b0
  400f4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400f4e:	88c1      	ldrh	r1, [r0, #6]
  400f50:	8983      	ldrh	r3, [r0, #12]
  400f52:	428b      	cmp	r3, r1
  400f54:	d913      	bls.n	400f7e <udc_process_setup+0x1ae>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  400f56:	f242 32b0 	movw	r2, #9136	; 0x23b0
  400f5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  400f5e:	8191      	strh	r1, [r2, #12]
	}
	return true;
  400f60:	f04f 0001 	mov.w	r0, #1
  400f64:	e1c6      	b.n	4012f4 <udc_process_setup+0x524>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
  400f66:	f04f 0000 	mov.w	r0, #0
  400f6a:	e1c3      	b.n	4012f4 <udc_process_setup+0x524>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
  400f6c:	f04f 0000 	mov.w	r0, #0
  400f70:	e1c0      	b.n	4012f4 <udc_process_setup+0x524>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
  400f72:	f04f 0000 	mov.w	r0, #0
  400f76:	e1bd      	b.n	4012f4 <udc_process_setup+0x524>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
  400f78:	f04f 0000 	mov.w	r0, #0
  400f7c:	e1ba      	b.n	4012f4 <udc_process_setup+0x524>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
  400f7e:	f04f 0001 	mov.w	r0, #1
  400f82:	e1b7      	b.n	4012f4 <udc_process_setup+0x524>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
  400f84:	2a01      	cmp	r2, #1
  400f86:	d10d      	bne.n	400fa4 <udc_process_setup+0x1d4>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
  400f88:	f242 0028 	movw	r0, #8232	; 0x2028
  400f8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  400f90:	f04f 0101 	mov.w	r1, #1
  400f94:	f643 2215 	movw	r2, #14869	; 0x3a15
  400f98:	f2c0 0240 	movt	r2, #64	; 0x40
  400f9c:	4790      	blx	r2
	return true;
  400f9e:	f04f 0001 	mov.w	r0, #1
  400fa2:	e1a7      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
  400fa4:	f04f 0000 	mov.w	r0, #0
  400fa8:	e1a4      	b.n	4012f4 <udc_process_setup+0x524>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400faa:	2801      	cmp	r0, #1
  400fac:	d134      	bne.n	401018 <udc_process_setup+0x248>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  400fae:	f242 31b0 	movw	r1, #9136	; 0x23b0
  400fb2:	f2c2 0100 	movt	r1, #8192	; 0x2000
  400fb6:	784b      	ldrb	r3, [r1, #1]
  400fb8:	2b0a      	cmp	r3, #10
  400fba:	d12d      	bne.n	401018 <udc_process_setup+0x248>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
  400fbc:	2a01      	cmp	r2, #1
  400fbe:	d11f      	bne.n	401000 <udc_process_setup+0x230>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
  400fc0:	4851      	ldr	r0, [pc, #324]	; (401108 <udc_process_setup+0x338>)
  400fc2:	7803      	ldrb	r3, [r0, #0]
  400fc4:	b1fb      	cbz	r3, 401006 <udc_process_setup+0x236>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400fc6:	4c4b      	ldr	r4, [pc, #300]	; (4010f4 <udc_process_setup+0x324>)
  400fc8:	7924      	ldrb	r4, [r4, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400fca:	4d50      	ldr	r5, [pc, #320]	; (40110c <udc_process_setup+0x33c>)
  400fcc:	682d      	ldr	r5, [r5, #0]
  400fce:	6829      	ldr	r1, [r5, #0]
  400fd0:	790a      	ldrb	r2, [r1, #4]
  400fd2:	42a2      	cmp	r2, r4
  400fd4:	d91a      	bls.n	40100c <udc_process_setup+0x23c>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  400fd6:	4620      	mov	r0, r4
  400fd8:	f04f 0100 	mov.w	r1, #0
  400fdc:	4b4c      	ldr	r3, [pc, #304]	; (401110 <udc_process_setup+0x340>)
  400fde:	4798      	blx	r3
  400fe0:	b1b8      	cbz	r0, 401012 <udc_process_setup+0x242>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400fe2:	6868      	ldr	r0, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
  400fe4:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
  400fe8:	68ca      	ldr	r2, [r1, #12]
  400fea:	4790      	blx	r2
  400fec:	4b49      	ldr	r3, [pc, #292]	; (401114 <udc_process_setup+0x344>)
  400fee:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
  400ff0:	4618      	mov	r0, r3
  400ff2:	f04f 0101 	mov.w	r1, #1
  400ff6:	4a3e      	ldr	r2, [pc, #248]	; (4010f0 <udc_process_setup+0x320>)
  400ff8:	4790      	blx	r2
	return true;
  400ffa:	f04f 0001 	mov.w	r0, #1
  400ffe:	e179      	b.n	4012f4 <udc_process_setup+0x524>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
  401000:	f04f 0000 	mov.w	r0, #0
  401004:	e176      	b.n	4012f4 <udc_process_setup+0x524>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
  401006:	f04f 0000 	mov.w	r0, #0
  40100a:	e173      	b.n	4012f4 <udc_process_setup+0x524>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
  40100c:	f04f 0000 	mov.w	r0, #0
  401010:	e170      	b.n	4012f4 <udc_process_setup+0x524>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
  401012:	f04f 0000 	mov.w	r0, #0
  401016:	e16d      	b.n	4012f4 <udc_process_setup+0x524>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  401018:	2802      	cmp	r0, #2
  40101a:	f040 816d 	bne.w	4012f8 <udc_process_setup+0x528>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  40101e:	f242 30b0 	movw	r0, #9136	; 0x23b0
  401022:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401026:	7841      	ldrb	r1, [r0, #1]
  401028:	2900      	cmp	r1, #0
  40102a:	f040 815b 	bne.w	4012e4 <udc_process_setup+0x514>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  40102e:	2a02      	cmp	r2, #2
  401030:	d10d      	bne.n	40104e <udc_process_setup+0x27e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  401032:	4a30      	ldr	r2, [pc, #192]	; (4010f4 <udc_process_setup+0x324>)
  401034:	7910      	ldrb	r0, [r2, #4]
  401036:	4b38      	ldr	r3, [pc, #224]	; (401118 <udc_process_setup+0x348>)
  401038:	4798      	blx	r3
  40103a:	4938      	ldr	r1, [pc, #224]	; (40111c <udc_process_setup+0x34c>)
  40103c:	8008      	strh	r0, [r1, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  40103e:	4608      	mov	r0, r1
  401040:	f04f 0102 	mov.w	r1, #2
  401044:	4a2a      	ldr	r2, [pc, #168]	; (4010f0 <udc_process_setup+0x320>)
  401046:	4790      	blx	r2
			sizeof(udc_ep_status));
	return true;
  401048:	f04f 0001 	mov.w	r0, #1
  40104c:	e152      	b.n	4012f4 <udc_process_setup+0x524>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
  40104e:	f04f 0000 	mov.w	r0, #0
  401052:	e14f      	b.n	4012f4 <udc_process_setup+0x524>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  401054:	f010 031f 	ands.w	r3, r0, #31
  401058:	f040 80c8 	bne.w	4011ec <udc_process_setup+0x41c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  40105c:	f242 31b0 	movw	r1, #9136	; 0x23b0
  401060:	f2c2 0100 	movt	r1, #8192	; 0x2000
  401064:	784a      	ldrb	r2, [r1, #1]
  401066:	f102 30ff 	add.w	r0, r2, #4294967295
  40106a:	2808      	cmp	r0, #8
  40106c:	f200 80be 	bhi.w	4011ec <udc_process_setup+0x41c>
  401070:	e8df f010 	tbh	[pc, r0, lsl #1]
  401074:	00bc001e 	.word	0x00bc001e
  401078:	00bc013b 	.word	0x00bc013b
  40107c:	00bc0009 	.word	0x00bc0009
  401080:	00bc00bc 	.word	0x00bc00bc
  401084:	0056      	.short	0x0056
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  401086:	f242 30b0 	movw	r0, #9136	; 0x23b0
  40108a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40108e:	88c1      	ldrh	r1, [r0, #6]
  401090:	b959      	cbnz	r1, 4010aa <udc_process_setup+0x2da>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
  401092:	f242 33b0 	movw	r3, #9136	; 0x23b0
  401096:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40109a:	f640 4201 	movw	r2, #3073	; 0xc01
  40109e:	f2c0 0240 	movt	r2, #64	; 0x40
  4010a2:	611a      	str	r2, [r3, #16]
	return true;
  4010a4:	f04f 0001 	mov.w	r0, #1
  4010a8:	e124      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  4010aa:	f04f 0000 	mov.w	r0, #0
  4010ae:	e121      	b.n	4012f4 <udc_process_setup+0x524>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  4010b0:	f242 30b0 	movw	r0, #9136	; 0x23b0
  4010b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4010b8:	88c1      	ldrh	r1, [r0, #6]
  4010ba:	b989      	cbnz	r1, 4010e0 <udc_process_setup+0x310>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  4010bc:	f242 33b0 	movw	r3, #9136	; 0x23b0
  4010c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4010c4:	885a      	ldrh	r2, [r3, #2]
  4010c6:	2a01      	cmp	r2, #1
  4010c8:	d10d      	bne.n	4010e6 <udc_process_setup+0x316>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  4010ca:	f242 0026 	movw	r0, #8230	; 0x2026
  4010ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4010d2:	8801      	ldrh	r1, [r0, #0]
  4010d4:	f021 0302 	bic.w	r3, r1, #2
  4010d8:	8003      	strh	r3, [r0, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
  4010da:	f04f 0001 	mov.w	r0, #1
  4010de:	e109      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  4010e0:	f04f 0000 	mov.w	r0, #0
  4010e4:	e106      	b.n	4012f4 <udc_process_setup+0x524>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
  4010e6:	f04f 0000 	mov.w	r0, #0
  4010ea:	e103      	b.n	4012f4 <udc_process_setup+0x524>
  4010ec:	20000104 	.word	0x20000104
  4010f0:	00403a15 	.word	0x00403a15
  4010f4:	200023b0 	.word	0x200023b0
  4010f8:	2000019c 	.word	0x2000019c
  4010fc:	2000017c 	.word	0x2000017c
  401100:	20000178 	.word	0x20000178
  401104:	20000188 	.word	0x20000188
  401108:	20002028 	.word	0x20002028
  40110c:	20002020 	.word	0x20002020
  401110:	00400b75 	.word	0x00400b75
  401114:	2000201c 	.word	0x2000201c
  401118:	00403b91 	.word	0x00403b91
  40111c:	20002024 	.word	0x20002024
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
  401120:	f242 32b0 	movw	r2, #9136	; 0x23b0
  401124:	f2c2 0200 	movt	r2, #8192	; 0x2000
  401128:	88d0      	ldrh	r0, [r2, #6]
  40112a:	2800      	cmp	r0, #0
  40112c:	d14c      	bne.n	4011c8 <udc_process_setup+0x3f8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
  40112e:	f643 11d1 	movw	r1, #14801	; 0x39d1
  401132:	f2c0 0140 	movt	r1, #64	; 0x40
  401136:	4788      	blx	r1
  401138:	2800      	cmp	r0, #0
  40113a:	d048      	beq.n	4011ce <udc_process_setup+0x3fe>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  40113c:	f242 33b0 	movw	r3, #9136	; 0x23b0
  401140:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401144:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
  401146:	f240 1004 	movw	r0, #260	; 0x104
  40114a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40114e:	6801      	ldr	r1, [r0, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  401150:	7c4b      	ldrb	r3, [r1, #17]
  401152:	429a      	cmp	r2, r3
  401154:	dc3e      	bgt.n	4011d4 <udc_process_setup+0x404>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
  401156:	f640 5225 	movw	r2, #3365	; 0xd25
  40115a:	f2c0 0240 	movt	r2, #64	; 0x40
  40115e:	4790      	blx	r2

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  401160:	f242 30b0 	movw	r0, #9136	; 0x23b0
  401164:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401168:	7881      	ldrb	r1, [r0, #2]
  40116a:	f242 0328 	movw	r3, #8232	; 0x2028
  40116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401172:	7019      	strb	r1, [r3, #0]
	if (udc_num_configuration == 0) {
  401174:	b389      	cbz	r1, 4011da <udc_process_setup+0x40a>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  401176:	f101 33ff 	add.w	r3, r1, #4294967295
  40117a:	f240 1204 	movw	r2, #260	; 0x104
  40117e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  401182:	6852      	ldr	r2, [r2, #4]
  401184:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  401188:	f242 0120 	movw	r1, #8224	; 0x2020
  40118c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  401190:	6008      	str	r0, [r1, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401192:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  401196:	791a      	ldrb	r2, [r3, #4]
  401198:	b312      	cbz	r2, 4011e0 <udc_process_setup+0x410>
  40119a:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  40119e:	4626      	mov	r6, r4
  4011a0:	f640 451d 	movw	r5, #3101	; 0xc1d
  4011a4:	f2c0 0540 	movt	r5, #64	; 0x40
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4011a8:	460f      	mov	r7, r1
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  4011aa:	4620      	mov	r0, r4
  4011ac:	4631      	mov	r1, r6
  4011ae:	47a8      	blx	r5
  4011b0:	b1c8      	cbz	r0, 4011e6 <udc_process_setup+0x416>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  4011b2:	f104 0401 	add.w	r4, r4, #1
  4011b6:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4011b8:	6838      	ldr	r0, [r7, #0]
  4011ba:	6801      	ldr	r1, [r0, #0]
  4011bc:	790b      	ldrb	r3, [r1, #4]
  4011be:	42a3      	cmp	r3, r4
  4011c0:	d8f3      	bhi.n	4011aa <udc_process_setup+0x3da>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
  4011c2:	f04f 0001 	mov.w	r0, #1
  4011c6:	e095      	b.n	4012f4 <udc_process_setup+0x524>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  4011c8:	f04f 0000 	mov.w	r0, #0
  4011cc:	e092      	b.n	4012f4 <udc_process_setup+0x524>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
  4011ce:	f04f 0000 	mov.w	r0, #0
  4011d2:	e08f      	b.n	4012f4 <udc_process_setup+0x524>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
  4011d4:	f04f 0000 	mov.w	r0, #0
  4011d8:	e08c      	b.n	4012f4 <udc_process_setup+0x524>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
  4011da:	f04f 0001 	mov.w	r0, #1
  4011de:	e089      	b.n	4012f4 <udc_process_setup+0x524>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
  4011e0:	f04f 0001 	mov.w	r0, #1
  4011e4:	e086      	b.n	4012f4 <udc_process_setup+0x524>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
  4011e6:	f04f 0000 	mov.w	r0, #0
  4011ea:	e083      	b.n	4012f4 <udc_process_setup+0x524>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  4011ec:	2b01      	cmp	r3, #1
  4011ee:	d12d      	bne.n	40124c <udc_process_setup+0x47c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  4011f0:	f242 31b0 	movw	r1, #9136	; 0x23b0
  4011f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4011f8:	784a      	ldrb	r2, [r1, #1]
  4011fa:	2a0b      	cmp	r2, #11
  4011fc:	d126      	bne.n	40124c <udc_process_setup+0x47c>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
  4011fe:	f242 30b0 	movw	r0, #9136	; 0x23b0
  401202:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401206:	88c2      	ldrh	r2, [r0, #6]
  401208:	b9ba      	cbnz	r2, 40123a <udc_process_setup+0x46a>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
  40120a:	f242 0328 	movw	r3, #8232	; 0x2028
  40120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401212:	7819      	ldrb	r1, [r3, #0]
  401214:	b1a1      	cbz	r1, 401240 <udc_process_setup+0x470>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  401216:	f242 35b0 	movw	r5, #9136	; 0x23b0
  40121a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  40121e:	792c      	ldrb	r4, [r5, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  401220:	886d      	ldrh	r5, [r5, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
  401222:	4620      	mov	r0, r4
  401224:	f640 4289 	movw	r2, #3209	; 0xc89
  401228:	f2c0 0240 	movt	r2, #64	; 0x40
  40122c:	4790      	blx	r2
  40122e:	b150      	cbz	r0, 401246 <udc_process_setup+0x476>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
  401230:	4620      	mov	r0, r4
  401232:	b2e9      	uxtb	r1, r5
  401234:	4b7f      	ldr	r3, [pc, #508]	; (401434 <udc_process_setup+0x664>)
  401236:	4798      	blx	r3
  401238:	e05c      	b.n	4012f4 <udc_process_setup+0x524>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
  40123a:	f04f 0000 	mov.w	r0, #0
  40123e:	e059      	b.n	4012f4 <udc_process_setup+0x524>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
  401240:	f04f 0000 	mov.w	r0, #0
  401244:	e056      	b.n	4012f4 <udc_process_setup+0x524>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
		return false;
  401246:	f04f 0000 	mov.w	r0, #0
  40124a:	e053      	b.n	4012f4 <udc_process_setup+0x524>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  40124c:	2b02      	cmp	r3, #2
  40124e:	d153      	bne.n	4012f8 <udc_process_setup+0x528>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  401250:	f242 33b0 	movw	r3, #9136	; 0x23b0
  401254:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401258:	7858      	ldrb	r0, [r3, #1]
  40125a:	2801      	cmp	r0, #1
  40125c:	d002      	beq.n	401264 <udc_process_setup+0x494>
  40125e:	2803      	cmp	r0, #3
  401260:	d146      	bne.n	4012f0 <udc_process_setup+0x520>
  401262:	e01c      	b.n	40129e <udc_process_setup+0x4ce>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  401264:	f242 33b0 	movw	r3, #9136	; 0x23b0
  401268:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40126c:	88d8      	ldrh	r0, [r3, #6]
  40126e:	b980      	cbnz	r0, 401292 <udc_process_setup+0x4c2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  401270:	f242 31b0 	movw	r1, #9136	; 0x23b0
  401274:	f2c2 0100 	movt	r1, #8192	; 0x2000
  401278:	884a      	ldrh	r2, [r1, #2]
  40127a:	b96a      	cbnz	r2, 401298 <udc_process_setup+0x4c8>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  40127c:	f242 33b0 	movw	r3, #9136	; 0x23b0
  401280:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401284:	7918      	ldrb	r0, [r3, #4]
  401286:	f643 5101 	movw	r1, #15617	; 0x3d01
  40128a:	f2c0 0140 	movt	r1, #64	; 0x40
  40128e:	4788      	blx	r1
  401290:	e030      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  401292:	f04f 0000 	mov.w	r0, #0
  401296:	e02d      	b.n	4012f4 <udc_process_setup+0x524>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
  401298:	f04f 0000 	mov.w	r0, #0
  40129c:	e02a      	b.n	4012f4 <udc_process_setup+0x524>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  40129e:	f242 31b0 	movw	r1, #9136	; 0x23b0
  4012a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4012a6:	88ca      	ldrh	r2, [r1, #6]
  4012a8:	b9b2      	cbnz	r2, 4012d8 <udc_process_setup+0x508>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  4012aa:	f242 33b0 	movw	r3, #9136	; 0x23b0
  4012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4012b2:	8858      	ldrh	r0, [r3, #2]
  4012b4:	b998      	cbnz	r0, 4012de <udc_process_setup+0x50e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  4012b6:	f242 34b0 	movw	r4, #9136	; 0x23b0
  4012ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4012be:	7920      	ldrb	r0, [r4, #4]
  4012c0:	f643 71a5 	movw	r1, #16293	; 0x3fa5
  4012c4:	f2c0 0140 	movt	r1, #64	; 0x40
  4012c8:	4788      	blx	r1
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  4012ca:	7920      	ldrb	r0, [r4, #4]
  4012cc:	f643 32e1 	movw	r2, #15329	; 0x3be1
  4012d0:	f2c0 0240 	movt	r2, #64	; 0x40
  4012d4:	4790      	blx	r2
  4012d6:	e00d      	b.n	4012f4 <udc_process_setup+0x524>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  4012d8:	f04f 0000 	mov.w	r0, #0
  4012dc:	e00a      	b.n	4012f4 <udc_process_setup+0x524>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
  4012de:	f04f 0000 	mov.w	r0, #0
  4012e2:	e007      	b.n	4012f4 <udc_process_setup+0x524>
				break;
			}
		}
#endif
	}
	return false;
  4012e4:	f04f 0000 	mov.w	r0, #0
  4012e8:	e004      	b.n	4012f4 <udc_process_setup+0x524>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
  4012ea:	f04f 0000 	mov.w	r0, #0
  4012ee:	e001      	b.n	4012f4 <udc_process_setup+0x524>
				break;
			}
		}
#endif
	}
	return false;
  4012f0:	f04f 0000 	mov.w	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
  4012f4:	2800      	cmp	r0, #0
  4012f6:	d17b      	bne.n	4013f0 <udc_process_setup+0x620>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  4012f8:	f242 30b0 	movw	r0, #9136	; 0x23b0
  4012fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401300:	7801      	ldrb	r1, [r0, #0]
  401302:	f001 031f 	and.w	r3, r1, #31
  401306:	2b01      	cmp	r3, #1
  401308:	d12d      	bne.n	401366 <udc_process_setup+0x596>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  40130a:	f242 0228 	movw	r2, #8232	; 0x2028
  40130e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  401312:	7810      	ldrb	r0, [r2, #0]
  401314:	b338      	cbz	r0, 401366 <udc_process_setup+0x596>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  401316:	f242 35b0 	movw	r5, #9136	; 0x23b0
  40131a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  40131e:	792c      	ldrb	r4, [r5, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  401320:	f242 0120 	movw	r1, #8224	; 0x2020
  401324:	f2c2 0100 	movt	r1, #8192	; 0x2000
  401328:	680d      	ldr	r5, [r1, #0]
  40132a:	682b      	ldr	r3, [r5, #0]
  40132c:	791a      	ldrb	r2, [r3, #4]
  40132e:	42a2      	cmp	r2, r4
  401330:	d919      	bls.n	401366 <udc_process_setup+0x596>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  401332:	4620      	mov	r0, r4
  401334:	f04f 0100 	mov.w	r1, #0
  401338:	f640 3375 	movw	r3, #2933	; 0xb75
  40133c:	f2c0 0340 	movt	r3, #64	; 0x40
  401340:	4798      	blx	r3
  401342:	b180      	cbz	r0, 401366 <udc_process_setup+0x596>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  401344:	6868      	ldr	r0, [r5, #4]
  401346:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  40134a:	68e9      	ldr	r1, [r5, #12]
  40134c:	4788      	blx	r1
  40134e:	4601      	mov	r1, r0
  401350:	4620      	mov	r0, r4
  401352:	f640 3275 	movw	r2, #2933	; 0xb75
  401356:	f2c0 0240 	movt	r2, #64	; 0x40
  40135a:	4790      	blx	r2
  40135c:	b118      	cbz	r0, 401366 <udc_process_setup+0x596>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
  40135e:	68ab      	ldr	r3, [r5, #8]
  401360:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
  401362:	2800      	cmp	r0, #0
  401364:	d147      	bne.n	4013f6 <udc_process_setup+0x626>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  401366:	f242 30b0 	movw	r0, #9136	; 0x23b0
  40136a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40136e:	7801      	ldrb	r1, [r0, #0]
  401370:	f001 021f 	and.w	r2, r1, #31
  401374:	2a02      	cmp	r2, #2
  401376:	d141      	bne.n	4013fc <udc_process_setup+0x62c>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  401378:	f242 0328 	movw	r3, #8232	; 0x2028
  40137c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401380:	7818      	ldrb	r0, [r3, #0]
  401382:	b330      	cbz	r0, 4013d2 <udc_process_setup+0x602>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401384:	f242 0120 	movw	r1, #8224	; 0x2020
  401388:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40138c:	680b      	ldr	r3, [r1, #0]
  40138e:	681a      	ldr	r2, [r3, #0]
  401390:	7910      	ldrb	r0, [r2, #4]
  401392:	b308      	cbz	r0, 4013d8 <udc_process_setup+0x608>
  401394:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  401398:	f640 3675 	movw	r6, #2933	; 0xb75
  40139c:	f2c0 0640 	movt	r6, #64	; 0x40
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4013a0:	f242 0720 	movw	r7, #8224	; 0x2020
  4013a4:	f2c2 0700 	movt	r7, #8192	; 0x2000
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  4013a8:	685d      	ldr	r5, [r3, #4]
  4013aa:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  4013ae:	68eb      	ldr	r3, [r5, #12]
  4013b0:	4798      	blx	r3
  4013b2:	4601      	mov	r1, r0
  4013b4:	4620      	mov	r0, r4
  4013b6:	47b0      	blx	r6
  4013b8:	b188      	cbz	r0, 4013de <udc_process_setup+0x60e>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
  4013ba:	68a9      	ldr	r1, [r5, #8]
  4013bc:	4788      	blx	r1
  4013be:	b988      	cbnz	r0, 4013e4 <udc_process_setup+0x614>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  4013c0:	f104 0401 	add.w	r4, r4, #1
  4013c4:	b2e4      	uxtb	r4, r4
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4013c6:	683b      	ldr	r3, [r7, #0]
  4013c8:	681a      	ldr	r2, [r3, #0]
  4013ca:	7911      	ldrb	r1, [r2, #4]
  4013cc:	42a1      	cmp	r1, r4
  4013ce:	d8eb      	bhi.n	4013a8 <udc_process_setup+0x5d8>
  4013d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
  4013d2:	f04f 0000 	mov.w	r0, #0
  4013d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
  4013d8:	f04f 0000 	mov.w	r0, #0
  4013dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
			return false;
  4013de:	f04f 0000 	mov.w	r0, #0
  4013e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
  4013e4:	f04f 0001 	mov.w	r0, #1
  4013e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
  4013ea:	f04f 0000 	mov.w	r0, #0
  4013ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
  4013f0:	f04f 0001 	mov.w	r0, #1
  4013f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
			return true;
  4013f6:	f04f 0001 	mov.w	r0, #1
  4013fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  4013fc:	f04f 0000 	mov.w	r0, #0
  401400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  401402:	f010 0f60 	tst.w	r0, #96	; 0x60
  401406:	f47f af77 	bne.w	4012f8 <udc_process_setup+0x528>
  40140a:	e623      	b.n	401054 <udc_process_setup+0x284>
  40140c:	f010 0f60 	tst.w	r0, #96	; 0x60
  401410:	f47f af72 	bne.w	4012f8 <udc_process_setup+0x528>
  401414:	e4f4      	b.n	400e00 <udc_process_setup+0x30>
  401416:	b264      	sxtb	r4, r4
  401418:	2c00      	cmp	r4, #0
  40141a:	f43f ad7e 	beq.w	400f1a <udc_process_setup+0x14a>
  40141e:	f103 0302 	add.w	r3, r3, #2
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  401422:	5c84      	ldrb	r4, [r0, r2]
  401424:	805c      	strh	r4, [r3, #2]
  401426:	f102 0201 	add.w	r2, r2, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  40142a:	b2d4      	uxtb	r4, r2
  40142c:	428c      	cmp	r4, r1
  40142e:	f4ff ad74 	bcc.w	400f1a <udc_process_setup+0x14a>
  401432:	e580      	b.n	400f36 <udc_process_setup+0x166>
  401434:	00400c1d 	.word	0x00400c1d

00401438 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
  401438:	f242 0330 	movw	r3, #8240	; 0x2030
  40143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401440:	6818      	ldr	r0, [r3, #0]
  401442:	b9d8      	cbnz	r0, 40147c <cpu_irq_enter_critical+0x44>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401444:	f3ef 8110 	mrs	r1, PRIMASK
		if (cpu_irq_is_enabled()) {
  401448:	b989      	cbnz	r1, 40146e <cpu_irq_enter_critical+0x36>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40144a:	b672      	cpsid	i
  40144c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
  401450:	f240 10a0 	movw	r0, #416	; 0x1a0
  401454:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401458:	f04f 0100 	mov.w	r1, #0
  40145c:	7001      	strb	r1, [r0, #0]
			cpu_irq_prev_interrupt_state = true;
  40145e:	f242 0334 	movw	r3, #8244	; 0x2034
  401462:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401466:	f04f 0201 	mov.w	r2, #1
  40146a:	701a      	strb	r2, [r3, #0]
  40146c:	e006      	b.n	40147c <cpu_irq_enter_critical+0x44>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
  40146e:	f242 0334 	movw	r3, #8244	; 0x2034
  401472:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401476:	f04f 0200 	mov.w	r2, #0
  40147a:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
  40147c:	f242 0030 	movw	r0, #8240	; 0x2030
  401480:	f2c2 0000 	movt	r0, #8192	; 0x2000
  401484:	6801      	ldr	r1, [r0, #0]
  401486:	f101 0101 	add.w	r1, r1, #1
  40148a:	6001      	str	r1, [r0, #0]
  40148c:	4770      	bx	lr
  40148e:	bf00      	nop

00401490 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
  401490:	f242 0330 	movw	r3, #8240	; 0x2030
  401494:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401498:	681a      	ldr	r2, [r3, #0]
  40149a:	f102 30ff 	add.w	r0, r2, #4294967295
  40149e:	6018      	str	r0, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
  4014a0:	6819      	ldr	r1, [r3, #0]
  4014a2:	b979      	cbnz	r1, 4014c4 <cpu_irq_leave_critical+0x34>
  4014a4:	f242 0334 	movw	r3, #8244	; 0x2034
  4014a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4014ac:	781a      	ldrb	r2, [r3, #0]
  4014ae:	b14a      	cbz	r2, 4014c4 <cpu_irq_leave_critical+0x34>
		cpu_irq_enable();
  4014b0:	f240 10a0 	movw	r0, #416	; 0x1a0
  4014b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4014b8:	f04f 0101 	mov.w	r1, #1
  4014bc:	7001      	strb	r1, [r0, #0]
  4014be:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4014c2:	b662      	cpsie	i
  4014c4:	4770      	bx	lr
  4014c6:	bf00      	nop

004014c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4014c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4014cc:	460c      	mov	r4, r1
  4014ce:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  4014d0:	bb48      	cbnz	r0, 401526 <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
  4014d2:	2a00      	cmp	r2, #0
  4014d4:	dd2b      	ble.n	40152e <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
  4014d6:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4014d8:	f242 36a8 	movw	r6, #9128	; 0x23a8
  4014dc:	f2c2 0600 	movt	r6, #8192	; 0x2000
  4014e0:	f242 35a0 	movw	r5, #9120	; 0x23a0
  4014e4:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4014e8:	ea6f 0901 	mvn.w	r9, r1
  4014ec:	eb07 0009 	add.w	r0, r7, r9
  4014f0:	f000 0901 	and.w	r9, r0, #1
  4014f4:	6830      	ldr	r0, [r6, #0]
  4014f6:	682b      	ldr	r3, [r5, #0]
  4014f8:	4798      	blx	r3
		ptr++;
  4014fa:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4014fe:	42bc      	cmp	r4, r7
  401500:	d119      	bne.n	401536 <_read+0x6e>
  401502:	e00d      	b.n	401520 <_read+0x58>
		ptr_get(stdio_base, ptr);
  401504:	6830      	ldr	r0, [r6, #0]
  401506:	682b      	ldr	r3, [r5, #0]
  401508:	4621      	mov	r1, r4
  40150a:	4798      	blx	r3
		ptr++;
  40150c:	f104 0401 	add.w	r4, r4, #1
  401510:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  401512:	6830      	ldr	r0, [r6, #0]
  401514:	682a      	ldr	r2, [r5, #0]
  401516:	4790      	blx	r2
		ptr++;
  401518:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40151c:	42bc      	cmp	r4, r7
  40151e:	d1f1      	bne.n	401504 <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  401520:	4640      	mov	r0, r8
  401522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  401526:	f04f 30ff 	mov.w	r0, #4294967295
  40152a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
  40152e:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  401532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401536:	f1b9 0f00 	cmp.w	r9, #0
  40153a:	d0e3      	beq.n	401504 <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40153c:	6830      	ldr	r0, [r6, #0]
  40153e:	682a      	ldr	r2, [r5, #0]
  401540:	4621      	mov	r1, r4
  401542:	4790      	blx	r2
		ptr++;
  401544:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  401548:	42bc      	cmp	r4, r7
  40154a:	d1db      	bne.n	401504 <_read+0x3c>
  40154c:	e7e8      	b.n	401520 <_read+0x58>
  40154e:	bf00      	nop

00401550 <stdio_usb_getchar>:

	return udi_cdc_putc(data) ? 0 : -1;
}

void stdio_usb_getchar (void volatile * unused, char *data)
{
  401550:	b510      	push	{r4, lr}
  401552:	460c      	mov	r4, r1
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
  401554:	f242 0335 	movw	r3, #8245	; 0x2035
  401558:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40155c:	7818      	ldrb	r0, [r3, #0]
  40155e:	b908      	cbnz	r0, 401564 <stdio_usb_getchar+0x14>
		*data = 0;  // -1
  401560:	7008      	strb	r0, [r1, #0]
		return;
  401562:	bd10      	pop	{r4, pc}
	}

	*data = (char)udi_cdc_getc();
  401564:	f640 1191 	movw	r1, #2449	; 0x991
  401568:	f2c0 0140 	movt	r1, #64	; 0x40
  40156c:	4788      	blx	r1
  40156e:	7020      	strb	r0, [r4, #0]
  401570:	bd10      	pop	{r4, pc}
  401572:	bf00      	nop

00401574 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
  401574:	b508      	push	{r3, lr}
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
  401576:	f242 0335 	movw	r3, #8245	; 0x2035
  40157a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40157e:	7818      	ldrb	r0, [r3, #0]
  401580:	b158      	cbz	r0, 40159a <stdio_usb_putchar+0x26>
		return 0;  // -1
	}

	return udi_cdc_putc(data) ? 0 : -1;
  401582:	4608      	mov	r0, r1
  401584:	f640 21fd 	movw	r1, #2813	; 0xafd
  401588:	f2c0 0140 	movt	r1, #64	; 0x40
  40158c:	4788      	blx	r1
  40158e:	2800      	cmp	r0, #0
  401590:	bf0c      	ite	eq
  401592:	f04f 30ff 	moveq.w	r0, #4294967295
  401596:	2000      	movne	r0, #0
  401598:	bd08      	pop	{r3, pc}
{
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
		return 0;  // -1
  40159a:	f04f 0000 	mov.w	r0, #0
	}

	return udi_cdc_putc(data) ? 0 : -1;
}
  40159e:	bd08      	pop	{r3, pc}

004015a0 <stdio_usb_enable>:
	*data = (char)udi_cdc_getc();
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
  4015a0:	f04f 0001 	mov.w	r0, #1
  4015a4:	f242 0335 	movw	r3, #8245	; 0x2035
  4015a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4015ac:	7018      	strb	r0, [r3, #0]
	return true;
}
  4015ae:	4770      	bx	lr

004015b0 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
  4015b0:	f242 0335 	movw	r3, #8245	; 0x2035
  4015b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4015b8:	f04f 0200 	mov.w	r2, #0
  4015bc:	701a      	strb	r2, [r3, #0]
  4015be:	4770      	bx	lr

004015c0 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
  4015c0:	b570      	push	{r4, r5, r6, lr}
	stdio_base = NULL;
  4015c2:	f04f 0400 	mov.w	r4, #0
  4015c6:	f242 33a8 	movw	r3, #9128	; 0x23a8
  4015ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4015ce:	601c      	str	r4, [r3, #0]
	ptr_put = stdio_usb_putchar;
  4015d0:	f242 30a4 	movw	r0, #9124	; 0x23a4
  4015d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4015d8:	f241 5275 	movw	r2, #5493	; 0x1575
  4015dc:	f2c0 0240 	movt	r2, #64	; 0x40
  4015e0:	6002      	str	r2, [r0, #0]
	ptr_get = stdio_usb_getchar;
  4015e2:	f242 31a0 	movw	r1, #9120	; 0x23a0
  4015e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4015ea:	f241 5551 	movw	r5, #5457	; 0x1551
  4015ee:	f2c0 0540 	movt	r5, #64	; 0x40
  4015f2:	600d      	str	r5, [r1, #0]
	/*
	 * Start and attach USB CDC device interface for devices with
	 * integrated USB interfaces.  Assume the VBUS is present if
	 * VBUS monitoring is not available.
	 */
	udc_start ();
  4015f4:	f640 5615 	movw	r6, #3349	; 0xd15
  4015f8:	f2c0 0640 	movt	r6, #64	; 0x40
  4015fc:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
# endif
# if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4015fe:	f241 16f0 	movw	r6, #4592	; 0x11f0
  401602:	f2c2 0600 	movt	r6, #8192	; 0x2000
  401606:	6833      	ldr	r3, [r6, #0]
  401608:	6898      	ldr	r0, [r3, #8]
  40160a:	4621      	mov	r1, r4
  40160c:	f649 25a9 	movw	r5, #39593	; 0x9aa9
  401610:	f2c0 0540 	movt	r5, #64	; 0x40
  401614:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401616:	6830      	ldr	r0, [r6, #0]
  401618:	6840      	ldr	r0, [r0, #4]
  40161a:	4621      	mov	r1, r4
  40161c:	47a8      	blx	r5
  40161e:	bd70      	pop	{r4, r5, r6, pc}

00401620 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401624:	460d      	mov	r5, r1
  401626:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401628:	f100 30ff 	add.w	r0, r0, #4294967295
  40162c:	2802      	cmp	r0, #2
  40162e:	d824      	bhi.n	40167a <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
  401630:	b332      	cbz	r2, 401680 <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401632:	f242 36a8 	movw	r6, #9128	; 0x23a8
  401636:	f2c2 0600 	movt	r6, #8192	; 0x2000
  40163a:	f242 37a4 	movw	r7, #9124	; 0x23a4
  40163e:	f2c2 0700 	movt	r7, #8192	; 0x2000
  401642:	f04f 0400 	mov.w	r4, #0
  401646:	f102 39ff 	add.w	r9, r2, #4294967295
  40164a:	f009 0901 	and.w	r9, r9, #1
  40164e:	6830      	ldr	r0, [r6, #0]
  401650:	683b      	ldr	r3, [r7, #0]
  401652:	5d09      	ldrb	r1, [r1, r4]
  401654:	4798      	blx	r3
  401656:	42a0      	cmp	r0, r4
  401658:	da1a      	bge.n	401690 <_write+0x70>
  40165a:	e014      	b.n	401686 <_write+0x66>
  40165c:	6830      	ldr	r0, [r6, #0]
  40165e:	683b      	ldr	r3, [r7, #0]
  401660:	5d29      	ldrb	r1, [r5, r4]
  401662:	4798      	blx	r3
  401664:	2800      	cmp	r0, #0
  401666:	db0e      	blt.n	401686 <_write+0x66>
			return -1;
		}
		++nChars;
  401668:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40166c:	6830      	ldr	r0, [r6, #0]
  40166e:	683a      	ldr	r2, [r7, #0]
  401670:	5d29      	ldrb	r1, [r5, r4]
  401672:	4790      	blx	r2
  401674:	2800      	cmp	r0, #0
  401676:	da1d      	bge.n	4016b4 <_write+0x94>
  401678:	e005      	b.n	401686 <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40167a:	f04f 34ff 	mov.w	r4, #4294967295
  40167e:	e004      	b.n	40168a <_write+0x6a>
	}

	for (; len != 0; --len) {
  401680:	f04f 0400 	mov.w	r4, #0
  401684:	e001      	b.n	40168a <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  401686:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40168a:	4620      	mov	r0, r4
  40168c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
  401690:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  401694:	45a0      	cmp	r8, r4
  401696:	d0f8      	beq.n	40168a <_write+0x6a>
  401698:	f1b9 0f00 	cmp.w	r9, #0
  40169c:	d0de      	beq.n	40165c <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40169e:	6830      	ldr	r0, [r6, #0]
  4016a0:	683a      	ldr	r2, [r7, #0]
  4016a2:	5d29      	ldrb	r1, [r5, r4]
  4016a4:	4790      	blx	r2
  4016a6:	2800      	cmp	r0, #0
  4016a8:	dbed      	blt.n	401686 <_write+0x66>
			return -1;
		}
		++nChars;
  4016aa:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4016ae:	45a0      	cmp	r8, r4
  4016b0:	d1d4      	bne.n	40165c <_write+0x3c>
  4016b2:	e7ea      	b.n	40168a <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
  4016b4:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4016b8:	45a0      	cmp	r8, r4
  4016ba:	d1cf      	bne.n	40165c <_write+0x3c>
  4016bc:	e7e5      	b.n	40168a <_write+0x6a>
  4016be:	bf00      	nop

004016c0 <efc_get_wait_state>:
 *
 * \return The number of wait states in cycle (no shift).
 */
uint32_t efc_get_wait_state(Efc *p_efc)
{
	return ((p_efc->EEFC_FMR & EEFC_FMR_FWS_Msk) >> EEFC_FMR_FWS_Pos);
  4016c0:	6800      	ldr	r0, [r0, #0]
}
  4016c2:	f3c0 2003 	ubfx	r0, r0, #8, #4
  4016c6:	4770      	bx	lr

004016c8 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
  4016c8:	b510      	push	{r4, lr}
  4016ca:	4604      	mov	r4, r0
	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
  4016cc:	f1a1 030e 	sub.w	r3, r1, #14
  4016d0:	2b01      	cmp	r3, #1
  4016d2:	d91d      	bls.n	401710 <efc_perform_command+0x48>
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
  4016d4:	f04f 0008 	mov.w	r0, #8
  4016d8:	f2c0 0080 	movt	r0, #128	; 0x80
#elif (SAM3N || SAM3S || SAM4S || SAM3U || SAM4E)
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
  4016dc:	6803      	ldr	r3, [r0, #0]

#elif (SAM3N || SAM3S || SAM4S || SAM3U || SAM4E)
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
  4016de:	f242 0038 	movw	r0, #8248	; 0x2038
  4016e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4016e6:	6003      	str	r3, [r0, #0]
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
#if SAM4S
	uint32_t ul_efc_nb = (p_efc == EFC0) ? 0 : 1;
  4016e8:	f44f 6020 	mov.w	r0, #2560	; 0xa00
  4016ec:	f2c4 000e 	movt	r0, #16398	; 0x400e
	iap_perform_command(ul_efc_nb,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
  4016f0:	b2c9      	uxtb	r1, r1
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
#if SAM4S
	uint32_t ul_efc_nb = (p_efc == EFC0) ? 0 : 1;
	iap_perform_command(ul_efc_nb,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  4016f2:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
  4016f6:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4016fa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
#if SAM4S
	uint32_t ul_efc_nb = (p_efc == EFC0) ? 0 : 1;
	iap_perform_command(ul_efc_nb,
  4016fe:	1a20      	subs	r0, r4, r0
  401700:	bf18      	it	ne
  401702:	2001      	movne	r0, #1
  401704:	4311      	orrs	r1, r2
  401706:	4798      	blx	r3
#else
	iap_perform_command(0,
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
#endif
	return (p_efc->EEFC_FSR & EEFC_ERROR_FLAGS);
  401708:	68a3      	ldr	r3, [r4, #8]
  40170a:	f003 000e 	and.w	r0, r3, #14
  40170e:	bd10      	pop	{r4, pc}
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
		return EFC_RC_NOT_SUPPORT;
  401710:	f04f 30ff 	mov.w	r0, #4294967295
	return efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));

#endif
}
  401714:	bd10      	pop	{r4, pc}
  401716:	bf00      	nop

00401718 <efc_set_wait_state>:
 *
 * \param p_efc Pointer to an EFC instance.
 * \param ul_fws The number of wait states in cycle (no shift).
 */
void efc_set_wait_state(Efc *p_efc, uint32_t ul_fws)
{
  401718:	b508      	push	{r3, lr}
	uint32_t ul_fmr = p_efc->EEFC_FMR & (~EEFC_FMR_FWS_Msk);
  40171a:	6802      	ldr	r2, [r0, #0]

	efc_write_fmr(p_efc, ul_fmr | EEFC_FMR_FWS(ul_fws));
  40171c:	ea4f 2101 	mov.w	r1, r1, lsl #8
  401720:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 * \param p_efc Pointer to an EFC instance.
 * \param ul_fws The number of wait states in cycle (no shift).
 */
void efc_set_wait_state(Efc *p_efc, uint32_t ul_fws)
{
	uint32_t ul_fmr = p_efc->EEFC_FMR & (~EEFC_FMR_FWS_Msk);
  401724:	f422 6370 	bic.w	r3, r2, #3840	; 0xf00

	efc_write_fmr(p_efc, ul_fmr | EEFC_FMR_FWS(ul_fws));
  401728:	4319      	orrs	r1, r3
  40172a:	f240 02bd 	movw	r2, #189	; 0xbd
  40172e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  401732:	4790      	blx	r2
  401734:	bd08      	pop	{r3, pc}
  401736:	bf00      	nop

00401738 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401738:	b10a      	cbz	r2, 40173e <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  40173a:	6641      	str	r1, [r0, #100]	; 0x64
  40173c:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40173e:	6601      	str	r1, [r0, #96]	; 0x60
  401740:	4770      	bx	lr
  401742:	bf00      	nop

00401744 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401744:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401746:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP)
	switch (ul_type) {
  401748:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40174c:	d030      	beq.n	4017b0 <pio_set_peripheral+0x6c>
  40174e:	d808      	bhi.n	401762 <pio_set_peripheral+0x1e>
  401750:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401754:	d014      	beq.n	401780 <pio_set_peripheral+0x3c>
  401756:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40175a:	d01e      	beq.n	40179a <pio_set_peripheral+0x56>
  40175c:	2900      	cmp	r1, #0
  40175e:	d03b      	beq.n	4017d8 <pio_set_peripheral+0x94>
  401760:	e039      	b.n	4017d6 <pio_set_peripheral+0x92>
  401762:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401766:	d037      	beq.n	4017d8 <pio_set_peripheral+0x94>
  401768:	d803      	bhi.n	401772 <pio_set_peripheral+0x2e>
  40176a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40176e:	d132      	bne.n	4017d6 <pio_set_peripheral+0x92>
  401770:	e029      	b.n	4017c6 <pio_set_peripheral+0x82>
  401772:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401776:	d02f      	beq.n	4017d8 <pio_set_peripheral+0x94>
  401778:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40177c:	d12b      	bne.n	4017d6 <pio_set_peripheral+0x92>
  40177e:	e02b      	b.n	4017d8 <pio_set_peripheral+0x94>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401780:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401782:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401784:	ea6f 0302 	mvn.w	r3, r2
  401788:	4021      	ands	r1, r4
  40178a:	4019      	ands	r1, r3
  40178c:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40178e:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401790:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401792:	4021      	ands	r1, r4
  401794:	400b      	ands	r3, r1
  401796:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401798:	e01d      	b.n	4017d6 <pio_set_peripheral+0x92>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40179a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40179c:	ea42 0103 	orr.w	r1, r2, r3
  4017a0:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017a2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4017a4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4017a6:	400b      	ands	r3, r1
  4017a8:	ea23 0302 	bic.w	r3, r3, r2
  4017ac:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4017ae:	e012      	b.n	4017d6 <pio_set_peripheral+0x92>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4017b2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4017b4:	400b      	ands	r3, r1
  4017b6:	ea23 0302 	bic.w	r3, r3, r2
  4017ba:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017bc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017be:	ea42 0103 	orr.w	r1, r2, r3
  4017c2:	6741      	str	r1, [r0, #116]	; 0x74
		break;
  4017c4:	e007      	b.n	4017d6 <pio_set_peripheral+0x92>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4017c8:	ea42 0103 	orr.w	r1, r2, r3
  4017cc:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017d0:	ea42 0103 	orr.w	r1, r2, r3
  4017d4:	6741      	str	r1, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4017d6:	6042      	str	r2, [r0, #4]
}
  4017d8:	bc10      	pop	{r4}
  4017da:	4770      	bx	lr

004017dc <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4017dc:	6441      	str	r1, [r0, #68]	; 0x44
  4017de:	4770      	bx	lr

004017e0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4017e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4017e2:	4604      	mov	r4, r0
  4017e4:	460d      	mov	r5, r1
  4017e6:	4616      	mov	r6, r2
  4017e8:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
  4017ea:	f241 73dd 	movw	r3, #6109	; 0x17dd
  4017ee:	f2c0 0340 	movt	r3, #64	; 0x40
  4017f2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4017f4:	4620      	mov	r0, r4
  4017f6:	4629      	mov	r1, r5
  4017f8:	9a06      	ldr	r2, [sp, #24]
  4017fa:	f241 7339 	movw	r3, #5945	; 0x1739
  4017fe:	f2c0 0340 	movt	r3, #64	; 0x40
  401802:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401804:	b10f      	cbz	r7, 40180a <pio_set_output+0x2a>
		p_pio->PIO_MDER = ul_mask;
  401806:	6525      	str	r5, [r4, #80]	; 0x50
  401808:	e000      	b.n	40180c <pio_set_output+0x2c>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40180a:	6565      	str	r5, [r4, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40180c:	b10e      	cbz	r6, 401812 <pio_set_output+0x32>
		p_pio->PIO_SODR = ul_mask;
  40180e:	6325      	str	r5, [r4, #48]	; 0x30
  401810:	e000      	b.n	401814 <pio_set_output+0x34>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401812:	6365      	str	r5, [r4, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401814:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
  401816:	6025      	str	r5, [r4, #0]
  401818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40181a:	bf00      	nop

0040181c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40181c:	b570      	push	{r4, r5, r6, lr}
  40181e:	4604      	mov	r4, r0
  401820:	460d      	mov	r5, r1
  401822:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
  401824:	f241 73dd 	movw	r3, #6109	; 0x17dd
  401828:	f2c0 0340 	movt	r3, #64	; 0x40
  40182c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40182e:	4620      	mov	r0, r4
  401830:	4629      	mov	r1, r5
  401832:	f006 0201 	and.w	r2, r6, #1
  401836:	f241 7339 	movw	r3, #5945	; 0x1739
  40183a:	f2c0 0340 	movt	r3, #64	; 0x40
  40183e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401840:	f016 0f0a 	tst.w	r6, #10
		p_pio->PIO_IFER = ul_mask;
  401844:	bf14      	ite	ne
  401846:	6225      	strne	r5, [r4, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401848:	6265      	streq	r5, [r4, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40184a:	f016 0f02 	tst.w	r6, #2
  40184e:	d002      	beq.n	401856 <pio_set_input+0x3a>
		p_pio->PIO_IFSCDR = ul_mask;
  401850:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  401854:	e004      	b.n	401860 <pio_set_input+0x44>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401856:	f016 0f08 	tst.w	r6, #8
			p_pio->PIO_IFSCER = ul_mask;
  40185a:	bf18      	it	ne
  40185c:	f8c4 5084 	strne.w	r5, [r4, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401860:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
  401862:	6025      	str	r5, [r4, #0]
  401864:	bd70      	pop	{r4, r5, r6, pc}
  401866:	bf00      	nop

00401868 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401868:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40186a:	4770      	bx	lr

0040186c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40186c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40186e:	4770      	bx	lr

00401870 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401870:	b5f0      	push	{r4, r5, r6, r7, lr}
  401872:	b083      	sub	sp, #12
  401874:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401876:	ea4f 1650 	mov.w	r6, r0, lsr #5
  40187a:	f506 1100 	add.w	r1, r6, #2097152	; 0x200000
  40187e:	f201 7207 	addw	r2, r1, #1799	; 0x707
  401882:	ea4f 2642 	mov.w	r6, r2, lsl #9
#endif

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401886:	f005 44f0 	and.w	r4, r5, #2013265920	; 0x78000000
  40188a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40188e:	d064      	beq.n	40195a <pio_configure_pin+0xea>
  401890:	d80a      	bhi.n	4018a8 <pio_configure_pin+0x38>
  401892:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401896:	d02c      	beq.n	4018f2 <pio_configure_pin+0x82>
  401898:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40189c:	d043      	beq.n	401926 <pio_configure_pin+0xb6>
  40189e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4018a2:	f040 809d 	bne.w	4019e0 <pio_configure_pin+0x170>
  4018a6:	e00a      	b.n	4018be <pio_configure_pin+0x4e>
  4018a8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4018ac:	d07e      	beq.n	4019ac <pio_configure_pin+0x13c>
  4018ae:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4018b2:	d07b      	beq.n	4019ac <pio_configure_pin+0x13c>
  4018b4:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4018b8:	f040 8092 	bne.w	4019e0 <pio_configure_pin+0x170>
  4018bc:	e067      	b.n	40198e <pio_configure_pin+0x11e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4018be:	f000 031f 	and.w	r3, r0, #31
  4018c2:	f04f 0401 	mov.w	r4, #1
  4018c6:	fa04 f703 	lsl.w	r7, r4, r3
  4018ca:	4630      	mov	r0, r6
  4018cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018d0:	463a      	mov	r2, r7
  4018d2:	f241 7345 	movw	r3, #5957	; 0x1745
  4018d6:	f2c0 0340 	movt	r3, #64	; 0x40
  4018da:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4018dc:	4630      	mov	r0, r6
  4018de:	4639      	mov	r1, r7
  4018e0:	ea05 0204 	and.w	r2, r5, r4
  4018e4:	f241 7339 	movw	r3, #5945	; 0x1739
  4018e8:	f2c0 0340 	movt	r3, #64	; 0x40
  4018ec:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4018ee:	4620      	mov	r0, r4
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
  4018f0:	e078      	b.n	4019e4 <pio_configure_pin+0x174>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4018f2:	f000 071f 	and.w	r7, r0, #31
  4018f6:	f04f 0401 	mov.w	r4, #1
  4018fa:	fa04 f707 	lsl.w	r7, r4, r7
  4018fe:	4630      	mov	r0, r6
  401900:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401904:	463a      	mov	r2, r7
  401906:	f241 7345 	movw	r3, #5957	; 0x1745
  40190a:	f2c0 0340 	movt	r3, #64	; 0x40
  40190e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401910:	4630      	mov	r0, r6
  401912:	4639      	mov	r1, r7
  401914:	ea05 0204 	and.w	r2, r5, r4
  401918:	f241 7339 	movw	r3, #5945	; 0x1739
  40191c:	f2c0 0340 	movt	r3, #64	; 0x40
  401920:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401922:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
  401924:	e05e      	b.n	4019e4 <pio_configure_pin+0x174>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401926:	f000 001f 	and.w	r0, r0, #31
  40192a:	f04f 0401 	mov.w	r4, #1
  40192e:	fa04 f700 	lsl.w	r7, r4, r0
  401932:	4630      	mov	r0, r6
  401934:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401938:	463a      	mov	r2, r7
  40193a:	f241 7345 	movw	r3, #5957	; 0x1745
  40193e:	f2c0 0340 	movt	r3, #64	; 0x40
  401942:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401944:	4630      	mov	r0, r6
  401946:	4639      	mov	r1, r7
  401948:	ea05 0204 	and.w	r2, r5, r4
  40194c:	f241 7339 	movw	r3, #5945	; 0x1739
  401950:	f2c0 0340 	movt	r3, #64	; 0x40
  401954:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401956:	4620      	mov	r0, r4
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
  401958:	e044      	b.n	4019e4 <pio_configure_pin+0x174>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40195a:	f000 021f 	and.w	r2, r0, #31
  40195e:	f04f 0401 	mov.w	r4, #1
  401962:	fa04 f702 	lsl.w	r7, r4, r2
  401966:	4630      	mov	r0, r6
  401968:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40196c:	463a      	mov	r2, r7
  40196e:	f241 7345 	movw	r3, #5957	; 0x1745
  401972:	f2c0 0340 	movt	r3, #64	; 0x40
  401976:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401978:	4630      	mov	r0, r6
  40197a:	4639      	mov	r1, r7
  40197c:	ea05 0204 	and.w	r2, r5, r4
  401980:	f241 7339 	movw	r3, #5945	; 0x1739
  401984:	f2c0 0340 	movt	r3, #64	; 0x40
  401988:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40198a:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
  40198c:	e02a      	b.n	4019e4 <pio_configure_pin+0x174>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40198e:	f000 011f 	and.w	r1, r0, #31
  401992:	f04f 0401 	mov.w	r4, #1
  401996:	4630      	mov	r0, r6
  401998:	fa04 f101 	lsl.w	r1, r4, r1
  40199c:	462a      	mov	r2, r5
  40199e:	f641 031d 	movw	r3, #6173	; 0x181d
  4019a2:	f2c0 0340 	movt	r3, #64	; 0x40
  4019a6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4019a8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4019aa:	e01b      	b.n	4019e4 <pio_configure_pin+0x174>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4019ac:	f000 031f 	and.w	r3, r0, #31
  4019b0:	f04f 0401 	mov.w	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4019b4:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4019b8:	ea05 0004 	and.w	r0, r5, r4
  4019bc:	9000      	str	r0, [sp, #0]
  4019be:	4630      	mov	r0, r6
  4019c0:	fa04 f103 	lsl.w	r1, r4, r3
  4019c4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4019c8:	bf14      	ite	ne
  4019ca:	2200      	movne	r2, #0
  4019cc:	2201      	moveq	r2, #1
  4019ce:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4019d2:	f241 75e1 	movw	r5, #6113	; 0x17e1
  4019d6:	f2c0 0540 	movt	r5, #64	; 0x40
  4019da:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4019dc:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4019de:	e001      	b.n	4019e4 <pio_configure_pin+0x174>

	default:
		return 0;
  4019e0:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
  4019e4:	b003      	add	sp, #12
  4019e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

004019e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4019e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4019ec:	4680      	mov	r8, r0
  4019ee:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4019f0:	f641 0369 	movw	r3, #6249	; 0x1869
  4019f4:	f2c0 0340 	movt	r3, #64	; 0x40
  4019f8:	4798      	blx	r3
  4019fa:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4019fc:	4640      	mov	r0, r8
  4019fe:	f641 016d 	movw	r1, #6253	; 0x186d
  401a02:	f2c0 0140 	movt	r1, #64	; 0x40
  401a06:	4788      	blx	r1

	/* Check pending events */
	if (status != 0) {
  401a08:	4005      	ands	r5, r0
  401a0a:	d014      	beq.n	401a36 <pio_handler_process+0x4e>
  401a0c:	4c12      	ldr	r4, [pc, #72]	; (401a58 <pio_handler_process+0x70>)
 * \brief Process an interrupt request on the given PIO controller.
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
  401a0e:	4627      	mov	r7, r4
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401a10:	f854 0c0c 	ldr.w	r0, [r4, #-12]
  401a14:	42b0      	cmp	r0, r6
  401a16:	d10a      	bne.n	401a2e <pio_handler_process+0x46>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401a18:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401a1c:	4229      	tst	r1, r5
  401a1e:	d006      	beq.n	401a2e <pio_handler_process+0x46>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401a20:	6822      	ldr	r2, [r4, #0]
  401a22:	4630      	mov	r0, r6
  401a24:	4790      	blx	r2
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401a26:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401a2a:	ea25 0503 	bic.w	r5, r5, r3
  401a2e:	f104 0410 	add.w	r4, r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401a32:	2d00      	cmp	r5, #0
  401a34:	d1eb      	bne.n	401a0e <pio_handler_process+0x26>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401a36:	f242 31ac 	movw	r1, #9132	; 0x23ac
  401a3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
  401a3e:	6808      	ldr	r0, [r1, #0]
  401a40:	b138      	cbz	r0, 401a52 <pio_handler_process+0x6a>
		if (pio_capture_handler) {
  401a42:	f242 023c 	movw	r2, #8252	; 0x203c
  401a46:	f2c2 0200 	movt	r2, #8192	; 0x2000
  401a4a:	6813      	ldr	r3, [r2, #0]
  401a4c:	b10b      	cbz	r3, 401a52 <pio_handler_process+0x6a>
			pio_capture_handler(p_pio);
  401a4e:	4640      	mov	r0, r8
  401a50:	4798      	blx	r3
  401a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a56:	bf00      	nop
  401a58:	2000204c 	.word	0x2000204c

00401a5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401a5e:	f44f 6060 	mov.w	r0, #3584	; 0xe00
  401a62:	f2c4 000e 	movt	r0, #16398	; 0x400e
  401a66:	f04f 010b 	mov.w	r1, #11
  401a6a:	f641 13e9 	movw	r3, #6633	; 0x19e9
  401a6e:	f2c0 0340 	movt	r3, #64	; 0x40
  401a72:	4798      	blx	r3
  401a74:	bd08      	pop	{r3, pc}
  401a76:	bf00      	nop

00401a78 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401a78:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401a7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  401a7e:	f2c4 000e 	movt	r0, #16398	; 0x400e
  401a82:	f04f 010c 	mov.w	r1, #12
  401a86:	f641 13e9 	movw	r3, #6633	; 0x19e9
  401a8a:	f2c0 0340 	movt	r3, #64	; 0x40
  401a8e:	4798      	blx	r3
  401a90:	bd08      	pop	{r3, pc}
  401a92:	bf00      	nop

00401a94 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401a98:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a9e:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  401aa2:	4308      	orrs	r0, r1
  401aa4:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401aa6:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401aa8:	f010 0f08 	tst.w	r0, #8
  401aac:	d007      	beq.n	401abe <pmc_switch_mck_to_pllack+0x2a>
  401aae:	e010      	b.n	401ad2 <pmc_switch_mck_to_pllack+0x3e>
  401ab0:	f100 33ff 	add.w	r3, r0, #4294967295
  401ab4:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401ab6:	f010 0f08 	tst.w	r0, #8
  401aba:	d038      	beq.n	401b2e <pmc_switch_mck_to_pllack+0x9a>
  401abc:	e009      	b.n	401ad2 <pmc_switch_mck_to_pllack+0x3e>
  401abe:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401ac2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401ac6:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401aca:	6e91      	ldr	r1, [r2, #104]	; 0x68
  401acc:	f011 0f08 	tst.w	r1, #8
  401ad0:	d0ee      	beq.n	401ab0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401ad2:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401ad6:	f2c4 010e 	movt	r1, #16398	; 0x400e
  401ada:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401adc:	f022 0303 	bic.w	r3, r2, #3
  401ae0:	f043 0002 	orr.w	r0, r3, #2
  401ae4:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ae6:	6e89      	ldr	r1, [r1, #104]	; 0x68
  401ae8:	f011 0f08 	tst.w	r1, #8
  401aec:	d009      	beq.n	401b02 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401aee:	f04f 0000 	mov.w	r0, #0
  401af2:	4770      	bx	lr
  401af4:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401af8:	6e91      	ldr	r1, [r2, #104]	; 0x68
  401afa:	f011 0f08 	tst.w	r1, #8
  401afe:	d013      	beq.n	401b28 <pmc_switch_mck_to_pllack+0x94>
  401b00:	e009      	b.n	401b16 <pmc_switch_mck_to_pllack+0x82>
  401b02:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401b06:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401b0a:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401b0e:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401b10:	f010 0f08 	tst.w	r0, #8
  401b14:	d0ee      	beq.n	401af4 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401b16:	f04f 0000 	mov.w	r0, #0
  401b1a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401b1c:	f04f 0001 	mov.w	r0, #1
  401b20:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401b22:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
  401b26:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401b28:	3b01      	subs	r3, #1
  401b2a:	d1f0      	bne.n	401b0e <pmc_switch_mck_to_pllack+0x7a>
  401b2c:	e7f9      	b.n	401b22 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401b2e:	1e58      	subs	r0, r3, #1
  401b30:	d1cb      	bne.n	401aca <pmc_switch_mck_to_pllack+0x36>
  401b32:	e7f3      	b.n	401b1c <pmc_switch_mck_to_pllack+0x88>

00401b34 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401b34:	b188      	cbz	r0, 401b5a <pmc_switch_mainck_to_xtal+0x26>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401b36:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401b3a:	f2c4 010e 	movt	r1, #16398	; 0x400e
  401b3e:	6a08      	ldr	r0, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401b40:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  401b44:	f6cf 62c8 	movt	r2, #65224	; 0xfec8
  401b48:	4002      	ands	r2, r0
  401b4a:	f04f 0302 	mov.w	r3, #2
  401b4e:	f2c0 1337 	movt	r3, #311	; 0x137
  401b52:	ea42 0003 	orr.w	r0, r2, r3
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401b56:	6208      	str	r0, [r1, #32]
  401b58:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b5e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401b62:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401b64:	f422 105c 	bic.w	r0, r2, #3604480	; 0x370000
  401b68:	f020 0203 	bic.w	r2, r0, #3
  401b6c:	f442 105c 	orr.w	r0, r2, #3604480	; 0x370000
  401b70:	f040 0201 	orr.w	r2, r0, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401b74:	ea4f 6101 	mov.w	r1, r1, lsl #24
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401b78:	ea42 4011 	orr.w	r0, r2, r1, lsr #16
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401b7c:	6218      	str	r0, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401b7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401b82:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401b86:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401b88:	f013 0f01 	tst.w	r3, #1
  401b8c:	d0fb      	beq.n	401b86 <pmc_switch_mainck_to_xtal+0x52>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401b8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401b92:	f2c4 010e 	movt	r1, #16398	; 0x400e
  401b96:	6a08      	ldr	r0, [r1, #32]
  401b98:	f040 729b 	orr.w	r2, r0, #20316160	; 0x1360000
  401b9c:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
  401ba0:	620b      	str	r3, [r1, #32]
  401ba2:	4770      	bx	lr

00401ba4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401ba8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401bac:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401bae:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401bb2:	4770      	bx	lr

00401bb4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401bb8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401bbc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401bc0:	629a      	str	r2, [r3, #40]	; 0x28
  401bc2:	4770      	bx	lr

00401bc4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401bc8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401bcc:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401bce:	f000 0002 	and.w	r0, r0, #2
  401bd2:	4770      	bx	lr

00401bd4 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401bd8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401bdc:	f04f 0200 	mov.w	r2, #0
  401be0:	62da      	str	r2, [r3, #44]	; 0x2c
  401be2:	4770      	bx	lr

00401be4 <pmc_is_locked_pllbck>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401be4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401be8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401bec:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401bee:	f000 0004 	and.w	r0, r0, #4
  401bf2:	4770      	bx	lr

00401bf4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401bf4:	2822      	cmp	r0, #34	; 0x22
  401bf6:	d835      	bhi.n	401c64 <pmc_enable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
  401bf8:	281f      	cmp	r0, #31
  401bfa:	d817      	bhi.n	401c2c <pmc_enable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401bfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401c00:	f2c4 010e 	movt	r1, #16398	; 0x400e
  401c04:	698a      	ldr	r2, [r1, #24]
  401c06:	f04f 0301 	mov.w	r3, #1
  401c0a:	fa03 f300 	lsl.w	r3, r3, r0
  401c0e:	401a      	ands	r2, r3
  401c10:	4293      	cmp	r3, r2
  401c12:	d02a      	beq.n	401c6a <pmc_enable_periph_clk+0x76>
			PMC->PMC_PCER0 = 1 << ul_id;
  401c14:	f04f 0101 	mov.w	r1, #1
  401c18:	fa01 f000 	lsl.w	r0, r1, r0
  401c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401c20:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401c24:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401c26:	f04f 0000 	mov.w	r0, #0
  401c2a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401c30:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401c34:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
  401c38:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401c3c:	f04f 0101 	mov.w	r1, #1
  401c40:	fa01 f100 	lsl.w	r1, r1, r0
  401c44:	400a      	ands	r2, r1
  401c46:	4291      	cmp	r1, r2
  401c48:	d012      	beq.n	401c70 <pmc_enable_periph_clk+0x7c>
			PMC->PMC_PCER1 = 1 << ul_id;
  401c4a:	f04f 0301 	mov.w	r3, #1
  401c4e:	fa03 f000 	lsl.w	r0, r3, r0
  401c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401c56:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401c5a:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401c5e:	f04f 0000 	mov.w	r0, #0
  401c62:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401c64:	f04f 0001 	mov.w	r0, #1
  401c68:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401c6a:	f04f 0000 	mov.w	r0, #0
  401c6e:	4770      	bx	lr
  401c70:	f04f 0000 	mov.w	r0, #0
}
  401c74:	4770      	bx	lr
  401c76:	bf00      	nop

00401c78 <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401c78:	2822      	cmp	r0, #34	; 0x22
  401c7a:	d835      	bhi.n	401ce8 <pmc_disable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
  401c7c:	281f      	cmp	r0, #31
  401c7e:	d817      	bhi.n	401cb0 <pmc_disable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  401c80:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401c84:	f2c4 010e 	movt	r1, #16398	; 0x400e
  401c88:	698a      	ldr	r2, [r1, #24]
  401c8a:	f04f 0301 	mov.w	r3, #1
  401c8e:	fa03 f300 	lsl.w	r3, r3, r0
  401c92:	401a      	ands	r2, r3
  401c94:	4293      	cmp	r3, r2
  401c96:	d12a      	bne.n	401cee <pmc_disable_periph_clk+0x76>
			PMC->PMC_PCDR0 = 1 << ul_id;
  401c98:	f04f 0101 	mov.w	r1, #1
  401c9c:	fa01 f000 	lsl.w	r0, r1, r0
  401ca0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401ca4:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401ca8:	6150      	str	r0, [r2, #20]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  401caa:	f04f 0000 	mov.w	r0, #0
  401cae:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  401cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401cb4:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401cb8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
  401cbc:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  401cc0:	f04f 0101 	mov.w	r1, #1
  401cc4:	fa01 f100 	lsl.w	r1, r1, r0
  401cc8:	400a      	ands	r2, r1
  401cca:	4291      	cmp	r1, r2
  401ccc:	d112      	bne.n	401cf4 <pmc_disable_periph_clk+0x7c>
			PMC->PMC_PCDR1 = 1 << ul_id;
  401cce:	f04f 0301 	mov.w	r3, #1
  401cd2:	fa03 f000 	lsl.w	r0, r3, r0
  401cd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401cda:	f2c4 020e 	movt	r2, #16398	; 0x400e
  401cde:	f8c2 0104 	str.w	r0, [r2, #260]	; 0x104
		}
#endif
	}
	return 0;
  401ce2:	f04f 0000 	mov.w	r0, #0
  401ce6:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401ce8:	f04f 0001 	mov.w	r0, #1
  401cec:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  401cee:	f04f 0000 	mov.w	r0, #0
  401cf2:	4770      	bx	lr
  401cf4:	f04f 0000 	mov.w	r0, #0
}
  401cf8:	4770      	bx	lr
  401cfa:	bf00      	nop

00401cfc <pmc_switch_udpck_to_pllbck>:
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  401cfc:	ea4f 2000 	mov.w	r0, r0, lsl #8
  401d00:	f400 6270 	and.w	r2, r0, #3840	; 0xf00
  401d04:	f042 0101 	orr.w	r1, r2, #1
  401d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d0c:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401d10:	6399      	str	r1, [r3, #56]	; 0x38
  401d12:	4770      	bx	lr

00401d14 <pmc_enable_udpck>:
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
# if (SAM3S || SAM4S || SAM4E)
	PMC->PMC_SCER = PMC_SCER_UDP;
  401d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d18:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401d1c:	f04f 0280 	mov.w	r2, #128	; 0x80
  401d20:	601a      	str	r2, [r3, #0]
  401d22:	4770      	bx	lr

00401d24 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
  401d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d28:	f2c4 030e 	movt	r3, #16398	; 0x400e
  401d2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  401d2e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  401d32:	f420 0178 	bic.w	r1, r0, #16252928	; 0xf80000
	PMC->PMC_FSMR |= ul_inputs;
  401d36:	430a      	orrs	r2, r1
  401d38:	671a      	str	r2, [r3, #112]	; 0x70
  401d3a:	4770      	bx	lr

00401d3c <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
  401d3c:	f242 03b0 	movw	r3, #8368	; 0x20b0
  401d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
  401d44:	7818      	ldrb	r0, [r3, #0]
}
  401d46:	f080 0001 	eor.w	r0, r0, #1
  401d4a:	4770      	bx	lr

00401d4c <twi_mk_addr>:
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  401d4c:	460a      	mov	r2, r1
  401d4e:	b159      	cbz	r1, 401d68 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  401d50:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  401d52:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  401d54:	bfc4      	itt	gt
  401d56:	7841      	ldrbgt	r1, [r0, #1]
  401d58:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
  401d5c:	2a02      	cmp	r2, #2
  401d5e:	dd05      	ble.n	401d6c <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  401d60:	7880      	ldrb	r0, [r0, #2]
  401d62:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
  401d66:	e001      	b.n	401d6c <twi_mk_addr+0x20>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  401d68:	f04f 0300 	mov.w	r3, #0
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  401d6c:	4618      	mov	r0, r3
  401d6e:	4770      	bx	lr

00401d70 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  401d70:	f04f 0308 	mov.w	r3, #8
  401d74:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401d76:	f04f 0120 	mov.w	r1, #32
  401d7a:	6001      	str	r1, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401d7c:	f04f 0204 	mov.w	r2, #4
  401d80:	6002      	str	r2, [r0, #0]
  401d82:	4770      	bx	lr

00401d84 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401d84:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
  401d88:	f2c0 0306 	movt	r3, #6
  401d8c:	4299      	cmp	r1, r3
  401d8e:	d845      	bhi.n	401e1c <twi_set_speed+0x98>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401d90:	ea4f 0141 	mov.w	r1, r1, lsl #1
  401d94:	fbb2 f2f1 	udiv	r2, r2, r1
  401d98:	f1a2 0204 	sub.w	r2, r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401d9c:	2aff      	cmp	r2, #255	; 0xff
  401d9e:	d92e      	bls.n	401dfe <twi_set_speed+0x7a>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401da0:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401da4:	2aff      	cmp	r2, #255	; 0xff
  401da6:	d918      	bls.n	401dda <twi_set_speed+0x56>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401da8:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401dac:	2aff      	cmp	r2, #255	; 0xff
  401dae:	d917      	bls.n	401de0 <twi_set_speed+0x5c>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401db0:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401db4:	2aff      	cmp	r2, #255	; 0xff
  401db6:	d916      	bls.n	401de6 <twi_set_speed+0x62>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401db8:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401dbc:	2aff      	cmp	r2, #255	; 0xff
  401dbe:	d915      	bls.n	401dec <twi_set_speed+0x68>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401dc0:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401dc4:	2aff      	cmp	r2, #255	; 0xff
  401dc6:	d914      	bls.n	401df2 <twi_set_speed+0x6e>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401dc8:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401dcc:	2aff      	cmp	r2, #255	; 0xff
  401dce:	d913      	bls.n	401df8 <twi_set_speed+0x74>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401dd0:	ea4f 0252 	mov.w	r2, r2, lsr #1
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  401dd4:	f04f 0307 	mov.w	r3, #7
  401dd8:	e013      	b.n	401e02 <twi_set_speed+0x7e>
  401dda:	f04f 0301 	mov.w	r3, #1
  401dde:	e010      	b.n	401e02 <twi_set_speed+0x7e>
  401de0:	f04f 0302 	mov.w	r3, #2
  401de4:	e00d      	b.n	401e02 <twi_set_speed+0x7e>
  401de6:	f04f 0303 	mov.w	r3, #3
  401dea:	e00a      	b.n	401e02 <twi_set_speed+0x7e>
  401dec:	f04f 0304 	mov.w	r3, #4
  401df0:	e007      	b.n	401e02 <twi_set_speed+0x7e>
  401df2:	f04f 0305 	mov.w	r3, #5
  401df6:	e004      	b.n	401e02 <twi_set_speed+0x7e>
  401df8:	f04f 0306 	mov.w	r3, #6
  401dfc:	e001      	b.n	401e02 <twi_set_speed+0x7e>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  401dfe:	f04f 0300 	mov.w	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401e02:	ea4f 6102 	mov.w	r1, r2, lsl #24
			TWI_CWGR_CKDIV(ckdiv);
  401e06:	ea4f 4303 	mov.w	r3, r3, lsl #16
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401e0a:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
  401e0e:	b2d2      	uxtb	r2, r2
  401e10:	ea41 0302 	orr.w	r3, r1, r2
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  401e14:	6103      	str	r3, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  401e16:	f04f 0000 	mov.w	r0, #0
  401e1a:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  401e1c:	f04f 0001 	mov.w	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  401e20:	4770      	bx	lr
  401e22:	bf00      	nop

00401e24 <twi_master_read_tpm>:
}



uint32_t twi_master_read_tpm(Twi *p_twi, twi_packet_t *p_packet)
{
  401e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e28:	4605      	mov	r5, r0
	uint32_t status;
	uint32_t cnt;
	uint8_t *buffer =  p_packet->buffer;
  401e2a:	688e      	ldr	r6, [r1, #8]
	union {
		uint8_t		bytes[2];
		uint16_t	size;
	} paramSize;
	
	 cnt = p_packet->length;
  401e2c:	68cc      	ldr	r4, [r1, #12]
	
	/* Check argument */
	if (cnt == 0) {
  401e2e:	2c00      	cmp	r4, #0
  401e30:	d056      	beq.n	401ee0 <twi_master_read_tpm+0xbc>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401e32:	f04f 0300 	mov.w	r3, #0
  401e36:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
	((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401e38:	684a      	ldr	r2, [r1, #4]
  401e3a:	ea4f 2002 	mov.w	r0, r2, lsl #8
  401e3e:	f400 7240 	and.w	r2, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  401e42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401e46:	7c08      	ldrb	r0, [r1, #16]
  401e48:	ea4f 4000 	mov.w	r0, r0, lsl #16
  401e4c:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  401e50:	4302      	orrs	r2, r0
  401e52:	606a      	str	r2, [r5, #4]
	((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
	TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401e54:	60eb      	str	r3, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401e56:	4608      	mov	r0, r1
  401e58:	6849      	ldr	r1, [r1, #4]
  401e5a:	f641 534d 	movw	r3, #7501	; 0x1d4d
  401e5e:	f2c0 0340 	movt	r3, #64	; 0x40
  401e62:	4798      	blx	r3
  401e64:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  401e66:	2c01      	cmp	r4, #1
  401e68:	d105      	bne.n	401e76 <twi_master_read_tpm+0x52>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  401e6a:	f04f 0203 	mov.w	r2, #3
  401e6e:	602a      	str	r2, [r5, #0]
		stop_sent = 1;
  401e70:	f04f 0101 	mov.w	r1, #1
  401e74:	e040      	b.n	401ef8 <twi_master_read_tpm+0xd4>
		} else {
		p_twi->TWI_CR = TWI_CR_START;
  401e76:	f04f 0101 	mov.w	r1, #1
  401e7a:	6029      	str	r1, [r5, #0]
		stop_sent = 0;
  401e7c:	f04f 0100 	mov.w	r1, #0
  401e80:	e03a      	b.n	401ef8 <twi_master_read_tpm+0xd4>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401e82:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  401e84:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e88:	d12e      	bne.n	401ee8 <twi_master_read_tpm+0xc4>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  401e8a:	2c01      	cmp	r4, #1
  401e8c:	d105      	bne.n	401e9a <twi_master_read_tpm+0x76>
  401e8e:	2900      	cmp	r1, #0
  401e90:	d143      	bne.n	401f1a <twi_master_read_tpm+0xf6>
			p_twi->TWI_CR = TWI_CR_STOP;
  401e92:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
  401e96:	4661      	mov	r1, ip
  401e98:	e03f      	b.n	401f1a <twi_master_read_tpm+0xf6>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401e9a:	f013 0f02 	tst.w	r3, #2
  401e9e:	d014      	beq.n	401eca <twi_master_read_tpm+0xa6>
		
		/* extract the paramSize
		* big/little endian conversion,
		* this is faster than shifting)
		*/
		if((cnt == 4)&&(updateCnt == true)){
  401ea0:	2c04      	cmp	r4, #4
  401ea2:	d10d      	bne.n	401ec0 <twi_master_read_tpm+0x9c>
  401ea4:	b160      	cbz	r0, 401ec0 <twi_master_read_tpm+0x9c>
			paramSize.bytes[0] = *(pbegin + 5);
  401ea6:	7973      	ldrb	r3, [r6, #5]
  401ea8:	f363 0707 	bfi	r7, r3, #0, #8
			paramSize.bytes[1] = *(pbegin + 4);
  401eac:	7930      	ldrb	r0, [r6, #4]
  401eae:	f360 270f 	bfi	r7, r0, #8, #8
			numBytes = paramSize.size;
  401eb2:	b2bb      	uxth	r3, r7
  401eb4:	f8aa 7000 	strh.w	r7, [sl]
			updateCnt = false;
			
			/* update cnt */
			if(paramSize.size != TPM_HEADER_SIZE){
  401eb8:	2b0a      	cmp	r3, #10
				cnt = paramSize.size - cnt - 2;
  401eba:	bf18      	it	ne
  401ebc:	1f9c      	subne	r4, r3, #6
		*/
		if((cnt == 4)&&(updateCnt == true)){
			paramSize.bytes[0] = *(pbegin + 5);
			paramSize.bytes[1] = *(pbegin + 4);
			numBytes = paramSize.size;
			updateCnt = false;
  401ebe:	4648      	mov	r0, r9
				cnt = paramSize.size - cnt - 2;
			}
		}
		
		
		*buffer++ = p_twi->TWI_RHR;
  401ec0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401ec2:	f802 3b01 	strb.w	r3, [r2], #1
		cnt--;
  401ec6:	f104 34ff 	add.w	r4, r4, #4294967295
		} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  401eca:	2c00      	cmp	r4, #0
  401ecc:	d1d9      	bne.n	401e82 <twi_master_read_tpm+0x5e>
		
		*buffer++ = p_twi->TWI_RHR;
		cnt--;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401ece:	6a29      	ldr	r1, [r5, #32]
  401ed0:	f011 0f01 	tst.w	r1, #1
  401ed4:	d0fb      	beq.n	401ece <twi_master_read_tpm+0xaa>
	}

	p_twi->TWI_SR;
  401ed6:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  401ed8:	f04f 0000 	mov.w	r0, #0
  401edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	
	 cnt = p_packet->length;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  401ee0:	f04f 0001 	mov.w	r0, #1
  401ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401ee8:	f04f 0005 	mov.w	r0, #5
  401eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ef0:	f04f 0005 	mov.w	r0, #5
  401ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401ef8:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  401efa:	f413 7f80 	tst.w	r3, #256	; 0x100
  401efe:	d1f7      	bne.n	401ef0 <twi_master_read_tpm+0xcc>
  401f00:	4632      	mov	r2, r6
  401f02:	f04f 0001 	mov.w	r0, #1
		* this is faster than shifting)
		*/
		if((cnt == 4)&&(updateCnt == true)){
			paramSize.bytes[0] = *(pbegin + 5);
			paramSize.bytes[1] = *(pbegin + 4);
			numBytes = paramSize.size;
  401f06:	f642 3aa2 	movw	sl, #11170	; 0x2ba2
  401f0a:	f2c2 0a00 	movt	sl, #8192	; 0x2000
			updateCnt = false;
  401f0e:	f04f 0900 	mov.w	r9, #0
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  401f12:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  401f16:	4684      	mov	ip, r0
  401f18:	e7b7      	b.n	401e8a <twi_master_read_tpm+0x66>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401f1a:	f013 0f02 	tst.w	r3, #2
  401f1e:	d0b0      	beq.n	401e82 <twi_master_read_tpm+0x5e>
  401f20:	e7ce      	b.n	401ec0 <twi_master_read_tpm+0x9c>
  401f22:	bf00      	nop

00401f24 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  401f24:	b570      	push	{r4, r5, r6, lr}
  401f26:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  401f28:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  401f2a:	688e      	ldr	r6, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  401f2c:	2d00      	cmp	r5, #0
  401f2e:	d03d      	beq.n	401fac <twi_master_write+0x88>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401f30:	f04f 0300 	mov.w	r3, #0
  401f34:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401f36:	7c08      	ldrb	r0, [r1, #16]
  401f38:	ea4f 4200 	mov.w	r2, r0, lsl #16
  401f3c:	f402 00fe 	and.w	r0, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401f40:	684a      	ldr	r2, [r1, #4]
  401f42:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401f46:	f402 7240 	and.w	r2, r2, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401f4a:	4310      	orrs	r0, r2
  401f4c:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401f4e:	60e3      	str	r3, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401f50:	4608      	mov	r0, r1
  401f52:	6849      	ldr	r1, [r1, #4]
  401f54:	f641 534d 	movw	r3, #7501	; 0x1d4d
  401f58:	f2c0 0340 	movt	r3, #64	; 0x40
  401f5c:	4798      	blx	r3
  401f5e:	60e0      	str	r0, [r4, #12]
  401f60:	e00b      	b.n	401f7a <twi_master_write+0x56>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401f62:	6a22      	ldr	r2, [r4, #32]
		if (status & TWI_SR_NACK) {
  401f64:	f412 7f80 	tst.w	r2, #256	; 0x100
  401f68:	d123      	bne.n	401fb2 <twi_master_write+0x8e>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  401f6a:	f012 0f04 	tst.w	r2, #4
  401f6e:	d0f8      	beq.n	401f62 <twi_master_write+0x3e>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  401f70:	f816 0b01 	ldrb.w	r0, [r6], #1
  401f74:	6360      	str	r0, [r4, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401f76:	3d01      	subs	r5, #1
  401f78:	d007      	beq.n	401f8a <twi_master_write+0x66>
		status = p_twi->TWI_SR;
  401f7a:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  401f7c:	f411 7f80 	tst.w	r1, #256	; 0x100
  401f80:	d11a      	bne.n	401fb8 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  401f82:	f011 0f04 	tst.w	r1, #4
  401f86:	d0ec      	beq.n	401f62 <twi_master_write+0x3e>
  401f88:	e7f2      	b.n	401f70 <twi_master_write+0x4c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  401f8a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  401f8c:	f413 7f80 	tst.w	r3, #256	; 0x100
  401f90:	d115      	bne.n	401fbe <twi_master_write+0x9a>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  401f92:	f013 0f04 	tst.w	r3, #4
  401f96:	d0f8      	beq.n	401f8a <twi_master_write+0x66>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  401f98:	f04f 0102 	mov.w	r1, #2
  401f9c:	6021      	str	r1, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401f9e:	6a22      	ldr	r2, [r4, #32]
  401fa0:	f012 0f01 	tst.w	r2, #1
  401fa4:	d0fb      	beq.n	401f9e <twi_master_write+0x7a>
	}

	return TWI_SUCCESS;
  401fa6:	f04f 0000 	mov.w	r0, #0
  401faa:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  401fac:	f04f 0001 	mov.w	r0, #1
  401fb0:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401fb2:	f04f 0005 	mov.w	r0, #5
  401fb6:	bd70      	pop	{r4, r5, r6, pc}
  401fb8:	f04f 0005 	mov.w	r0, #5
  401fbc:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401fbe:	f04f 0005 	mov.w	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  401fc2:	bd70      	pop	{r4, r5, r6, pc}

00401fc4 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  401fc4:	b500      	push	{lr}
  401fc6:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  401fc8:	f04f 0300 	mov.w	r3, #0
  401fcc:	aa06      	add	r2, sp, #24
  401fce:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  401fd2:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  401fd4:	f04f 0201 	mov.w	r2, #1
  401fd8:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  401fda:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  401fde:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  401fe2:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  401fe4:	a901      	add	r1, sp, #4
  401fe6:	f641 7325 	movw	r3, #7973	; 0x1f25
  401fea:	f2c0 0340 	movt	r3, #64	; 0x40
  401fee:	4798      	blx	r3
}
  401ff0:	b007      	add	sp, #28
  401ff2:	bd00      	pop	{pc}

00401ff4 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  401ff4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ff8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  401ffa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ffc:	4770      	bx	lr
  401ffe:	bf00      	nop

00402000 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  402000:	b538      	push	{r3, r4, r5, lr}
  402002:	4604      	mov	r4, r0
  402004:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  402006:	f04f 33ff 	mov.w	r3, #4294967295
  40200a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40200c:	6a03      	ldr	r3, [r0, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  40200e:	f641 71f5 	movw	r1, #8181	; 0x1ff5
  402012:	f2c0 0140 	movt	r1, #64	; 0x40
  402016:	4788      	blx	r1

	twi_enable_master_mode(p_twi);
  402018:	4620      	mov	r0, r4
  40201a:	f641 5271 	movw	r2, #7537	; 0x1d71
  40201e:	f2c0 0240 	movt	r2, #64	; 0x40
  402022:	4790      	blx	r2

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  402024:	4620      	mov	r0, r4
  402026:	6869      	ldr	r1, [r5, #4]
  402028:	682a      	ldr	r2, [r5, #0]
  40202a:	f641 5385 	movw	r3, #7557	; 0x1d85
  40202e:	f2c0 0340 	movt	r3, #64	; 0x40
  402032:	4798      	blx	r3
  402034:	2801      	cmp	r0, #1
  402036:	bf14      	ite	ne
  402038:	2000      	movne	r0, #0
  40203a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40203c:	7a69      	ldrb	r1, [r5, #9]
  40203e:	2901      	cmp	r1, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  402040:	bf04      	itt	eq
  402042:	2140      	moveq	r1, #64	; 0x40
  402044:	6021      	streq	r1, [r4, #0]
	}

	return status;
}
  402046:	bd38      	pop	{r3, r4, r5, pc}

00402048 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
  402048:	4603      	mov	r3, r0
  40204a:	2800      	cmp	r0, #0
  40204c:	d149      	bne.n	4020e2 <udd_sleep_mode+0x9a>
  40204e:	f242 02f0 	movw	r2, #8432	; 0x20f0
  402052:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402056:	7811      	ldrb	r1, [r2, #0]
  402058:	2900      	cmp	r1, #0
  40205a:	d03c      	beq.n	4020d6 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40205c:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  402060:	b672      	cpsid	i
  402062:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  402066:	f240 12a0 	movw	r2, #416	; 0x1a0
  40206a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40206e:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  402070:	f242 3298 	movw	r2, #9112	; 0x2398
  402074:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402078:	7890      	ldrb	r0, [r2, #2]
  40207a:	f100 30ff 	add.w	r0, r0, #4294967295
  40207e:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402080:	bb49      	cbnz	r1, 4020d6 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
  402082:	f240 12a0 	movw	r2, #416	; 0x1a0
  402086:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40208a:	f04f 0101 	mov.w	r1, #1
  40208e:	7011      	strb	r1, [r2, #0]
  402090:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402094:	b662      	cpsie	i
  402096:	e01e      	b.n	4020d6 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402098:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40209c:	b672      	cpsid	i
  40209e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4020a2:	f240 12a0 	movw	r2, #416	; 0x1a0
  4020a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4020aa:	f04f 0000 	mov.w	r0, #0
  4020ae:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4020b0:	f242 3298 	movw	r2, #9112	; 0x2398
  4020b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4020b8:	7890      	ldrb	r0, [r2, #2]
  4020ba:	f100 0001 	add.w	r0, r0, #1
  4020be:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4020c0:	b949      	cbnz	r1, 4020d6 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
  4020c2:	f240 12a0 	movw	r2, #416	; 0x1a0
  4020c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4020ca:	f04f 0101 	mov.w	r1, #1
  4020ce:	7011      	strb	r1, [r2, #0]
  4020d0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4020d4:	b662      	cpsie	i
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  4020d6:	f242 00f0 	movw	r0, #8432	; 0x20f0
  4020da:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4020de:	7003      	strb	r3, [r0, #0]
  4020e0:	4770      	bx	lr
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
  4020e2:	f242 02f0 	movw	r2, #8432	; 0x20f0
  4020e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4020ea:	7810      	ldrb	r0, [r2, #0]
  4020ec:	2800      	cmp	r0, #0
  4020ee:	d0d3      	beq.n	402098 <udd_sleep_mode+0x50>
  4020f0:	e7f1      	b.n	4020d6 <udd_sleep_mode+0x8e>
  4020f2:	bf00      	nop

004020f4 <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  4020f4:	f242 32b0 	movw	r2, #9136	; 0x23b0
  4020f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4020fc:	f04f 0300 	mov.w	r3, #0
  402100:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  402102:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  402104:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  402106:	f242 00f5 	movw	r0, #8437	; 0x20f5
  40210a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40210e:	7003      	strb	r3, [r0, #0]
  402110:	4770      	bx	lr
  402112:	bf00      	nop

00402114 <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  402114:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  402116:	f242 03f5 	movw	r3, #8437	; 0x20f5
  40211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40211e:	f04f 0205 	mov.w	r2, #5
  402122:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  402124:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402128:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40212c:	6b01      	ldr	r1, [r0, #48]	; 0x30
  40212e:	9100      	str	r1, [sp, #0]
  402130:	9b00      	ldr	r3, [sp, #0]
  402132:	f043 024f 	orr.w	r2, r3, #79	; 0x4f
  402136:	9200      	str	r2, [sp, #0]
  402138:	9900      	ldr	r1, [sp, #0]
  40213a:	f041 0320 	orr.w	r3, r1, #32
  40213e:	9300      	str	r3, [sp, #0]
  402140:	9a00      	ldr	r2, [sp, #0]
  402142:	6302      	str	r2, [r0, #48]	; 0x30
  402144:	f04f 0000 	mov.w	r0, #0
  402148:	9001      	str	r0, [sp, #4]
  40214a:	9901      	ldr	r1, [sp, #4]
  40214c:	2913      	cmp	r1, #19
  40214e:	d807      	bhi.n	402160 <udd_ctrl_stall_data+0x4c>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402150:	bf00      	nop
  402152:	9b01      	ldr	r3, [sp, #4]
  402154:	f103 0301 	add.w	r3, r3, #1
  402158:	9301      	str	r3, [sp, #4]
  40215a:	9a01      	ldr	r2, [sp, #4]
  40215c:	2a13      	cmp	r2, #19
  40215e:	d9f7      	bls.n	402150 <udd_ctrl_stall_data+0x3c>
}
  402160:	b002      	add	sp, #8
  402162:	4770      	bx	lr

00402164 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  402164:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  402166:	f242 03f5 	movw	r3, #8437	; 0x20f5
  40216a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40216e:	f04f 0203 	mov.w	r2, #3
  402172:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  402174:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402178:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40217c:	6b01      	ldr	r1, [r0, #48]	; 0x30
  40217e:	9100      	str	r1, [sp, #0]
  402180:	9b00      	ldr	r3, [sp, #0]
  402182:	f043 024f 	orr.w	r2, r3, #79	; 0x4f
  402186:	9200      	str	r2, [sp, #0]
  402188:	9900      	ldr	r1, [sp, #0]
  40218a:	f041 0310 	orr.w	r3, r1, #16
  40218e:	9300      	str	r3, [sp, #0]
  402190:	9a00      	ldr	r2, [sp, #0]
  402192:	6302      	str	r2, [r0, #48]	; 0x30
  402194:	f04f 0000 	mov.w	r0, #0
  402198:	9001      	str	r0, [sp, #4]
  40219a:	9901      	ldr	r1, [sp, #4]
  40219c:	2913      	cmp	r1, #19
  40219e:	d807      	bhi.n	4021b0 <udd_ctrl_send_zlp_in+0x4c>
  4021a0:	bf00      	nop
  4021a2:	9b01      	ldr	r3, [sp, #4]
  4021a4:	f103 0301 	add.w	r3, r3, #1
  4021a8:	9301      	str	r3, [sp, #4]
  4021aa:	9a01      	ldr	r2, [sp, #4]
  4021ac:	2a13      	cmp	r2, #19
  4021ae:	d9f7      	bls.n	4021a0 <udd_ctrl_send_zlp_in+0x3c>
}
  4021b0:	b002      	add	sp, #8
  4021b2:	4770      	bx	lr

004021b4 <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  4021b4:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  4021b6:	f242 33b0 	movw	r3, #9136	; 0x23b0
  4021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4021be:	6918      	ldr	r0, [r3, #16]
  4021c0:	b100      	cbz	r0, 4021c4 <udd_ctrl_endofrequest+0x10>
		udd_g_ctrlreq.callback();
  4021c2:	4780      	blx	r0
  4021c4:	bd08      	pop	{r3, pc}
  4021c6:	bf00      	nop

004021c8 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
  4021c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4021ca:	b08b      	sub	sp, #44	; 0x2c
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_src;
	irqflags_t flags;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  4021cc:	f242 03f5 	movw	r3, #8437	; 0x20f5
  4021d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4021d4:	7818      	ldrb	r0, [r3, #0]
  4021d6:	2803      	cmp	r0, #3
  4021d8:	d128      	bne.n	40222c <udd_ctrl_in_sent+0x64>
		// Ack
		udd_ack_in_sent(0);
  4021da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4021de:	f2c4 0103 	movt	r1, #16387	; 0x4003
  4021e2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4021e4:	9200      	str	r2, [sp, #0]
  4021e6:	9b00      	ldr	r3, [sp, #0]
  4021e8:	f043 004f 	orr.w	r0, r3, #79	; 0x4f
  4021ec:	9000      	str	r0, [sp, #0]
  4021ee:	9a00      	ldr	r2, [sp, #0]
  4021f0:	f022 0301 	bic.w	r3, r2, #1
  4021f4:	9300      	str	r3, [sp, #0]
  4021f6:	9800      	ldr	r0, [sp, #0]
  4021f8:	6308      	str	r0, [r1, #48]	; 0x30
  4021fa:	f04f 0100 	mov.w	r1, #0
  4021fe:	9101      	str	r1, [sp, #4]
  402200:	9a01      	ldr	r2, [sp, #4]
  402202:	2a13      	cmp	r2, #19
  402204:	d807      	bhi.n	402216 <udd_ctrl_in_sent+0x4e>
  402206:	bf00      	nop
  402208:	9b01      	ldr	r3, [sp, #4]
  40220a:	f103 0301 	add.w	r3, r3, #1
  40220e:	9301      	str	r3, [sp, #4]
  402210:	9801      	ldr	r0, [sp, #4]
  402212:	2813      	cmp	r0, #19
  402214:	d9f7      	bls.n	402206 <udd_ctrl_in_sent+0x3e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
  402216:	f242 11b5 	movw	r1, #8629	; 0x21b5
  40221a:	f2c0 0140 	movt	r1, #64	; 0x40
  40221e:	4788      	blx	r1
		// Reinitializes control endpoint management
		udd_ctrl_init();
  402220:	f242 02f5 	movw	r2, #8437	; 0x20f5
  402224:	f2c0 0240 	movt	r2, #64	; 0x40
  402228:	4790      	blx	r2
		return;
  40222a:	e135      	b.n	402498 <udd_ctrl_in_sent+0x2d0>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  40222c:	f242 01f2 	movw	r1, #8434	; 0x20f2
  402230:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402234:	880b      	ldrh	r3, [r1, #0]
  402236:	f242 32b0 	movw	r2, #9136	; 0x23b0
  40223a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40223e:	8994      	ldrh	r4, [r2, #12]
  402240:	1ae0      	subs	r0, r4, r3
  402242:	b284      	uxth	r4, r0
	if (0 == nb_remain) {
  402244:	2c00      	cmp	r4, #0
  402246:	d14f      	bne.n	4022e8 <udd_ctrl_in_sent+0x120>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  402248:	f242 02b2 	movw	r2, #8370	; 0x20b2
  40224c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402250:	8811      	ldrh	r1, [r2, #0]
  402252:	185b      	adds	r3, r3, r1
  402254:	b298      	uxth	r0, r3
  402256:	8010      	strh	r0, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  402258:	f242 32b0 	movw	r2, #9136	; 0x23b0
  40225c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402260:	88d1      	ldrh	r1, [r2, #6]
  402262:	4281      	cmp	r1, r0
  402264:	d005      	beq.n	402272 <udd_ctrl_in_sent+0xaa>
				|| b_shortpacket) {
  402266:	f242 03f4 	movw	r3, #8436	; 0x20f4
  40226a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40226e:	7818      	ldrb	r0, [r3, #0]
  402270:	b330      	cbz	r0, 4022c0 <udd_ctrl_in_sent+0xf8>
}


static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  402272:	f242 03f5 	movw	r3, #8437	; 0x20f5
  402276:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40227a:	f04f 0004 	mov.w	r0, #4
  40227e:	7018      	strb	r0, [r3, #0]
				|| b_shortpacket) {
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			udd_ack_in_sent(0);
  402280:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402284:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402288:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40228a:	9202      	str	r2, [sp, #8]
  40228c:	9b02      	ldr	r3, [sp, #8]
  40228e:	f043 004f 	orr.w	r0, r3, #79	; 0x4f
  402292:	9002      	str	r0, [sp, #8]
  402294:	9a02      	ldr	r2, [sp, #8]
  402296:	f022 0301 	bic.w	r3, r2, #1
  40229a:	9302      	str	r3, [sp, #8]
  40229c:	9802      	ldr	r0, [sp, #8]
  40229e:	6308      	str	r0, [r1, #48]	; 0x30
  4022a0:	f04f 0100 	mov.w	r1, #0
  4022a4:	9103      	str	r1, [sp, #12]
  4022a6:	9a03      	ldr	r2, [sp, #12]
  4022a8:	2a13      	cmp	r2, #19
  4022aa:	f200 80f5 	bhi.w	402498 <udd_ctrl_in_sent+0x2d0>
  4022ae:	bf00      	nop
  4022b0:	9b03      	ldr	r3, [sp, #12]
  4022b2:	f103 0301 	add.w	r3, r3, #1
  4022b6:	9303      	str	r3, [sp, #12]
  4022b8:	9803      	ldr	r0, [sp, #12]
  4022ba:	2813      	cmp	r0, #19
  4022bc:	d9f7      	bls.n	4022ae <udd_ctrl_in_sent+0xe6>
  4022be:	e0eb      	b.n	402498 <udd_ctrl_in_sent+0x2d0>
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
  4022c0:	f242 35b0 	movw	r5, #9136	; 0x23b0
  4022c4:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4022c8:	696f      	ldr	r7, [r5, #20]
  4022ca:	b1cf      	cbz	r7, 402300 <udd_ctrl_in_sent+0x138>
				|| (!udd_g_ctrlreq.over_under_run())) {
  4022cc:	47b8      	blx	r7
  4022ce:	b1b8      	cbz	r0, 402300 <udd_ctrl_in_sent+0x138>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
  4022d0:	f242 04f2 	movw	r4, #8434	; 0x20f2
  4022d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4022d8:	f04f 0200 	mov.w	r2, #0
  4022dc:	8022      	strh	r2, [r4, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  4022de:	f242 31b0 	movw	r1, #9136	; 0x23b0
  4022e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4022e6:	898c      	ldrh	r4, [r1, #12]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  4022e8:	2c3f      	cmp	r4, #63	; 0x3f
  4022ea:	d909      	bls.n	402300 <udd_ctrl_in_sent+0x138>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
  4022ec:	f242 03f4 	movw	r3, #8436	; 0x20f4
  4022f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4022f4:	f04f 0000 	mov.w	r0, #0
  4022f8:	7018      	strb	r0, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  4022fa:	f04f 0440 	mov.w	r4, #64	; 0x40
  4022fe:	e006      	b.n	40230e <udd_ctrl_in_sent+0x146>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
  402300:	f242 05f4 	movw	r5, #8436	; 0x20f4
  402304:	f2c2 0500 	movt	r5, #8192	; 0x2000
  402308:	f04f 0701 	mov.w	r7, #1
  40230c:	702f      	strb	r7, [r5, #0]
	}
	// Fill buffer of endpoint control
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40230e:	f242 32b0 	movw	r2, #9136	; 0x23b0
  402312:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402316:	6893      	ldr	r3, [r2, #8]
  402318:	f242 01f2 	movw	r1, #8434	; 0x20f2
  40231c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402320:	880f      	ldrh	r7, [r1, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402322:	f3ef 8010 	mrs	r0, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  402326:	f1d0 0501 	rsbs	r5, r0, #1
  40232a:	bf38      	it	cc
  40232c:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40232e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402330:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402334:	f240 12a0 	movw	r2, #416	; 0x1a0
  402338:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40233c:	f04f 0100 	mov.w	r1, #0
  402340:	7011      	strb	r1, [r2, #0]
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_bank0_received(0)) {
  402342:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402346:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40234a:	6b02      	ldr	r2, [r0, #48]	; 0x30
  40234c:	f012 0f02 	tst.w	r2, #2
  402350:	d102      	bne.n	402358 <udd_ctrl_in_sent+0x190>
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  402352:	2c00      	cmp	r4, #0
  402354:	d131      	bne.n	4023ba <udd_ctrl_in_sent+0x1f2>
  402356:	e052      	b.n	4023fe <udd_ctrl_in_sent+0x236>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402358:	b14d      	cbz	r5, 40236e <udd_ctrl_in_sent+0x1a6>
		cpu_irq_enable();
  40235a:	f240 13a0 	movw	r3, #416	; 0x1a0
  40235e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402362:	f04f 0001 	mov.w	r0, #1
  402366:	7018      	strb	r0, [r3, #0]
  402368:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40236c:	b662      	cpsie	i
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_bank0_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  40236e:	f242 01f5 	movw	r1, #8437	; 0x20f5
  402372:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402376:	f04f 0204 	mov.w	r2, #4
  40237a:	700a      	strb	r2, [r1, #0]
		udd_ack_in_sent(0);
  40237c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402380:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402384:	6b18      	ldr	r0, [r3, #48]	; 0x30
  402386:	9004      	str	r0, [sp, #16]
  402388:	9904      	ldr	r1, [sp, #16]
  40238a:	f041 024f 	orr.w	r2, r1, #79	; 0x4f
  40238e:	9204      	str	r2, [sp, #16]
  402390:	9804      	ldr	r0, [sp, #16]
  402392:	f020 0101 	bic.w	r1, r0, #1
  402396:	9104      	str	r1, [sp, #16]
  402398:	9a04      	ldr	r2, [sp, #16]
  40239a:	631a      	str	r2, [r3, #48]	; 0x30
  40239c:	f04f 0300 	mov.w	r3, #0
  4023a0:	9305      	str	r3, [sp, #20]
  4023a2:	9805      	ldr	r0, [sp, #20]
  4023a4:	2813      	cmp	r0, #19
  4023a6:	d877      	bhi.n	402498 <udd_ctrl_in_sent+0x2d0>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4023a8:	bf00      	nop
  4023aa:	9905      	ldr	r1, [sp, #20]
  4023ac:	f101 0101 	add.w	r1, r1, #1
  4023b0:	9105      	str	r1, [sp, #20]
  4023b2:	9a05      	ldr	r2, [sp, #20]
  4023b4:	2a13      	cmp	r2, #19
  4023b6:	d9f7      	bls.n	4023a8 <udd_ctrl_in_sent+0x1e0>
  4023b8:	e06e      	b.n	402498 <udd_ctrl_in_sent+0x2d0>
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		udd_endpoint_fifo_write(0, *ptr_src++);
  4023ba:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4023be:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4023c2:	f104 31ff 	add.w	r1, r4, #4294967295
  4023c6:	f001 0101 	and.w	r1, r1, #1
  4023ca:	19db      	adds	r3, r3, r7
  4023cc:	f813 2b01 	ldrb.w	r2, [r3], #1
  4023d0:	6502      	str	r2, [r0, #80]	; 0x50
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  4023d2:	f04f 0201 	mov.w	r2, #1
  4023d6:	4294      	cmp	r4, r2
  4023d8:	d860      	bhi.n	40249c <udd_ctrl_in_sent+0x2d4>
  4023da:	e010      	b.n	4023fe <udd_ctrl_in_sent+0x236>
		udd_endpoint_fifo_write(0, *ptr_src++);
  4023dc:	4619      	mov	r1, r3
  4023de:	f811 6b01 	ldrb.w	r6, [r1], #1
  4023e2:	6506      	str	r6, [r0, #80]	; 0x50
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  4023e4:	f102 0201 	add.w	r2, r2, #1
  4023e8:	f002 02ff 	and.w	r2, r2, #255	; 0xff
		udd_endpoint_fifo_write(0, *ptr_src++);
  4023ec:	785b      	ldrb	r3, [r3, #1]
  4023ee:	6503      	str	r3, [r0, #80]	; 0x50
  4023f0:	f101 0301 	add.w	r3, r1, #1
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  4023f4:	f102 0201 	add.w	r2, r2, #1
  4023f8:	b2d2      	uxtb	r2, r2
  4023fa:	4294      	cmp	r4, r2
  4023fc:	d8ee      	bhi.n	4023dc <udd_ctrl_in_sent+0x214>
		udd_endpoint_fifo_write(0, *ptr_src++);
	}
	udd_ctrl_payload_nb_trans += nb_remain;
  4023fe:	19e4      	adds	r4, r4, r7
  402400:	f242 00f2 	movw	r0, #8434	; 0x20f2
  402404:	f2c2 0000 	movt	r0, #8192	; 0x2000
  402408:	8004      	strh	r4, [r0, #0]
	// Validate and send the data available in the control endpoint buffer
	udd_set_transmit_ready(0);
  40240a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40240e:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402412:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  402414:	9206      	str	r2, [sp, #24]
  402416:	9b06      	ldr	r3, [sp, #24]
  402418:	f043 004f 	orr.w	r0, r3, #79	; 0x4f
  40241c:	9006      	str	r0, [sp, #24]
  40241e:	9a06      	ldr	r2, [sp, #24]
  402420:	f042 0310 	orr.w	r3, r2, #16
  402424:	9306      	str	r3, [sp, #24]
  402426:	9806      	ldr	r0, [sp, #24]
  402428:	6308      	str	r0, [r1, #48]	; 0x30
  40242a:	f04f 0100 	mov.w	r1, #0
  40242e:	9107      	str	r1, [sp, #28]
  402430:	9a07      	ldr	r2, [sp, #28]
  402432:	2a13      	cmp	r2, #19
  402434:	d807      	bhi.n	402446 <udd_ctrl_in_sent+0x27e>
  402436:	bf00      	nop
  402438:	9b07      	ldr	r3, [sp, #28]
  40243a:	f103 0301 	add.w	r3, r3, #1
  40243e:	9307      	str	r3, [sp, #28]
  402440:	9807      	ldr	r0, [sp, #28]
  402442:	2813      	cmp	r0, #19
  402444:	d9f7      	bls.n	402436 <udd_ctrl_in_sent+0x26e>
	udd_ack_in_sent(0);
  402446:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40244a:	f2c4 0103 	movt	r1, #16387	; 0x4003
  40244e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  402450:	9208      	str	r2, [sp, #32]
  402452:	9b08      	ldr	r3, [sp, #32]
  402454:	f043 004f 	orr.w	r0, r3, #79	; 0x4f
  402458:	9008      	str	r0, [sp, #32]
  40245a:	9a08      	ldr	r2, [sp, #32]
  40245c:	f022 0301 	bic.w	r3, r2, #1
  402460:	9308      	str	r3, [sp, #32]
  402462:	9808      	ldr	r0, [sp, #32]
  402464:	6308      	str	r0, [r1, #48]	; 0x30
  402466:	f04f 0100 	mov.w	r1, #0
  40246a:	9109      	str	r1, [sp, #36]	; 0x24
  40246c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40246e:	2a13      	cmp	r2, #19
  402470:	d807      	bhi.n	402482 <udd_ctrl_in_sent+0x2ba>
  402472:	bf00      	nop
  402474:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402476:	f103 0301 	add.w	r3, r3, #1
  40247a:	9309      	str	r3, [sp, #36]	; 0x24
  40247c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40247e:	2813      	cmp	r0, #19
  402480:	d9f7      	bls.n	402472 <udd_ctrl_in_sent+0x2aa>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402482:	b14d      	cbz	r5, 402498 <udd_ctrl_in_sent+0x2d0>
		cpu_irq_enable();
  402484:	f240 11a0 	movw	r1, #416	; 0x1a0
  402488:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40248c:	f04f 0201 	mov.w	r2, #1
  402490:	700a      	strb	r2, [r1, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402492:	f3bf 8f5f 	dmb	sy
  402496:	b662      	cpsie	i

	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
}
  402498:	b00b      	add	sp, #44	; 0x2c
  40249a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40249c:	b249      	sxtb	r1, r1
  40249e:	2900      	cmp	r1, #0
  4024a0:	d09c      	beq.n	4023dc <udd_ctrl_in_sent+0x214>
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		udd_endpoint_fifo_write(0, *ptr_src++);
  4024a2:	f813 1b01 	ldrb.w	r1, [r3], #1
  4024a6:	6501      	str	r1, [r0, #80]	; 0x50
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  4024a8:	f102 0201 	add.w	r2, r2, #1
  4024ac:	b2d2      	uxtb	r2, r2
  4024ae:	4294      	cmp	r4, r2
  4024b0:	d894      	bhi.n	4023dc <udd_ctrl_in_sent+0x214>
  4024b2:	e7a4      	b.n	4023fe <udd_ctrl_in_sent+0x236>

004024b4 <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  4024b4:	b538      	push	{r3, r4, r5, lr}
  4024b6:	4603      	mov	r3, r0
	if (ptr_job->busy == false) {
  4024b8:	7c44      	ldrb	r4, [r0, #17]
  4024ba:	f004 0010 	and.w	r0, r4, #16
  4024be:	b2c4      	uxtb	r4, r0
  4024c0:	b1c4      	cbz	r4, 4024f4 <udd_ep_finish_job+0x40>
		return; // No on-going job
	}
	ptr_job->busy = false;
  4024c2:	7c5c      	ldrb	r4, [r3, #17]
  4024c4:	f36f 1404 	bfc	r4, #4, #1
  4024c8:	745c      	strb	r4, [r3, #17]
	if (NULL == ptr_job->call_trans) {
  4024ca:	681c      	ldr	r4, [r3, #0]
  4024cc:	b194      	cbz	r4, 4024f4 <udd_ep_finish_job+0x40>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  4024ce:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  4024d2:	f2c4 0503 	movt	r5, #16387	; 0x4003
  4024d6:	f102 000c 	add.w	r0, r2, #12
  4024da:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
  4024de:	f410 6f80 	tst.w	r0, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  4024e2:	bf18      	it	ne
  4024e4:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}	
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  4024e8:	2901      	cmp	r1, #1
  4024ea:	bf14      	ite	ne
  4024ec:	2000      	movne	r0, #0
  4024ee:	2001      	moveq	r0, #1
  4024f0:	6899      	ldr	r1, [r3, #8]
  4024f2:	47a0      	blx	r4
  4024f4:	bd38      	pop	{r3, r4, r5, pc}
  4024f6:	bf00      	nop

004024f8 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
  4024f8:	b508      	push	{r3, lr}
	ep &= USB_EP_ADDR_MASK;
  4024fa:	f000 020f 	and.w	r2, r0, #15

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  4024fe:	f102 30ff 	add.w	r0, r2, #4294967295
  402502:	eb00 0180 	add.w	r1, r0, r0, lsl #2
  402506:	f242 03b4 	movw	r3, #8372	; 0x20b4
  40250a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40250e:	eb03 0081 	add.w	r0, r3, r1, lsl #2
  402512:	f04f 0101 	mov.w	r1, #1
  402516:	f242 43b5 	movw	r3, #9397	; 0x24b5
  40251a:	f2c0 0340 	movt	r3, #64	; 0x40
  40251e:	4798      	blx	r3
  402520:	bd08      	pop	{r3, pc}
  402522:	bf00      	nop

00402524 <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  402524:	b410      	push	{r4}
  402526:	b085      	sub	sp, #20
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  402528:	f100 32ff 	add.w	r2, r0, #4294967295
  40252c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402530:	f242 03b4 	movw	r3, #8372	; 0x20b4
  402534:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402538:	eb03 0281 	add.w	r2, r3, r1, lsl #2
	if (Is_udd_all_banks_received(ep)) {
  40253c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402540:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402544:	f100 010c 	add.w	r1, r0, #12
  402548:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  40254c:	f003 0342 	and.w	r3, r3, #66	; 0x42
  402550:	2b42      	cmp	r3, #66	; 0x42
  402552:	d00f      	beq.n	402574 <udd_ep_ack_out_received+0x50>
		// The only way is to use ptr_job->bank
	} else if (Is_udd_bank0_received(ep)) {
  402554:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402558:	f2c4 0303 	movt	r3, #16387	; 0x4003
  40255c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  402560:	f013 0f02 	tst.w	r3, #2
		// Must be bank0
		ptr_job->bank = 0;
  402564:	7c53      	ldrb	r3, [r2, #17]
  402566:	bf12      	itee	ne
  402568:	f36f 0383 	bfcne	r3, #2, #2
	} else {
		// Must be bank1
		ptr_job->bank = 1;
  40256c:	2101      	moveq	r1, #1
  40256e:	f361 0383 	bfieq	r3, r1, #2, #2
  402572:	7453      	strb	r3, [r2, #17]
	}
	if (ptr_job->bank == 0) {
  402574:	7c51      	ldrb	r1, [r2, #17]
  402576:	f011 0f0c 	tst.w	r1, #12
  40257a:	d12b      	bne.n	4025d4 <udd_ep_ack_out_received+0xb0>
		udd_ack_bank0_received(ep);
  40257c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402580:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402584:	f100 010c 	add.w	r1, r0, #12
  402588:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
  40258c:	9400      	str	r4, [sp, #0]
  40258e:	9c00      	ldr	r4, [sp, #0]
  402590:	f044 044f 	orr.w	r4, r4, #79	; 0x4f
  402594:	9400      	str	r4, [sp, #0]
  402596:	9c00      	ldr	r4, [sp, #0]
  402598:	f024 0402 	bic.w	r4, r4, #2
  40259c:	9400      	str	r4, [sp, #0]
  40259e:	9c00      	ldr	r4, [sp, #0]
  4025a0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  4025a4:	f04f 0300 	mov.w	r3, #0
  4025a8:	9301      	str	r3, [sp, #4]
  4025aa:	9901      	ldr	r1, [sp, #4]
  4025ac:	2913      	cmp	r1, #19
  4025ae:	d807      	bhi.n	4025c0 <udd_ep_ack_out_received+0x9c>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4025b0:	bf00      	nop
  4025b2:	9b01      	ldr	r3, [sp, #4]
  4025b4:	f103 0301 	add.w	r3, r3, #1
  4025b8:	9301      	str	r3, [sp, #4]
  4025ba:	9901      	ldr	r1, [sp, #4]
  4025bc:	2913      	cmp	r1, #19
  4025be:	d9f7      	bls.n	4025b0 <udd_ep_ack_out_received+0x8c>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  4025c0:	b370      	cbz	r0, 402620 <udd_ep_ack_out_received+0xfc>
  4025c2:	2803      	cmp	r0, #3
  4025c4:	d02c      	beq.n	402620 <udd_ep_ack_out_received+0xfc>
			ptr_job->bank = 1;
  4025c6:	7c50      	ldrb	r0, [r2, #17]
  4025c8:	f04f 0301 	mov.w	r3, #1
  4025cc:	f363 0083 	bfi	r0, r3, #2, #2
  4025d0:	7450      	strb	r0, [r2, #17]
  4025d2:	e025      	b.n	402620 <udd_ep_ack_out_received+0xfc>
		}
	} else {
		udd_ack_bank1_received(ep);
  4025d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4025d8:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4025dc:	f100 000c 	add.w	r0, r0, #12
  4025e0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4025e4:	9102      	str	r1, [sp, #8]
  4025e6:	9902      	ldr	r1, [sp, #8]
  4025e8:	f041 014f 	orr.w	r1, r1, #79	; 0x4f
  4025ec:	9102      	str	r1, [sp, #8]
  4025ee:	9902      	ldr	r1, [sp, #8]
  4025f0:	f021 0140 	bic.w	r1, r1, #64	; 0x40
  4025f4:	9102      	str	r1, [sp, #8]
  4025f6:	9902      	ldr	r1, [sp, #8]
  4025f8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  4025fc:	f04f 0000 	mov.w	r0, #0
  402600:	9003      	str	r0, [sp, #12]
  402602:	9b03      	ldr	r3, [sp, #12]
  402604:	2b13      	cmp	r3, #19
  402606:	d807      	bhi.n	402618 <udd_ep_ack_out_received+0xf4>
  402608:	bf00      	nop
  40260a:	9903      	ldr	r1, [sp, #12]
  40260c:	f101 0101 	add.w	r1, r1, #1
  402610:	9103      	str	r1, [sp, #12]
  402612:	9803      	ldr	r0, [sp, #12]
  402614:	2813      	cmp	r0, #19
  402616:	d9f7      	bls.n	402608 <udd_ep_ack_out_received+0xe4>
		ptr_job->bank = 0;
  402618:	7c53      	ldrb	r3, [r2, #17]
  40261a:	f36f 0383 	bfc	r3, #2, #2
  40261e:	7453      	strb	r3, [r2, #17]
	}
}
  402620:	b005      	add	sp, #20
  402622:	bc10      	pop	{r4}
  402624:	4770      	bx	lr
  402626:	bf00      	nop

00402628 <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  402628:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40262c:	b082      	sub	sp, #8
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  40262e:	4605      	mov	r5, r0
  402630:	f100 36ff 	add.w	r6, r0, #4294967295
  402634:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  402638:	f242 03b4 	movw	r3, #8372	; 0x20b4
  40263c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402640:	eb03 0682 	add.w	r6, r3, r2, lsl #2

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  402644:	7c72      	ldrb	r2, [r6, #17]
  402646:	f3c2 0381 	ubfx	r3, r2, #2, #2
  40264a:	b120      	cbz	r0, 402656 <udd_ep_in_sent+0x2e>
  40264c:	2803      	cmp	r0, #3
  40264e:	bf14      	ite	ne
  402650:	2202      	movne	r2, #2
  402652:	2201      	moveq	r2, #1
  402654:	e001      	b.n	40265a <udd_ep_in_sent+0x32>
  402656:	f04f 0201 	mov.w	r2, #1
  40265a:	429a      	cmp	r2, r3
  40265c:	f340 8115 	ble.w	40288a <udd_ep_in_sent+0x262>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  402660:	68f2      	ldr	r2, [r6, #12]
  402662:	68b4      	ldr	r4, [r6, #8]
  402664:	42a2      	cmp	r2, r4
  402666:	d306      	bcc.n	402676 <udd_ep_in_sent+0x4e>
  402668:	7c73      	ldrb	r3, [r6, #17]
  40266a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40266e:	b2db      	uxtb	r3, r3
  402670:	2b00      	cmp	r3, #0
  402672:	f000 810d 	beq.w	402890 <udd_ep_in_sent+0x268>


static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  402676:	6873      	ldr	r3, [r6, #4]
  402678:	eb03 0802 	add.w	r8, r3, r2
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  40267c:	ebc2 0904 	rsb	r9, r2, r4
	uint32_t pkt_size = ptr_job->size;
  402680:	8a33      	ldrh	r3, [r6, #16]
  402682:	ea4f 5383 	mov.w	r3, r3, lsl #22
  402686:	ea4f 5393 	mov.w	r3, r3, lsr #22
	bool is_short_pkt = false;

	// Packet size
	if (nb_remain < pkt_size) {
  40268a:	4599      	cmp	r9, r3
static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
	uint32_t pkt_size = ptr_job->size;
  40268c:	bf26      	itte	cs
  40268e:	4699      	movcs	r9, r3
	bool is_short_pkt = false;
  402690:	f04f 0c00 	movcs.w	ip, #0

	// Packet size
	if (nb_remain < pkt_size) {
		pkt_size = nb_remain;
		is_short_pkt = true;
  402694:	f04f 0c01 	movcc.w	ip, #1
	}

	// Modify job information
	ptr_job->buf_cnt += pkt_size;
  402698:	444a      	add	r2, r9
  40269a:	60f2      	str	r2, [r6, #12]

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  40269c:	f1b9 0f07 	cmp.w	r9, #7
  4026a0:	f240 8089 	bls.w	4027b6 <udd_ep_in_sent+0x18e>
  4026a4:	464f      	mov	r7, r9


static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  4026a6:	4642      	mov	r2, r8
	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4026ac:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4026b0:	f1a9 0a08 	sub.w	sl, r9, #8
  4026b4:	f3ca 0ac0 	ubfx	sl, sl, #3, #1
  4026b8:	f898 b000 	ldrb.w	fp, [r8]
  4026bc:	f105 0414 	add.w	r4, r5, #20
  4026c0:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026c4:	f898 b001 	ldrb.w	fp, [r8, #1]
  4026c8:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026cc:	f898 b002 	ldrb.w	fp, [r8, #2]
  4026d0:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026d4:	f898 b003 	ldrb.w	fp, [r8, #3]
  4026d8:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026dc:	f898 b004 	ldrb.w	fp, [r8, #4]
  4026e0:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026e4:	f898 b005 	ldrb.w	fp, [r8, #5]
  4026e8:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026ec:	f898 b006 	ldrb.w	fp, [r8, #6]
  4026f0:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4026f4:	f898 b007 	ldrb.w	fp, [r8, #7]
  4026f8:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  4026fc:	f102 0208 	add.w	r2, r2, #8

	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  402700:	f1a7 0708 	sub.w	r7, r7, #8
  402704:	2f07      	cmp	r7, #7
  402706:	f200 80db 	bhi.w	4028c0 <udd_ep_in_sent+0x298>
  40270a:	e04b      	b.n	4027a4 <udd_ep_in_sent+0x17c>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40270c:	f892 a000 	ldrb.w	sl, [r2]
  402710:	f105 0414 	add.w	r4, r5, #20
  402714:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402718:	f892 a001 	ldrb.w	sl, [r2, #1]
  40271c:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402720:	f892 a002 	ldrb.w	sl, [r2, #2]
  402724:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402728:	f892 a003 	ldrb.w	sl, [r2, #3]
  40272c:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402730:	f892 a004 	ldrb.w	sl, [r2, #4]
  402734:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402738:	f892 a005 	ldrb.w	sl, [r2, #5]
  40273c:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402740:	f892 a006 	ldrb.w	sl, [r2, #6]
  402744:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402748:	f892 a007 	ldrb.w	sl, [r2, #7]
  40274c:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  402750:	f102 0408 	add.w	r4, r2, #8
	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402754:	f892 a008 	ldrb.w	sl, [r2, #8]
  402758:	f105 0214 	add.w	r2, r5, #20
  40275c:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402760:	f894 a001 	ldrb.w	sl, [r4, #1]
  402764:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402768:	f894 a002 	ldrb.w	sl, [r4, #2]
  40276c:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402770:	f894 a003 	ldrb.w	sl, [r4, #3]
  402774:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402778:	f894 a004 	ldrb.w	sl, [r4, #4]
  40277c:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402780:	f894 a005 	ldrb.w	sl, [r4, #5]
  402784:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402788:	f894 a006 	ldrb.w	sl, [r4, #6]
  40278c:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402790:	f894 a007 	ldrb.w	sl, [r4, #7]
  402794:	f843 a022 	str.w	sl, [r3, r2, lsl #2]
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  402798:	f104 0208 	add.w	r2, r4, #8

	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  40279c:	f1a7 0710 	sub.w	r7, r7, #16
  4027a0:	2f07      	cmp	r7, #7
  4027a2:	d8b3      	bhi.n	40270c <udd_ep_in_sent+0xe4>
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  4027a4:	f1a9 0308 	sub.w	r3, r9, #8
  4027a8:	f023 0207 	bic.w	r2, r3, #7
  4027ac:	f102 0208 	add.w	r2, r2, #8
  4027b0:	4490      	add	r8, r2
  4027b2:	f009 0907 	and.w	r9, r9, #7
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  4027b6:	f1b9 0f00 	cmp.w	r9, #0
  4027ba:	d024      	beq.n	402806 <udd_ep_in_sent+0x1de>
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  4027bc:	44c1      	add	r9, r8
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4027be:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  4027c2:	f2c4 0403 	movt	r4, #16387	; 0x4003
  4027c6:	ea6f 0708 	mvn.w	r7, r8
  4027ca:	eb09 0307 	add.w	r3, r9, r7
  4027ce:	f003 0a01 	and.w	sl, r3, #1
  4027d2:	4643      	mov	r3, r8
  4027d4:	f813 7b01 	ldrb.w	r7, [r3], #1
  4027d8:	f105 0214 	add.w	r2, r5, #20
  4027dc:	f844 7022 	str.w	r7, [r4, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  4027e0:	454b      	cmp	r3, r9
  4027e2:	d161      	bne.n	4028a8 <udd_ep_in_sent+0x280>
  4027e4:	e00f      	b.n	402806 <udd_ep_in_sent+0x1de>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4027e6:	461a      	mov	r2, r3
  4027e8:	f812 8b01 	ldrb.w	r8, [r2], #1
  4027ec:	f105 0714 	add.w	r7, r5, #20
  4027f0:	f844 8027 	str.w	r8, [r4, r7, lsl #2]
  4027f4:	785f      	ldrb	r7, [r3, #1]
  4027f6:	f105 0314 	add.w	r3, r5, #20
  4027fa:	f844 7023 	str.w	r7, [r4, r3, lsl #2]
  4027fe:	f102 0301 	add.w	r3, r2, #1
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  402802:	454b      	cmp	r3, r9
  402804:	d1ef      	bne.n	4027e6 <udd_ep_in_sent+0x1be>
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}

	// Add to buffered banks
	ptr_job->bank++;
  402806:	7c73      	ldrb	r3, [r6, #17]
  402808:	f3c3 0281 	ubfx	r2, r3, #2, #2
  40280c:	f102 0201 	add.w	r2, r2, #1
  402810:	f362 0383 	bfi	r3, r2, #2, #2
  402814:	7473      	strb	r3, [r6, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  402816:	b309      	cbz	r1, 40285c <udd_ep_in_sent+0x234>
		udd_set_transmit_ready(ep);
  402818:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40281c:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402820:	f100 000c 	add.w	r0, r0, #12
  402824:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  402828:	9300      	str	r3, [sp, #0]
  40282a:	9a00      	ldr	r2, [sp, #0]
  40282c:	f042 034f 	orr.w	r3, r2, #79	; 0x4f
  402830:	9300      	str	r3, [sp, #0]
  402832:	9a00      	ldr	r2, [sp, #0]
  402834:	f042 0310 	orr.w	r3, r2, #16
  402838:	9300      	str	r3, [sp, #0]
  40283a:	9a00      	ldr	r2, [sp, #0]
  40283c:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
  402840:	f04f 0000 	mov.w	r0, #0
  402844:	9001      	str	r0, [sp, #4]
  402846:	9901      	ldr	r1, [sp, #4]
  402848:	2913      	cmp	r1, #19
  40284a:	d807      	bhi.n	40285c <udd_ep_in_sent+0x234>
  40284c:	bf00      	nop
  40284e:	9b01      	ldr	r3, [sp, #4]
  402850:	f103 0301 	add.w	r3, r3, #1
  402854:	9301      	str	r3, [sp, #4]
  402856:	9a01      	ldr	r2, [sp, #4]
  402858:	2a13      	cmp	r2, #19
  40285a:	d9f7      	bls.n	40284c <udd_ep_in_sent+0x224>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  40285c:	f1bc 0f00 	cmp.w	ip, #0
  402860:	d003      	beq.n	40286a <udd_ep_in_sent+0x242>
		ptr_job->b_shortpacket = false;
  402862:	7c70      	ldrb	r0, [r6, #17]
  402864:	f36f 1086 	bfc	r0, #6, #1
  402868:	7470      	strb	r0, [r6, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  40286a:	68f1      	ldr	r1, [r6, #12]
  40286c:	68b3      	ldr	r3, [r6, #8]
  40286e:	4299      	cmp	r1, r3
  402870:	d311      	bcc.n	402896 <udd_ep_in_sent+0x26e>
			&& (!ptr_job->b_shortpacket)) {
  402872:	7c72      	ldrb	r2, [r6, #17]
  402874:	f002 0040 	and.w	r0, r2, #64	; 0x40
  402878:	b2c1      	uxtb	r1, r0
  40287a:	b979      	cbnz	r1, 40289c <udd_ep_in_sent+0x274>
		ptr_job->b_buf_end = true;
  40287c:	7c73      	ldrb	r3, [r6, #17]
  40287e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
  402882:	7472      	strb	r2, [r6, #17]
		return false;
  402884:	f04f 0000 	mov.w	r0, #0
  402888:	e00a      	b.n	4028a0 <udd_ep_in_sent+0x278>
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
		return true; // Data pending
  40288a:	f04f 0001 	mov.w	r0, #1
  40288e:	e007      	b.n	4028a0 <udd_ep_in_sent+0x278>
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
		return false;
  402890:	f04f 0000 	mov.w	r0, #0
  402894:	e004      	b.n	4028a0 <udd_ep_in_sent+0x278>
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
			&& (!ptr_job->b_shortpacket)) {
		ptr_job->b_buf_end = true;
		return false;
	}
	return true; // Pending
  402896:	f04f 0001 	mov.w	r0, #1
  40289a:	e001      	b.n	4028a0 <udd_ep_in_sent+0x278>
  40289c:	f04f 0001 	mov.w	r0, #1
}
  4028a0:	b002      	add	sp, #8
  4028a2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4028a6:	4770      	bx	lr
  4028a8:	f1ba 0f00 	cmp.w	sl, #0
  4028ac:	d09b      	beq.n	4027e6 <udd_ep_in_sent+0x1be>
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028ae:	f813 7b01 	ldrb.w	r7, [r3], #1
  4028b2:	f105 0214 	add.w	r2, r5, #20
  4028b6:	f844 7022 	str.w	r7, [r4, r2, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  4028ba:	454b      	cmp	r3, r9
  4028bc:	d193      	bne.n	4027e6 <udd_ep_in_sent+0x1be>
  4028be:	e7a2      	b.n	402806 <udd_ep_in_sent+0x1de>
  4028c0:	f1ba 0f00 	cmp.w	sl, #0
  4028c4:	f43f af22 	beq.w	40270c <udd_ep_in_sent+0xe4>
	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028c8:	f892 a000 	ldrb.w	sl, [r2]
  4028cc:	f105 0414 	add.w	r4, r5, #20
  4028d0:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028d4:	f892 a001 	ldrb.w	sl, [r2, #1]
  4028d8:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028dc:	f892 a002 	ldrb.w	sl, [r2, #2]
  4028e0:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028e4:	f892 a003 	ldrb.w	sl, [r2, #3]
  4028e8:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028ec:	f892 a004 	ldrb.w	sl, [r2, #4]
  4028f0:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028f4:	f892 a005 	ldrb.w	sl, [r2, #5]
  4028f8:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4028fc:	f892 a006 	ldrb.w	sl, [r2, #6]
  402900:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  402904:	f892 a007 	ldrb.w	sl, [r2, #7]
  402908:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
	ptr_job->bank++;
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
  40290c:	f102 0208 	add.w	r2, r2, #8

	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  402910:	f1a7 0708 	sub.w	r7, r7, #8
  402914:	2f07      	cmp	r7, #7
  402916:	f63f aef9 	bhi.w	40270c <udd_ep_in_sent+0xe4>
  40291a:	e743      	b.n	4027a4 <udd_ep_in_sent+0x17c>

0040291c <UDP_Handler>:
 * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 *
 */
ISR(UDD_USB_INT_FUN)
{
  40291c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402920:	b0b0      	sub	sp, #192	; 0xc0
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  402922:	f641 533d 	movw	r3, #7485	; 0x1d3d
  402926:	f2c0 0340 	movt	r3, #64	; 0x40
  40292a:	4798      	blx	r3
  40292c:	b998      	cbnz	r0, 402956 <UDP_Handler+0x3a>
  40292e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402932:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402936:	69c1      	ldr	r1, [r0, #28]
  402938:	f411 7f80 	tst.w	r1, #256	; 0x100
  40293c:	d10b      	bne.n	402956 <UDP_Handler+0x3a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40293e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402940:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  402944:	f240 11a0 	movw	r1, #416	; 0x1a0
  402948:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40294c:	f04f 0200 	mov.w	r2, #0
  402950:	700a      	strb	r2, [r1, #0]
		return;
  402952:	f000 bf41 	b.w	4037d8 <UDP_Handler+0xebc>
	}

	/* The UDP peripheral clock in the Power Management Controller (PMC)
	   must be enabled before any read/write operations to the UDP registers
	   including the UDP_TXVC register. */
	udd_enable_periph_ck();
  402956:	f04f 0022 	mov.w	r0, #34	; 0x22
  40295a:	f641 32f5 	movw	r2, #7157	; 0x1bf5
  40295e:	f2c0 0240 	movt	r2, #64	; 0x40
  402962:	4790      	blx	r2

	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  402964:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402968:	f2c4 0303 	movt	r3, #16387	; 0x4003
  40296c:	6998      	ldr	r0, [r3, #24]
  40296e:	f410 6f00 	tst.w	r0, #2048	; 0x800
  402972:	d015      	beq.n	4029a0 <UDP_Handler+0x84>
  402974:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402978:	f2c4 0103 	movt	r1, #16387	; 0x4003
  40297c:	69cb      	ldr	r3, [r1, #28]
  40297e:	f413 6f00 	tst.w	r3, #2048	; 0x800
  402982:	d00d      	beq.n	4029a0 <UDP_Handler+0x84>
		udd_ack_sof();
  402984:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402988:	f2c4 0103 	movt	r1, #16387	; 0x4003
  40298c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402990:	620b      	str	r3, [r1, #32]
		udc_sof_notify();
  402992:	f640 5089 	movw	r0, #3465	; 0xd89
  402996:	f2c0 0040 	movt	r0, #64	; 0x40
  40299a:	4780      	blx	r0
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_sof_end;
  40299c:	f000 bf1c 	b.w	4037d8 <UDP_Handler+0xebc>
}


static bool udd_ctrl_interrupt(void)
{
	if (!Is_udd_endpoint_interrupt(0))
  4029a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4029a4:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4029a8:	69c1      	ldr	r1, [r0, #28]
  4029aa:	f011 0f01 	tst.w	r1, #1
  4029ae:	f000 82a7 	beq.w	402f00 <UDP_Handler+0x5e4>
		return false; // No interrupt events on control endpoint

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
  4029b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4029b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4029ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
  4029bc:	f010 0f04 	tst.w	r0, #4
  4029c0:	f000 811f 	beq.w	402c02 <UDP_Handler+0x2e6>

static void udd_ctrl_setup_received(void)
{
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  4029c4:	f242 00f5 	movw	r0, #8437	; 0x20f5
  4029c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4029cc:	7802      	ldrb	r2, [r0, #0]
  4029ce:	b14a      	cbz	r2, 4029e4 <UDP_Handler+0xc8>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
  4029d0:	f242 13b5 	movw	r3, #8629	; 0x21b5
  4029d4:	f2c0 0340 	movt	r3, #64	; 0x40
  4029d8:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
  4029da:	f242 01f5 	movw	r1, #8437	; 0x20f5
  4029de:	f2c0 0140 	movt	r1, #64	; 0x40
  4029e2:	4788      	blx	r1
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
  4029e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4029e8:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4029ec:	6b02      	ldr	r2, [r0, #48]	; 0x30
  4029ee:	f3c2 430a 	ubfx	r3, r2, #16, #11
  4029f2:	2b08      	cmp	r3, #8
  4029f4:	d024      	beq.n	402a40 <UDP_Handler+0x124>
		udd_ack_setup_received(0);
  4029f6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4029fa:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4029fe:	6b02      	ldr	r2, [r0, #48]	; 0x30
  402a00:	9202      	str	r2, [sp, #8]
  402a02:	9b02      	ldr	r3, [sp, #8]
  402a04:	f043 014f 	orr.w	r1, r3, #79	; 0x4f
  402a08:	9102      	str	r1, [sp, #8]
  402a0a:	9a02      	ldr	r2, [sp, #8]
  402a0c:	f022 0304 	bic.w	r3, r2, #4
  402a10:	9302      	str	r3, [sp, #8]
  402a12:	9902      	ldr	r1, [sp, #8]
  402a14:	6301      	str	r1, [r0, #48]	; 0x30
  402a16:	f04f 0000 	mov.w	r0, #0
  402a1a:	9003      	str	r0, [sp, #12]
  402a1c:	9a03      	ldr	r2, [sp, #12]
  402a1e:	2a13      	cmp	r2, #19
  402a20:	d807      	bhi.n	402a32 <UDP_Handler+0x116>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402a22:	bf00      	nop
  402a24:	9b03      	ldr	r3, [sp, #12]
  402a26:	f103 0301 	add.w	r3, r3, #1
  402a2a:	9303      	str	r3, [sp, #12]
  402a2c:	9903      	ldr	r1, [sp, #12]
  402a2e:	2913      	cmp	r1, #19
  402a30:	d9f7      	bls.n	402a22 <UDP_Handler+0x106>
		udd_ctrl_stall_data();
  402a32:	f242 1015 	movw	r0, #8469	; 0x2115
  402a36:	f2c0 0040 	movt	r0, #64	; 0x40
  402a3a:	4780      	blx	r0
  402a3c:	f000 becc 	b.w	4037d8 <UDP_Handler+0xebc>
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
			udd_endpoint_fifo_read(0);
  402a40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402a44:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402a48:	6d01      	ldr	r1, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a4a:	f242 32b0 	movw	r2, #9136	; 0x23b0
  402a4e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402a52:	7011      	strb	r1, [r2, #0]
			udd_endpoint_fifo_read(0);
  402a54:	6d03      	ldr	r3, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a56:	7053      	strb	r3, [r2, #1]
			udd_endpoint_fifo_read(0);
  402a58:	6d01      	ldr	r1, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a5a:	7091      	strb	r1, [r2, #2]
			udd_endpoint_fifo_read(0);
  402a5c:	6d03      	ldr	r3, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a5e:	70d3      	strb	r3, [r2, #3]
			udd_endpoint_fifo_read(0);
  402a60:	6d01      	ldr	r1, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a62:	7111      	strb	r1, [r2, #4]
			udd_endpoint_fifo_read(0);
  402a64:	6d03      	ldr	r3, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a66:	7153      	strb	r3, [r2, #5]
			udd_endpoint_fifo_read(0);
  402a68:	6d01      	ldr	r1, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a6a:	7191      	strb	r1, [r2, #6]
			udd_endpoint_fifo_read(0);
  402a6c:	6d00      	ldr	r0, [r0, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402a6e:	71d0      	strb	r0, [r2, #7]
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
  402a70:	f640 52d1 	movw	r2, #3537	; 0xdd1
  402a74:	f2c0 0240 	movt	r2, #64	; 0x40
  402a78:	4790      	blx	r2
  402a7a:	bb20      	cbnz	r0, 402ac6 <UDP_Handler+0x1aa>
		// Setup request unknown then stall it
		udd_ack_setup_received(0);
  402a7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402a80:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402a84:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  402a86:	9204      	str	r2, [sp, #16]
  402a88:	9804      	ldr	r0, [sp, #16]
  402a8a:	f040 034f 	orr.w	r3, r0, #79	; 0x4f
  402a8e:	9304      	str	r3, [sp, #16]
  402a90:	9a04      	ldr	r2, [sp, #16]
  402a92:	f022 0004 	bic.w	r0, r2, #4
  402a96:	9004      	str	r0, [sp, #16]
  402a98:	9b04      	ldr	r3, [sp, #16]
  402a9a:	630b      	str	r3, [r1, #48]	; 0x30
  402a9c:	f04f 0100 	mov.w	r1, #0
  402aa0:	9105      	str	r1, [sp, #20]
  402aa2:	9a05      	ldr	r2, [sp, #20]
  402aa4:	2a13      	cmp	r2, #19
  402aa6:	d807      	bhi.n	402ab8 <UDP_Handler+0x19c>
  402aa8:	bf00      	nop
  402aaa:	9805      	ldr	r0, [sp, #20]
  402aac:	f100 0001 	add.w	r0, r0, #1
  402ab0:	9005      	str	r0, [sp, #20]
  402ab2:	9b05      	ldr	r3, [sp, #20]
  402ab4:	2b13      	cmp	r3, #19
  402ab6:	d9f7      	bls.n	402aa8 <UDP_Handler+0x18c>
		udd_ctrl_stall_data();
  402ab8:	f242 1115 	movw	r1, #8469	; 0x2115
  402abc:	f2c0 0140 	movt	r1, #64	; 0x40
  402ac0:	4788      	blx	r1
  402ac2:	f000 be89 	b.w	4037d8 <UDP_Handler+0xebc>
		return;
	}

	if (Udd_setup_is_in()) {
  402ac6:	f242 33b0 	movw	r3, #9136	; 0x23b0
  402aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402ace:	f993 1000 	ldrsb.w	r1, [r3]
  402ad2:	2900      	cmp	r1, #0
  402ad4:	da55      	bge.n	402b82 <UDP_Handler+0x266>
		// Set DIR
		udd_set_endpoint_direction_in(0);
  402ad6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402ada:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402ade:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402ae0:	9306      	str	r3, [sp, #24]
  402ae2:	9a06      	ldr	r2, [sp, #24]
  402ae4:	f042 014f 	orr.w	r1, r2, #79	; 0x4f
  402ae8:	9106      	str	r1, [sp, #24]
  402aea:	9b06      	ldr	r3, [sp, #24]
  402aec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
  402af0:	9206      	str	r2, [sp, #24]
  402af2:	9906      	ldr	r1, [sp, #24]
  402af4:	6301      	str	r1, [r0, #48]	; 0x30
  402af6:	f04f 0000 	mov.w	r0, #0
  402afa:	9007      	str	r0, [sp, #28]
  402afc:	9b07      	ldr	r3, [sp, #28]
  402afe:	2b13      	cmp	r3, #19
  402b00:	d807      	bhi.n	402b12 <UDP_Handler+0x1f6>
  402b02:	bf00      	nop
  402b04:	9a07      	ldr	r2, [sp, #28]
  402b06:	f102 0201 	add.w	r2, r2, #1
  402b0a:	9207      	str	r2, [sp, #28]
  402b0c:	9907      	ldr	r1, [sp, #28]
  402b0e:	2913      	cmp	r1, #19
  402b10:	d9f7      	bls.n	402b02 <UDP_Handler+0x1e6>
		udd_ack_setup_received(0);
  402b12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402b16:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402b1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402b1c:	9308      	str	r3, [sp, #32]
  402b1e:	9a08      	ldr	r2, [sp, #32]
  402b20:	f042 014f 	orr.w	r1, r2, #79	; 0x4f
  402b24:	9108      	str	r1, [sp, #32]
  402b26:	9b08      	ldr	r3, [sp, #32]
  402b28:	f023 0204 	bic.w	r2, r3, #4
  402b2c:	9208      	str	r2, [sp, #32]
  402b2e:	9908      	ldr	r1, [sp, #32]
  402b30:	6301      	str	r1, [r0, #48]	; 0x30
  402b32:	f04f 0000 	mov.w	r0, #0
  402b36:	9009      	str	r0, [sp, #36]	; 0x24
  402b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402b3a:	2b13      	cmp	r3, #19
  402b3c:	d807      	bhi.n	402b4e <UDP_Handler+0x232>
  402b3e:	bf00      	nop
  402b40:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402b42:	f102 0201 	add.w	r2, r2, #1
  402b46:	9209      	str	r2, [sp, #36]	; 0x24
  402b48:	9909      	ldr	r1, [sp, #36]	; 0x24
  402b4a:	2913      	cmp	r1, #19
  402b4c:	d9f7      	bls.n	402b3e <UDP_Handler+0x222>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402b4e:	f04f 0000 	mov.w	r0, #0
  402b52:	f242 03b2 	movw	r3, #8370	; 0x20b2
  402b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402b5a:	8018      	strh	r0, [r3, #0]
		udd_ctrl_payload_nb_trans = 0;
  402b5c:	f242 02f2 	movw	r2, #8434	; 0x20f2
  402b60:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402b64:	8010      	strh	r0, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  402b66:	f242 01f5 	movw	r1, #8437	; 0x20f5
  402b6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402b6e:	f04f 0002 	mov.w	r0, #2
  402b72:	7008      	strb	r0, [r1, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  402b74:	f242 13c9 	movw	r3, #8649	; 0x21c9
  402b78:	f2c0 0340 	movt	r3, #64	; 0x40
  402b7c:	4798      	blx	r3
  402b7e:	f000 be2b 	b.w	4037d8 <UDP_Handler+0xebc>
	} else {
		udd_ack_setup_received(0);
  402b82:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402b86:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402b8a:	6b02      	ldr	r2, [r0, #48]	; 0x30
  402b8c:	920a      	str	r2, [sp, #40]	; 0x28
  402b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b90:	f043 014f 	orr.w	r1, r3, #79	; 0x4f
  402b94:	910a      	str	r1, [sp, #40]	; 0x28
  402b96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402b98:	f022 0304 	bic.w	r3, r2, #4
  402b9c:	930a      	str	r3, [sp, #40]	; 0x28
  402b9e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402ba0:	6301      	str	r1, [r0, #48]	; 0x30
  402ba2:	f04f 0000 	mov.w	r0, #0
  402ba6:	900b      	str	r0, [sp, #44]	; 0x2c
  402ba8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402baa:	2a13      	cmp	r2, #19
  402bac:	d807      	bhi.n	402bbe <UDP_Handler+0x2a2>
  402bae:	bf00      	nop
  402bb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402bb2:	f103 0301 	add.w	r3, r3, #1
  402bb6:	930b      	str	r3, [sp, #44]	; 0x2c
  402bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bba:	2913      	cmp	r1, #19
  402bbc:	d9f7      	bls.n	402bae <UDP_Handler+0x292>
		if (0 == udd_g_ctrlreq.req.wLength) {
  402bbe:	f242 30b0 	movw	r0, #9136	; 0x23b0
  402bc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  402bc6:	88c2      	ldrh	r2, [r0, #6]
  402bc8:	b932      	cbnz	r2, 402bd8 <UDP_Handler+0x2bc>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
  402bca:	f242 1165 	movw	r1, #8549	; 0x2165
  402bce:	f2c0 0140 	movt	r1, #64	; 0x40
  402bd2:	4788      	blx	r1
  402bd4:	f000 be00 	b.w	4037d8 <UDP_Handler+0xebc>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402bd8:	f04f 0300 	mov.w	r3, #0
  402bdc:	f242 01b2 	movw	r1, #8370	; 0x20b2
  402be0:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402be4:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
  402be6:	f242 00f2 	movw	r0, #8434	; 0x20f2
  402bea:	f2c2 0000 	movt	r0, #8192	; 0x2000
  402bee:	8003      	strh	r3, [r0, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  402bf0:	f242 03f5 	movw	r3, #8437	; 0x20f5
  402bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402bf8:	f04f 0201 	mov.w	r2, #1
  402bfc:	701a      	strb	r2, [r3, #0]
  402bfe:	f000 bdeb 	b.w	4037d8 <UDP_Handler+0xebc>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_sent(0)) {
  402c02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402c06:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402c0a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402c0c:	f013 0f01 	tst.w	r3, #1
  402c10:	d006      	beq.n	402c20 <UDP_Handler+0x304>
		// IN packet sent
		udd_ctrl_in_sent();
  402c12:	f242 11c9 	movw	r1, #8649	; 0x21c9
  402c16:	f2c0 0140 	movt	r1, #64	; 0x40
  402c1a:	4788      	blx	r1
  402c1c:	f000 bddc 	b.w	4037d8 <UDP_Handler+0xebc>
		return true;
	}
	if (Is_udd_bank0_received(0)) {
  402c20:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402c24:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402c28:	6b01      	ldr	r1, [r0, #48]	; 0x30
  402c2a:	f011 0f02 	tst.w	r1, #2
  402c2e:	f000 815f 	beq.w	402ef0 <UDP_Handler+0x5d4>
static void udd_ctrl_out_received(void)
{
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  402c32:	f242 01f5 	movw	r1, #8437	; 0x20f5
  402c36:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402c3a:	780a      	ldrb	r2, [r1, #0]
  402c3c:	2a01      	cmp	r2, #1
  402c3e:	d033      	beq.n	402ca8 <UDP_Handler+0x38c>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  402c40:	2a02      	cmp	r2, #2
  402c42:	d001      	beq.n	402c48 <UDP_Handler+0x32c>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  402c44:	2a04      	cmp	r2, #4
  402c46:	d105      	bne.n	402c54 <UDP_Handler+0x338>
				udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
  402c48:	f242 12b5 	movw	r2, #8629	; 0x21b5
  402c4c:	f2c0 0240 	movt	r2, #64	; 0x40
  402c50:	4790      	blx	r2
  402c52:	e004      	b.n	402c5e <UDP_Handler+0x342>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
  402c54:	f242 1015 	movw	r0, #8469	; 0x2115
  402c58:	f2c0 0040 	movt	r0, #64	; 0x40
  402c5c:	4780      	blx	r0
		}
		udd_ack_bank0_received(0);
  402c5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402c62:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402c66:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402c68:	910c      	str	r1, [sp, #48]	; 0x30
  402c6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c6c:	f040 024f 	orr.w	r2, r0, #79	; 0x4f
  402c70:	920c      	str	r2, [sp, #48]	; 0x30
  402c72:	990c      	ldr	r1, [sp, #48]	; 0x30
  402c74:	f021 0002 	bic.w	r0, r1, #2
  402c78:	900c      	str	r0, [sp, #48]	; 0x30
  402c7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402c7c:	631a      	str	r2, [r3, #48]	; 0x30
  402c7e:	f04f 0300 	mov.w	r3, #0
  402c82:	930d      	str	r3, [sp, #52]	; 0x34
  402c84:	990d      	ldr	r1, [sp, #52]	; 0x34
  402c86:	2913      	cmp	r1, #19
  402c88:	d807      	bhi.n	402c9a <UDP_Handler+0x37e>
  402c8a:	bf00      	nop
  402c8c:	980d      	ldr	r0, [sp, #52]	; 0x34
  402c8e:	f100 0001 	add.w	r0, r0, #1
  402c92:	900d      	str	r0, [sp, #52]	; 0x34
  402c94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402c96:	2a13      	cmp	r2, #19
  402c98:	d9f7      	bls.n	402c8a <UDP_Handler+0x36e>
		// Reinitializes control endpoint management
		udd_ctrl_init();
  402c9a:	f242 03f5 	movw	r3, #8437	; 0x20f5
  402c9e:	f2c0 0340 	movt	r3, #64	; 0x40
  402ca2:	4798      	blx	r3
  402ca4:	f000 bd98 	b.w	4037d8 <UDP_Handler+0xebc>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  402ca8:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  402cac:	f2c4 0403 	movt	r4, #16387	; 0x4003
  402cb0:	6b26      	ldr	r6, [r4, #48]	; 0x30
  402cb2:	f3c6 440a 	ubfx	r4, r6, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  402cb6:	f242 33b0 	movw	r3, #9136	; 0x23b0
  402cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402cbe:	8998      	ldrh	r0, [r3, #12]
  402cc0:	f242 01f2 	movw	r1, #8434	; 0x20f2
  402cc4:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402cc8:	880e      	ldrh	r6, [r1, #0]
  402cca:	1932      	adds	r2, r6, r4
  402ccc:	4290      	cmp	r0, r2
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  402cce:	bfae      	itee	ge
  402cd0:	b2a4      	uxthge	r4, r4
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
  402cd2:	ebc6 0000 	rsblt	r0, r6, r0
  402cd6:	b284      	uxthlt	r4, r0
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  402cd8:	f242 33b0 	movw	r3, #9136	; 0x23b0
  402cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402ce0:	6898      	ldr	r0, [r3, #8]
  402ce2:	1982      	adds	r2, r0, r6
	for (i = 0; i < nb_data; i++) {
  402ce4:	b3a4      	cbz	r4, 402d50 <UDP_Handler+0x434>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  402ce6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402cea:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402cee:	f104 35ff 	add.w	r5, r4, #4294967295
  402cf2:	f005 0501 	and.w	r5, r5, #1
  402cf6:	6d01      	ldr	r1, [r0, #80]	; 0x50
  402cf8:	f802 1b01 	strb.w	r1, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
  402cfc:	f04f 0101 	mov.w	r1, #1
  402d00:	42a1      	cmp	r1, r4
  402d02:	f0c0 857c 	bcc.w	4037fe <UDP_Handler+0xee2>
  402d06:	e00d      	b.n	402d24 <UDP_Handler+0x408>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  402d08:	6d05      	ldr	r5, [r0, #80]	; 0x50
  402d0a:	4613      	mov	r3, r2
  402d0c:	f803 5b01 	strb.w	r5, [r3], #1
  402d10:	6d05      	ldr	r5, [r0, #80]	; 0x50
  402d12:	7055      	strb	r5, [r2, #1]
  402d14:	f103 0201 	add.w	r2, r3, #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
  402d18:	f101 0102 	add.w	r1, r1, #2
  402d1c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402d20:	42a1      	cmp	r1, r4
  402d22:	d3f1      	bcc.n	402d08 <UDP_Handler+0x3ec>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;
  402d24:	19a6      	adds	r6, r4, r6
  402d26:	b2b6      	uxth	r6, r6
  402d28:	f242 02f2 	movw	r2, #8434	; 0x20f2
  402d2c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  402d30:	8016      	strh	r6, [r2, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  402d32:	2c40      	cmp	r4, #64	; 0x40
  402d34:	d10c      	bne.n	402d50 <UDP_Handler+0x434>
			|| (udd_g_ctrlreq.req.wLength <=
  402d36:	f242 30b0 	movw	r0, #9136	; 0x23b0
  402d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  402d3e:	88c1      	ldrh	r1, [r0, #6]
			(udd_ctrl_prev_payload_nb_trans +
  402d40:	f242 03b2 	movw	r3, #8370	; 0x20b2
  402d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
  402d48:	881a      	ldrh	r2, [r3, #0]
  402d4a:	1990      	adds	r0, r2, r6
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
  402d4c:	4281      	cmp	r1, r0
  402d4e:	dc53      	bgt.n	402df8 <UDP_Handler+0x4dc>
			(udd_ctrl_prev_payload_nb_trans +
			udd_ctrl_payload_nb_trans))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  402d50:	f242 30b0 	movw	r0, #9136	; 0x23b0
  402d54:	f2c2 0000 	movt	r0, #8192	; 0x2000
  402d58:	8186      	strh	r6, [r0, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  402d5a:	6942      	ldr	r2, [r0, #20]
  402d5c:	b33a      	cbz	r2, 402dae <UDP_Handler+0x492>
			if (!udd_g_ctrlreq.over_under_run()) {
  402d5e:	4790      	blx	r2
  402d60:	bb28      	cbnz	r0, 402dae <UDP_Handler+0x492>
				// Stall ZLP
				udd_ctrl_stall_data();
  402d62:	f242 1115 	movw	r1, #8469	; 0x2115
  402d66:	f2c0 0140 	movt	r1, #64	; 0x40
  402d6a:	4788      	blx	r1
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_bank0_received(0);
  402d6c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402d70:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402d74:	6b02      	ldr	r2, [r0, #48]	; 0x30
  402d76:	920e      	str	r2, [sp, #56]	; 0x38
  402d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d7a:	f043 014f 	orr.w	r1, r3, #79	; 0x4f
  402d7e:	910e      	str	r1, [sp, #56]	; 0x38
  402d80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d82:	f022 0302 	bic.w	r3, r2, #2
  402d86:	930e      	str	r3, [sp, #56]	; 0x38
  402d88:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d8a:	6301      	str	r1, [r0, #48]	; 0x30
  402d8c:	f04f 0000 	mov.w	r0, #0
  402d90:	900f      	str	r0, [sp, #60]	; 0x3c
  402d92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d94:	2a13      	cmp	r2, #19
  402d96:	f200 851f 	bhi.w	4037d8 <UDP_Handler+0xebc>
  402d9a:	bf00      	nop
  402d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402d9e:	f103 0301 	add.w	r3, r3, #1
  402da2:	930f      	str	r3, [sp, #60]	; 0x3c
  402da4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402da6:	2913      	cmp	r1, #19
  402da8:	d9f7      	bls.n	402d9a <UDP_Handler+0x47e>
  402daa:	f000 bd15 	b.w	4037d8 <UDP_Handler+0xebc>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_bank0_received(0);
  402dae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402db2:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402db6:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402db8:	9110      	str	r1, [sp, #64]	; 0x40
  402dba:	9810      	ldr	r0, [sp, #64]	; 0x40
  402dbc:	f040 024f 	orr.w	r2, r0, #79	; 0x4f
  402dc0:	9210      	str	r2, [sp, #64]	; 0x40
  402dc2:	9910      	ldr	r1, [sp, #64]	; 0x40
  402dc4:	f021 0002 	bic.w	r0, r1, #2
  402dc8:	9010      	str	r0, [sp, #64]	; 0x40
  402dca:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402dcc:	631a      	str	r2, [r3, #48]	; 0x30
  402dce:	f04f 0300 	mov.w	r3, #0
  402dd2:	9311      	str	r3, [sp, #68]	; 0x44
  402dd4:	9911      	ldr	r1, [sp, #68]	; 0x44
  402dd6:	2913      	cmp	r1, #19
  402dd8:	d807      	bhi.n	402dea <UDP_Handler+0x4ce>
  402dda:	bf00      	nop
  402ddc:	9811      	ldr	r0, [sp, #68]	; 0x44
  402dde:	f100 0001 	add.w	r0, r0, #1
  402de2:	9011      	str	r0, [sp, #68]	; 0x44
  402de4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402de6:	2a13      	cmp	r2, #19
  402de8:	d9f7      	bls.n	402dda <UDP_Handler+0x4be>
		udd_ctrl_send_zlp_in();
  402dea:	f242 1365 	movw	r3, #8549	; 0x2165
  402dee:	f2c0 0340 	movt	r3, #64	; 0x40
  402df2:	4798      	blx	r3
  402df4:	f000 bcf0 	b.w	4037d8 <UDP_Handler+0xebc>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  402df8:	f242 31b0 	movw	r1, #9136	; 0x23b0
  402dfc:	f2c2 0100 	movt	r1, #8192	; 0x2000
  402e00:	898b      	ldrh	r3, [r1, #12]
  402e02:	42b3      	cmp	r3, r6
  402e04:	d153      	bne.n	402eae <UDP_Handler+0x592>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
  402e06:	4ac0      	ldr	r2, [pc, #768]	; (403108 <UDP_Handler+0x7ec>)
  402e08:	6950      	ldr	r0, [r2, #20]
  402e0a:	bb10      	cbnz	r0, 402e52 <UDP_Handler+0x536>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
  402e0c:	49bf      	ldr	r1, [pc, #764]	; (40310c <UDP_Handler+0x7f0>)
  402e0e:	4788      	blx	r1
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  402e10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402e14:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402e18:	6b02      	ldr	r2, [r0, #48]	; 0x30
  402e1a:	9212      	str	r2, [sp, #72]	; 0x48
  402e1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e1e:	f043 014f 	orr.w	r1, r3, #79	; 0x4f
  402e22:	9112      	str	r1, [sp, #72]	; 0x48
  402e24:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e26:	f022 0302 	bic.w	r3, r2, #2
  402e2a:	9312      	str	r3, [sp, #72]	; 0x48
  402e2c:	9912      	ldr	r1, [sp, #72]	; 0x48
  402e2e:	6301      	str	r1, [r0, #48]	; 0x30
  402e30:	f04f 0000 	mov.w	r0, #0
  402e34:	9013      	str	r0, [sp, #76]	; 0x4c
  402e36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e38:	2a13      	cmp	r2, #19
  402e3a:	f200 84cd 	bhi.w	4037d8 <UDP_Handler+0xebc>
  402e3e:	bf00      	nop
  402e40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e42:	f103 0301 	add.w	r3, r3, #1
  402e46:	9313      	str	r3, [sp, #76]	; 0x4c
  402e48:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402e4a:	2913      	cmp	r1, #19
  402e4c:	d9f7      	bls.n	402e3e <UDP_Handler+0x522>
  402e4e:	f000 bcc3 	b.w	4037d8 <UDP_Handler+0xebc>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
  402e52:	4780      	blx	r0
  402e54:	bb10      	cbnz	r0, 402e9c <UDP_Handler+0x580>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
  402e56:	4bad      	ldr	r3, [pc, #692]	; (40310c <UDP_Handler+0x7f0>)
  402e58:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  402e5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402e5e:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402e62:	6b08      	ldr	r0, [r1, #48]	; 0x30
  402e64:	9014      	str	r0, [sp, #80]	; 0x50
  402e66:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402e68:	f042 034f 	orr.w	r3, r2, #79	; 0x4f
  402e6c:	9314      	str	r3, [sp, #80]	; 0x50
  402e6e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402e70:	f020 0202 	bic.w	r2, r0, #2
  402e74:	9214      	str	r2, [sp, #80]	; 0x50
  402e76:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402e78:	630b      	str	r3, [r1, #48]	; 0x30
  402e7a:	f04f 0100 	mov.w	r1, #0
  402e7e:	9115      	str	r1, [sp, #84]	; 0x54
  402e80:	9815      	ldr	r0, [sp, #84]	; 0x54
  402e82:	2813      	cmp	r0, #19
  402e84:	f200 84a8 	bhi.w	4037d8 <UDP_Handler+0xebc>
  402e88:	bf00      	nop
  402e8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402e8c:	f102 0201 	add.w	r2, r2, #1
  402e90:	9215      	str	r2, [sp, #84]	; 0x54
  402e92:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402e94:	2b13      	cmp	r3, #19
  402e96:	d9f7      	bls.n	402e88 <UDP_Handler+0x56c>
  402e98:	f000 bc9e 	b.w	4037d8 <UDP_Handler+0xebc>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  402e9c:	4a9c      	ldr	r2, [pc, #624]	; (403110 <UDP_Handler+0x7f4>)
  402e9e:	4b9d      	ldr	r3, [pc, #628]	; (403114 <UDP_Handler+0x7f8>)
  402ea0:	8818      	ldrh	r0, [r3, #0]
  402ea2:	8811      	ldrh	r1, [r2, #0]
  402ea4:	1840      	adds	r0, r0, r1
  402ea6:	8010      	strh	r0, [r2, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
  402ea8:	f04f 0200 	mov.w	r2, #0
  402eac:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_bank0_received(0);
  402eae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402eb2:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402eb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402eb8:	9116      	str	r1, [sp, #88]	; 0x58
  402eba:	9816      	ldr	r0, [sp, #88]	; 0x58
  402ebc:	f040 024f 	orr.w	r2, r0, #79	; 0x4f
  402ec0:	9216      	str	r2, [sp, #88]	; 0x58
  402ec2:	9916      	ldr	r1, [sp, #88]	; 0x58
  402ec4:	f021 0002 	bic.w	r0, r1, #2
  402ec8:	9016      	str	r0, [sp, #88]	; 0x58
  402eca:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402ecc:	631a      	str	r2, [r3, #48]	; 0x30
  402ece:	f04f 0300 	mov.w	r3, #0
  402ed2:	9317      	str	r3, [sp, #92]	; 0x5c
  402ed4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402ed6:	2913      	cmp	r1, #19
  402ed8:	f200 847e 	bhi.w	4037d8 <UDP_Handler+0xebc>
  402edc:	bf00      	nop
  402ede:	9817      	ldr	r0, [sp, #92]	; 0x5c
  402ee0:	f100 0001 	add.w	r0, r0, #1
  402ee4:	9017      	str	r0, [sp, #92]	; 0x5c
  402ee6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402ee8:	2a13      	cmp	r2, #19
  402eea:	d9f7      	bls.n	402edc <UDP_Handler+0x5c0>
  402eec:	f000 bc74 	b.w	4037d8 <UDP_Handler+0xebc>
	if (Is_udd_bank0_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_stall(0)) {
  402ef0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402ef4:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402ef8:	6b18      	ldr	r0, [r3, #48]	; 0x30
  402efa:	f010 0f08 	tst.w	r0, #8
  402efe:	d14d      	bne.n	402f9c <UDP_Handler+0x680>
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  402f00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402f04:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402f08:	6999      	ldr	r1, [r3, #24]
  402f0a:	f011 0f02 	tst.w	r1, #2
  402f0e:	d019      	beq.n	402f44 <UDP_Handler+0x628>

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  402f10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402f14:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402f18:	6b43      	ldr	r3, [r0, #52]	; 0x34
  402f1a:	f013 0f42 	tst.w	r3, #66	; 0x42
  402f1e:	d16d      	bne.n	402ffc <UDP_Handler+0x6e0>
			udd_ep_out_received(ep);
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  402f20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402f24:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402f28:	6b48      	ldr	r0, [r1, #52]	; 0x34
  402f2a:	f010 0f01 	tst.w	r0, #1
  402f2e:	f040 80f3 	bne.w	403118 <UDP_Handler+0x7fc>
				udd_ack_in_sent(ep);
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  402f32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402f36:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402f3a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  402f3c:	f011 0f08 	tst.w	r1, #8
  402f40:	f040 82be 	bne.w	4034c0 <UDP_Handler+0xba4>
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  402f44:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402f48:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402f4c:	6983      	ldr	r3, [r0, #24]
  402f4e:	f013 0f04 	tst.w	r3, #4
  402f52:	d019      	beq.n	402f88 <UDP_Handler+0x66c>

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  402f54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402f58:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402f5c:	6b88      	ldr	r0, [r1, #56]	; 0x38
  402f5e:	f010 0f42 	tst.w	r0, #66	; 0x42
  402f62:	d153      	bne.n	40300c <UDP_Handler+0x6f0>
			udd_ep_out_received(ep);
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  402f64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402f68:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402f6c:	6b99      	ldr	r1, [r3, #56]	; 0x38
  402f6e:	f011 0f01 	tst.w	r1, #1
  402f72:	f040 80d9 	bne.w	403128 <UDP_Handler+0x80c>
				udd_ack_in_sent(ep);
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  402f76:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  402f7a:	f2c4 0003 	movt	r0, #16387	; 0x4003
  402f7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f80:	f013 0f08 	tst.w	r3, #8
  402f84:	f040 829f 	bne.w	4034c6 <UDP_Handler+0xbaa>
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  402f88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402f8c:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402f90:	6988      	ldr	r0, [r1, #24]
  402f92:	f010 0f08 	tst.w	r0, #8
  402f96:	f000 82cf 	beq.w	403538 <UDP_Handler+0xc1c>
  402f9a:	e01f      	b.n	402fdc <UDP_Handler+0x6c0>
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_stall(0)) {
		// STALLed
		udd_ack_stall(0);
  402f9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  402fa0:	f2c4 0103 	movt	r1, #16387	; 0x4003
  402fa4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  402fa6:	9200      	str	r2, [sp, #0]
  402fa8:	9b00      	ldr	r3, [sp, #0]
  402faa:	f043 004f 	orr.w	r0, r3, #79	; 0x4f
  402fae:	9000      	str	r0, [sp, #0]
  402fb0:	9a00      	ldr	r2, [sp, #0]
  402fb2:	f022 0308 	bic.w	r3, r2, #8
  402fb6:	9300      	str	r3, [sp, #0]
  402fb8:	9800      	ldr	r0, [sp, #0]
  402fba:	6308      	str	r0, [r1, #48]	; 0x30
  402fbc:	f04f 0100 	mov.w	r1, #0
  402fc0:	9101      	str	r1, [sp, #4]
  402fc2:	9a01      	ldr	r2, [sp, #4]
  402fc4:	2a13      	cmp	r2, #19
  402fc6:	f200 8407 	bhi.w	4037d8 <UDP_Handler+0xebc>
  402fca:	bf00      	nop
  402fcc:	9b01      	ldr	r3, [sp, #4]
  402fce:	f103 0301 	add.w	r3, r3, #1
  402fd2:	9301      	str	r3, [sp, #4]
  402fd4:	9801      	ldr	r0, [sp, #4]
  402fd6:	2813      	cmp	r0, #19
  402fd8:	d9f7      	bls.n	402fca <UDP_Handler+0x6ae>
  402fda:	e3fd      	b.n	4037d8 <UDP_Handler+0xebc>

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  402fdc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  402fe0:	f2c4 0303 	movt	r3, #16387	; 0x4003
  402fe4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  402fe6:	f011 0f42 	tst.w	r1, #66	; 0x42
  402fea:	d07c      	beq.n	4030e6 <UDP_Handler+0x7ca>
  402fec:	f04f 0803 	mov.w	r8, #3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  402ff0:	f04f 0702 	mov.w	r7, #2
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  402ff4:	f04f 0908 	mov.w	r9, #8
  402ff8:	4644      	mov	r4, r8
  402ffa:	e00e      	b.n	40301a <UDP_Handler+0x6fe>

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  402ffc:	f04f 0801 	mov.w	r8, #1
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  403000:	f04f 0700 	mov.w	r7, #0
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403004:	f04f 0902 	mov.w	r9, #2
  403008:	4644      	mov	r4, r8
  40300a:	e006      	b.n	40301a <UDP_Handler+0x6fe>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  40300c:	f04f 0802 	mov.w	r8, #2
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  403010:	f04f 0701 	mov.w	r7, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403014:	f04f 0904 	mov.w	r9, #4
  403018:	4644      	mov	r4, r8
}


static void udd_ep_out_received(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  40301a:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  40301e:	f242 06b4 	movw	r6, #8372	; 0x20b4
  403022:	f2c2 0600 	movt	r6, #8192	; 0x2000
  403026:	eb06 0585 	add.w	r5, r6, r5, lsl #2
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  40302a:	f8d5 e008 	ldr.w	lr, [r5, #8]
  40302e:	68e9      	ldr	r1, [r5, #12]
	uint32_t pkt_size = ptr_job->size;
  403030:	8a2f      	ldrh	r7, [r5, #16]
  403032:	ea4f 5087 	mov.w	r0, r7, lsl #22
  403036:	ea4f 5690 	mov.w	r6, r0, lsr #22
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  40303a:	686a      	ldr	r2, [r5, #4]
  40303c:	1852      	adds	r2, r2, r1
	bool b_full = false, b_short;

	// Read byte count
	nb_data = udd_byte_count(ep);
  40303e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403042:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403046:	f104 070c 	add.w	r7, r4, #12
  40304a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
  40304e:	f3c0 470a 	ubfx	r7, r0, #16, #11
	b_short = (nb_data < pkt_size);

	// Copy data if there is
	if (nb_data > 0) {
  403052:	2f00      	cmp	r7, #0
  403054:	f000 83b5 	beq.w	4037c2 <UDP_Handler+0xea6>

static void udd_ep_out_received(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  403058:	ebc1 000e 	rsb	r0, r1, lr
	nb_data = udd_byte_count(ep);
	b_short = (nb_data < pkt_size);

	// Copy data if there is
	if (nb_data > 0) {
		if (nb_data >= nb_remain) {
  40305c:	42b8      	cmp	r0, r7
  40305e:	f200 8393 	bhi.w	403788 <UDP_Handler+0xe6c>
			nb_data = nb_remain;
			b_full = true;
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  403062:	f8c5 e00c 	str.w	lr, [r5, #12]

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  403066:	2800      	cmp	r0, #0
  403068:	f040 8394 	bne.w	403794 <UDP_Handler+0xe78>
  40306c:	e3b0      	b.n	4037d0 <UDP_Handler+0xeb4>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  40306e:	f104 0e14 	add.w	lr, r4, #20
  403072:	f851 c02e 	ldr.w	ip, [r1, lr, lsl #2]
  403076:	f802 c003 	strb.w	ip, [r2, r3]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  40307a:	f103 0301 	add.w	r3, r3, #1
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  40307e:	f104 0e14 	add.w	lr, r4, #20
  403082:	f851 c02e 	ldr.w	ip, [r1, lr, lsl #2]
  403086:	f802 c003 	strb.w	ip, [r2, r3]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  40308a:	f103 0301 	add.w	r3, r3, #1
  40308e:	4283      	cmp	r3, r0
  403090:	d3ed      	bcc.n	40306e <UDP_Handler+0x752>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  403092:	4640      	mov	r0, r8
  403094:	f242 5225 	movw	r2, #9509	; 0x2525
  403098:	f2c0 0240 	movt	r2, #64	; 0x40
  40309c:	4790      	blx	r2
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  40309e:	f1ba 0f00 	cmp.w	sl, #0
  4030a2:	d102      	bne.n	4030aa <UDP_Handler+0x78e>
  4030a4:	42be      	cmp	r6, r7
  4030a6:	f240 8397 	bls.w	4037d8 <UDP_Handler+0xebc>
			!Is_udd_endpoint_stall_requested(ep)) {
  4030aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4030ae:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4030b2:	f104 040c 	add.w	r4, r4, #12
  4030b6:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  4030ba:	f011 0f20 	tst.w	r1, #32
  4030be:	f040 838b 	bne.w	4037d8 <UDP_Handler+0xebc>
			!Is_udd_endpoint_stall_requested(ep)) {
		udd_disable_endpoint_interrupt(ep);
  4030c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4030c6:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4030ca:	f8c3 9014 	str.w	r9, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  4030ce:	68ea      	ldr	r2, [r5, #12]
  4030d0:	60aa      	str	r2, [r5, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  4030d2:	4628      	mov	r0, r5
  4030d4:	f04f 0100 	mov.w	r1, #0
  4030d8:	4642      	mov	r2, r8
  4030da:	f242 43b5 	movw	r3, #9397	; 0x24b5
  4030de:	f2c0 0340 	movt	r3, #64	; 0x40
  4030e2:	4798      	blx	r3
  4030e4:	e378      	b.n	4037d8 <UDP_Handler+0xebc>
		if (Is_udd_any_bank_received(ep)) {
			udd_ep_out_received(ep);
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  4030e6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4030ea:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4030ee:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  4030f0:	f013 0f01 	tst.w	r3, #1
  4030f4:	f000 81d9 	beq.w	4034aa <UDP_Handler+0xb8e>
  4030f8:	f04f 0603 	mov.w	r6, #3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  4030fc:	f04f 0402 	mov.w	r4, #2
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403100:	f04f 0708 	mov.w	r7, #8
  403104:	4635      	mov	r5, r6
  403106:	e016      	b.n	403136 <UDP_Handler+0x81a>
  403108:	200023b0 	.word	0x200023b0
  40310c:	00402115 	.word	0x00402115
  403110:	200020b2 	.word	0x200020b2
  403114:	200020f2 	.word	0x200020f2
		if (Is_udd_any_bank_received(ep)) {
			udd_ep_out_received(ep);
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  403118:	f04f 0601 	mov.w	r6, #1
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  40311c:	f04f 0400 	mov.w	r4, #0
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403120:	f04f 0702 	mov.w	r7, #2
  403124:	4635      	mov	r5, r6
  403126:	e006      	b.n	403136 <UDP_Handler+0x81a>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  403128:	f04f 0602 	mov.w	r6, #2
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  40312c:	f04f 0401 	mov.w	r4, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403130:	f04f 0704 	mov.w	r7, #4
  403134:	4635      	mov	r5, r6
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  403136:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40313a:	f242 01b4 	movw	r1, #8372	; 0x20b4
  40313e:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403142:	eb01 0484 	add.w	r4, r1, r4, lsl #2
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {

			ptr_job->bank--;
  403146:	7c63      	ldrb	r3, [r4, #17]
  403148:	f3c3 0081 	ubfx	r0, r3, #2, #2
  40314c:	f100 0003 	add.w	r0, r0, #3
  403150:	f360 0383 	bfi	r3, r0, #2, #2
  403154:	7463      	strb	r3, [r4, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  403156:	b2d9      	uxtb	r1, r3
  403158:	f001 0220 	and.w	r2, r1, #32
  40315c:	b2d3      	uxtb	r3, r2
  40315e:	2b00      	cmp	r3, #0
  403160:	f000 8092 	beq.w	403288 <UDP_Handler+0x96c>
				if (ptr_job->bank) {
  403164:	f011 0f0c 	tst.w	r1, #12
  403168:	d045      	beq.n	4031f6 <UDP_Handler+0x8da>
					// Send remaining
					udd_set_transmit_ready(ep);
  40316a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40316e:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403172:	f105 020c 	add.w	r2, r5, #12
  403176:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
  40317a:	9118      	str	r1, [sp, #96]	; 0x60
  40317c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40317e:	f043 014f 	orr.w	r1, r3, #79	; 0x4f
  403182:	9118      	str	r1, [sp, #96]	; 0x60
  403184:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403186:	f043 0110 	orr.w	r1, r3, #16
  40318a:	9118      	str	r1, [sp, #96]	; 0x60
  40318c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40318e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  403192:	f04f 0000 	mov.w	r0, #0
  403196:	9019      	str	r0, [sp, #100]	; 0x64
  403198:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40319a:	2a13      	cmp	r2, #19
  40319c:	d807      	bhi.n	4031ae <UDP_Handler+0x892>
  40319e:	bf00      	nop
  4031a0:	9919      	ldr	r1, [sp, #100]	; 0x64
  4031a2:	f101 0101 	add.w	r1, r1, #1
  4031a6:	9119      	str	r1, [sp, #100]	; 0x64
  4031a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031aa:	2b13      	cmp	r3, #19
  4031ac:	d9f7      	bls.n	40319e <UDP_Handler+0x882>
					udd_ack_in_sent(ep);
  4031ae:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4031b2:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4031b6:	f105 050c 	add.w	r5, r5, #12
  4031ba:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
  4031be:	921a      	str	r2, [sp, #104]	; 0x68
  4031c0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4031c2:	f041 034f 	orr.w	r3, r1, #79	; 0x4f
  4031c6:	931a      	str	r3, [sp, #104]	; 0x68
  4031c8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4031ca:	f022 0101 	bic.w	r1, r2, #1
  4031ce:	911a      	str	r1, [sp, #104]	; 0x68
  4031d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4031d2:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  4031d6:	f04f 0000 	mov.w	r0, #0
  4031da:	901b      	str	r0, [sp, #108]	; 0x6c
  4031dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4031de:	2a13      	cmp	r2, #19
  4031e0:	f200 82fa 	bhi.w	4037d8 <UDP_Handler+0xebc>
  4031e4:	bf00      	nop
  4031e6:	991b      	ldr	r1, [sp, #108]	; 0x6c
  4031e8:	f101 0101 	add.w	r1, r1, #1
  4031ec:	911b      	str	r1, [sp, #108]	; 0x6c
  4031ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  4031f0:	2b13      	cmp	r3, #19
  4031f2:	d9f7      	bls.n	4031e4 <UDP_Handler+0x8c8>
  4031f4:	e2f0      	b.n	4037d8 <UDP_Handler+0xebc>
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  4031f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4031fa:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4031fe:	f105 000c 	add.w	r0, r5, #12
  403202:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  403206:	911c      	str	r1, [sp, #112]	; 0x70
  403208:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40320a:	f042 014f 	orr.w	r1, r2, #79	; 0x4f
  40320e:	911c      	str	r1, [sp, #112]	; 0x70
  403210:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  403212:	f022 0101 	bic.w	r1, r2, #1
  403216:	911c      	str	r1, [sp, #112]	; 0x70
  403218:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40321a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  40321e:	f04f 0300 	mov.w	r3, #0
  403222:	931d      	str	r3, [sp, #116]	; 0x74
  403224:	981d      	ldr	r0, [sp, #116]	; 0x74
  403226:	2813      	cmp	r0, #19
  403228:	d807      	bhi.n	40323a <UDP_Handler+0x91e>
  40322a:	bf00      	nop
  40322c:	991d      	ldr	r1, [sp, #116]	; 0x74
  40322e:	f101 0101 	add.w	r1, r1, #1
  403232:	911d      	str	r1, [sp, #116]	; 0x74
  403234:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  403236:	2a13      	cmp	r2, #19
  403238:	d9f7      	bls.n	40322a <UDP_Handler+0x90e>
					// Enable stall
					udd_enable_stall_handshake(ep);
  40323a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  40323e:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403242:	f105 050c 	add.w	r5, r5, #12
  403246:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
  40324a:	901e      	str	r0, [sp, #120]	; 0x78
  40324c:	991e      	ldr	r1, [sp, #120]	; 0x78
  40324e:	f041 024f 	orr.w	r2, r1, #79	; 0x4f
  403252:	921e      	str	r2, [sp, #120]	; 0x78
  403254:	981e      	ldr	r0, [sp, #120]	; 0x78
  403256:	f040 0120 	orr.w	r1, r0, #32
  40325a:	911e      	str	r1, [sp, #120]	; 0x78
  40325c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40325e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
  403262:	f04f 0300 	mov.w	r3, #0
  403266:	931f      	str	r3, [sp, #124]	; 0x7c
  403268:	981f      	ldr	r0, [sp, #124]	; 0x7c
  40326a:	2813      	cmp	r0, #19
  40326c:	d807      	bhi.n	40327e <UDP_Handler+0x962>
  40326e:	bf00      	nop
  403270:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403272:	f101 0101 	add.w	r1, r1, #1
  403276:	911f      	str	r1, [sp, #124]	; 0x7c
  403278:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40327a:	2a13      	cmp	r2, #19
  40327c:	d9f7      	bls.n	40326e <UDP_Handler+0x952>
					// Halt executed
					ptr_job->b_stall_requested = false;
  40327e:	7c63      	ldrb	r3, [r4, #17]
  403280:	f36f 1345 	bfc	r3, #5, #1
  403284:	7463      	strb	r3, [r4, #17]
  403286:	e2a7      	b.n	4037d8 <UDP_Handler+0xebc>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  403288:	f011 0f80 	tst.w	r1, #128	; 0x80
  40328c:	d00e      	beq.n	4032ac <UDP_Handler+0x990>
				ptr_job->b_buf_end = false;
  40328e:	7c60      	ldrb	r0, [r4, #17]
  403290:	f36f 10c7 	bfc	r0, #7, #1
  403294:	7460      	strb	r0, [r4, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403296:	68e1      	ldr	r1, [r4, #12]
  403298:	60a1      	str	r1, [r4, #8]
				udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  40329a:	4620      	mov	r0, r4
  40329c:	f04f 0100 	mov.w	r1, #0
  4032a0:	4632      	mov	r2, r6
  4032a2:	f242 43b5 	movw	r3, #9397	; 0x24b5
  4032a6:	f2c0 0340 	movt	r3, #64	; 0x40
  4032aa:	4798      	blx	r3
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  4032ac:	68e2      	ldr	r2, [r4, #12]
  4032ae:	68a0      	ldr	r0, [r4, #8]
  4032b0:	4282      	cmp	r2, r0
  4032b2:	d340      	bcc.n	403336 <UDP_Handler+0xa1a>
					!ptr_job->b_shortpacket &&
  4032b4:	7c61      	ldrb	r1, [r4, #17]
  4032b6:	f011 0f4c 	tst.w	r1, #76	; 0x4c
  4032ba:	d13c      	bne.n	403336 <UDP_Handler+0xa1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4032bc:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4032c0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4032c2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4032c6:	f240 12a0 	movw	r2, #416	; 0x1a0
  4032ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4032ce:	f04f 0100 	mov.w	r1, #0
  4032d2:	7011      	strb	r1, [r2, #0]
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  4032d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4032d8:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4032dc:	615f      	str	r7, [r3, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4032de:	b930      	cbnz	r0, 4032ee <UDP_Handler+0x9d2>
		cpu_irq_enable();
  4032e0:	48b9      	ldr	r0, [pc, #740]	; (4035c8 <UDP_Handler+0xcac>)
  4032e2:	f04f 0201 	mov.w	r2, #1
  4032e6:	7002      	strb	r2, [r0, #0]
  4032e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4032ec:	b662      	cpsie	i
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  4032ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4032f2:	f2c4 0103 	movt	r1, #16387	; 0x4003
  4032f6:	f105 050c 	add.w	r5, r5, #12
  4032fa:	f851 3025 	ldr.w	r3, [r1, r5, lsl #2]
  4032fe:	9320      	str	r3, [sp, #128]	; 0x80
  403300:	9820      	ldr	r0, [sp, #128]	; 0x80
  403302:	f040 024f 	orr.w	r2, r0, #79	; 0x4f
  403306:	9220      	str	r2, [sp, #128]	; 0x80
  403308:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40330a:	f023 0001 	bic.w	r0, r3, #1
  40330e:	9020      	str	r0, [sp, #128]	; 0x80
  403310:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403312:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  403316:	f04f 0100 	mov.w	r1, #0
  40331a:	9121      	str	r1, [sp, #132]	; 0x84
  40331c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40331e:	2b13      	cmp	r3, #19
  403320:	f200 825a 	bhi.w	4037d8 <UDP_Handler+0xebc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403324:	bf00      	nop
  403326:	9821      	ldr	r0, [sp, #132]	; 0x84
  403328:	f100 0001 	add.w	r0, r0, #1
  40332c:	9021      	str	r0, [sp, #132]	; 0x84
  40332e:	9a21      	ldr	r2, [sp, #132]	; 0x84
  403330:	2a13      	cmp	r2, #19
  403332:	d9f7      	bls.n	403324 <UDP_Handler+0xa08>
  403334:	e250      	b.n	4037d8 <UDP_Handler+0xebc>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  403336:	2e00      	cmp	r6, #0
  403338:	f000 808b 	beq.w	403452 <UDP_Handler+0xb36>
  40333c:	2e03      	cmp	r6, #3
  40333e:	f000 8088 	beq.w	403452 <UDP_Handler+0xb36>
					&& ptr_job->bank > 0) {
  403342:	7c60      	ldrb	r0, [r4, #17]
  403344:	f010 0f0c 	tst.w	r0, #12
  403348:	d049      	beq.n	4033de <UDP_Handler+0xac2>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  40334a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40334e:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403352:	f105 030c 	add.w	r3, r5, #12
  403356:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  40335a:	9122      	str	r1, [sp, #136]	; 0x88
  40335c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40335e:	f042 014f 	orr.w	r1, r2, #79	; 0x4f
  403362:	9122      	str	r1, [sp, #136]	; 0x88
  403364:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403366:	f042 0110 	orr.w	r1, r2, #16
  40336a:	9122      	str	r1, [sp, #136]	; 0x88
  40336c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40336e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  403372:	f04f 0000 	mov.w	r0, #0
  403376:	9023      	str	r0, [sp, #140]	; 0x8c
  403378:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40337a:	2b13      	cmp	r3, #19
  40337c:	d807      	bhi.n	40338e <UDP_Handler+0xa72>
  40337e:	bf00      	nop
  403380:	9923      	ldr	r1, [sp, #140]	; 0x8c
  403382:	f101 0101 	add.w	r1, r1, #1
  403386:	9123      	str	r1, [sp, #140]	; 0x8c
  403388:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  40338a:	2a13      	cmp	r2, #19
  40338c:	d9f7      	bls.n	40337e <UDP_Handler+0xa62>
				udd_ack_in_sent(ep);
  40338e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403392:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403396:	f105 050c 	add.w	r5, r5, #12
  40339a:	f850 3025 	ldr.w	r3, [r0, r5, lsl #2]
  40339e:	9324      	str	r3, [sp, #144]	; 0x90
  4033a0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4033a2:	f041 024f 	orr.w	r2, r1, #79	; 0x4f
  4033a6:	9224      	str	r2, [sp, #144]	; 0x90
  4033a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033aa:	f023 0101 	bic.w	r1, r3, #1
  4033ae:	9124      	str	r1, [sp, #144]	; 0x90
  4033b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4033b2:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  4033b6:	f04f 0000 	mov.w	r0, #0
  4033ba:	9025      	str	r0, [sp, #148]	; 0x94
  4033bc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4033be:	2b13      	cmp	r3, #19
  4033c0:	d807      	bhi.n	4033d2 <UDP_Handler+0xab6>
  4033c2:	bf00      	nop
  4033c4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4033c6:	f101 0101 	add.w	r1, r1, #1
  4033ca:	9125      	str	r1, [sp, #148]	; 0x94
  4033cc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4033ce:	2a13      	cmp	r2, #19
  4033d0:	d9f7      	bls.n	4033c2 <UDP_Handler+0xaa6>
				udd_ep_in_sent(ep, false);
  4033d2:	4630      	mov	r0, r6
  4033d4:	f04f 0100 	mov.w	r1, #0
  4033d8:	4b7c      	ldr	r3, [pc, #496]	; (4035cc <UDP_Handler+0xcb0>)
  4033da:	4798      	blx	r3
  4033dc:	e1fc      	b.n	4037d8 <UDP_Handler+0xebc>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  4033de:	4630      	mov	r0, r6
  4033e0:	f04f 0101 	mov.w	r1, #1
  4033e4:	4a79      	ldr	r2, [pc, #484]	; (4035cc <UDP_Handler+0xcb0>)
  4033e6:	4790      	blx	r2
  4033e8:	b958      	cbnz	r0, 403402 <UDP_Handler+0xae6>
					ptr_job->b_buf_end = false;
  4033ea:	7c61      	ldrb	r1, [r4, #17]
  4033ec:	f36f 11c7 	bfc	r1, #7, #1
  4033f0:	7461      	strb	r1, [r4, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  4033f2:	68e3      	ldr	r3, [r4, #12]
  4033f4:	60a3      	str	r3, [r4, #8]
					udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  4033f6:	4620      	mov	r0, r4
  4033f8:	f04f 0100 	mov.w	r1, #0
  4033fc:	4632      	mov	r2, r6
  4033fe:	4b74      	ldr	r3, [pc, #464]	; (4035d0 <UDP_Handler+0xcb4>)
  403400:	4798      	blx	r3
				}
				udd_ack_in_sent(ep);
  403402:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403406:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40340a:	f105 050c 	add.w	r5, r5, #12
  40340e:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
  403412:	9226      	str	r2, [sp, #152]	; 0x98
  403414:	9926      	ldr	r1, [sp, #152]	; 0x98
  403416:	f041 034f 	orr.w	r3, r1, #79	; 0x4f
  40341a:	9326      	str	r3, [sp, #152]	; 0x98
  40341c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40341e:	f022 0101 	bic.w	r1, r2, #1
  403422:	9126      	str	r1, [sp, #152]	; 0x98
  403424:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403426:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  40342a:	f04f 0000 	mov.w	r0, #0
  40342e:	9027      	str	r0, [sp, #156]	; 0x9c
  403430:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403432:	2a13      	cmp	r2, #19
  403434:	d807      	bhi.n	403446 <UDP_Handler+0xb2a>
  403436:	bf00      	nop
  403438:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40343a:	f101 0101 	add.w	r1, r1, #1
  40343e:	9127      	str	r1, [sp, #156]	; 0x9c
  403440:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403442:	2b13      	cmp	r3, #19
  403444:	d9f7      	bls.n	403436 <UDP_Handler+0xb1a>
				udd_ep_in_sent(ep, false);
  403446:	4630      	mov	r0, r6
  403448:	f04f 0100 	mov.w	r1, #0
  40344c:	4a5f      	ldr	r2, [pc, #380]	; (4035cc <UDP_Handler+0xcb0>)
  40344e:	4790      	blx	r2
  403450:	e1c2      	b.n	4037d8 <UDP_Handler+0xebc>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  403452:	4630      	mov	r0, r6
  403454:	f04f 0101 	mov.w	r1, #1
  403458:	f242 6329 	movw	r3, #9769	; 0x2629
  40345c:	f2c0 0340 	movt	r3, #64	; 0x40
  403460:	4798      	blx	r3
				udd_ack_in_sent(ep);
  403462:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403466:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40346a:	f105 050c 	add.w	r5, r5, #12
  40346e:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
  403472:	9228      	str	r2, [sp, #160]	; 0xa0
  403474:	9928      	ldr	r1, [sp, #160]	; 0xa0
  403476:	f041 034f 	orr.w	r3, r1, #79	; 0x4f
  40347a:	9328      	str	r3, [sp, #160]	; 0xa0
  40347c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40347e:	f022 0101 	bic.w	r1, r2, #1
  403482:	9128      	str	r1, [sp, #160]	; 0xa0
  403484:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403486:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  40348a:	f04f 0000 	mov.w	r0, #0
  40348e:	9029      	str	r0, [sp, #164]	; 0xa4
  403490:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  403492:	2a13      	cmp	r2, #19
  403494:	f200 81a0 	bhi.w	4037d8 <UDP_Handler+0xebc>
  403498:	bf00      	nop
  40349a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  40349c:	f101 0101 	add.w	r1, r1, #1
  4034a0:	9129      	str	r1, [sp, #164]	; 0xa4
  4034a2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4034a4:	2b13      	cmp	r3, #19
  4034a6:	d9f7      	bls.n	403498 <UDP_Handler+0xb7c>
  4034a8:	e196      	b.n	4037d8 <UDP_Handler+0xebc>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4034aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4034ae:	f2c4 0103 	movt	r1, #16387	; 0x4003
  4034b2:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
  4034b4:	f010 0f08 	tst.w	r0, #8
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4034b8:	bf18      	it	ne
  4034ba:	2203      	movne	r2, #3
				udd_ack_in_sent(ep);
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4034bc:	d105      	bne.n	4034ca <UDP_Handler+0xbae>
  4034be:	e03b      	b.n	403538 <UDP_Handler+0xc1c>
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4034c0:	f04f 0201 	mov.w	r2, #1
  4034c4:	e001      	b.n	4034ca <UDP_Handler+0xbae>
  4034c6:	f04f 0202 	mov.w	r2, #2
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
			udd_ack_stall(ep);
  4034ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4034ce:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4034d2:	f102 010c 	add.w	r1, r2, #12
  4034d6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
  4034da:	902a      	str	r0, [sp, #168]	; 0xa8
  4034dc:	982a      	ldr	r0, [sp, #168]	; 0xa8
  4034de:	f040 004f 	orr.w	r0, r0, #79	; 0x4f
  4034e2:	902a      	str	r0, [sp, #168]	; 0xa8
  4034e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
  4034e6:	f020 0008 	bic.w	r0, r0, #8
  4034ea:	902a      	str	r0, [sp, #168]	; 0xa8
  4034ec:	982a      	ldr	r0, [sp, #168]	; 0xa8
  4034ee:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  4034f2:	f04f 0300 	mov.w	r3, #0
  4034f6:	932b      	str	r3, [sp, #172]	; 0xac
  4034f8:	992b      	ldr	r1, [sp, #172]	; 0xac
  4034fa:	2913      	cmp	r1, #19
  4034fc:	d807      	bhi.n	40350e <UDP_Handler+0xbf2>
  4034fe:	bf00      	nop
  403500:	982b      	ldr	r0, [sp, #172]	; 0xac
  403502:	f100 0001 	add.w	r0, r0, #1
  403506:	902b      	str	r0, [sp, #172]	; 0xac
  403508:	9b2b      	ldr	r3, [sp, #172]	; 0xac
  40350a:	2b13      	cmp	r3, #19
  40350c:	d9f7      	bls.n	4034fe <UDP_Handler+0xbe2>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  40350e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403512:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403516:	f102 020c 	add.w	r2, r2, #12
  40351a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
  40351e:	f401 63e0 	and.w	r3, r1, #1792	; 0x700
  403522:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  403526:	f000 8157 	beq.w	4037d8 <UDP_Handler+0xebc>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  40352a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40352e:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403532:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
  403536:	e14f      	b.n	4037d8 <UDP_Handler+0xebc>
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  403538:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40353c:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403540:	6981      	ldr	r1, [r0, #24]
  403542:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  403546:	d007      	beq.n	403558 <UDP_Handler+0xc3c>
  403548:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40354c:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403550:	69d3      	ldr	r3, [r2, #28]
  403552:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403556:	d11f      	bne.n	403598 <UDP_Handler+0xc7c>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  403558:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40355c:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403560:	6981      	ldr	r1, [r0, #24]
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  403562:	f411 7f00 	tst.w	r1, #512	; 0x200
  403566:	d007      	beq.n	403578 <UDP_Handler+0xc5c>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  403568:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40356c:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403570:	69d3      	ldr	r3, [r2, #28]
  403572:	f413 7f00 	tst.w	r3, #512	; 0x200
  403576:	d10f      	bne.n	403598 <UDP_Handler+0xc7c>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  403578:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40357c:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403580:	6981      	ldr	r1, [r0, #24]
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  403582:	f411 6f80 	tst.w	r1, #1024	; 0x400
  403586:	d025      	beq.n	4035d4 <UDP_Handler+0xcb8>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  403588:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40358c:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403590:	69d3      	ldr	r3, [r2, #28]
  403592:	f413 6f80 	tst.w	r3, #1024	; 0x400
  403596:	d01d      	beq.n	4035d4 <UDP_Handler+0xcb8>
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wakeups();
  403598:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  40359c:	f2c4 0403 	movt	r4, #16387	; 0x4003
  4035a0:	f44f 5118 	mov.w	r1, #9728	; 0x2600
  4035a4:	6221      	str	r1, [r4, #32]
		// Do resume operations
		udd_disable_wakeups();
  4035a6:	6161      	str	r1, [r4, #20]

		udd_sleep_mode(true); // Enter in IDLE mode
  4035a8:	f04f 0001 	mov.w	r0, #1
  4035ac:	f242 0349 	movw	r3, #8265	; 0x2049
  4035b0:	f2c0 0340 	movt	r3, #64	; 0x40
  4035b4:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		udd_ack_suspend();
  4035b6:	f44f 7080 	mov.w	r0, #256	; 0x100
  4035ba:	6220      	str	r0, [r4, #32]
		udd_enable_suspend_interrupt();
  4035bc:	6120      	str	r0, [r4, #16]
		udd_enable_sof_interrupt();
  4035be:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4035c2:	6122      	str	r2, [r4, #16]
		goto udd_interrupt_end;
  4035c4:	e108      	b.n	4037d8 <UDP_Handler+0xebc>
  4035c6:	bf00      	nop
  4035c8:	200001a0 	.word	0x200001a0
  4035cc:	00402629 	.word	0x00402629
  4035d0:	004024b5 	.word	0x004024b5
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  4035d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4035d8:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4035dc:	6981      	ldr	r1, [r0, #24]
  4035de:	f411 7f80 	tst.w	r1, #256	; 0x100
  4035e2:	d027      	beq.n	403634 <UDP_Handler+0xd18>
  4035e4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  4035e8:	f2c4 0203 	movt	r2, #16387	; 0x4003
  4035ec:	69d3      	ldr	r3, [r2, #28]
  4035ee:	f413 7f80 	tst.w	r3, #256	; 0x100
  4035f2:	d01f      	beq.n	403634 <UDP_Handler+0xd18>
		// Ack suspend interrupt and enable resume interrupt
		udd_ack_suspend();
  4035f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4035f8:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4035fc:	f44f 7080 	mov.w	r0, #256	; 0x100
  403600:	6218      	str	r0, [r3, #32]
		udd_disable_suspend_interrupt();
  403602:	6158      	str	r0, [r3, #20]
		udd_enable_wake_up_interrupt();
  403604:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403608:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  40360a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40360e:	6119      	str	r1, [r3, #16]
		udd_enable_ext_resume_interrupt();
  403610:	f44f 6080 	mov.w	r0, #1024	; 0x400
  403614:	6118      	str	r0, [r3, #16]
		udd_disable_periph_ck();
  403616:	f04f 0022 	mov.w	r0, #34	; 0x22
  40361a:	f641 4379 	movw	r3, #7289	; 0x1c79
  40361e:	f2c0 0340 	movt	r3, #64	; 0x40
  403622:	4798      	blx	r3

		udd_sleep_mode(false); // Enter in SUSPEND mode
  403624:	f04f 0000 	mov.w	r0, #0
  403628:	f242 0249 	movw	r2, #8265	; 0x2049
  40362c:	f2c0 0240 	movt	r2, #64	; 0x40
  403630:	4790      	blx	r2
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
  403632:	e0d1      	b.n	4037d8 <UDP_Handler+0xebc>
	}
	if (Is_udd_reset()) {
  403634:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403638:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40363c:	69c1      	ldr	r1, [r0, #28]
  40363e:	f411 5f80 	tst.w	r1, #4096	; 0x1000
  403642:	f000 80c9 	beq.w	4037d8 <UDP_Handler+0xebc>
		// USB bus reset detection
		udd_ack_reset();
  403646:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  40364a:	f2c4 0403 	movt	r4, #16387	; 0x4003
  40364e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  403652:	6225      	str	r5, [r4, #32]
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  403654:	f242 06b4 	movw	r6, #8372	; 0x20b4
  403658:	f2c2 0600 	movt	r6, #8192	; 0x2000
  40365c:	4630      	mov	r0, r6
  40365e:	f04f 0101 	mov.w	r1, #1
  403662:	460a      	mov	r2, r1
  403664:	f242 45b5 	movw	r5, #9397	; 0x24b5
  403668:	f2c0 0540 	movt	r5, #64	; 0x40
  40366c:	47a8      	blx	r5
  40366e:	f106 0014 	add.w	r0, r6, #20
  403672:	f04f 0101 	mov.w	r1, #1
  403676:	f04f 0202 	mov.w	r2, #2
  40367a:	47a8      	blx	r5
  40367c:	f106 0028 	add.w	r0, r6, #40	; 0x28
  403680:	f04f 0101 	mov.w	r1, #1
  403684:	f04f 0203 	mov.w	r2, #3
  403688:	47a8      	blx	r5
		// Abort all jobs on-going
#if (0 != USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
  40368a:	f640 5225 	movw	r2, #3365	; 0xd25
  40368e:	f2c0 0240 	movt	r2, #64	; 0x40
  403692:	4790      	blx	r2
		// Reset device state
		udd_disable_address_state();
  403694:	6863      	ldr	r3, [r4, #4]
  403696:	f023 0001 	bic.w	r0, r3, #1
  40369a:	6060      	str	r0, [r4, #4]
		udd_disable_configured_state();
  40369c:	6861      	ldr	r1, [r4, #4]
  40369e:	f021 0202 	bic.w	r2, r1, #2
  4036a2:	6062      	str	r2, [r4, #4]
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_enable_address();
  4036a4:	68a3      	ldr	r3, [r4, #8]
  4036a6:	f443 7080 	orr.w	r0, r3, #256	; 0x100
  4036aa:	60a0      	str	r0, [r4, #8]
	udd_configure_address(0);
  4036ac:	68a1      	ldr	r1, [r4, #8]
  4036ae:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
  4036b2:	60a2      	str	r2, [r4, #8]
	// Alloc and configure control endpoint in OUT direction
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  4036b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4036b6:	932c      	str	r3, [sp, #176]	; 0xb0
  4036b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
  4036ba:	f040 014f 	orr.w	r1, r0, #79	; 0x4f
  4036be:	912c      	str	r1, [sp, #176]	; 0xb0
  4036c0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4036c2:	f422 4307 	bic.w	r3, r2, #34560	; 0x8700
  4036c6:	f023 0080 	bic.w	r0, r3, #128	; 0x80
  4036ca:	902c      	str	r0, [sp, #176]	; 0xb0
  4036cc:	992c      	ldr	r1, [sp, #176]	; 0xb0
  4036ce:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
  4036d2:	922c      	str	r2, [sp, #176]	; 0xb0
  4036d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4036d6:	6323      	str	r3, [r4, #48]	; 0x30
  4036d8:	f04f 0000 	mov.w	r0, #0
  4036dc:	902d      	str	r0, [sp, #180]	; 0xb4
  4036de:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4036e0:	2913      	cmp	r1, #19
  4036e2:	d807      	bhi.n	4036f4 <UDP_Handler+0xdd8>
  4036e4:	bf00      	nop
  4036e6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4036e8:	f102 0201 	add.w	r2, r2, #1
  4036ec:	922d      	str	r2, [sp, #180]	; 0xb4
  4036ee:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4036f0:	2b13      	cmp	r3, #19
  4036f2:	d9f7      	bls.n	4036e4 <UDP_Handler+0xdc8>
	udd_enable_endpoint(0);
  4036f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4036f8:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4036fc:	6b01      	ldr	r1, [r0, #48]	; 0x30
  4036fe:	912e      	str	r1, [sp, #184]	; 0xb8
  403700:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
  403702:	f042 034f 	orr.w	r3, r2, #79	; 0x4f
  403706:	932e      	str	r3, [sp, #184]	; 0xb8
  403708:	992e      	ldr	r1, [sp, #184]	; 0xb8
  40370a:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
  40370e:	922e      	str	r2, [sp, #184]	; 0xb8
  403710:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
  403712:	6303      	str	r3, [r0, #48]	; 0x30
  403714:	f04f 0000 	mov.w	r0, #0
  403718:	902f      	str	r0, [sp, #188]	; 0xbc
  40371a:	992f      	ldr	r1, [sp, #188]	; 0xbc
  40371c:	2913      	cmp	r1, #19
  40371e:	d807      	bhi.n	403730 <UDP_Handler+0xe14>
  403720:	bf00      	nop
  403722:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
  403724:	f102 0201 	add.w	r2, r2, #1
  403728:	922f      	str	r2, [sp, #188]	; 0xbc
  40372a:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
  40372c:	2b13      	cmp	r3, #19
  40372e:	d9f7      	bls.n	403720 <UDP_Handler+0xe04>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403730:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403734:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403736:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40373a:	f240 12a0 	movw	r2, #416	; 0x1a0
  40373e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  403742:	f04f 0100 	mov.w	r1, #0
  403746:	7011      	strb	r1, [r2, #0]

	flags = cpu_irq_save();
	udd_enable_endpoint_interrupt(0);
  403748:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  40374c:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403750:	f04f 0201 	mov.w	r2, #1
  403754:	611a      	str	r2, [r3, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403756:	b938      	cbnz	r0, 403768 <UDP_Handler+0xe4c>
		cpu_irq_enable();
  403758:	f240 10a0 	movw	r0, #416	; 0x1a0
  40375c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  403760:	7002      	strb	r2, [r0, #0]
  403762:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403766:	b662      	cpsie	i
		udd_disable_address_state();
		udd_disable_configured_state();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
  403768:	f242 03f5 	movw	r3, #8437	; 0x20f5
  40376c:	f2c0 0340 	movt	r3, #64	; 0x40
  403770:	4798      	blx	r3
		// After a USB reset, the suspend and SOF interrupt masks has been reseted
		// Thus, re-enable these
		udd_enable_suspend_interrupt();
  403772:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403776:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40377a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40377e:	6102      	str	r2, [r0, #16]
		udd_enable_sof_interrupt();
  403780:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403784:	6101      	str	r1, [r0, #16]
		goto udd_interrupt_end;
  403786:	e027      	b.n	4037d8 <UDP_Handler+0xebc>
		if (nb_data >= nb_remain) {
			nb_data = nb_remain;
			b_full = true;
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  403788:	187b      	adds	r3, r7, r1
  40378a:	60eb      	str	r3, [r5, #12]
	uint32_t pkt_size = ptr_job->size;
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
	bool b_full = false, b_short;

	// Read byte count
	nb_data = udd_byte_count(ep);
  40378c:	4638      	mov	r0, r7
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
	uint32_t pkt_size = ptr_job->size;
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
	bool b_full = false, b_short;
  40378e:	f04f 0a00 	mov.w	sl, #0
  403792:	e001      	b.n	403798 <UDP_Handler+0xe7c>

	// Copy data if there is
	if (nb_data > 0) {
		if (nb_data >= nb_remain) {
			nb_data = nb_remain;
			b_full = true;
  403794:	f04f 0a01 	mov.w	sl, #1
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  403798:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40379c:	f2c4 0103 	movt	r1, #16387	; 0x4003
  4037a0:	f04f 0300 	mov.w	r3, #0
  4037a4:	f100 3cff 	add.w	ip, r0, #4294967295
  4037a8:	f00c 0e01 	and.w	lr, ip, #1
  4037ac:	f104 0c14 	add.w	ip, r4, #20
  4037b0:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
  4037b4:	f802 c003 	strb.w	ip, [r2, r3]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  4037b8:	f103 0301 	add.w	r3, r3, #1
  4037bc:	4283      	cmp	r3, r0
  4037be:	d30e      	bcc.n	4037de <UDP_Handler+0xec2>
  4037c0:	e467      	b.n	403092 <UDP_Handler+0x776>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  4037c2:	4640      	mov	r0, r8
  4037c4:	f242 5125 	movw	r1, #9509	; 0x2525
  4037c8:	f2c0 0140 	movt	r1, #64	; 0x40
  4037cc:	4788      	blx	r1
  4037ce:	e469      	b.n	4030a4 <UDP_Handler+0x788>
  4037d0:	4640      	mov	r0, r8
  4037d2:	4a12      	ldr	r2, [pc, #72]	; (40381c <UDP_Handler+0xf00>)
  4037d4:	4790      	blx	r2
  4037d6:	e468      	b.n	4030aa <UDP_Handler+0x78e>
	}

udd_interrupt_end:
udd_interrupt_sof_end:
	return;
}
  4037d8:	b030      	add	sp, #192	; 0xc0
  4037da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037de:	f1be 0f00 	cmp.w	lr, #0
  4037e2:	f43f ac44 	beq.w	40306e <UDP_Handler+0x752>
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4037e6:	f104 0e14 	add.w	lr, r4, #20
  4037ea:	f851 c02e 	ldr.w	ip, [r1, lr, lsl #2]
  4037ee:	f802 c003 	strb.w	ip, [r2, r3]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  4037f2:	f103 0301 	add.w	r3, r3, #1
  4037f6:	4283      	cmp	r3, r0
  4037f8:	f4ff ac39 	bcc.w	40306e <UDP_Handler+0x752>
  4037fc:	e449      	b.n	403092 <UDP_Handler+0x776>
  4037fe:	b26d      	sxtb	r5, r5
  403800:	2d00      	cmp	r5, #0
  403802:	f43f aa81 	beq.w	402d08 <UDP_Handler+0x3ec>
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  403806:	6d03      	ldr	r3, [r0, #80]	; 0x50
  403808:	f802 3b01 	strb.w	r3, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
  40380c:	f101 0101 	add.w	r1, r1, #1
  403810:	b2c9      	uxtb	r1, r1
  403812:	42a1      	cmp	r1, r4
  403814:	f4ff aa78 	bcc.w	402d08 <UDP_Handler+0x3ec>
  403818:	f7ff ba84 	b.w	402d24 <UDP_Handler+0x408>
  40381c:	00402525 	.word	0x00402525

00403820 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
  403820:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403822:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403826:	b672      	cpsid	i
  403828:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40382c:	f240 13a0 	movw	r3, #416	; 0x1a0
  403830:	f2c2 0300 	movt	r3, #8192	; 0x2000
  403834:	f04f 0200 	mov.w	r2, #0
  403838:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
  40383a:	f04f 0001 	mov.w	r0, #1
  40383e:	f242 0149 	movw	r1, #8265	; 0x2049
  403842:	f2c0 0140 	movt	r1, #64	; 0x40
  403846:	4788      	blx	r1

	// Enable peripheral clock and USB clock
	udd_enable_periph_ck();
  403848:	f04f 0022 	mov.w	r0, #34	; 0x22
  40384c:	f641 33f5 	movw	r3, #7157	; 0x1bf5
  403850:	f2c0 0340 	movt	r3, #64	; 0x40
  403854:	4798      	blx	r3

	// Authorize attach if VBus is present
	udd_enable_transceiver();
  403856:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40385a:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40385e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  403860:	f422 7180 	bic.w	r1, r2, #256	; 0x100
  403864:	6741      	str	r1, [r0, #116]	; 0x74
	udd_attach_device();
  403866:	6f43      	ldr	r3, [r0, #116]	; 0x74
  403868:	f443 7200 	orr.w	r2, r3, #512	; 0x200
  40386c:	6742      	str	r2, [r0, #116]	; 0x74

	// Enable USB line events
	udd_enable_suspend_interrupt();
  40386e:	f44f 7180 	mov.w	r1, #256	; 0x100
  403872:	6101      	str	r1, [r0, #16]
	udd_enable_wake_up_interrupt();
  403874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  403878:	6103      	str	r3, [r0, #16]
	udd_enable_resume_interrupt();
  40387a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40387e:	6102      	str	r2, [r0, #16]
	udd_enable_ext_resume_interrupt();
  403880:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403884:	6101      	str	r1, [r0, #16]
	udd_enable_sof_interrupt();
  403886:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40388a:	6103      	str	r3, [r0, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40388c:	b94c      	cbnz	r4, 4038a2 <udd_attach+0x82>
		cpu_irq_enable();
  40388e:	f240 10a0 	movw	r0, #416	; 0x1a0
  403892:	f2c2 0000 	movt	r0, #8192	; 0x2000
  403896:	f04f 0201 	mov.w	r2, #1
  40389a:	7002      	strb	r2, [r0, #0]
  40389c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4038a0:	b662      	cpsie	i
  4038a2:	bd10      	pop	{r4, pc}

004038a4 <udd_enable>:
#endif
}


void udd_enable(void)
{
  4038a4:	b570      	push	{r4, r5, r6, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4038a6:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4038aa:	b672      	cpsid	i
  4038ac:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4038b0:	f240 15a0 	movw	r5, #416	; 0x1a0
  4038b4:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4038b8:	f04f 0400 	mov.w	r4, #0
  4038bc:	702c      	strb	r4, [r5, #0]
	irqflags_t flags;

	flags = cpu_irq_save();

	// Enable USB hardware
	udd_enable_periph_ck();
  4038be:	f04f 0022 	mov.w	r0, #34	; 0x22
  4038c2:	f641 33f5 	movw	r3, #7157	; 0x1bf5
  4038c6:	f2c0 0340 	movt	r3, #64	; 0x40
  4038ca:	4798      	blx	r3
	sysclk_enable_usb();
  4038cc:	f240 107d 	movw	r0, #381	; 0x17d
  4038d0:	f2c0 0040 	movt	r0, #64	; 0x40
  4038d4:	4780      	blx	r0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4038d6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
  4038da:	f2ce 0100 	movt	r1, #57344	; 0xe000
  4038de:	f04f 0250 	mov.w	r2, #80	; 0x50
  4038e2:	f881 2322 	strb.w	r2, [r1, #802]	; 0x322
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4038e6:	f04f 0304 	mov.w	r3, #4
  4038ea:	604b      	str	r3, [r1, #4]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].bank = 0;
  4038ec:	f242 00b4 	movw	r0, #8372	; 0x20b4
  4038f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4038f4:	7c41      	ldrb	r1, [r0, #17]
		udd_ep_job[i].busy = false;
		udd_ep_job[i].b_stall_requested = false;
		udd_ep_job[i].b_shortpacket = false;
		udd_ep_job[i].b_buf_end = false;
  4038f6:	f001 0283 	and.w	r2, r1, #131	; 0x83
  4038fa:	f364 12c7 	bfi	r2, r4, #7, #1
  4038fe:	7442      	strb	r2, [r0, #17]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].bank = 0;
  403900:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
		udd_ep_job[i].busy = false;
		udd_ep_job[i].b_stall_requested = false;
		udd_ep_job[i].b_shortpacket = false;
		udd_ep_job[i].b_buf_end = false;
  403904:	f003 0183 	and.w	r1, r3, #131	; 0x83
  403908:	f364 11c7 	bfi	r1, r4, #7, #1
  40390c:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].bank = 0;
  403910:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
		udd_ep_job[i].busy = false;
		udd_ep_job[i].b_stall_requested = false;
		udd_ep_job[i].b_shortpacket = false;
		udd_ep_job[i].b_buf_end = false;
  403914:	f002 0383 	and.w	r3, r2, #131	; 0x83
  403918:	f364 13c7 	bfi	r3, r4, #7, #1
  40391c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
#endif

	// Always authorize asynchronous USB interrupts to exit of sleep mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  403920:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  403924:	f641 5125 	movw	r1, #7461	; 0x1d25
  403928:	f2c0 0140 	movt	r1, #64	; 0x40
  40392c:	4788      	blx	r1

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
  40392e:	f242 00f0 	movw	r0, #8432	; 0x20f0
  403932:	f2c2 0000 	movt	r0, #8192	; 0x2000
  403936:	7004      	strb	r4, [r0, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403938:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40393c:	b672      	cpsid	i
  40393e:	f3bf 8f5f 	dmb	sy
  403942:	702c      	strb	r4, [r5, #0]
  403944:	f242 3398 	movw	r3, #9112	; 0x2398
  403948:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40394c:	78d9      	ldrb	r1, [r3, #3]
  40394e:	f101 0101 	add.w	r1, r1, #1
  403952:	70d9      	strb	r1, [r3, #3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403954:	b92a      	cbnz	r2, 403962 <udd_enable+0xbe>
		cpu_irq_enable();
  403956:	f04f 0201 	mov.w	r2, #1
  40395a:	702a      	strb	r2, [r5, #0]
  40395c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403960:	b662      	cpsie	i
	if (Is_udd_vbus_high()) {
		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
	}
#else
#  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
  403962:	f643 0321 	movw	r3, #14369	; 0x3821
  403966:	f2c0 0340 	movt	r3, #64	; 0x40
  40396a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40396c:	b94e      	cbnz	r6, 403982 <udd_enable+0xde>
		cpu_irq_enable();
  40396e:	f240 11a0 	movw	r1, #416	; 0x1a0
  403972:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403976:	f04f 0001 	mov.w	r0, #1
  40397a:	7008      	strb	r0, [r1, #0]
  40397c:	f3bf 8f5f 	dmb	sy
  403980:	b662      	cpsie	i
  403982:	bd70      	pop	{r4, r5, r6, pc}

00403984 <udd_is_high_speed>:


bool udd_is_high_speed(void)
{
	return false;
}
  403984:	f04f 0000 	mov.w	r0, #0
  403988:	4770      	bx	lr
  40398a:	bf00      	nop

0040398c <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address_state();
  40398c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403990:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403994:	685a      	ldr	r2, [r3, #4]
  403996:	f022 0101 	bic.w	r1, r2, #1
  40399a:	6059      	str	r1, [r3, #4]
	udd_disable_address();
  40399c:	689a      	ldr	r2, [r3, #8]
  40399e:	f422 7180 	bic.w	r1, r2, #256	; 0x100
  4039a2:	6099      	str	r1, [r3, #8]
	if (address) {
  4039a4:	4602      	mov	r2, r0
  4039a6:	b190      	cbz	r0, 4039ce <udd_set_address+0x42>
		udd_configure_address(address);
  4039a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4039ac:	f2c4 0003 	movt	r0, #16387	; 0x4003
  4039b0:	6883      	ldr	r3, [r0, #8]
  4039b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  4039b6:	f023 017f 	bic.w	r1, r3, #127	; 0x7f
  4039ba:	430a      	orrs	r2, r1
  4039bc:	6082      	str	r2, [r0, #8]
		udd_enable_address();
  4039be:	6883      	ldr	r3, [r0, #8]
  4039c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
  4039c4:	6082      	str	r2, [r0, #8]
		udd_enable_address_state();
  4039c6:	6841      	ldr	r1, [r0, #4]
  4039c8:	f041 0301 	orr.w	r3, r1, #1
  4039cc:	6043      	str	r3, [r0, #4]
  4039ce:	4770      	bx	lr

004039d0 <udd_getaddress>:
}


uint8_t udd_getaddress(void)
{
	if (Is_udd_address_state_enabled())
  4039d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4039d4:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4039d8:	6858      	ldr	r0, [r3, #4]
  4039da:	f010 0f01 	tst.w	r0, #1
  4039de:	d007      	beq.n	4039f0 <udd_getaddress+0x20>
		return udd_get_configured_address();
  4039e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4039e4:	f2c4 0103 	movt	r1, #16387	; 0x4003
  4039e8:	688a      	ldr	r2, [r1, #8]
  4039ea:	f002 007f 	and.w	r0, r2, #127	; 0x7f
  4039ee:	4770      	bx	lr
	return 0;
  4039f0:	f04f 0000 	mov.w	r0, #0
}
  4039f4:	4770      	bx	lr
  4039f6:	bf00      	nop

004039f8 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
  4039f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4039fc:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403a00:	6818      	ldr	r0, [r3, #0]
}
  403a02:	ea4f 5140 	mov.w	r1, r0, lsl #21
  403a06:	ea4f 5051 	mov.w	r0, r1, lsr #21
  403a0a:	4770      	bx	lr

00403a0c <udd_get_micro_frame_number>:


uint16_t udd_get_micro_frame_number(void)
{
	return 0;
}
  403a0c:	f04f 0000 	mov.w	r0, #0
  403a10:	4770      	bx	lr
  403a12:	bf00      	nop

00403a14 <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
  403a14:	f242 33b0 	movw	r3, #9136	; 0x23b0
  403a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
  403a1c:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  403a1e:	8199      	strh	r1, [r3, #12]
  403a20:	4770      	bx	lr
  403a22:	bf00      	nop

00403a24 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
  403a24:	b430      	push	{r4, r5}
  403a26:	b082      	sub	sp, #8
	udd_ep_job_t *ptr_job;
	bool b_dir_in;
	bool b_iso;
	b_dir_in = ep & USB_EP_DIR_IN;
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
	ep = ep & USB_EP_ADDR_MASK;
  403a28:	f000 030f 	and.w	r3, r0, #15

	if (ep > USB_DEVICE_MAX_EP) {
  403a2c:	2b03      	cmp	r3, #3
  403a2e:	f200 8083 	bhi.w	403b38 <udd_ep_alloc+0x114>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
  403a32:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  403a36:	f2c4 0403 	movt	r4, #16387	; 0x4003
  403a3a:	f103 050c 	add.w	r5, r3, #12
  403a3e:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  403a42:	f414 4f00 	tst.w	r4, #32768	; 0x8000
  403a46:	d17a      	bne.n	403b3e <udd_ep_alloc+0x11a>
		return false;
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  403a48:	f001 0403 	and.w	r4, r1, #3
  403a4c:	2c01      	cmp	r4, #1
  403a4e:	d103      	bne.n	403a58 <udd_ep_alloc+0x34>
  403a50:	2b00      	cmp	r3, #0
  403a52:	d077      	beq.n	403b44 <udd_ep_alloc+0x120>
  403a54:	2b03      	cmp	r3, #3
  403a56:	d078      	beq.n	403b4a <udd_ep_alloc+0x126>
		return false;
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  403a58:	f1a3 0404 	sub.w	r4, r3, #4
  403a5c:	b2e4      	uxtb	r4, r4
  403a5e:	2c01      	cmp	r4, #1
  403a60:	bf8c      	ite	hi
  403a62:	2440      	movhi	r4, #64	; 0x40
  403a64:	f44f 7400 	movls.w	r4, #512	; 0x200
  403a68:	4294      	cmp	r4, r2
  403a6a:	db71      	blt.n	403b50 <udd_ep_alloc+0x12c>
		return false;
	}
	ptr_job = &udd_ep_job[ep - 1];
  403a6c:	f103 35ff 	add.w	r5, r3, #4294967295
  403a70:	eb05 0485 	add.w	r4, r5, r5, lsl #2
  403a74:	f242 05b4 	movw	r5, #8372	; 0x20b4
  403a78:	f2c2 0500 	movt	r5, #8192	; 0x2000
  403a7c:	eb05 0484 	add.w	r4, r5, r4, lsl #2

	// Set endpoint size
	ptr_job->size = MaxEndpointSize;
  403a80:	8a25      	ldrh	r5, [r4, #16]
  403a82:	f362 0509 	bfi	r5, r2, #0, #10
  403a86:	8225      	strh	r5, [r4, #16]
	ptr_job->b_buf_end = false;
  403a88:	7c62      	ldrb	r2, [r4, #17]
	ptr_job->b_stall_requested = false;
  403a8a:	f002 057f 	and.w	r5, r2, #127	; 0x7f
  403a8e:	f36f 1545 	bfc	r5, #5, #1
  403a92:	7465      	strb	r5, [r4, #17]
	if (b_dir_in) {
  403a94:	09c0      	lsrs	r0, r0, #7
  403a96:	d003      	beq.n	403aa0 <udd_ep_alloc+0x7c>
		// No data buffered in FIFO
		ptr_job->bank = 0;
  403a98:	b2ea      	uxtb	r2, r5
  403a9a:	f36f 0283 	bfc	r2, #2, #2
  403a9e:	7462      	strb	r2, [r4, #17]
	}

	// Reset FIFOs
	udd_reset_endpoint(ep);
  403aa0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  403aa4:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403aa8:	6a95      	ldr	r5, [r2, #40]	; 0x28
  403aaa:	f04f 0401 	mov.w	r4, #1
  403aae:	fa04 f403 	lsl.w	r4, r4, r3
  403ab2:	4325      	orrs	r5, r4
  403ab4:	6295      	str	r5, [r2, #40]	; 0x28
  403ab6:	6a95      	ldr	r5, [r2, #40]	; 0x28
  403ab8:	ea25 0404 	bic.w	r4, r5, r4
  403abc:	6294      	str	r4, [r2, #40]	; 0x28
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
  403abe:	f103 040c 	add.w	r4, r3, #12
  403ac2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
  403ac6:	9200      	str	r2, [sp, #0]
  403ac8:	9a00      	ldr	r2, [sp, #0]
  403aca:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  403ace:	9200      	str	r2, [sp, #0]
  403ad0:	9a00      	ldr	r2, [sp, #0]
  403ad2:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  403ad6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403ada:	9200      	str	r2, [sp, #0]
  403adc:	b140      	cbz	r0, 403af0 <udd_ep_alloc+0xcc>
  403ade:	f041 0204 	orr.w	r2, r1, #4
  403ae2:	ea4f 2002 	mov.w	r0, r2, lsl #8
  403ae6:	f400 61e0 	and.w	r1, r0, #1792	; 0x700
  403aea:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
  403aee:	e005      	b.n	403afc <udd_ep_alloc+0xd8>
  403af0:	ea4f 2101 	mov.w	r1, r1, lsl #8
  403af4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
  403af8:	f440 4100 	orr.w	r1, r0, #32768	; 0x8000
  403afc:	9a00      	ldr	r2, [sp, #0]
  403afe:	ea41 0002 	orr.w	r0, r1, r2
  403b02:	9000      	str	r0, [sp, #0]
  403b04:	9900      	ldr	r1, [sp, #0]
  403b06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  403b0a:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403b0e:	f103 030c 	add.w	r3, r3, #12
  403b12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  403b16:	f04f 0300 	mov.w	r3, #0
  403b1a:	9301      	str	r3, [sp, #4]
  403b1c:	9801      	ldr	r0, [sp, #4]
  403b1e:	2813      	cmp	r0, #19
  403b20:	d819      	bhi.n	403b56 <udd_ep_alloc+0x132>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403b22:	bf00      	nop
  403b24:	9901      	ldr	r1, [sp, #4]
  403b26:	f101 0101 	add.w	r1, r1, #1
  403b2a:	9101      	str	r1, [sp, #4]
  403b2c:	9a01      	ldr	r2, [sp, #4]
  403b2e:	2a13      	cmp	r2, #19
  403b30:	d9f7      	bls.n	403b22 <udd_ep_alloc+0xfe>
		(b_dir_in ? (bmAttributes | 0x4) : bmAttributes),
		0);
	return true;
  403b32:	f04f 0001 	mov.w	r0, #1
  403b36:	e010      	b.n	403b5a <udd_ep_alloc+0x136>
	b_dir_in = ep & USB_EP_DIR_IN;
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP) {
		return false;
  403b38:	f04f 0000 	mov.w	r0, #0
  403b3c:	e00d      	b.n	403b5a <udd_ep_alloc+0x136>
	}
	if (Is_udd_endpoint_enabled(ep)) {
		return false;
  403b3e:	f04f 0000 	mov.w	r0, #0
  403b42:	e00a      	b.n	403b5a <udd_ep_alloc+0x136>
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
		return false;
  403b44:	f04f 0000 	mov.w	r0, #0
  403b48:	e007      	b.n	403b5a <udd_ep_alloc+0x136>
  403b4a:	f04f 0000 	mov.w	r0, #0
  403b4e:	e004      	b.n	403b5a <udd_ep_alloc+0x136>
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
		return false;
  403b50:	f04f 0000 	mov.w	r0, #0
  403b54:	e001      	b.n	403b5a <udd_ep_alloc+0x136>
	udd_reset_endpoint(ep);
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
		(b_dir_in ? (bmAttributes | 0x4) : bmAttributes),
		0);
	return true;
  403b56:	f04f 0001 	mov.w	r0, #1
}
  403b5a:	b002      	add	sp, #8
  403b5c:	bc30      	pop	{r4, r5}
  403b5e:	4770      	bx	lr

00403b60 <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
  403b60:	b508      	push	{r3, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  403b62:	f000 030f 	and.w	r3, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  403b66:	2b03      	cmp	r3, #3
  403b68:	d810      	bhi.n	403b8c <udd_ep_free+0x2c>
		return;
	}
	udd_disable_endpoint(ep_index);
  403b6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  403b6e:	f2c4 0203 	movt	r2, #16387	; 0x4003
  403b72:	f103 030c 	add.w	r3, r3, #12
  403b76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
  403b7a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  403b7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	udd_ep_abort_job(ep);
  403b82:	f242 43f9 	movw	r3, #9465	; 0x24f9
  403b86:	f2c0 0340 	movt	r3, #64	; 0x40
  403b8a:	4798      	blx	r3
  403b8c:	bd08      	pop	{r3, pc}
  403b8e:	bf00      	nop

00403b90 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  403b90:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
  403b94:	2803      	cmp	r0, #3
  403b96:	d81f      	bhi.n	403bd8 <udd_ep_is_halted+0x48>


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  403b98:	f100 33ff 	add.w	r3, r0, #4294967295
  403b9c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	return ptr_job->b_stall_requested ||
  403ba0:	f242 02b4 	movw	r2, #8372	; 0x20b4
  403ba4:	f2c2 0200 	movt	r2, #8192	; 0x2000
  403ba8:	eb02 0381 	add.w	r3, r2, r1, lsl #2
  403bac:	7c59      	ldrb	r1, [r3, #17]
  403bae:	f001 0220 	and.w	r2, r1, #32
  403bb2:	b2d3      	uxtb	r3, r2
  403bb4:	b96b      	cbnz	r3, 403bd2 <udd_ep_is_halted+0x42>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  403bb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  403bba:	f2c4 0103 	movt	r1, #16387	; 0x4003
  403bbe:	f100 000c 	add.w	r0, r0, #12
  403bc2:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	return ptr_job->b_stall_requested ||
  403bc6:	f010 0f28 	tst.w	r0, #40	; 0x28
  403bca:	bf0c      	ite	eq
  403bcc:	2000      	moveq	r0, #0
  403bce:	2001      	movne	r0, #1
  403bd0:	4770      	bx	lr
  403bd2:	f04f 0001 	mov.w	r0, #1
  403bd6:	4770      	bx	lr
bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
  403bd8:	f04f 0000 	mov.w	r0, #0
	}
	return ptr_job->b_stall_requested ||
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
}
  403bdc:	4770      	bx	lr
  403bde:	bf00      	nop

00403be0 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
  403be0:	b410      	push	{r4}
  403be2:	b083      	sub	sp, #12
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  403be4:	f000 020f 	and.w	r2, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
  403be8:	2a03      	cmp	r2, #3
  403bea:	d87d      	bhi.n	403ce8 <udd_ep_set_halt+0x108>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403bec:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  403bf0:	f1d1 0101 	rsbs	r1, r1, #1
  403bf4:	bf38      	it	cc
  403bf6:	2100      	movcc	r1, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403bf8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403bfa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  403bfe:	f240 13a0 	movw	r3, #416	; 0x1a0
  403c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
  403c06:	f04f 0400 	mov.w	r4, #0
  403c0a:	701c      	strb	r4, [r3, #0]
		return false;
	}
	flags = cpu_irq_save();
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  403c0c:	f010 0f80 	tst.w	r0, #128	; 0x80
  403c10:	d033      	beq.n	403c7a <udd_ep_set_halt+0x9a>

bool udd_ep_set_halt(udd_ep_id_t ep)
{
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  403c12:	f102 30ff 	add.w	r0, r2, #4294967295
  403c16:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  403c1a:	f242 04b4 	movw	r4, #8372	; 0x20b4
  403c1e:	f2c2 0400 	movt	r4, #8192	; 0x2000
  403c22:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	flags = cpu_irq_save();
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  403c26:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403c2a:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403c2e:	f102 040c 	add.w	r4, r2, #12
  403c32:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  403c36:	f010 0f10 	tst.w	r0, #16
  403c3a:	d104      	bne.n	403c46 <udd_ep_set_halt+0x66>
				|| ptr_job->bank > 1)) {
  403c3c:	7c58      	ldrb	r0, [r3, #17]
  403c3e:	f3c0 0081 	ubfx	r0, r0, #2, #2
  403c42:	2801      	cmp	r0, #1
  403c44:	dd19      	ble.n	403c7a <udd_ep_set_halt+0x9a>
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
  403c46:	7c58      	ldrb	r0, [r3, #17]
  403c48:	f040 0020 	orr.w	r0, r0, #32
  403c4c:	7458      	strb	r0, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  403c4e:	f04f 0301 	mov.w	r3, #1
  403c52:	fa03 f202 	lsl.w	r2, r3, r2
  403c56:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403c5a:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403c5e:	6102      	str	r2, [r0, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403c60:	2900      	cmp	r1, #0
  403c62:	d044      	beq.n	403cee <udd_ep_set_halt+0x10e>
		cpu_irq_enable();
  403c64:	f04f 0001 	mov.w	r0, #1
  403c68:	f240 11a0 	movw	r1, #416	; 0x1a0
  403c6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403c70:	7008      	strb	r0, [r1, #0]
  403c72:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403c76:	b662      	cpsie	i
  403c78:	e03e      	b.n	403cf8 <udd_ep_set_halt+0x118>
		cpu_irq_restore(flags);
		return true;
	} else {
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
  403c7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403c7e:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403c82:	f102 000c 	add.w	r0, r2, #12
  403c86:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  403c8a:	9400      	str	r4, [sp, #0]
  403c8c:	9c00      	ldr	r4, [sp, #0]
  403c8e:	f044 044f 	orr.w	r4, r4, #79	; 0x4f
  403c92:	9400      	str	r4, [sp, #0]
  403c94:	9c00      	ldr	r4, [sp, #0]
  403c96:	f044 0420 	orr.w	r4, r4, #32
  403c9a:	9400      	str	r4, [sp, #0]
  403c9c:	9c00      	ldr	r4, [sp, #0]
  403c9e:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  403ca2:	f04f 0300 	mov.w	r3, #0
  403ca6:	9301      	str	r3, [sp, #4]
  403ca8:	9801      	ldr	r0, [sp, #4]
  403caa:	2813      	cmp	r0, #19
  403cac:	d807      	bhi.n	403cbe <udd_ep_set_halt+0xde>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403cae:	bf00      	nop
  403cb0:	9b01      	ldr	r3, [sp, #4]
  403cb2:	f103 0301 	add.w	r3, r3, #1
  403cb6:	9301      	str	r3, [sp, #4]
  403cb8:	9801      	ldr	r0, [sp, #4]
  403cba:	2813      	cmp	r0, #19
  403cbc:	d9f7      	bls.n	403cae <udd_ep_set_halt+0xce>
		udd_enable_endpoint_interrupt(ep_index);
  403cbe:	f04f 0301 	mov.w	r3, #1
  403cc2:	fa03 f202 	lsl.w	r2, r3, r2
  403cc6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403cca:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403cce:	6102      	str	r2, [r0, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403cd0:	b181      	cbz	r1, 403cf4 <udd_ep_set_halt+0x114>
		cpu_irq_enable();
  403cd2:	f04f 0001 	mov.w	r0, #1
  403cd6:	f240 11a0 	movw	r1, #416	; 0x1a0
  403cda:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403cde:	7008      	strb	r0, [r1, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403ce0:	f3bf 8f5f 	dmb	sy
  403ce4:	b662      	cpsie	i
  403ce6:	e007      	b.n	403cf8 <udd_ep_set_halt+0x118>
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
  403ce8:	f04f 0000 	mov.w	r0, #0
  403cec:	e004      	b.n	403cf8 <udd_ep_set_halt+0x118>
				|| ptr_job->bank > 1)) {
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
		return true;
  403cee:	f04f 0001 	mov.w	r0, #1
  403cf2:	e001      	b.n	403cf8 <udd_ep_set_halt+0x118>
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
	}
	return true;
  403cf4:	f04f 0001 	mov.w	r0, #1
}
  403cf8:	b003      	add	sp, #12
  403cfa:	bc10      	pop	{r4}
  403cfc:	4770      	bx	lr
  403cfe:	bf00      	nop

00403d00 <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
  403d00:	b510      	push	{r4, lr}
  403d02:	b084      	sub	sp, #16
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
  403d04:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  403d08:	2803      	cmp	r0, #3
  403d0a:	d873      	bhi.n	403df4 <udd_ep_clear_halt+0xf4>
		return false;
	ptr_job = &udd_ep_job[ep - 1];
  403d0c:	f100 32ff 	add.w	r2, r0, #4294967295
  403d10:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  403d14:	f242 03b4 	movw	r3, #8372	; 0x20b4
  403d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
  403d1c:	eb03 0281 	add.w	r2, r3, r1, lsl #2

	ptr_job->b_stall_requested = false;
  403d20:	7c51      	ldrb	r1, [r2, #17]
  403d22:	f36f 1145 	bfc	r1, #5, #1
  403d26:	7451      	strb	r1, [r2, #17]
	if (Is_udd_endpoint_stall_requested(ep)) {
  403d28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403d2c:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403d30:	f100 010c 	add.w	r1, r0, #12
  403d34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  403d38:	f013 0f20 	tst.w	r3, #32
  403d3c:	d05d      	beq.n	403dfa <udd_ep_clear_halt+0xfa>
		// Remove stall
		udd_disable_stall_handshake(ep);
  403d3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403d42:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403d46:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
  403d4a:	9400      	str	r4, [sp, #0]
  403d4c:	9c00      	ldr	r4, [sp, #0]
  403d4e:	f044 044f 	orr.w	r4, r4, #79	; 0x4f
  403d52:	9400      	str	r4, [sp, #0]
  403d54:	9c00      	ldr	r4, [sp, #0]
  403d56:	f024 0420 	bic.w	r4, r4, #32
  403d5a:	9400      	str	r4, [sp, #0]
  403d5c:	9c00      	ldr	r4, [sp, #0]
  403d5e:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  403d62:	f04f 0100 	mov.w	r1, #0
  403d66:	9101      	str	r1, [sp, #4]
  403d68:	9b01      	ldr	r3, [sp, #4]
  403d6a:	2b13      	cmp	r3, #19
  403d6c:	d807      	bhi.n	403d7e <udd_ep_clear_halt+0x7e>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403d6e:	bf00      	nop
  403d70:	9c01      	ldr	r4, [sp, #4]
  403d72:	f104 0401 	add.w	r4, r4, #1
  403d76:	9401      	str	r4, [sp, #4]
  403d78:	9901      	ldr	r1, [sp, #4]
  403d7a:	2913      	cmp	r1, #19
  403d7c:	d9f7      	bls.n	403d6e <udd_ep_clear_halt+0x6e>
		// Reset FIFO and data toggle (after stall cleared)
		udd_reset_endpoint(ep);
  403d7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403d82:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403d86:	6a9c      	ldr	r4, [r3, #40]	; 0x28
  403d88:	f04f 0101 	mov.w	r1, #1
  403d8c:	fa01 f100 	lsl.w	r1, r1, r0
  403d90:	430c      	orrs	r4, r1
  403d92:	629c      	str	r4, [r3, #40]	; 0x28
  403d94:	6a9c      	ldr	r4, [r3, #40]	; 0x28
  403d96:	ea24 0101 	bic.w	r1, r4, r1
  403d9a:	6299      	str	r1, [r3, #40]	; 0x28
		// Clear stall status
		udd_ack_stall(ep);
  403d9c:	f100 000c 	add.w	r0, r0, #12
  403da0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  403da4:	9102      	str	r1, [sp, #8]
  403da6:	9902      	ldr	r1, [sp, #8]
  403da8:	f041 014f 	orr.w	r1, r1, #79	; 0x4f
  403dac:	9102      	str	r1, [sp, #8]
  403dae:	9902      	ldr	r1, [sp, #8]
  403db0:	f021 0108 	bic.w	r1, r1, #8
  403db4:	9102      	str	r1, [sp, #8]
  403db6:	9902      	ldr	r1, [sp, #8]
  403db8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  403dbc:	f04f 0000 	mov.w	r0, #0
  403dc0:	9003      	str	r0, [sp, #12]
  403dc2:	9b03      	ldr	r3, [sp, #12]
  403dc4:	2b13      	cmp	r3, #19
  403dc6:	d807      	bhi.n	403dd8 <udd_ep_clear_halt+0xd8>
  403dc8:	bf00      	nop
  403dca:	9903      	ldr	r1, [sp, #12]
  403dcc:	f101 0101 	add.w	r1, r1, #1
  403dd0:	9103      	str	r1, [sp, #12]
  403dd2:	9803      	ldr	r0, [sp, #12]
  403dd4:	2813      	cmp	r0, #19
  403dd6:	d9f7      	bls.n	403dc8 <udd_ep_clear_halt+0xc8>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
  403dd8:	7c53      	ldrb	r3, [r2, #17]
  403dda:	f003 0110 	and.w	r1, r3, #16
  403dde:	b2c8      	uxtb	r0, r1
  403de0:	b170      	cbz	r0, 403e00 <udd_ep_clear_halt+0x100>
			ptr_job->busy = false;
  403de2:	7c53      	ldrb	r3, [r2, #17]
  403de4:	f36f 1304 	bfc	r3, #4, #1
  403de8:	7453      	strb	r3, [r2, #17]
			ptr_job->call_nohalt();
  403dea:	6812      	ldr	r2, [r2, #0]
  403dec:	4790      	blx	r2
		}
	}
	return true;
  403dee:	f04f 0001 	mov.w	r0, #1
  403df2:	e007      	b.n	403e04 <udd_ep_clear_halt+0x104>
{
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;
  403df4:	f04f 0000 	mov.w	r0, #0
  403df8:	e004      	b.n	403e04 <udd_ep_clear_halt+0x104>
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
  403dfa:	f04f 0001 	mov.w	r0, #1
  403dfe:	e001      	b.n	403e04 <udd_ep_clear_halt+0x104>
  403e00:	f04f 0001 	mov.w	r0, #1
}
  403e04:	b004      	add	sp, #16
  403e06:	bd10      	pop	{r4, pc}

00403e08 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
  403e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	udd_ep_job_t *ptr_job;
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;

	ep &= USB_EP_ADDR_MASK;
  403e0c:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  403e10:	2c03      	cmp	r4, #3
  403e12:	f200 80af 	bhi.w	403f74 <udd_ep_run+0x16c>
		return false;
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
  403e16:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  403e1a:	f2c4 0503 	movt	r5, #16387	; 0x4003
  403e1e:	f104 060c 	add.w	r6, r4, #12
  403e22:	f855 5026 	ldr.w	r5, [r5, r6, lsl #2]
  403e26:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  403e2a:	f000 80a7 	beq.w	403f7c <udd_ep_run+0x174>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
  403e2e:	f104 36ff 	add.w	r6, r4, #4294967295
  403e32:	eb06 0786 	add.w	r7, r6, r6, lsl #2
  403e36:	f242 05b4 	movw	r5, #8372	; 0x20b4
  403e3a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  403e3e:	eb05 0587 	add.w	r5, r5, r7, lsl #2

	if ((!Is_udd_endpoint_enabled(ep))
			|| ptr_job->b_stall_requested
  403e42:	7c6e      	ldrb	r6, [r5, #17]
  403e44:	f006 0720 	and.w	r7, r6, #32
  403e48:	b2ff      	uxtb	r7, r7
  403e4a:	2f00      	cmp	r7, #0
  403e4c:	f040 809a 	bne.w	403f84 <udd_ep_run+0x17c>
			|| Is_udd_endpoint_stall_requested(ep)) {
  403e50:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  403e54:	f2c4 0703 	movt	r7, #16387	; 0x4003
  403e58:	f104 0c0c 	add.w	ip, r4, #12
  403e5c:	f857 702c 	ldr.w	r7, [r7, ip, lsl #2]
  403e60:	f017 0f20 	tst.w	r7, #32
  403e64:	f040 8092 	bne.w	403f8c <udd_ep_run+0x184>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403e68:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  403e6c:	f1d7 0701 	rsbs	r7, r7, #1
  403e70:	bf38      	it	cc
  403e72:	2700      	movcc	r7, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403e74:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403e76:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  403e7a:	f240 1ca0 	movw	ip, #416	; 0x1a0
  403e7e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
  403e82:	f04f 0800 	mov.w	r8, #0
  403e86:	f88c 8000 	strb.w	r8, [ip]
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
  403e8a:	f006 0610 	and.w	r6, r6, #16
  403e8e:	b2f6      	uxtb	r6, r6
  403e90:	b15e      	cbz	r6, 403eaa <udd_ep_run+0xa2>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403e92:	2f00      	cmp	r7, #0
  403e94:	d07e      	beq.n	403f94 <udd_ep_run+0x18c>
		cpu_irq_enable();
  403e96:	f04f 0301 	mov.w	r3, #1
  403e9a:	f88c 3000 	strb.w	r3, [ip]
  403e9e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403ea2:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false; // Job already on going
  403ea4:	4640      	mov	r0, r8
  403ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	ptr_job->busy = true;
  403eaa:	7c6e      	ldrb	r6, [r5, #17]
  403eac:	f046 0610 	orr.w	r6, r6, #16
  403eb0:	746e      	strb	r6, [r5, #17]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403eb2:	b14f      	cbz	r7, 403ec8 <udd_ep_run+0xc0>
		cpu_irq_enable();
  403eb4:	f240 16a0 	movw	r6, #416	; 0x1a0
  403eb8:	f2c2 0600 	movt	r6, #8192	; 0x2000
  403ebc:	f04f 0701 	mov.w	r7, #1
  403ec0:	7037      	strb	r7, [r6, #0]
  403ec2:	f3bf 8f5f 	dmb	sy
  403ec6:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
  403ec8:	606a      	str	r2, [r5, #4]
	ptr_job->buf_size = buf_size;
  403eca:	60ab      	str	r3, [r5, #8]
	ptr_job->buf_cnt = 0;
  403ecc:	f04f 0200 	mov.w	r2, #0
  403ed0:	60ea      	str	r2, [r5, #12]
	ptr_job->call_trans = callback;
  403ed2:	9a06      	ldr	r2, [sp, #24]
  403ed4:	602a      	str	r2, [r5, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  403ed6:	b921      	cbnz	r1, 403ee2 <udd_ep_run+0xda>
  403ed8:	f1d3 0101 	rsbs	r1, r3, #1
  403edc:	bf38      	it	cc
  403ede:	2100      	movcc	r1, #0
  403ee0:	e001      	b.n	403ee6 <udd_ep_run+0xde>
  403ee2:	f04f 0101 	mov.w	r1, #1
  403ee6:	7c6b      	ldrb	r3, [r5, #17]
  403ee8:	f361 1386 	bfi	r3, r1, #6, #1
	ptr_job->b_buf_end = false;
  403eec:	f36f 13c7 	bfc	r3, #7, #1
  403ef0:	746b      	strb	r3, [r5, #17]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403ef2:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403ef6:	b672      	cpsid	i
  403ef8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  403efc:	f240 11a0 	movw	r1, #416	; 0x1a0
  403f00:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403f04:	f04f 0200 	mov.w	r2, #0
  403f08:	700a      	strb	r2, [r1, #0]

	flags = cpu_irq_save();
	udd_enable_endpoint_interrupt(ep);
  403f0a:	f04f 0101 	mov.w	r1, #1
  403f0e:	fa01 f104 	lsl.w	r1, r1, r4
  403f12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403f16:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403f1a:	6119      	str	r1, [r3, #16]
	// Request first transfer
	if (b_dir_in) {
  403f1c:	f010 0f80 	tst.w	r0, #128	; 0x80
  403f20:	d01b      	beq.n	403f5a <udd_ep_run+0x152>
		if (Is_udd_in_pending(ep)) {
  403f22:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  403f26:	f2c4 0003 	movt	r0, #16387	; 0x4003
  403f2a:	f104 020c 	add.w	r2, r4, #12
  403f2e:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
  403f32:	f011 0f11 	tst.w	r1, #17
  403f36:	d110      	bne.n	403f5a <udd_ep_run+0x152>
			// Append more data (handled in interrupt service)
		} else {
			// Start new, try to fill 1~2 banks before handling status
			if (udd_ep_in_sent(ep, true)) {
  403f38:	4620      	mov	r0, r4
  403f3a:	f04f 0101 	mov.w	r1, #1
  403f3e:	f242 6329 	movw	r3, #9769	; 0x2629
  403f42:	f2c0 0340 	movt	r3, #64	; 0x40
  403f46:	4798      	blx	r3
  403f48:	b138      	cbz	r0, 403f5a <udd_ep_run+0x152>
				// Over one bank
				udd_ep_in_sent(ep, false);
  403f4a:	4620      	mov	r0, r4
  403f4c:	f04f 0100 	mov.w	r1, #0
  403f50:	f242 6229 	movw	r2, #9769	; 0x2629
  403f54:	f2c0 0240 	movt	r2, #64	; 0x40
  403f58:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403f5a:	b9fd      	cbnz	r5, 403f9c <udd_ep_run+0x194>
		cpu_irq_enable();
  403f5c:	f04f 0001 	mov.w	r0, #1
  403f60:	f240 11a0 	movw	r1, #416	; 0x1a0
  403f64:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403f68:	7008      	strb	r0, [r1, #0]
  403f6a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403f6e:	b662      	cpsie	i
  403f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
  403f74:	f04f 0000 	mov.w	r0, #0
  403f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
			|| ptr_job->b_stall_requested
			|| Is_udd_endpoint_stall_requested(ep)) {
		return false; // Endpoint is halted
  403f7c:	f04f 0000 	mov.w	r0, #0
  403f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f84:	f04f 0000 	mov.w	r0, #0
  403f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f8c:	f04f 0000 	mov.w	r0, #0
  403f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false; // Job already on going
  403f94:	f04f 0000 	mov.w	r0, #0
  403f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else {
		// Waiting for OUT received interrupt
	}
	cpu_irq_restore(flags);

	return true;
  403f9c:	f04f 0001 	mov.w	r0, #1
}
  403fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403fa4 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
  403fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403fa8:	b084      	sub	sp, #16
	bool b_dir_in = ep & USB_EP_DIR_IN;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
  403faa:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  403fae:	2c03      	cmp	r4, #3
  403fb0:	f200 80e1 	bhi.w	404176 <udd_ep_abort+0x1d2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403fb4:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  403fb8:	b672      	cpsid	i
  403fba:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  403fbe:	f240 13a0 	movw	r3, #416	; 0x1a0
  403fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
  403fc6:	f04f 0100 	mov.w	r1, #0
  403fca:	7019      	strb	r1, [r3, #0]
		return;

	// Disable interrupts
	flags = cpu_irq_save();
	udd_disable_endpoint_interrupt(ep);
  403fcc:	4625      	mov	r5, r4
  403fce:	f04f 0601 	mov.w	r6, #1
  403fd2:	fa06 f604 	lsl.w	r6, r6, r4
  403fd6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  403fda:	f2c4 0303 	movt	r3, #16387	; 0x4003
  403fde:	615e      	str	r6, [r3, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403fe0:	b94a      	cbnz	r2, 403ff6 <udd_ep_abort+0x52>
		cpu_irq_enable();
  403fe2:	f240 11a0 	movw	r1, #416	; 0x1a0
  403fe6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  403fea:	f04f 0201 	mov.w	r2, #1
  403fee:	700a      	strb	r2, [r1, #0]
  403ff0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403ff4:	b662      	cpsie	i
	cpu_irq_restore(flags);
	// Clear pending statuses
	if (b_dir_in) {
  403ff6:	f010 0f80 	tst.w	r0, #128	; 0x80
  403ffa:	d10c      	bne.n	404016 <udd_ep_abort+0x72>
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  403ffc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404000:	f2c4 0003 	movt	r0, #16387	; 0x4003
  404004:	f104 030c 	add.w	r3, r4, #12
  404008:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  40400c:	f011 0f42 	tst.w	r1, #66	; 0x42
  404010:	f040 808e 	bne.w	404130 <udd_ep_abort+0x18c>
  404014:	e09d      	b.n	404152 <udd_ep_abort+0x1ae>
	udd_disable_endpoint_interrupt(ep);
	cpu_irq_restore(flags);
	// Clear pending statuses
	if (b_dir_in) {
		// Kill banks
		if (Is_udd_transmit_ready(ep)) {
  404016:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  40401a:	f2c4 0303 	movt	r3, #16387	; 0x4003
  40401e:	f104 020c 	add.w	r2, r4, #12
  404022:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404026:	f011 0f10 	tst.w	r1, #16
  40402a:	d050      	beq.n	4040ce <udd_ep_abort+0x12a>
			udd_kill_data_in_fifo(ep,
  40402c:	b36c      	cbz	r4, 40408a <udd_ep_abort+0xe6>
  40402e:	2c03      	cmp	r4, #3
  404030:	d02b      	beq.n	40408a <udd_ep_abort+0xe6>
  404032:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404036:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40403a:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
  40403e:	f023 0110 	bic.w	r1, r3, #16
  404042:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  404046:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40404a:	f2c4 0203 	movt	r2, #16387	; 0x4003
  40404e:	f105 000c 	add.w	r0, r5, #12
  404052:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
  404056:	f013 0f10 	tst.w	r3, #16
  40405a:	d1f8      	bne.n	40404e <udd_ep_abort+0xaa>
  40405c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404060:	f2c4 0003 	movt	r0, #16387	; 0x4003
  404064:	f104 020c 	add.w	r2, r4, #12
  404068:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
  40406c:	f041 0310 	orr.w	r3, r1, #16
  404070:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  404074:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404078:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40407c:	f105 020c 	add.w	r2, r5, #12
  404080:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
  404084:	f011 0f10 	tst.w	r1, #16
  404088:	d0f8      	beq.n	40407c <udd_ep_abort+0xd8>
  40408a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  40408e:	f2c4 0303 	movt	r3, #16387	; 0x4003
  404092:	f104 000c 	add.w	r0, r4, #12
  404096:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  40409a:	9200      	str	r2, [sp, #0]
  40409c:	9900      	ldr	r1, [sp, #0]
  40409e:	f041 024f 	orr.w	r2, r1, #79	; 0x4f
  4040a2:	9200      	str	r2, [sp, #0]
  4040a4:	9900      	ldr	r1, [sp, #0]
  4040a6:	f021 0210 	bic.w	r2, r1, #16
  4040aa:	9200      	str	r2, [sp, #0]
  4040ac:	9900      	ldr	r1, [sp, #0]
  4040ae:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  4040b2:	f04f 0300 	mov.w	r3, #0
  4040b6:	9301      	str	r3, [sp, #4]
  4040b8:	9801      	ldr	r0, [sp, #4]
  4040ba:	2813      	cmp	r0, #19
  4040bc:	d807      	bhi.n	4040ce <udd_ep_abort+0x12a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4040be:	bf00      	nop
  4040c0:	9a01      	ldr	r2, [sp, #4]
  4040c2:	f102 0201 	add.w	r2, r2, #1
  4040c6:	9201      	str	r2, [sp, #4]
  4040c8:	9901      	ldr	r1, [sp, #4]
  4040ca:	2913      	cmp	r1, #19
  4040cc:	d9f7      	bls.n	4040be <udd_ep_abort+0x11a>
					udd_get_endpoint_bank_max_nbr(ep)>1);
		}
		udd_ack_in_sent(ep);
  4040ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4040d2:	f2c4 0303 	movt	r3, #16387	; 0x4003
  4040d6:	f104 000c 	add.w	r0, r4, #12
  4040da:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  4040de:	9202      	str	r2, [sp, #8]
  4040e0:	9902      	ldr	r1, [sp, #8]
  4040e2:	f041 024f 	orr.w	r2, r1, #79	; 0x4f
  4040e6:	9202      	str	r2, [sp, #8]
  4040e8:	9902      	ldr	r1, [sp, #8]
  4040ea:	f021 0201 	bic.w	r2, r1, #1
  4040ee:	9202      	str	r2, [sp, #8]
  4040f0:	9902      	ldr	r1, [sp, #8]
  4040f2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  4040f6:	f04f 0300 	mov.w	r3, #0
  4040fa:	9303      	str	r3, [sp, #12]
  4040fc:	9803      	ldr	r0, [sp, #12]
  4040fe:	2813      	cmp	r0, #19
  404100:	d807      	bhi.n	404112 <udd_ep_abort+0x16e>
  404102:	bf00      	nop
  404104:	9a03      	ldr	r2, [sp, #12]
  404106:	f102 0201 	add.w	r2, r2, #1
  40410a:	9203      	str	r2, [sp, #12]
  40410c:	9903      	ldr	r1, [sp, #12]
  40410e:	2913      	cmp	r1, #19
  404110:	d9f7      	bls.n	404102 <udd_ep_abort+0x15e>
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
  404112:	f104 33ff 	add.w	r3, r4, #4294967295
  404116:	eb03 0083 	add.w	r0, r3, r3, lsl #2
  40411a:	f242 02b4 	movw	r2, #8372	; 0x20b4
  40411e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404122:	eb02 0180 	add.w	r1, r2, r0, lsl #2
  404126:	7c4b      	ldrb	r3, [r1, #17]
  404128:	f36f 0383 	bfc	r3, #2, #2
  40412c:	744b      	strb	r3, [r1, #17]
  40412e:	e010      	b.n	404152 <udd_ep_abort+0x1ae>
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
			udd_ep_ack_out_received(ep);
  404130:	f242 5825 	movw	r8, #9509	; 0x2525
  404134:	f2c0 0840 	movt	r8, #64	; 0x40
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  404138:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  40413c:	f2c4 0703 	movt	r7, #16387	; 0x4003
			udd_ep_ack_out_received(ep);
  404140:	4620      	mov	r0, r4
  404142:	47c0      	blx	r8
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  404144:	f105 020c 	add.w	r2, r5, #12
  404148:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
  40414c:	f010 0f42 	tst.w	r0, #66	; 0x42
  404150:	d1f6      	bne.n	404140 <udd_ep_abort+0x19c>
			udd_ep_ack_out_received(ep);
		}
	}
	// Reset FIFO and data toggle
	udd_reset_endpoint(ep);
  404152:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404156:	f2c4 0003 	movt	r0, #16387	; 0x4003
  40415a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  40415c:	ea46 0102 	orr.w	r1, r6, r2
  404160:	6281      	str	r1, [r0, #40]	; 0x28
  404162:	6a83      	ldr	r3, [r0, #40]	; 0x28
  404164:	ea23 0606 	bic.w	r6, r3, r6
  404168:	6286      	str	r6, [r0, #40]	; 0x28
	// Abort job
	udd_ep_abort_job(ep);
  40416a:	4620      	mov	r0, r4
  40416c:	f242 42f9 	movw	r2, #9465	; 0x24f9
  404170:	f2c0 0240 	movt	r2, #64	; 0x40
  404174:	4790      	blx	r2
}
  404176:	b004      	add	sp, #16
  404178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040417c <compute_lock_range>:
 * \param pul_actual_start Actual start address of lock range.
 * \param pul_actual_end Actual end address of lock range.
 */
static void compute_lock_range(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  40417c:	b410      	push	{r4}
	uint32_t ul_actual_start, ul_actual_end;

	ul_actual_start = ul_start - (ul_start % IFLASH_LOCK_REGION_SIZE);
  40417e:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
  404182:	f020 001f 	bic.w	r0, r0, #31
	ul_actual_end = ul_end - (ul_end % IFLASH_LOCK_REGION_SIZE) +
  404186:	ea6f 3151 	mvn.w	r1, r1, lsr #13
  40418a:	ea6f 3141 	mvn.w	r1, r1, lsl #13
			IFLASH_LOCK_REGION_SIZE - 1;

	if (pul_actual_start) {
  40418e:	4614      	mov	r4, r2
  404190:	b102      	cbz	r2, 404194 <compute_lock_range+0x18>
		*pul_actual_start = ul_actual_start;
  404192:	6010      	str	r0, [r2, #0]
	}

	if (pul_actual_end) {
  404194:	b103      	cbz	r3, 404198 <compute_lock_range+0x1c>
		*pul_actual_end = ul_actual_end;
  404196:	6019      	str	r1, [r3, #0]
	}
}
  404198:	bc10      	pop	{r4}
  40419a:	4770      	bx	lr

0040419c <translate_address>:
 * \param pus_page The first page accessed.
 * \param pus_offset Byte offset in the first page.
 */
void translate_address(Efc **pp_efc, uint32_t ul_addr,
		uint16_t *pus_page, uint16_t *pus_offset)
{
  40419c:	b430      	push	{r4, r5}
	Efc *p_efc;
	uint16_t us_page;
	uint16_t us_offset;

#if (SAM3XA || SAM3U4 || SAM4SD16 || SAM4SD32)
	if (ul_addr >= IFLASH1_ADDR) {
  40419e:	f5b1 0fa0 	cmp.w	r1, #5242880	; 0x500000
  4041a2:	d30c      	bcc.n	4041be <translate_address+0x22>
		p_efc = EFC1;
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
  4041a4:	f5a1 04a0 	sub.w	r4, r1, #5242880	; 0x500000
  4041a8:	f3c4 254f 	ubfx	r5, r4, #9, #16
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
  4041ac:	ea4f 51c1 	mov.w	r1, r1, lsl #23
  4041b0:	ea4f 51d1 	mov.w	r1, r1, lsr #23
	uint16_t us_page;
	uint16_t us_offset;

#if (SAM3XA || SAM3U4 || SAM4SD16 || SAM4SD32)
	if (ul_addr >= IFLASH1_ADDR) {
		p_efc = EFC1;
  4041b4:	f44f 6440 	mov.w	r4, #3072	; 0xc00
  4041b8:	f2c4 040e 	movt	r4, #16398	; 0x400e
  4041bc:	e00b      	b.n	4041d6 <translate_address+0x3a>
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
	} else {
		p_efc = EFC0;
		us_page = (ul_addr - IFLASH0_ADDR) / IFLASH0_PAGE_SIZE;
  4041be:	f5a1 0580 	sub.w	r5, r1, #4194304	; 0x400000
  4041c2:	f3c5 254f 	ubfx	r5, r5, #9, #16
		us_offset = (ul_addr - IFLASH0_ADDR) % IFLASH0_PAGE_SIZE;
  4041c6:	ea4f 51c1 	mov.w	r1, r1, lsl #23
  4041ca:	ea4f 51d1 	mov.w	r1, r1, lsr #23
	if (ul_addr >= IFLASH1_ADDR) {
		p_efc = EFC1;
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
	} else {
		p_efc = EFC0;
  4041ce:	f44f 6420 	mov.w	r4, #2560	; 0xa00
  4041d2:	f2c4 040e 	movt	r4, #16398	; 0x400e
	us_page = (ul_addr - IFLASH_ADDR) / IFLASH_PAGE_SIZE;
	us_offset = (ul_addr - IFLASH_ADDR) % IFLASH_PAGE_SIZE;
#endif

	/* Store values */
	if (pp_efc) {
  4041d6:	b100      	cbz	r0, 4041da <translate_address+0x3e>
		*pp_efc = p_efc;
  4041d8:	6004      	str	r4, [r0, #0]
	}

	if (pus_page) {
  4041da:	b102      	cbz	r2, 4041de <translate_address+0x42>
		*pus_page = us_page;
  4041dc:	8015      	strh	r5, [r2, #0]
	}

	if (pus_offset) {
  4041de:	b103      	cbz	r3, 4041e2 <translate_address+0x46>
		*pus_offset = us_offset;
  4041e0:	8019      	strh	r1, [r3, #0]
	}
}
  4041e2:	bc30      	pop	{r4, r5}
  4041e4:	4770      	bx	lr
  4041e6:	bf00      	nop

004041e8 <compute_address>:
 * \param us_offset Byte offset inside page.
 * \param pul_addr Computed address (optional).
 */
void compute_address(Efc *p_efc, uint16_t us_page, uint16_t us_offset,
		uint32_t *pul_addr)
{
  4041e8:	b410      	push	{r4}
	uint32_t ul_addr;

/* Dual bank flash */
#ifdef EFC1
	/* Compute address */
	ul_addr = (p_efc == EFC0) ?
  4041ea:	f44f 6420 	mov.w	r4, #2560	; 0xa00
  4041ee:	f2c4 040e 	movt	r4, #16398	; 0x400e
  4041f2:	42a0      	cmp	r0, r4
			IFLASH0_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset :
  4041f4:	bf0c      	ite	eq
  4041f6:	f501 5100 	addeq.w	r1, r1, #8192	; 0x2000
			IFLASH1_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  4041fa:	f501 5120 	addne.w	r1, r1, #10240	; 0x2800
	uint32_t ul_addr;

/* Dual bank flash */
#ifdef EFC1
	/* Compute address */
	ul_addr = (p_efc == EFC0) ?
  4041fe:	eb02 2241 	add.w	r2, r2, r1, lsl #9
	/* Compute address */
	ul_addr = IFLASH_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
#endif

	/* Store result */
	if (pul_addr != NULL) {
  404202:	b103      	cbz	r3, 404206 <compute_address+0x1e>
		*pul_addr = ul_addr;
  404204:	601a      	str	r2, [r3, #0]
	}
}
  404206:	bc10      	pop	{r4}
  404208:	4770      	bx	lr
  40420a:	bf00      	nop

0040420c <flash_erase_page>:
 * \param ul_address Flash bank start address.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_erase_page(uint32_t ul_address, uint8_t uc_page_num)
{
  40420c:	b530      	push	{r4, r5, lr}
  40420e:	b083      	sub	sp, #12
  404210:	4603      	mov	r3, r0
  404212:	460c      	mov	r4, r1
	Efc *p_efc;
	uint16_t us_page;

	if (uc_page_num >= IFLASH_ERASE_PAGES_INVALID) {
  404214:	2903      	cmp	r1, #3
  404216:	d820      	bhi.n	40425a <flash_erase_page+0x4e>
		return FLASH_RC_INVALID;
	}

	if (ul_address & (IFLASH_PAGE_SIZE - 1)) {
  404218:	ea4f 52c0 	mov.w	r2, r0, lsl #23
  40421c:	ea4f 50d2 	mov.w	r0, r2, lsr #23
  404220:	b9f0      	cbnz	r0, 404260 <flash_erase_page+0x54>
		return FLASH_RC_INVALID;
	}

	translate_address(&p_efc, ul_address, &us_page, NULL);
  404222:	a801      	add	r0, sp, #4
  404224:	4619      	mov	r1, r3
  404226:	f10d 0202 	add.w	r2, sp, #2
  40422a:	f04f 0300 	mov.w	r3, #0
  40422e:	f244 159d 	movw	r5, #16797	; 0x419d
  404232:	f2c0 0540 	movt	r5, #64	; 0x40
  404236:	47a8      	blx	r5

	if (EFC_RC_OK != efc_perform_command(p_efc, EFC_FCMD_EPA,
					(us_page | uc_page_num))) {
  404238:	f8bd 3002 	ldrh.w	r3, [sp, #2]
		return FLASH_RC_INVALID;
	}

	translate_address(&p_efc, ul_address, &us_page, NULL);

	if (EFC_RC_OK != efc_perform_command(p_efc, EFC_FCMD_EPA,
  40423c:	9801      	ldr	r0, [sp, #4]
  40423e:	f04f 0107 	mov.w	r1, #7
  404242:	ea44 0203 	orr.w	r2, r4, r3
  404246:	f241 63c9 	movw	r3, #5833	; 0x16c9
  40424a:	f2c0 0340 	movt	r3, #64	; 0x40
  40424e:	4798      	blx	r3
					(us_page | uc_page_num))) {
		return FLASH_RC_ERROR;
  404250:	2800      	cmp	r0, #0
  404252:	bf14      	ite	ne
  404254:	2010      	movne	r0, #16
  404256:	2000      	moveq	r0, #0
  404258:	e004      	b.n	404264 <flash_erase_page+0x58>
{
	Efc *p_efc;
	uint16_t us_page;

	if (uc_page_num >= IFLASH_ERASE_PAGES_INVALID) {
		return FLASH_RC_INVALID;
  40425a:	f04f 0011 	mov.w	r0, #17
  40425e:	e001      	b.n	404264 <flash_erase_page+0x58>
	}

	if (ul_address & (IFLASH_PAGE_SIZE - 1)) {
		return FLASH_RC_INVALID;
  404260:	f04f 0011 	mov.w	r0, #17
					(us_page | uc_page_num))) {
		return FLASH_RC_ERROR;
	}

	return FLASH_RC_OK;
}
  404264:	b003      	add	sp, #12
  404266:	bd30      	pop	{r4, r5, pc}

00404268 <flash_write>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_write(uint32_t ul_address, const void *p_buffer,
		uint32_t ul_size, uint32_t ul_erase_flag)
{
  404268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40426c:	b089      	sub	sp, #36	; 0x24
  40426e:	4604      	mov	r4, r0
  404270:	468a      	mov	sl, r1
  404272:	4690      	mov	r8, r2
  404274:	9301      	str	r3, [sp, #4]
	uint32_t ul_error;
	uint32_t ul_idx;
	uint32_t *p_aligned_dest;
	uint8_t *puc_page_buffer = (uint8_t *) gs_ul_page_buffer;

	translate_address(&p_efc, ul_address, &us_page, &us_offset);
  404276:	a807      	add	r0, sp, #28
  404278:	4621      	mov	r1, r4
  40427a:	f10d 021a 	add.w	r2, sp, #26
  40427e:	ab06      	add	r3, sp, #24
  404280:	f244 149d 	movw	r4, #16797	; 0x419d
  404284:	f2c0 0440 	movt	r4, #64	; 0x40
  404288:	47a0      	blx	r4

	/* According to the errata, set the wait state value to 6. */
	ul_fws_temp = efc_get_wait_state(p_efc);
  40428a:	9807      	ldr	r0, [sp, #28]
  40428c:	f241 63c1 	movw	r3, #5825	; 0x16c1
  404290:	f2c0 0340 	movt	r3, #64	; 0x40
  404294:	4798      	blx	r3
  404296:	9003      	str	r0, [sp, #12]
	efc_set_wait_state(p_efc, 6);
  404298:	9807      	ldr	r0, [sp, #28]
  40429a:	f04f 0106 	mov.w	r1, #6
  40429e:	f241 7219 	movw	r2, #5913	; 0x1719
  4042a2:	f2c0 0240 	movt	r2, #64	; 0x40
  4042a6:	4790      	blx	r2

	/* Write all pages */
	while (ul_size > 0) {
  4042a8:	f1b8 0f00 	cmp.w	r8, #0
  4042ac:	d061      	beq.n	404372 <flash_write+0x10a>
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
  4042ae:	f244 10e9 	movw	r0, #16873	; 0x41e9
  4042b2:	4683      	mov	fp, r0
  4042b4:	f2c0 0b40 	movt	fp, #64	; 0x40
	uint32_t ul_page_addr;
	uint16_t us_padding;
	uint32_t ul_error;
	uint32_t ul_idx;
	uint32_t *p_aligned_dest;
	uint8_t *puc_page_buffer = (uint8_t *) gs_ul_page_buffer;
  4042b8:	f242 07f8 	movw	r7, #8440	; 0x20f8
  4042bc:	f2c2 0700 	movt	r7, #8192	; 0x2000
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;

		/* Pre-buffer data */
		memcpy(puc_page_buffer, (void *)ul_page_addr, us_offset);
  4042c0:	f649 2913 	movw	r9, #39443	; 0x9a13
  4042c4:	f2c0 0940 	movt	r9, #64	; 0x40

		if (ul_erase_flag) {
			ul_error = efc_perform_command(p_efc, EFC_FCMD_EWP,
					us_page);
		} else {
			ul_error = efc_perform_command(p_efc, EFC_FCMD_WP,
  4042c8:	f241 61c9 	movw	r1, #5833	; 0x16c9
  4042cc:	f2c0 0140 	movt	r1, #64	; 0x40
  4042d0:	9102      	str	r1, [sp, #8]
	efc_set_wait_state(p_efc, 6);

	/* Write all pages */
	while (ul_size > 0) {
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
  4042d2:	f8bd 5018 	ldrh.w	r5, [sp, #24]
  4042d6:	f5c5 7400 	rsb	r4, r5, #512	; 0x200
  4042da:	45a0      	cmp	r8, r4
  4042dc:	bf38      	it	cc
  4042de:	4644      	movcc	r4, r8
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
  4042e0:	9807      	ldr	r0, [sp, #28]
  4042e2:	f8bd 101a 	ldrh.w	r1, [sp, #26]
  4042e6:	f04f 0200 	mov.w	r2, #0
  4042ea:	ab05      	add	r3, sp, #20
  4042ec:	47d8      	blx	fp
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;
  4042ee:	f8bd 6018 	ldrh.w	r6, [sp, #24]

		/* Pre-buffer data */
		memcpy(puc_page_buffer, (void *)ul_page_addr, us_offset);
  4042f2:	9d05      	ldr	r5, [sp, #20]
  4042f4:	4638      	mov	r0, r7
  4042f6:	4629      	mov	r1, r5
  4042f8:	4632      	mov	r2, r6
  4042fa:	47c8      	blx	r9

		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);
  4042fc:	19b8      	adds	r0, r7, r6
  4042fe:	4651      	mov	r1, sl
  404300:	4622      	mov	r2, r4
  404302:	47c8      	blx	r9

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
  404304:	19a3      	adds	r3, r4, r6
	while (ul_size > 0) {
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;
  404306:	f5c6 7200 	rsb	r2, r6, #512	; 0x200
  40430a:	1b12      	subs	r2, r2, r4
		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
				(void *)(ul_page_addr + us_offset + writeSize),
  40430c:	1971      	adds	r1, r6, r5

		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
  40430e:	18f8      	adds	r0, r7, r3
  404310:	1909      	adds	r1, r1, r4
  404312:	b292      	uxth	r2, r2
  404314:	47c8      	blx	r9

		/* Write page.
		 * Writing 8-bit and 16-bit data is not allowed and may lead to
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
  404316:	462b      	mov	r3, r5
 * \param ul_size Size of data buffer in bytes.
 * \param ul_erase_flag Flag to set if erase first.
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_write(uint32_t ul_address, const void *p_buffer,
  404318:	f505 7000 	add.w	r0, r5, #512	; 0x200
  40431c:	1b7d      	subs	r5, r7, r5
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
				++ul_idx) {
			*p_aligned_dest++ = gs_ul_page_buffer[ul_idx];
  40431e:	5959      	ldr	r1, [r3, r5]
  404320:	461a      	mov	r2, r3
  404322:	f842 1b04 	str.w	r1, [r2], #4
  404326:	5951      	ldr	r1, [r2, r5]
  404328:	6059      	str	r1, [r3, #4]
  40432a:	f102 0304 	add.w	r3, r2, #4
		/* Write page.
		 * Writing 8-bit and 16-bit data is not allowed and may lead to
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
  40432e:	4283      	cmp	r3, r0
  404330:	d1f5      	bne.n	40431e <flash_write+0xb6>
				++ul_idx) {
			*p_aligned_dest++ = gs_ul_page_buffer[ul_idx];
		}

		if (ul_erase_flag) {
  404332:	9801      	ldr	r0, [sp, #4]
  404334:	b138      	cbz	r0, 404346 <flash_write+0xde>
			ul_error = efc_perform_command(p_efc, EFC_FCMD_EWP,
  404336:	9807      	ldr	r0, [sp, #28]
  404338:	f04f 0103 	mov.w	r1, #3
  40433c:	f8bd 201a 	ldrh.w	r2, [sp, #26]
  404340:	9b02      	ldr	r3, [sp, #8]
  404342:	4798      	blx	r3
  404344:	e006      	b.n	404354 <flash_write+0xec>
					us_page);
		} else {
			ul_error = efc_perform_command(p_efc, EFC_FCMD_WP,
  404346:	9807      	ldr	r0, [sp, #28]
  404348:	f04f 0101 	mov.w	r1, #1
  40434c:	f8bd 201a 	ldrh.w	r2, [sp, #26]
  404350:	9b02      	ldr	r3, [sp, #8]
  404352:	4798      	blx	r3
					us_page);
		}

		if (ul_error) {
  404354:	b9b0      	cbnz	r0, 404384 <flash_write+0x11c>
			return ul_error;
		}

		/* Progression */
		p_buffer = (void *)((uint32_t) p_buffer + writeSize);
  404356:	44a2      	add	sl, r4
		ul_size -= writeSize;
		us_page++;
  404358:	f8bd 201a 	ldrh.w	r2, [sp, #26]
  40435c:	f102 0201 	add.w	r2, r2, #1
  404360:	f8ad 201a 	strh.w	r2, [sp, #26]
		us_offset = 0;
  404364:	f04f 0100 	mov.w	r1, #0
  404368:	f8ad 1018 	strh.w	r1, [sp, #24]
	/* According to the errata, set the wait state value to 6. */
	ul_fws_temp = efc_get_wait_state(p_efc);
	efc_set_wait_state(p_efc, 6);

	/* Write all pages */
	while (ul_size > 0) {
  40436c:	ebb8 0804 	subs.w	r8, r8, r4
  404370:	d1af      	bne.n	4042d2 <flash_write+0x6a>
		us_page++;
		us_offset = 0;
	}

	/* According to the errata, restore the wait state value. */
	efc_set_wait_state(p_efc, ul_fws_temp);
  404372:	9807      	ldr	r0, [sp, #28]
  404374:	9903      	ldr	r1, [sp, #12]
  404376:	f241 7319 	movw	r3, #5913	; 0x1719
  40437a:	f2c0 0340 	movt	r3, #64	; 0x40
  40437e:	4798      	blx	r3

	return FLASH_RC_OK;
  404380:	f04f 0000 	mov.w	r0, #0
}
  404384:	b009      	add	sp, #36	; 0x24
  404386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40438a:	bf00      	nop

0040438c <flash_lock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_lock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  40438c:	b570      	push	{r4, r5, r6, lr}
  40438e:	b084      	sub	sp, #16
  404390:	4615      	mov	r5, r2
  404392:	461c      	mov	r4, r3
	uint32_t ul_error;
	uint16_t us_num_pages_in_region =
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual lock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);
  404394:	aa02      	add	r2, sp, #8
  404396:	ab01      	add	r3, sp, #4
  404398:	f244 167d 	movw	r6, #16765	; 0x417d
  40439c:	f2c0 0640 	movt	r6, #64	; 0x40
  4043a0:	47b0      	blx	r6

	if (pul_actual_start != NULL) {
  4043a2:	b10d      	cbz	r5, 4043a8 <flash_lock+0x1c>
		*pul_actual_start = ul_actual_start;
  4043a4:	9b02      	ldr	r3, [sp, #8]
  4043a6:	602b      	str	r3, [r5, #0]
	}

	if (pul_actual_end != NULL) {
  4043a8:	b10c      	cbz	r4, 4043ae <flash_lock+0x22>
		*pul_actual_end = ul_actual_end;
  4043aa:	9801      	ldr	r0, [sp, #4]
  4043ac:	6020      	str	r0, [r4, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  4043ae:	a803      	add	r0, sp, #12
  4043b0:	9902      	ldr	r1, [sp, #8]
  4043b2:	f10d 0202 	add.w	r2, sp, #2
  4043b6:	f04f 0300 	mov.w	r3, #0
  4043ba:	f244 149d 	movw	r4, #16797	; 0x419d
  4043be:	f2c0 0440 	movt	r4, #64	; 0x40
  4043c2:	47a0      	blx	r4
	translate_address(0, ul_actual_end, &us_end_page, 0);
  4043c4:	f04f 0000 	mov.w	r0, #0
  4043c8:	9901      	ldr	r1, [sp, #4]
  4043ca:	466a      	mov	r2, sp
  4043cc:	4603      	mov	r3, r0
  4043ce:	47a0      	blx	r4

	/* Lock all pages */
	while (us_start_page < us_end_page) {
  4043d0:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  4043d4:	f8bd 1000 	ldrh.w	r1, [sp]
  4043d8:	4291      	cmp	r1, r2
  4043da:	d916      	bls.n	40440a <flash_lock+0x7e>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_SLB, us_start_page);
  4043dc:	f04f 0608 	mov.w	r6, #8
  4043e0:	f241 65c9 	movw	r5, #5833	; 0x16c9
  4043e4:	f2c0 0540 	movt	r5, #64	; 0x40
  4043e8:	9803      	ldr	r0, [sp, #12]
  4043ea:	4631      	mov	r1, r6
  4043ec:	47a8      	blx	r5

		if (ul_error) {
  4043ee:	4604      	mov	r4, r0
  4043f0:	b968      	cbnz	r0, 40440e <flash_lock+0x82>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
  4043f2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  4043f6:	f102 0210 	add.w	r2, r2, #16
  4043fa:	b292      	uxth	r2, r2
  4043fc:	f8ad 2002 	strh.w	r2, [sp, #2]
	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
	translate_address(0, ul_actual_end, &us_end_page, 0);

	/* Lock all pages */
	while (us_start_page < us_end_page) {
  404400:	f8bd 3000 	ldrh.w	r3, [sp]
  404404:	4293      	cmp	r3, r2
  404406:	d8ef      	bhi.n	4043e8 <flash_lock+0x5c>
  404408:	e001      	b.n	40440e <flash_lock+0x82>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
	}

	return FLASH_RC_OK;
  40440a:	f04f 0400 	mov.w	r4, #0
}
  40440e:	4620      	mov	r0, r4
  404410:	b004      	add	sp, #16
  404412:	bd70      	pop	{r4, r5, r6, pc}

00404414 <flash_unlock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_unlock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  404414:	b570      	push	{r4, r5, r6, lr}
  404416:	b084      	sub	sp, #16
  404418:	4615      	mov	r5, r2
  40441a:	461c      	mov	r4, r3
	uint32_t ul_error;
	uint16_t us_num_pages_in_region =
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual unlock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);
  40441c:	aa02      	add	r2, sp, #8
  40441e:	ab01      	add	r3, sp, #4
  404420:	f244 167d 	movw	r6, #16765	; 0x417d
  404424:	f2c0 0640 	movt	r6, #64	; 0x40
  404428:	47b0      	blx	r6
	if (pul_actual_start != NULL) {
  40442a:	b10d      	cbz	r5, 404430 <flash_unlock+0x1c>
		*pul_actual_start = ul_actual_start;
  40442c:	9b02      	ldr	r3, [sp, #8]
  40442e:	602b      	str	r3, [r5, #0]
	}
	if (pul_actual_end != NULL) {
  404430:	b10c      	cbz	r4, 404436 <flash_unlock+0x22>
		*pul_actual_end = ul_actual_end;
  404432:	9801      	ldr	r0, [sp, #4]
  404434:	6020      	str	r0, [r4, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  404436:	a803      	add	r0, sp, #12
  404438:	9902      	ldr	r1, [sp, #8]
  40443a:	f10d 0202 	add.w	r2, sp, #2
  40443e:	f04f 0300 	mov.w	r3, #0
  404442:	f244 149d 	movw	r4, #16797	; 0x419d
  404446:	f2c0 0440 	movt	r4, #64	; 0x40
  40444a:	47a0      	blx	r4
	translate_address(0, ul_actual_end, &us_end_page, 0);
  40444c:	f04f 0000 	mov.w	r0, #0
  404450:	9901      	ldr	r1, [sp, #4]
  404452:	466a      	mov	r2, sp
  404454:	4603      	mov	r3, r0
  404456:	47a0      	blx	r4

	/* Unlock all pages */
	while (us_start_page < us_end_page) {
  404458:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  40445c:	f8bd 1000 	ldrh.w	r1, [sp]
  404460:	4291      	cmp	r1, r2
  404462:	d916      	bls.n	404492 <flash_unlock+0x7e>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_CLB,
  404464:	f04f 0609 	mov.w	r6, #9
  404468:	f241 65c9 	movw	r5, #5833	; 0x16c9
  40446c:	f2c0 0540 	movt	r5, #64	; 0x40
  404470:	9803      	ldr	r0, [sp, #12]
  404472:	4631      	mov	r1, r6
  404474:	47a8      	blx	r5
				us_start_page);
		if (ul_error) {
  404476:	4604      	mov	r4, r0
  404478:	b968      	cbnz	r0, 404496 <flash_unlock+0x82>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
  40447a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  40447e:	f102 0210 	add.w	r2, r2, #16
  404482:	b292      	uxth	r2, r2
  404484:	f8ad 2002 	strh.w	r2, [sp, #2]
	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
	translate_address(0, ul_actual_end, &us_end_page, 0);

	/* Unlock all pages */
	while (us_start_page < us_end_page) {
  404488:	f8bd 3000 	ldrh.w	r3, [sp]
  40448c:	4293      	cmp	r3, r2
  40448e:	d8ef      	bhi.n	404470 <flash_unlock+0x5c>
  404490:	e001      	b.n	404496 <flash_unlock+0x82>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
	}

	return FLASH_RC_OK;
  404492:	f04f 0400 	mov.w	r4, #0
}
  404496:	4620      	mov	r0, r4
  404498:	b004      	add	sp, #16
  40449a:	bd70      	pop	{r4, r5, r6, pc}

0040449c <Dummy_Handler>:
void Dummy_Handler(void)
{
/* this error is usaully the result
   of a buffer overflow */
	while (1) {
		asm("nop");
  40449c:	bf00      	nop
  40449e:	e7fd      	b.n	40449c <Dummy_Handler>

004044a0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4044a0:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4044a2:	4b50      	ldr	r3, [pc, #320]	; (4045e4 <Reset_Handler+0x144>)
  4044a4:	4a50      	ldr	r2, [pc, #320]	; (4045e8 <Reset_Handler+0x148>)
  4044a6:	429a      	cmp	r2, r3
  4044a8:	d929      	bls.n	4044fe <Reset_Handler+0x5e>
		for (; pDest < &_erelocate;) {
  4044aa:	4d50      	ldr	r5, [pc, #320]	; (4045ec <Reset_Handler+0x14c>)
  4044ac:	4b4d      	ldr	r3, [pc, #308]	; (4045e4 <Reset_Handler+0x144>)
  4044ae:	42ab      	cmp	r3, r5
  4044b0:	d248      	bcs.n	404544 <Reset_Handler+0xa4>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
  4044b2:	f103 0004 	add.w	r0, r3, #4
  4044b6:	4a4e      	ldr	r2, [pc, #312]	; (4045f0 <Reset_Handler+0x150>)
  4044b8:	1a11      	subs	r1, r2, r0
  4044ba:	f021 0403 	bic.w	r4, r1, #3
  4044be:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  4044c2:	f240 0200 	movw	r2, #0
  4044c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4044ca:	f64f 7134 	movw	r1, #65332	; 0xff34
  4044ce:	f2c0 0140 	movt	r1, #64	; 0x40
  4044d2:	f104 0004 	add.w	r0, r4, #4
  4044d6:	f3c4 0480 	ubfx	r4, r4, #2, #1
  4044da:	585d      	ldr	r5, [r3, r1]
  4044dc:	509d      	str	r5, [r3, r2]
  4044de:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4044e2:	4283      	cmp	r3, r0
  4044e4:	d16d      	bne.n	4045c2 <Reset_Handler+0x122>
  4044e6:	e02d      	b.n	404544 <Reset_Handler+0xa4>
			*pDest++ = *pSrc++;
  4044e8:	585d      	ldr	r5, [r3, r1]
  4044ea:	509d      	str	r5, [r3, r2]
  4044ec:	f103 0304 	add.w	r3, r3, #4
  4044f0:	585c      	ldr	r4, [r3, r1]
  4044f2:	509c      	str	r4, [r3, r2]
  4044f4:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4044f8:	4283      	cmp	r3, r0
  4044fa:	d1f5      	bne.n	4044e8 <Reset_Handler+0x48>
  4044fc:	e022      	b.n	404544 <Reset_Handler+0xa4>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4044fe:	4839      	ldr	r0, [pc, #228]	; (4045e4 <Reset_Handler+0x144>)
  404500:	4939      	ldr	r1, [pc, #228]	; (4045e8 <Reset_Handler+0x148>)
  404502:	4281      	cmp	r1, r0
  404504:	d21e      	bcs.n	404544 <Reset_Handler+0xa4>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  404506:	f641 25b8 	movw	r5, #6840	; 0x1ab8
  40450a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  40450e:	f240 0400 	movw	r4, #0
  404512:	f2c2 0400 	movt	r4, #8192	; 0x2000
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  404516:	4b37      	ldr	r3, [pc, #220]	; (4045f4 <Reset_Handler+0x154>)
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404518:	1b2a      	subs	r2, r5, r4
  40451a:	d013      	beq.n	404544 <Reset_Handler+0xa4>
  40451c:	f1a2 0004 	sub.w	r0, r2, #4
  404520:	f3c0 0180 	ubfx	r1, r0, #2, #1
			*pDest-- = *pSrc--;
  404524:	589c      	ldr	r4, [r3, r2]
  404526:	f845 4d04 	str.w	r4, [r5, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40452a:	3a04      	subs	r2, #4
  40452c:	d152      	bne.n	4045d4 <Reset_Handler+0x134>
  40452e:	e009      	b.n	404544 <Reset_Handler+0xa4>
			*pDest-- = *pSrc--;
  404530:	5899      	ldr	r1, [r3, r2]
  404532:	f845 1d04 	str.w	r1, [r5, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404536:	f1a2 0204 	sub.w	r2, r2, #4
			*pDest-- = *pSrc--;
  40453a:	589c      	ldr	r4, [r3, r2]
  40453c:	f845 4d04 	str.w	r4, [r5, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404540:	3a04      	subs	r2, #4
  404542:	d1f5      	bne.n	404530 <Reset_Handler+0x90>
  404544:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404546:	4b2c      	ldr	r3, [pc, #176]	; (4045f8 <Reset_Handler+0x158>)
  404548:	4a2c      	ldr	r2, [pc, #176]	; (4045fc <Reset_Handler+0x15c>)
  40454a:	429a      	cmp	r2, r3
  40454c:	d21e      	bcs.n	40458c <Reset_Handler+0xec>
  40454e:	f1a2 0504 	sub.w	r5, r2, #4

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
  404552:	492b      	ldr	r1, [pc, #172]	; (404600 <Reset_Handler+0x160>)
  404554:	1b48      	subs	r0, r1, r5
  404556:	f020 0403 	bic.w	r4, r0, #3
  40455a:	f641 23b8 	movw	r3, #6840	; 0x1ab8
  40455e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  404562:	18e2      	adds	r2, r4, r3
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  404564:	f04f 0100 	mov.w	r1, #0
  404568:	1b50      	subs	r0, r2, r5
  40456a:	f1a0 0004 	sub.w	r0, r0, #4
  40456e:	f3c0 0480 	ubfx	r4, r0, #2, #1
  404572:	f845 1f04 	str.w	r1, [r5, #4]!
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404576:	4295      	cmp	r5, r2
  404578:	d11c      	bne.n	4045b4 <Reset_Handler+0x114>
  40457a:	e007      	b.n	40458c <Reset_Handler+0xec>
  40457c:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
  404580:	6069      	str	r1, [r5, #4]
  404582:	f105 0508 	add.w	r5, r5, #8
  404586:	6059      	str	r1, [r3, #4]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404588:	4295      	cmp	r5, r2
  40458a:	d1f7      	bne.n	40457c <Reset_Handler+0xdc>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  40458c:	f44f 456d 	mov.w	r5, #60672	; 0xed00
  404590:	f2ce 0500 	movt	r5, #57344	; 0xe000
  404594:	f240 0200 	movw	r2, #0
  404598:	f2c0 0240 	movt	r2, #64	; 0x40
  40459c:	60aa      	str	r2, [r5, #8]

	/* Initialize the C library */
	__libc_init_array();
  40459e:	f649 1129 	movw	r1, #39209	; 0x9929
  4045a2:	f2c0 0140 	movt	r1, #64	; 0x40
  4045a6:	4788      	blx	r1

	/* Branch to main function */
	main();
  4045a8:	f644 1015 	movw	r0, #18709	; 0x4915
  4045ac:	f2c0 0040 	movt	r0, #64	; 0x40
  4045b0:	4780      	blx	r0
  4045b2:	e7fe      	b.n	4045b2 <Reset_Handler+0x112>
  4045b4:	2c00      	cmp	r4, #0
  4045b6:	d0e1      	beq.n	40457c <Reset_Handler+0xdc>
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4045b8:	f845 1f04 	str.w	r1, [r5, #4]!
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4045bc:	4295      	cmp	r5, r2
  4045be:	d1dd      	bne.n	40457c <Reset_Handler+0xdc>
  4045c0:	e7e4      	b.n	40458c <Reset_Handler+0xec>
  4045c2:	2c00      	cmp	r4, #0
  4045c4:	d090      	beq.n	4044e8 <Reset_Handler+0x48>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  4045c6:	585c      	ldr	r4, [r3, r1]
  4045c8:	509c      	str	r4, [r3, r2]
  4045ca:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4045ce:	4283      	cmp	r3, r0
  4045d0:	d18a      	bne.n	4044e8 <Reset_Handler+0x48>
  4045d2:	e7b7      	b.n	404544 <Reset_Handler+0xa4>
  4045d4:	2900      	cmp	r1, #0
  4045d6:	d0ab      	beq.n	404530 <Reset_Handler+0x90>
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
			*pDest-- = *pSrc--;
  4045d8:	5898      	ldr	r0, [r3, r2]
  4045da:	f845 0d04 	str.w	r0, [r5, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4045de:	3a04      	subs	r2, #4
  4045e0:	d1a6      	bne.n	404530 <Reset_Handler+0x90>
  4045e2:	e7af      	b.n	404544 <Reset_Handler+0xa4>
  4045e4:	20000000 	.word	0x20000000
  4045e8:	0040ff34 	.word	0x0040ff34
  4045ec:	20001ab8 	.word	0x20001ab8
  4045f0:	20001abb 	.word	0x20001abb
  4045f4:	0040ff30 	.word	0x0040ff30
  4045f8:	20002cb0 	.word	0x20002cb0
  4045fc:	20001ab8 	.word	0x20001ab8
  404600:	20002cab 	.word	0x20002cab

00404604 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  404604:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404608:	f2c4 030e 	movt	r3, #16398	; 0x400e
  40460c:	6b18      	ldr	r0, [r3, #48]	; 0x30
  40460e:	f000 0303 	and.w	r3, r0, #3
  404612:	2b03      	cmp	r3, #3
  404614:	f200 80a9 	bhi.w	40476a <SystemCoreClockUpdate+0x166>
  404618:	e8df f003 	tbb	[pc, r3]
  40461c:	4f4f1402 	.word	0x4f4f1402
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  404620:	f241 4010 	movw	r0, #5136	; 0x1410
  404624:	f2c4 000e 	movt	r0, #16398	; 0x400e
  404628:	6941      	ldr	r1, [r0, #20]
  40462a:	f011 0f80 	tst.w	r1, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40462e:	f240 13a4 	movw	r3, #420	; 0x1a4
  404632:	f2c2 0300 	movt	r3, #8192	; 0x2000
  404636:	bf14      	ite	ne
  404638:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40463c:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  404640:	601a      	str	r2, [r3, #0]
  404642:	e092      	b.n	40476a <SystemCoreClockUpdate+0x166>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  404644:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404648:	f2c4 030e 	movt	r3, #16398	; 0x400e
  40464c:	6a18      	ldr	r0, [r3, #32]
  40464e:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  404652:	d009      	beq.n	404668 <SystemCoreClockUpdate+0x64>
			SystemCoreClock = CHIP_FREQ_XTAL;
  404654:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
  404658:	f2c0 03b7 	movt	r3, #183	; 0xb7
  40465c:	f240 12a4 	movw	r2, #420	; 0x1a4
  404660:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404664:	6013      	str	r3, [r2, #0]
  404666:	e080      	b.n	40476a <SystemCoreClockUpdate+0x166>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404668:	f44f 6110 	mov.w	r1, #2304	; 0x900
  40466c:	f2c0 013d 	movt	r1, #61	; 0x3d
  404670:	f240 12a4 	movw	r2, #420	; 0x1a4
  404674:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404678:	6011      	str	r1, [r2, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40467a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40467e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  404682:	6a18      	ldr	r0, [r3, #32]
  404684:	f000 0170 	and.w	r1, r0, #112	; 0x70
  404688:	2910      	cmp	r1, #16
  40468a:	d002      	beq.n	404692 <SystemCoreClockUpdate+0x8e>
  40468c:	2920      	cmp	r1, #32
  40468e:	d16c      	bne.n	40476a <SystemCoreClockUpdate+0x166>
  404690:	e009      	b.n	4046a6 <SystemCoreClockUpdate+0xa2>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404692:	f44f 5090 	mov.w	r0, #4608	; 0x1200
  404696:	f2c0 007a 	movt	r0, #122	; 0x7a
  40469a:	f240 11a4 	movw	r1, #420	; 0x1a4
  40469e:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4046a2:	6008      	str	r0, [r1, #0]
			break;
  4046a4:	e061      	b.n	40476a <SystemCoreClockUpdate+0x166>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4046a6:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
  4046aa:	f2c0 03b7 	movt	r3, #183	; 0xb7
  4046ae:	f240 12a4 	movw	r2, #420	; 0x1a4
  4046b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4046b6:	6013      	str	r3, [r2, #0]
			break;
  4046b8:	e057      	b.n	40476a <SystemCoreClockUpdate+0x166>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4046ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4046be:	f2c4 020e 	movt	r2, #16398	; 0x400e
  4046c2:	6a13      	ldr	r3, [r2, #32]
  4046c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4046c8:	d009      	beq.n	4046de <SystemCoreClockUpdate+0xda>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4046ca:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
  4046ce:	f2c0 03b7 	movt	r3, #183	; 0xb7
  4046d2:	f240 12a4 	movw	r2, #420	; 0x1a4
  4046d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4046da:	6013      	str	r3, [r2, #0]
  4046dc:	e027      	b.n	40472e <SystemCoreClockUpdate+0x12a>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4046de:	f44f 6310 	mov.w	r3, #2304	; 0x900
  4046e2:	f2c0 033d 	movt	r3, #61	; 0x3d
  4046e6:	f240 12a4 	movw	r2, #420	; 0x1a4
  4046ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4046ee:	6013      	str	r3, [r2, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4046f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4046f4:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4046f8:	6a1a      	ldr	r2, [r3, #32]
  4046fa:	f002 0370 	and.w	r3, r2, #112	; 0x70
  4046fe:	2b10      	cmp	r3, #16
  404700:	d002      	beq.n	404708 <SystemCoreClockUpdate+0x104>
  404702:	2b20      	cmp	r3, #32
  404704:	d113      	bne.n	40472e <SystemCoreClockUpdate+0x12a>
  404706:	e009      	b.n	40471c <SystemCoreClockUpdate+0x118>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404708:	f44f 5390 	mov.w	r3, #4608	; 0x1200
  40470c:	f2c0 037a 	movt	r3, #122	; 0x7a
  404710:	f240 12a4 	movw	r2, #420	; 0x1a4
  404714:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404718:	6013      	str	r3, [r2, #0]
					break;
  40471a:	e008      	b.n	40472e <SystemCoreClockUpdate+0x12a>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40471c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
  404720:	f2c0 03b7 	movt	r3, #183	; 0xb7
  404724:	f240 12a4 	movw	r2, #420	; 0x1a4
  404728:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40472c:	6013      	str	r3, [r2, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40472e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404732:	f2c4 030e 	movt	r3, #16398	; 0x400e
  404736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  404738:	f002 0303 	and.w	r3, r2, #3
  40473c:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40473e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404742:	f2c4 020e 	movt	r2, #16398	; 0x400e
  404746:	bf07      	ittee	eq
  404748:	6a90      	ldreq	r0, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40474a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40474c:	6ad0      	ldrne	r0, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40474e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
  404750:	f240 13a4 	movw	r3, #420	; 0x1a4
  404754:	f2c2 0300 	movt	r3, #8192	; 0x2000
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  404758:	f3c0 400a 	ubfx	r0, r0, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40475c:	681a      	ldr	r2, [r3, #0]
  40475e:	fb00 2002 	mla	r0, r0, r2, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  404762:	b2c9      	uxtb	r1, r1
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  404764:	fbb0 f2f1 	udiv	r2, r0, r1
  404768:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40476a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40476e:	f2c4 020e 	movt	r2, #16398	; 0x400e
  404772:	6b10      	ldr	r0, [r2, #48]	; 0x30
  404774:	f000 0170 	and.w	r1, r0, #112	; 0x70
  404778:	2970      	cmp	r1, #112	; 0x70
  40477a:	d10e      	bne.n	40479a <SystemCoreClockUpdate+0x196>
		SystemCoreClock /= 3U;
  40477c:	f240 13a4 	movw	r3, #420	; 0x1a4
  404780:	f2c2 0300 	movt	r3, #8192	; 0x2000
  404784:	6818      	ldr	r0, [r3, #0]
  404786:	f64a 22ab 	movw	r2, #43691	; 0xaaab
  40478a:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
  40478e:	fba2 0100 	umull	r0, r1, r2, r0
  404792:	ea4f 0051 	mov.w	r0, r1, lsr #1
  404796:	6018      	str	r0, [r3, #0]
  404798:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40479a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40479e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4047a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4047a4:	f240 10a4 	movw	r0, #420	; 0x1a4
  4047a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4047ac:	f3c2 1102 	ubfx	r1, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4047b0:	6803      	ldr	r3, [r0, #0]
  4047b2:	fa23 f301 	lsr.w	r3, r3, r1
  4047b6:	6003      	str	r3, [r0, #0]
  4047b8:	4770      	bx	lr
  4047ba:	bf00      	nop

004047bc <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4047bc:	f642 43ff 	movw	r3, #11519	; 0x2cff
  4047c0:	f2c0 1331 	movt	r3, #305	; 0x131
  4047c4:	4298      	cmp	r0, r3
  4047c6:	d80c      	bhi.n	4047e2 <system_init_flash+0x26>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4047c8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  4047cc:	f2c4 010e 	movt	r1, #16398	; 0x400e
  4047d0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  4047d4:	6008      	str	r0, [r1, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4047d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  4047da:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4047de:	6018      	str	r0, [r3, #0]
  4047e0:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4047e2:	f645 11ff 	movw	r1, #23039	; 0x59ff
  4047e6:	f2c0 2162 	movt	r1, #610	; 0x262
  4047ea:	4288      	cmp	r0, r1
  4047ec:	d80e      	bhi.n	40480c <system_init_flash+0x50>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4047ee:	f44f 6020 	mov.w	r0, #2560	; 0xa00
  4047f2:	f2c4 000e 	movt	r0, #16398	; 0x400e
  4047f6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4047fa:	f2c0 4300 	movt	r3, #1024	; 0x400
  4047fe:	6003      	str	r3, [r0, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  404800:	f44f 6240 	mov.w	r2, #3072	; 0xc00
  404804:	f2c4 020e 	movt	r2, #16398	; 0x400e
  404808:	6013      	str	r3, [r2, #0]
  40480a:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40480c:	f248 62ff 	movw	r2, #34559	; 0x86ff
  404810:	f2c0 3293 	movt	r2, #915	; 0x393
  404814:	4290      	cmp	r0, r2
  404816:	d80e      	bhi.n	404836 <system_init_flash+0x7a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  404818:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  40481c:	f2c4 020e 	movt	r2, #16398	; 0x400e
  404820:	f44f 7300 	mov.w	r3, #512	; 0x200
  404824:	f2c0 4300 	movt	r3, #1024	; 0x400
  404828:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40482a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
  40482e:	f2c4 010e 	movt	r1, #16398	; 0x400e
  404832:	600b      	str	r3, [r1, #0]
  404834:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  404836:	f24b 33ff 	movw	r3, #46079	; 0xb3ff
  40483a:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
  40483e:	4298      	cmp	r0, r3
  404840:	d80e      	bhi.n	404860 <system_init_flash+0xa4>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  404842:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  404846:	f2c4 020e 	movt	r2, #16398	; 0x400e
  40484a:	f44f 7140 	mov.w	r1, #768	; 0x300
  40484e:	f2c0 4100 	movt	r1, #1024	; 0x400
  404852:	6011      	str	r1, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  404854:	f44f 6040 	mov.w	r0, #3072	; 0xc00
  404858:	f2c4 000e 	movt	r0, #16398	; 0x400e
  40485c:	6001      	str	r1, [r0, #0]
  40485e:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  404860:	f24e 01ff 	movw	r1, #57599	; 0xe0ff
  404864:	f2c0 51f5 	movt	r1, #1525	; 0x5f5
  404868:	4288      	cmp	r0, r1
  40486a:	d80c      	bhi.n	404886 <system_init_flash+0xca>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40486c:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  404870:	f2c4 010e 	movt	r1, #16398	; 0x400e
  404874:	f04f 2004 	mov.w	r0, #67109888	; 0x4000400
  404878:	6008      	str	r0, [r1, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40487a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  40487e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  404882:	6018      	str	r0, [r3, #0]
  404884:	4770      	bx	lr
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404886:	f44f 6020 	mov.w	r0, #2560	; 0xa00
  40488a:	f2c4 000e 	movt	r0, #16398	; 0x400e
  40488e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  404892:	f2c0 4300 	movt	r3, #1024	; 0x400
  404896:	6003      	str	r3, [r0, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404898:	f44f 6240 	mov.w	r2, #3072	; 0xc00
  40489c:	f2c4 020e 	movt	r2, #16398	; 0x400e
  4048a0:	6013      	str	r3, [r2, #0]
  4048a2:	4770      	bx	lr

004048a4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4048a4:	f242 23f8 	movw	r3, #8952	; 0x22f8
  4048a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4048ac:	6819      	ldr	r1, [r3, #0]
  4048ae:	b941      	cbnz	r1, 4048c2 <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
  4048b0:	f242 23f8 	movw	r3, #8952	; 0x22f8
  4048b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4048b8:	f645 42b0 	movw	r2, #23728	; 0x5cb0
  4048bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4048c0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4048c2:	f242 21f8 	movw	r1, #8952	; 0x22f8
  4048c6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4048ca:	680b      	ldr	r3, [r1, #0]

	if (((int)prev_heap + incr) > ramend) {
  4048cc:	1818      	adds	r0, r3, r0
  4048ce:	f647 72fc 	movw	r2, #32764	; 0x7ffc
  4048d2:	f2c2 0202 	movt	r2, #8194	; 0x2002
  4048d6:	4282      	cmp	r2, r0
  4048d8:	db06      	blt.n	4048e8 <_sbrk+0x44>
		return (caddr_t) -1;	
	}

	heap += incr;
  4048da:	4601      	mov	r1, r0
  4048dc:	f242 20f8 	movw	r0, #8952	; 0x22f8
  4048e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4048e4:	6001      	str	r1, [r0, #0]

	return (caddr_t) prev_heap;
  4048e6:	e001      	b.n	4048ec <_sbrk+0x48>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4048e8:	f04f 33ff 	mov.w	r3, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4048ec:	4618      	mov	r0, r3
  4048ee:	4770      	bx	lr

004048f0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4048f0:	f04f 30ff 	mov.w	r0, #4294967295
  4048f4:	4770      	bx	lr
  4048f6:	bf00      	nop

004048f8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4048f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4048fc:	604b      	str	r3, [r1, #4]

	return 0;
}
  4048fe:	f04f 0000 	mov.w	r0, #0
  404902:	4770      	bx	lr

00404904 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  404904:	f04f 0001 	mov.w	r0, #1
  404908:	4770      	bx	lr
  40490a:	bf00      	nop

0040490c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40490c:	f04f 0000 	mov.w	r0, #0
  404910:	4770      	bx	lr
  404912:	bf00      	nop

00404914 <main>:
		
/**
 * \brief main function
 */
int main (void)
{
  404914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 * - Initialize system clock sources according to device-specific
	 *   configuration parameters supplied in a conf_clock.h file.
	 * - Set up GPIO and board-specific features using additional configuration
	 *   parameters, if any, specified in a conf_board.h file.
	 */
	sysclk_init();
  404918:	f240 13e5 	movw	r3, #485	; 0x1e5
  40491c:	f2c0 0340 	movt	r3, #64	; 0x40
  404920:	4798      	blx	r3
	board_init();
  404922:	f249 70f9 	movw	r0, #38905	; 0x97f9
  404926:	f2c0 0040 	movt	r0, #64	; 0x40
  40492a:	4780      	blx	r0

	// Initialize interrupt vector table support.
	irq_initialize_vectors();

	// Enable interrupts
	cpu_irq_enable();
  40492c:	f04f 0401 	mov.w	r4, #1
  404930:	f240 11a0 	movw	r1, #416	; 0x1a0
  404934:	f2c2 0100 	movt	r1, #8192	; 0x2000
  404938:	700c      	strb	r4, [r1, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40493a:	f3bf 8f5f 	dmb	sy
  40493e:	b662      	cpsie	i
	
	/* Call a local utility routine to initialize C-Library Standard I/O over
	 * a USB CDC protocol. Tunable parameters in a conf_usb.h file must be
	 * supplied to configure the USB device correctly.
	 */
	stdio_usb_init();
  404940:	f241 52c1 	movw	r2, #5569	; 0x15c1
  404944:	f2c0 0240 	movt	r2, #64	; 0x40
  404948:	4790      	blx	r2

	#ifdef TWI_INTERFACE

		/* Enable the peripheral clock for TWI */
		pmc_enable_periph_clk(TPM_TWI_MODULE_ID);
  40494a:	f04f 0013 	mov.w	r0, #19
  40494e:	f641 35f5 	movw	r5, #7157	; 0x1bf5
  404952:	f2c0 0540 	movt	r5, #64	; 0x40
  404956:	47a8      	blx	r5
		twi_init();
  404958:	f648 56b9 	movw	r6, #36281	; 0x8db9
  40495c:	f2c0 0640 	movt	r6, #64	; 0x40
  404960:	47b0      	blx	r6
			 */
			if(displayMenu)
			{
				/* retrieve user input */
				//scanf( " %c", &ch);
				ch = getc(stdin);
  404962:	f241 16f0 	movw	r6, #4592	; 0x11f0
  404966:	f2c2 0600 	movt	r6, #8192	; 0x2000
				{
					displayMenu = false;
					/* display menu and wait for
					 * user selection 
					 */
					ch = menuHandler();
  40496a:	f249 05a5 	movw	r5, #37029	; 0x90a5
  40496e:	f2c0 0540 	movt	r5, #64	; 0x40
					
					/* echo, provide user feedback */
					printf("%c",ch);
  404972:	f24e 37ac 	movw	r7, #58284	; 0xe3ac
  404976:	f2c0 0740 	movt	r7, #64	; 0x40
			/* mimics the old kit, menu driven */
			
		    /* display menu 1st time through
			 * on any character pressed
			 */
			if(displayMenu)
  40497a:	b34c      	cbz	r4, 4049d0 <main+0xbc>
			{
				/* retrieve user input */
				//scanf( " %c", &ch);
				ch = getc(stdin);
  40497c:	6833      	ldr	r3, [r6, #0]
  40497e:	6858      	ldr	r0, [r3, #4]
  404980:	6842      	ldr	r2, [r0, #4]
  404982:	f102 31ff 	add.w	r1, r2, #4294967295
  404986:	6041      	str	r1, [r0, #4]
  404988:	2900      	cmp	r1, #0
  40498a:	da08      	bge.n	40499e <main+0x8a>
  40498c:	4618      	mov	r0, r3
  40498e:	6859      	ldr	r1, [r3, #4]
  404990:	f649 2269 	movw	r2, #39529	; 0x9a69
  404994:	f2c0 0240 	movt	r2, #64	; 0x40
  404998:	4790      	blx	r2
  40499a:	b2c0      	uxtb	r0, r0
  40499c:	e004      	b.n	4049a8 <main+0x94>
  40499e:	685a      	ldr	r2, [r3, #4]
  4049a0:	6813      	ldr	r3, [r2, #0]
  4049a2:	f813 0b01 	ldrb.w	r0, [r3], #1
  4049a6:	6013      	str	r3, [r2, #0]
				if(ch)
  4049a8:	2800      	cmp	r0, #0
  4049aa:	d0e6      	beq.n	40497a <main+0x66>
				{
					displayMenu = false;
					/* display menu and wait for
					 * user selection 
					 */
					ch = menuHandler();
  4049ac:	47a8      	blx	r5
  4049ae:	4604      	mov	r4, r0
					
					/* echo, provide user feedback */
					printf("%c",ch);
  4049b0:	4638      	mov	r0, r7
  4049b2:	4621      	mov	r1, r4
  4049b4:	f649 1375 	movw	r3, #39285	; 0x9975
  4049b8:	f2c0 0340 	movt	r3, #64	; 0x40
  4049bc:	4798      	blx	r3
					
					/* execute command */
					doCommand(ch);					
  4049be:	4620      	mov	r0, r4
  4049c0:	f249 11ed 	movw	r1, #37357	; 0x91ed
  4049c4:	f2c0 0140 	movt	r1, #64	; 0x40
  4049c8:	4788      	blx	r1
				/* retrieve user input */
				//scanf( " %c", &ch);
				ch = getc(stdin);
				if(ch)
				{
					displayMenu = false;
  4049ca:	f04f 0400 	mov.w	r4, #0
  4049ce:	e7d4      	b.n	40497a <main+0x66>
					doCommand(ch);					
				}				
			}
			else
			{
				ch = menuHandler();		
  4049d0:	47a8      	blx	r5
				if (ch)
  4049d2:	4680      	mov	r8, r0
  4049d4:	2800      	cmp	r0, #0
  4049d6:	d0d0      	beq.n	40497a <main+0x66>
				{
					/* echo, provide user feedback */
					printf("%c",ch);
  4049d8:	4638      	mov	r0, r7
  4049da:	4641      	mov	r1, r8
  4049dc:	f649 1375 	movw	r3, #39285	; 0x9975
  4049e0:	f2c0 0340 	movt	r3, #64	; 0x40
  4049e4:	4798      	blx	r3
					/* execute command */
					doCommand(ch);
  4049e6:	4640      	mov	r0, r8
  4049e8:	f249 11ed 	movw	r1, #37357	; 0x91ed
  4049ec:	f2c0 0140 	movt	r1, #64	; 0x40
  4049f0:	4788      	blx	r1
  4049f2:	e7c2      	b.n	40497a <main+0x66>

004049f4 <encAuthHandler>:
	return passFlag = true ? false : true; 	// invert sense
}

// calculate an encAuth value in place - encAuth points to input auth
void encAuthHandler(uint8_t *pNonce, uint8_t *pHMACkey, uint8_t *encAuth)
{
  4049f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4049f8:	b087      	sub	sp, #28
  4049fa:	4606      	mov	r6, r0
  4049fc:	460f      	mov	r7, r1
  4049fe:	4614      	mov	r4, r2

	uint8_t	xorBuf[20];
	uint8_t	i;
	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\nencAuthHandler ...");
  404a00:	f24e 30b0 	movw	r0, #58288	; 0xe3b0
  404a04:	f2c0 0040 	movt	r0, #64	; 0x40
  404a08:	f649 1575 	movw	r5, #39285	; 0x9975
  404a0c:	f2c0 0540 	movt	r5, #64	; 0x40
  404a10:	47a8      	blx	r5

	printf("\r\n    nonce:       ");
  404a12:	f24e 30c8 	movw	r0, #58312	; 0xe3c8
  404a16:	f2c0 0040 	movt	r0, #64	; 0x40
  404a1a:	47a8      	blx	r5
  404a1c:	f04f 0500 	mov.w	r5, #0
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pNonce[i]);
  404a20:	f24e 39dc 	movw	r9, #58332	; 0xe3dc
  404a24:	f2c0 0940 	movt	r9, #64	; 0x40
  404a28:	f649 1875 	movw	r8, #39285	; 0x9975
  404a2c:	f2c0 0840 	movt	r8, #64	; 0x40
  404a30:	4648      	mov	r0, r9
  404a32:	5d71      	ldrb	r1, [r6, r5]
  404a34:	47c0      	blx	r8
  404a36:	f105 0501 	add.w	r5, r5, #1
  404a3a:	4648      	mov	r0, r9
  404a3c:	5d71      	ldrb	r1, [r6, r5]
  404a3e:	47c0      	blx	r8
  404a40:	f105 0501 	add.w	r5, r5, #1
	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\nencAuthHandler ...");

	printf("\r\n    nonce:       ");
	for(i=0;i<SZ_DIGEST;i++) 
  404a44:	2d14      	cmp	r5, #20
  404a46:	d1f3      	bne.n	404a30 <encAuthHandler+0x3c>
		printf("%02X ", pNonce[i]);

	printf("\r\n    secret:      ");
  404a48:	f24e 30e4 	movw	r0, #58340	; 0xe3e4
  404a4c:	f2c0 0040 	movt	r0, #64	; 0x40
  404a50:	f649 1375 	movw	r3, #39285	; 0x9975
  404a54:	f2c0 0340 	movt	r3, #64	; 0x40
  404a58:	4798      	blx	r3
  404a5a:	f04f 0500 	mov.w	r5, #0
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pHMACkey[i]);
  404a5e:	f24e 39dc 	movw	r9, #58332	; 0xe3dc
  404a62:	f2c0 0940 	movt	r9, #64	; 0x40
  404a66:	f649 1875 	movw	r8, #39285	; 0x9975
  404a6a:	f2c0 0840 	movt	r8, #64	; 0x40
  404a6e:	4648      	mov	r0, r9
  404a70:	5d79      	ldrb	r1, [r7, r5]
  404a72:	47c0      	blx	r8
  404a74:	f105 0501 	add.w	r5, r5, #1
  404a78:	4648      	mov	r0, r9
  404a7a:	5d79      	ldrb	r1, [r7, r5]
  404a7c:	47c0      	blx	r8
  404a7e:	f105 0501 	add.w	r5, r5, #1
	printf("\r\n    nonce:       ");
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pNonce[i]);

	printf("\r\n    secret:      ");
	for(i=0;i<SZ_DIGEST;i++) 
  404a82:	2d14      	cmp	r5, #20
  404a84:	d1f3      	bne.n	404a6e <encAuthHandler+0x7a>
		printf("%02X ", pHMACkey[i]);

	// generate xor mask
	sha1_start( ctx );
  404a86:	f642 35a8 	movw	r5, #11176	; 0x2ba8
  404a8a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  404a8e:	4628      	mov	r0, r5
  404a90:	f247 7115 	movw	r1, #30485	; 0x7715
  404a94:	f2c0 0140 	movt	r1, #64	; 0x40
  404a98:	4788      	blx	r1
	sha1_update( ctx, pHMACkey, SZ_DIGEST );
  404a9a:	4628      	mov	r0, r5
  404a9c:	4639      	mov	r1, r7
  404a9e:	f04f 0214 	mov.w	r2, #20
  404aa2:	f647 47c1 	movw	r7, #31937	; 0x7cc1
  404aa6:	f2c0 0740 	movt	r7, #64	; 0x40
  404aaa:	47b8      	blx	r7
	sha1_update( ctx, pNonce, SZ_DIGEST );
  404aac:	4628      	mov	r0, r5
  404aae:	4631      	mov	r1, r6
  404ab0:	f04f 0214 	mov.w	r2, #20
  404ab4:	47b8      	blx	r7
	sha1_finish( ctx, xorBuf );
  404ab6:	4628      	mov	r0, r5
  404ab8:	a901      	add	r1, sp, #4
  404aba:	f647 3261 	movw	r2, #31585	; 0x7b61
  404abe:	f2c0 0240 	movt	r2, #64	; 0x40
  404ac2:	4790      	blx	r2

	printf("\r\n    xor mask:    ");
  404ac4:	f24e 30f8 	movw	r0, #58360	; 0xe3f8
  404ac8:	f2c0 0040 	movt	r0, #64	; 0x40
  404acc:	f649 1675 	movw	r6, #39285	; 0x9975
  404ad0:	f2c0 0640 	movt	r6, #64	; 0x40
  404ad4:	47b0      	blx	r6
  404ad6:	f10d 0503 	add.w	r5, sp, #3

	return passFlag = true ? false : true; 	// invert sense
}

// calculate an encAuth value in place - encAuth points to input auth
void encAuthHandler(uint8_t *pNonce, uint8_t *pHMACkey, uint8_t *encAuth)
  404ada:	f10d 0917 	add.w	r9, sp, #23
	sha1_update( ctx, pNonce, SZ_DIGEST );
	sha1_finish( ctx, xorBuf );

	printf("\r\n    xor mask:    ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", xorBuf[i]);
  404ade:	f24e 38dc 	movw	r8, #58332	; 0xe3dc
  404ae2:	f2c0 0840 	movt	r8, #64	; 0x40
  404ae6:	f649 1775 	movw	r7, #39285	; 0x9975
  404aea:	f2c0 0740 	movt	r7, #64	; 0x40
  404aee:	f105 0601 	add.w	r6, r5, #1
  404af2:	4640      	mov	r0, r8
  404af4:	7869      	ldrb	r1, [r5, #1]
  404af6:	47b8      	blx	r7
  404af8:	f105 0502 	add.w	r5, r5, #2
  404afc:	4640      	mov	r0, r8
  404afe:	7871      	ldrb	r1, [r6, #1]
  404b00:	47b8      	blx	r7
	sha1_update( ctx, pHMACkey, SZ_DIGEST );
	sha1_update( ctx, pNonce, SZ_DIGEST );
	sha1_finish( ctx, xorBuf );

	printf("\r\n    xor mask:    ");
	for(i=0;i<SZ_DIGEST;i++)
  404b02:	454d      	cmp	r5, r9
  404b04:	d1f3      	bne.n	404aee <encAuthHandler+0xfa>
		printf("%02X ", xorBuf[i]);

	printf("\r\n    encAuth in:  ");
  404b06:	f24e 400c 	movw	r0, #58380	; 0xe40c
  404b0a:	f2c0 0040 	movt	r0, #64	; 0x40
  404b0e:	f649 1375 	movw	r3, #39285	; 0x9975
  404b12:	f2c0 0340 	movt	r3, #64	; 0x40
  404b16:	4798      	blx	r3
  404b18:	f04f 0500 	mov.w	r5, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);
  404b1c:	f24e 37dc 	movw	r7, #58332	; 0xe3dc
  404b20:	f2c0 0740 	movt	r7, #64	; 0x40
  404b24:	f649 1675 	movw	r6, #39285	; 0x9975
  404b28:	f2c0 0640 	movt	r6, #64	; 0x40
  404b2c:	4638      	mov	r0, r7
  404b2e:	5d61      	ldrb	r1, [r4, r5]
  404b30:	47b0      	blx	r6
  404b32:	f105 0501 	add.w	r5, r5, #1
  404b36:	4638      	mov	r0, r7
  404b38:	5d61      	ldrb	r1, [r4, r5]
  404b3a:	47b0      	blx	r6
  404b3c:	f105 0501 	add.w	r5, r5, #1
	printf("\r\n    xor mask:    ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", xorBuf[i]);

	printf("\r\n    encAuth in:  ");
	for(i=0;i<SZ_DIGEST;i++)
  404b40:	2d14      	cmp	r5, #20
  404b42:	d1f3      	bne.n	404b2c <encAuthHandler+0x138>
  404b44:	f04f 0000 	mov.w	r0, #0
		printf("%02X ", encAuth[i]);

	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
		encAuth[i] ^= xorBuf[i];
  404b48:	a901      	add	r1, sp, #4
  404b4a:	5c43      	ldrb	r3, [r0, r1]
  404b4c:	5c22      	ldrb	r2, [r4, r0]
  404b4e:	ea83 0502 	eor.w	r5, r3, r2
  404b52:	5425      	strb	r5, [r4, r0]
  404b54:	f100 0001 	add.w	r0, r0, #1
  404b58:	af01      	add	r7, sp, #4
  404b5a:	5c3e      	ldrb	r6, [r7, r0]
  404b5c:	5c21      	ldrb	r1, [r4, r0]
  404b5e:	ea86 0301 	eor.w	r3, r6, r1
  404b62:	5423      	strb	r3, [r4, r0]
  404b64:	f100 0001 	add.w	r0, r0, #1
	printf("\r\n    encAuth in:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
  404b68:	2814      	cmp	r0, #20
  404b6a:	d1ed      	bne.n	404b48 <encAuthHandler+0x154>
		encAuth[i] ^= xorBuf[i];

	printf("\r\n    encAuth out: ");
  404b6c:	f24e 4020 	movw	r0, #58400	; 0xe420
  404b70:	f2c0 0040 	movt	r0, #64	; 0x40
  404b74:	f649 1275 	movw	r2, #39285	; 0x9975
  404b78:	f2c0 0240 	movt	r2, #64	; 0x40
  404b7c:	4790      	blx	r2
  404b7e:	f04f 0500 	mov.w	r5, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);
  404b82:	f24e 37dc 	movw	r7, #58332	; 0xe3dc
  404b86:	f2c0 0740 	movt	r7, #64	; 0x40
  404b8a:	f649 1675 	movw	r6, #39285	; 0x9975
  404b8e:	f2c0 0640 	movt	r6, #64	; 0x40
  404b92:	4638      	mov	r0, r7
  404b94:	5d61      	ldrb	r1, [r4, r5]
  404b96:	47b0      	blx	r6
  404b98:	f105 0501 	add.w	r5, r5, #1
  404b9c:	4638      	mov	r0, r7
  404b9e:	5d61      	ldrb	r1, [r4, r5]
  404ba0:	47b0      	blx	r6
  404ba2:	f105 0501 	add.w	r5, r5, #1
	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
		encAuth[i] ^= xorBuf[i];

	printf("\r\n    encAuth out: ");
	for(i=0;i<SZ_DIGEST;i++)
  404ba6:	2d14      	cmp	r5, #20
  404ba8:	d1f3      	bne.n	404b92 <encAuthHandler+0x19e>
		printf("%02X ", encAuth[i]);

}
  404baa:	b007      	add	sp, #28
  404bac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00404bb0 <dumpHMACparms>:

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
{
  404bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bb4:	b083      	sub	sp, #12
  404bb6:	9001      	str	r0, [sp, #4]
  404bb8:	460d      	mov	r5, r1
	uint8_t		i;

	// display the HMAC parameters
	printf("\r\n    authSession[%d] HMAC calculation:", numAuthSession);
  404bba:	f24e 4034 	movw	r0, #58420	; 0xe434
  404bbe:	f2c0 0040 	movt	r0, #64	; 0x40
  404bc2:	9901      	ldr	r1, [sp, #4]
  404bc4:	f649 1475 	movw	r4, #39285	; 0x9975
  404bc8:	f2c0 0440 	movt	r4, #64	; 0x40
  404bcc:	47a0      	blx	r4

	printf("\r\n    param digest:  ");
  404bce:	f24e 405c 	movw	r0, #58460	; 0xe45c
  404bd2:	f2c0 0040 	movt	r0, #64	; 0x40
  404bd6:	47a0      	blx	r4
  404bd8:	4c78      	ldr	r4, [pc, #480]	; (404dbc <dumpHMACparms+0x20c>)
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404bda:	f642 3964 	movw	r9, #11108	; 0x2b64
  404bde:	f2c2 0900 	movt	r9, #8192	; 0x2000
  404be2:	f109 0b13 	add.w	fp, r9, #19
	// display the HMAC parameters
	printf("\r\n    authSession[%d] HMAC calculation:", numAuthSession);

	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);
  404be6:	f24e 3adc 	movw	sl, #58332	; 0xe3dc
  404bea:	f2c0 0a40 	movt	sl, #64	; 0x40
  404bee:	f649 1875 	movw	r8, #39285	; 0x9975
  404bf2:	4647      	mov	r7, r8
  404bf4:	f2c0 0740 	movt	r7, #64	; 0x40
  404bf8:	f104 0601 	add.w	r6, r4, #1
  404bfc:	4650      	mov	r0, sl
  404bfe:	7861      	ldrb	r1, [r4, #1]
  404c00:	47b8      	blx	r7
  404c02:	f104 0402 	add.w	r4, r4, #2
  404c06:	4650      	mov	r0, sl
  404c08:	7871      	ldrb	r1, [r6, #1]
  404c0a:	47b8      	blx	r7

	// display the HMAC parameters
	printf("\r\n    authSession[%d] HMAC calculation:", numAuthSession);

	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
  404c0c:	455c      	cmp	r4, fp
  404c0e:	d1f3      	bne.n	404bf8 <dumpHMACparms+0x48>
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
  404c10:	f24e 4074 	movw	r0, #58484	; 0xe474
  404c14:	f2c0 0040 	movt	r0, #64	; 0x40
  404c18:	f649 1375 	movw	r3, #39285	; 0x9975
  404c1c:	f2c0 0340 	movt	r3, #64	; 0x40
  404c20:	4798      	blx	r3
  404c22:	4c67      	ldr	r4, [pc, #412]	; (404dc0 <dumpHMACparms+0x210>)
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404c24:	f109 0b27 	add.w	fp, r9, #39	; 0x27
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);
  404c28:	f24e 3adc 	movw	sl, #58332	; 0xe3dc
  404c2c:	f2c0 0a40 	movt	sl, #64	; 0x40
  404c30:	f649 1075 	movw	r0, #39285	; 0x9975
  404c34:	4607      	mov	r7, r0
  404c36:	f2c0 0740 	movt	r7, #64	; 0x40
  404c3a:	ea6f 0104 	mvn.w	r1, r4
  404c3e:	eb01 020b 	add.w	r2, r1, fp
  404c42:	f002 0601 	and.w	r6, r2, #1
  404c46:	4650      	mov	r0, sl
  404c48:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  404c4c:	47b8      	blx	r7
	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
  404c4e:	455c      	cmp	r4, fp
  404c50:	f040 80a9 	bne.w	404da6 <dumpHMACparms+0x1f6>
  404c54:	e00b      	b.n	404c6e <dumpHMACparms+0xbe>
  404c56:	f104 0601 	add.w	r6, r4, #1
 		printf("%02X ", HMACBuf.nonceEven[i]);
  404c5a:	4650      	mov	r0, sl
  404c5c:	7861      	ldrb	r1, [r4, #1]
  404c5e:	47b8      	blx	r7
  404c60:	f104 0402 	add.w	r4, r4, #2
  404c64:	4650      	mov	r0, sl
  404c66:	7871      	ldrb	r1, [r6, #1]
  404c68:	47b8      	blx	r7
	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
  404c6a:	455c      	cmp	r4, fp
  404c6c:	d1f3      	bne.n	404c56 <dumpHMACparms+0xa6>
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
  404c6e:	f24e 408c 	movw	r0, #58508	; 0xe48c
  404c72:	f2c0 0040 	movt	r0, #64	; 0x40
  404c76:	f649 1375 	movw	r3, #39285	; 0x9975
  404c7a:	f2c0 0340 	movt	r3, #64	; 0x40
  404c7e:	4798      	blx	r3
  404c80:	4c50      	ldr	r4, [pc, #320]	; (404dc4 <dumpHMACparms+0x214>)
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404c82:	f109 093b 	add.w	r9, r9, #59	; 0x3b
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.nonceOdd[i]);
  404c86:	f24e 3adc 	movw	sl, #58332	; 0xe3dc
  404c8a:	f2c0 0a40 	movt	sl, #64	; 0x40
  404c8e:	f649 1c75 	movw	ip, #39285	; 0x9975
  404c92:	4667      	mov	r7, ip
  404c94:	f2c0 0740 	movt	r7, #64	; 0x40
  404c98:	ea6f 0004 	mvn.w	r0, r4
  404c9c:	eb00 0109 	add.w	r1, r0, r9
  404ca0:	f001 0601 	and.w	r6, r1, #1
  404ca4:	4650      	mov	r0, sl
  404ca6:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  404caa:	47b8      	blx	r7
	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
  404cac:	454c      	cmp	r4, r9
  404cae:	d171      	bne.n	404d94 <dumpHMACparms+0x1e4>
  404cb0:	e00b      	b.n	404cca <dumpHMACparms+0x11a>
  404cb2:	f104 0601 	add.w	r6, r4, #1
		printf("%02X ", HMACBuf.nonceOdd[i]);
  404cb6:	4650      	mov	r0, sl
  404cb8:	7861      	ldrb	r1, [r4, #1]
  404cba:	47b8      	blx	r7
  404cbc:	f104 0402 	add.w	r4, r4, #2
  404cc0:	4650      	mov	r0, sl
  404cc2:	7871      	ldrb	r1, [r6, #1]
  404cc4:	47b8      	blx	r7
	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
  404cc6:	454c      	cmp	r4, r9
  404cc8:	d1f3      	bne.n	404cb2 <dumpHMACparms+0x102>
		printf("%02X ", HMACBuf.nonceOdd[i]);

	printf("\r\n    contAuth:      ");
  404cca:	f24e 40a4 	movw	r0, #58532	; 0xe4a4
  404cce:	f2c0 0040 	movt	r0, #64	; 0x40
  404cd2:	f649 1475 	movw	r4, #39285	; 0x9975
  404cd6:	f2c0 0440 	movt	r4, #64	; 0x40
  404cda:	47a0      	blx	r4
	printf("%02X ", HMACBuf.contAuth);
  404cdc:	f24e 30dc 	movw	r0, #58332	; 0xe3dc
  404ce0:	f2c0 0040 	movt	r0, #64	; 0x40
  404ce4:	f642 3264 	movw	r2, #11108	; 0x2b64
  404ce8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404cec:	f892 103c 	ldrb.w	r1, [r2, #60]	; 0x3c
  404cf0:	47a0      	blx	r4

	printf("\r\n    HMACKey:       ");
  404cf2:	f24e 40bc 	movw	r0, #58556	; 0xe4bc
  404cf6:	f2c0 0040 	movt	r0, #64	; 0x40
  404cfa:	47a0      	blx	r4
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404cfc:	f242 33c8 	movw	r3, #9160	; 0x23c8
  404d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
  404d04:	9f01      	ldr	r7, [sp, #4]
  404d06:	eb03 1787 	add.w	r7, r3, r7, lsl #6
  404d0a:	f04f 0400 	mov.w	r4, #0
	printf("\r\n    contAuth:      ");
	printf("%02X ", HMACBuf.contAuth);

	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);
  404d0e:	f24e 38dc 	movw	r8, #58332	; 0xe3dc
  404d12:	f2c0 0840 	movt	r8, #64	; 0x40
  404d16:	f649 1675 	movw	r6, #39285	; 0x9975
  404d1a:	f2c0 0640 	movt	r6, #64	; 0x40
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404d1e:	1939      	adds	r1, r7, r4
	printf("\r\n    contAuth:      ");
	printf("%02X ", HMACBuf.contAuth);

	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);
  404d20:	4640      	mov	r0, r8
  404d22:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
  404d26:	47b0      	blx	r6
  404d28:	f104 0401 	add.w	r4, r4, #1
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

}

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
  404d2c:	193a      	adds	r2, r7, r4
	printf("\r\n    contAuth:      ");
	printf("%02X ", HMACBuf.contAuth);

	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);
  404d2e:	4640      	mov	r0, r8
  404d30:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  404d34:	47b0      	blx	r6
  404d36:	f104 0401 	add.w	r4, r4, #1

	printf("\r\n    contAuth:      ");
	printf("%02X ", HMACBuf.contAuth);

	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
  404d3a:	2c14      	cmp	r4, #20
  404d3c:	d1ef      	bne.n	404d1e <dumpHMACparms+0x16e>
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);

	printf("\r\n    HMAC output:   ");
  404d3e:	f24e 40d4 	movw	r0, #58580	; 0xe4d4
  404d42:	f2c0 0040 	movt	r0, #64	; 0x40
  404d46:	f649 1375 	movw	r3, #39285	; 0x9975
  404d4a:	f2c0 0340 	movt	r3, #64	; 0x40
  404d4e:	4798      	blx	r3
  404d50:	f04f 0400 	mov.w	r4, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACoutBuf[i]);
  404d54:	f24e 37dc 	movw	r7, #58332	; 0xe3dc
  404d58:	f2c0 0740 	movt	r7, #64	; 0x40
  404d5c:	f649 1675 	movw	r6, #39285	; 0x9975
  404d60:	f2c0 0640 	movt	r6, #64	; 0x40
  404d64:	4638      	mov	r0, r7
  404d66:	5d29      	ldrb	r1, [r5, r4]
  404d68:	47b0      	blx	r6
  404d6a:	f104 0401 	add.w	r4, r4, #1
  404d6e:	4638      	mov	r0, r7
  404d70:	5d29      	ldrb	r1, [r5, r4]
  404d72:	47b0      	blx	r6
  404d74:	f104 0401 	add.w	r4, r4, #1
	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);

	printf("\r\n    HMAC output:   ");
	for(i=0;i<SZ_DIGEST;i++)
  404d78:	2c14      	cmp	r4, #20
  404d7a:	d1f3      	bne.n	404d64 <dumpHMACparms+0x1b4>
		printf("%02X ", HMACoutBuf[i]);

	printf("\r\n");
  404d7c:	f64e 50e0 	movw	r0, #60896	; 0xede0
  404d80:	f2c0 0040 	movt	r0, #64	; 0x40
  404d84:	f649 1175 	movw	r1, #39285	; 0x9975
  404d88:	f2c0 0140 	movt	r1, #64	; 0x40
  404d8c:	4788      	blx	r1
}
  404d8e:	b003      	add	sp, #12
  404d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d94:	2e00      	cmp	r6, #0
  404d96:	d08c      	beq.n	404cb2 <dumpHMACparms+0x102>
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.nonceOdd[i]);
  404d98:	4650      	mov	r0, sl
  404d9a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  404d9e:	47b8      	blx	r7
	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
  404da0:	454c      	cmp	r4, r9
  404da2:	d186      	bne.n	404cb2 <dumpHMACparms+0x102>
  404da4:	e791      	b.n	404cca <dumpHMACparms+0x11a>
  404da6:	2e00      	cmp	r6, #0
  404da8:	f43f af55 	beq.w	404c56 <dumpHMACparms+0xa6>
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);
  404dac:	4650      	mov	r0, sl
  404dae:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  404db2:	47b8      	blx	r7
	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
  404db4:	455c      	cmp	r4, fp
  404db6:	f47f af4e 	bne.w	404c56 <dumpHMACparms+0xa6>
  404dba:	e758      	b.n	404c6e <dumpHMACparms+0xbe>
  404dbc:	20002b63 	.word	0x20002b63
  404dc0:	20002b77 	.word	0x20002b77
  404dc4:	20002b8b 	.word	0x20002b8b

00404dc8 <outAuthHandler>:
	return 0;
}
/*******************************************************************************************/
// checks output HMAC, updates authSession even nonce(s)
uint8_t outAuthHandler(uint8_t numAuths, uint8_t numOutHandles)
{
  404dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dcc:	b083      	sub	sp, #12
  404dce:	4606      	mov	r6, r0
  404dd0:	460c      	mov	r4, r1
	outAuth		*poutAuth;
	hashContext *ctx = (hashContext*) workBuf3;
	TPM_return	*pTPM_return = (TPM_return*) xferBuf;
	bool		passFlag = true;

	printf("\r\noutAuthHandler...");
  404dd2:	f24e 40ec 	movw	r0, #58604	; 0xe4ec
  404dd6:	f2c0 0040 	movt	r0, #64	; 0x40
  404dda:	f649 1575 	movw	r5, #39285	; 0x9975
  404dde:	f2c0 0540 	movt	r5, #64	; 0x40
  404de2:	47a8      	blx	r5
	
	printf("\r\n    numAuths: %d", numAuths); 
  404de4:	f24e 5000 	movw	r0, #58624	; 0xe500
  404de8:	f2c0 0040 	movt	r0, #64	; 0x40
  404dec:	4631      	mov	r1, r6
  404dee:	47a8      	blx	r5
	
	
 	printf("\r\n    numOutHandles: %d", numOutHandles);
  404df0:	f24e 5014 	movw	r0, #58644	; 0xe514
  404df4:	f2c0 0040 	movt	r0, #64	; 0x40
  404df8:	4621      	mov	r1, r4
  404dfa:	47a8      	blx	r5
	

	// grab paramSize for later use
	paramSize = convertArrayToLong(pTPM_return->paramSize);
  404dfc:	48bd      	ldr	r0, [pc, #756]	; (4050f4 <outAuthHandler+0x32c>)
  404dfe:	f249 43f5 	movw	r3, #38133	; 0x94f5
  404e02:	f2c0 0340 	movt	r3, #64	; 0x40
  404e06:	4798      	blx	r3
  404e08:	fa1f f980 	uxth.w	r9, r0

	// figure out where the payload starts...
	switch (numOutHandles) {
  404e0c:	2c01      	cmp	r4, #1
  404e0e:	d015      	beq.n	404e3c <outAuthHandler+0x74>
  404e10:	b18c      	cbz	r4, 404e36 <outAuthHandler+0x6e>
  404e12:	2c02      	cmp	r4, #2
  404e14:	d102      	bne.n	404e1c <outAuthHandler+0x54>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
			break;
		case 2:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND2_SIZE;
  404e16:	f04f 0412 	mov.w	r4, #18
			break;
  404e1a:	e011      	b.n	404e40 <outAuthHandler+0x78>
		default:
			printf("\r\n    illegal numOutHandles: %d", numOutHandles);
  404e1c:	f24e 502c 	movw	r0, #58668	; 0xe52c
  404e20:	f2c0 0040 	movt	r0, #64	; 0x40
  404e24:	4621      	mov	r1, r4
  404e26:	f649 1275 	movw	r2, #39285	; 0x9975
  404e2a:	f2c0 0240 	movt	r2, #64	; 0x40
  404e2e:	4790      	blx	r2
			
			return -1;
  404e30:	f04f 00ff 	mov.w	r0, #255	; 0xff
  404e34:	e15b      	b.n	4050ee <outAuthHandler+0x326>

	// figure out where the payload starts...
	switch (numOutHandles) {

		case 0:
			payloadStart_offset =  PAYLOAD_START_OFF;
  404e36:	f04f 040a 	mov.w	r4, #10
  404e3a:	e001      	b.n	404e40 <outAuthHandler+0x78>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
  404e3c:	f04f 040e 	mov.w	r4, #14
			printf("\r\n    illegal numOutHandles: %d", numOutHandles);
			
			return -1;
	};

	printf("\r\n    payloadStart_offset: %d", payloadStart_offset);
  404e40:	f24e 504c 	movw	r0, #58700	; 0xe54c
  404e44:	f2c0 0040 	movt	r0, #64	; 0x40
  404e48:	4621      	mov	r1, r4
  404e4a:	f649 1775 	movw	r7, #39285	; 0x9975
  404e4e:	f2c0 0740 	movt	r7, #64	; 0x40
  404e52:	47b8      	blx	r7
	

	// calculate bytesToHash
	bytesToHash = numBytes - payloadStart_offset - SZ_OUTAUTH * numAuths;
  404e54:	ebc6 28c6 	rsb	r8, r6, r6, lsl #11
  404e58:	ebc6 0088 	rsb	r0, r6, r8, lsl #2
  404e5c:	ebc6 01c0 	rsb	r1, r6, r0, lsl #3
  404e60:	fa1f f881 	uxth.w	r8, r1
  404e64:	f642 35a2 	movw	r5, #11170	; 0x2ba2
  404e68:	f2c2 0500 	movt	r5, #8192	; 0x2000
  404e6c:	f8b5 a000 	ldrh.w	sl, [r5]
  404e70:	eb08 030a 	add.w	r3, r8, sl
  404e74:	1b1a      	subs	r2, r3, r4
	printf("\r\n    bytesToHash(2): %d\r\n", bytesToHash);
  404e76:	fa1f fa82 	uxth.w	sl, r2
  404e7a:	f24e 506c 	movw	r0, #58732	; 0xe56c
  404e7e:	f2c0 0040 	movt	r0, #64	; 0x40
  404e82:	4651      	mov	r1, sl
  404e84:	47b8      	blx	r7
	

	// now do the output digest -- used for all auth calculations
	sha1_start( ctx );
  404e86:	f642 34a8 	movw	r4, #11176	; 0x2ba8
  404e8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
  404e8e:	4620      	mov	r0, r4
  404e90:	f247 7115 	movw	r1, #30485	; 0x7715
  404e94:	f2c0 0140 	movt	r1, #64	; 0x40
  404e98:	4788      	blx	r1
	sha1_update( ctx, pTPM_return->returnCode, sizeof(pTPM_return->returnCode) );		// return code
  404e9a:	f8df b25c 	ldr.w	fp, [pc, #604]	; 4050f8 <outAuthHandler+0x330>
  404e9e:	4620      	mov	r0, r4
  404ea0:	4659      	mov	r1, fp
  404ea2:	f04f 0204 	mov.w	r2, #4
  404ea6:	f647 45c1 	movw	r5, #31937	; 0x7cc1
  404eaa:	f2c0 0540 	movt	r5, #64	; 0x40
  404eae:	47a8      	blx	r5
	sha1_update( ctx, ordinal, sizeof(ordinal) );										// ordinal
  404eb0:	4620      	mov	r0, r4
  404eb2:	f642 41a8 	movw	r1, #11432	; 0x2ca8
  404eb6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  404eba:	f04f 0204 	mov.w	r2, #4
  404ebe:	47a8      	blx	r5
	sha1_update( ctx, &pTPM_return->payLoad, bytesToHash );								// rest of payload
  404ec0:	4620      	mov	r0, r4
  404ec2:	f10b 0104 	add.w	r1, fp, #4
  404ec6:	4652      	mov	r2, sl
  404ec8:	47a8      	blx	r5
	sha1_finish( ctx, HMACBuf.paramDigest );
  404eca:	f642 3564 	movw	r5, #11108	; 0x2b64
  404ece:	f2c2 0500 	movt	r5, #8192	; 0x2000
  404ed2:	4620      	mov	r0, r4
  404ed4:	4629      	mov	r1, r5
  404ed6:	f647 3361 	movw	r3, #31585	; 0x7b61
  404eda:	f2c0 0340 	movt	r3, #64	; 0x40
  404ede:	4798      	blx	r3
	/********************************
	 * authSession[0] calculations	*
	 ********************************/

	// setup authSession[0] overlay
	authSessionOffset = paramSize - numAuths * SZ_OUTAUTH;
  404ee0:	eb09 0008 	add.w	r0, r9, r8
  404ee4:	fa1f f880 	uxth.w	r8, r0
	poutAuth = (outAuth*) &xferBuf[authSessionOffset];
  404ee8:	f242 4248 	movw	r2, #9288	; 0x2448
  404eec:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404ef0:	eb08 0402 	add.w	r4, r8, r2

	// grab the new nonceEven from the TPM output
	memmove(	authSessions[0].nonceEven,
  404ef4:	f242 32c8 	movw	r2, #9160	; 0x23c8
  404ef8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  404efc:	f8d4 c000 	ldr.w	ip, [r4]
  404f00:	f8d4 e004 	ldr.w	lr, [r4, #4]
  404f04:	68a3      	ldr	r3, [r4, #8]
  404f06:	68e1      	ldr	r1, [r4, #12]
  404f08:	f8c2 c004 	str.w	ip, [r2, #4]
  404f0c:	f8c2 e008 	str.w	lr, [r2, #8]
  404f10:	60d3      	str	r3, [r2, #12]
  404f12:	6111      	str	r1, [r2, #16]
  404f14:	6920      	ldr	r0, [r4, #16]
  404f16:	6150      	str	r0, [r2, #20]
				poutAuth->nonceEven,
				sizeof(authSessions[0].nonceEven) );

	// setup the HMAC calculation for authSession[0]
	memmove(HMACBuf.nonceEven, authSessions[0].nonceEven, sizeof(HMACBuf.nonceEven));
  404f18:	f8d2 9004 	ldr.w	r9, [r2, #4]
  404f1c:	f8d2 c008 	ldr.w	ip, [r2, #8]
  404f20:	f8d2 e00c 	ldr.w	lr, [r2, #12]
  404f24:	6913      	ldr	r3, [r2, #16]
  404f26:	f8c5 9014 	str.w	r9, [r5, #20]
  404f2a:	f8c5 c018 	str.w	ip, [r5, #24]
  404f2e:	f8c5 e01c 	str.w	lr, [r5, #28]
  404f32:	622b      	str	r3, [r5, #32]
  404f34:	6951      	ldr	r1, [r2, #20]
  404f36:	6269      	str	r1, [r5, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[0].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  404f38:	4613      	mov	r3, r2
  404f3a:	f853 9f18 	ldr.w	r9, [r3, #24]!
  404f3e:	f8d3 c004 	ldr.w	ip, [r3, #4]
  404f42:	f8d3 e008 	ldr.w	lr, [r3, #8]
  404f46:	68d8      	ldr	r0, [r3, #12]
  404f48:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404f4c:	f8c5 c02c 	str.w	ip, [r5, #44]	; 0x2c
  404f50:	f8c5 e030 	str.w	lr, [r5, #48]	; 0x30
  404f54:	6368      	str	r0, [r5, #52]	; 0x34
  404f56:	6919      	ldr	r1, [r3, #16]
  404f58:	63a9      	str	r1, [r5, #56]	; 0x38
	HMACBuf.contAuth = poutAuth->contAuth;
  404f5a:	7d23      	ldrb	r3, [r4, #20]
  404f5c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c

	// now do the authSession[0] HMAC
	sha1_hmac(	authSessions[0].HMACKey,
  404f60:	f642 2964 	movw	r9, #10852	; 0x2a64
  404f64:	f2c2 0900 	movt	r9, #8192	; 0x2000
  404f68:	f8cd 9000 	str.w	r9, [sp]
  404f6c:	f102 002c 	add.w	r0, r2, #44	; 0x2c
  404f70:	f04f 0114 	mov.w	r1, #20
  404f74:	462a      	mov	r2, r5
  404f76:	f04f 033d 	mov.w	r3, #61	; 0x3d
  404f7a:	f248 050d 	movw	r5, #32781	; 0x800d
  404f7e:	f2c0 0540 	movt	r5, #64	; 0x40
  404f82:	47a8      	blx	r5
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(0, workBuf2);
  404f84:	f04f 0000 	mov.w	r0, #0
  404f88:	4649      	mov	r1, r9
  404f8a:	f644 32b1 	movw	r2, #19377	; 0x4bb1
  404f8e:	f2c0 0240 	movt	r2, #64	; 0x40
  404f92:	4790      	blx	r2

	// validate the output HMAC
	printf("\r\nauthSession[0] HMAC validation ");
  404f94:	f24e 5088 	movw	r0, #58760	; 0xe588
  404f98:	f2c0 0040 	movt	r0, #64	; 0x40
  404f9c:	47b8      	blx	r7
	if( memcmp(workBuf2, poutAuth->HMACout, sizeof(poutAuth->HMACout)) )
  404f9e:	4648      	mov	r0, r9
  404fa0:	f104 0115 	add.w	r1, r4, #21
  404fa4:	f04f 0214 	mov.w	r2, #20
  404fa8:	f649 13f5 	movw	r3, #39413	; 0x99f5
  404fac:	f2c0 0340 	movt	r3, #64	; 0x40
  404fb0:	4798      	blx	r3
  404fb2:	b128      	cbz	r0, 404fc0 <outAuthHandler+0x1f8>
	{
		printf("failed");
  404fb4:	f24e 50ac 	movw	r0, #58796	; 0xe5ac
  404fb8:	f2c0 0040 	movt	r0, #64	; 0x40
  404fbc:	47b8      	blx	r7
  404fbe:	e008      	b.n	404fd2 <outAuthHandler+0x20a>
		passFlag = false;
	}
	else
		printf("passed");
  404fc0:	f24e 50b4 	movw	r0, #58804	; 0xe5b4
  404fc4:	f2c0 0040 	movt	r0, #64	; 0x40
  404fc8:	f649 1175 	movw	r1, #39285	; 0x9975
  404fcc:	f2c0 0140 	movt	r1, #64	; 0x40
  404fd0:	4788      	blx	r1

	printf("\r\n");
  404fd2:	f64e 50e0 	movw	r0, #60896	; 0xede0
  404fd6:	f2c0 0040 	movt	r0, #64	; 0x40
  404fda:	f649 1375 	movw	r3, #39285	; 0x9975
  404fde:	f2c0 0340 	movt	r3, #64	; 0x40
  404fe2:	4798      	blx	r3

	if(numAuths == 2)
  404fe4:	2e02      	cmp	r6, #2
  404fe6:	d177      	bne.n	4050d8 <outAuthHandler+0x310>
		/********************************
		 * authSession[1] calculations	*
		 ********************************/

	// setup authSession[1] overlay
	authSessionOffset = paramSize - (numAuths-1) * SZ_OUTAUTH;
  404fe8:	f108 0629 	add.w	r6, r8, #41	; 0x29
	poutAuth = (outAuth*) &xferBuf[authSessionOffset];
  404fec:	f242 4748 	movw	r7, #9288	; 0x2448
  404ff0:	f2c2 0700 	movt	r7, #8192	; 0x2000
  404ff4:	fa17 f886 	uxtah	r8, r7, r6

	// grab the new nonceEven from the TPM output
	memmove(	authSessions[1].nonceEven,
  404ff8:	f242 34c8 	movw	r4, #9160	; 0x23c8
  404ffc:	f2c2 0400 	movt	r4, #8192	; 0x2000
  405000:	f8d8 5000 	ldr.w	r5, [r8]
  405004:	f8d8 0004 	ldr.w	r0, [r8, #4]
  405008:	f8d8 1008 	ldr.w	r1, [r8, #8]
  40500c:	f8d8 200c 	ldr.w	r2, [r8, #12]
  405010:	6465      	str	r5, [r4, #68]	; 0x44
  405012:	64a0      	str	r0, [r4, #72]	; 0x48
  405014:	64e1      	str	r1, [r4, #76]	; 0x4c
  405016:	6522      	str	r2, [r4, #80]	; 0x50
  405018:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40501c:	6563      	str	r3, [r4, #84]	; 0x54
				poutAuth->nonceEven,
				sizeof(authSessions[1].nonceEven) );

	// setup the HMAC calculation for authSession[1]
	memmove(HMACBuf.nonceEven, authSessions[1].nonceEven, sizeof(HMACBuf.nonceEven));
  40501e:	f642 3264 	movw	r2, #11108	; 0x2b64
  405022:	f2c2 0200 	movt	r2, #8192	; 0x2000
  405026:	6c67      	ldr	r7, [r4, #68]	; 0x44
  405028:	6ca6      	ldr	r6, [r4, #72]	; 0x48
  40502a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
  40502c:	6d20      	ldr	r0, [r4, #80]	; 0x50
  40502e:	6157      	str	r7, [r2, #20]
  405030:	6196      	str	r6, [r2, #24]
  405032:	61d5      	str	r5, [r2, #28]
  405034:	6210      	str	r0, [r2, #32]
  405036:	6d61      	ldr	r1, [r4, #84]	; 0x54
  405038:	6251      	str	r1, [r2, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[1].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  40503a:	4623      	mov	r3, r4
  40503c:	f853 7f58 	ldr.w	r7, [r3, #88]!
  405040:	685e      	ldr	r6, [r3, #4]
  405042:	689d      	ldr	r5, [r3, #8]
  405044:	68d8      	ldr	r0, [r3, #12]
  405046:	6297      	str	r7, [r2, #40]	; 0x28
  405048:	62d6      	str	r6, [r2, #44]	; 0x2c
  40504a:	6315      	str	r5, [r2, #48]	; 0x30
  40504c:	6350      	str	r0, [r2, #52]	; 0x34
  40504e:	6919      	ldr	r1, [r3, #16]
  405050:	6391      	str	r1, [r2, #56]	; 0x38
	HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  405052:	f04f 0300 	mov.w	r3, #0
  405056:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c

	// now do the authSession[1] HMAC
	sha1_hmac(	authSessions[1].HMACKey,
  40505a:	f642 2564 	movw	r5, #10852	; 0x2a64
  40505e:	f2c2 0500 	movt	r5, #8192	; 0x2000
  405062:	9500      	str	r5, [sp, #0]
  405064:	f104 006c 	add.w	r0, r4, #108	; 0x6c
  405068:	f04f 0114 	mov.w	r1, #20
  40506c:	f04f 033d 	mov.w	r3, #61	; 0x3d
  405070:	f248 040d 	movw	r4, #32781	; 0x800d
  405074:	f2c0 0440 	movt	r4, #64	; 0x40
  405078:	47a0      	blx	r4
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(1, workBuf2);
  40507a:	f04f 0001 	mov.w	r0, #1
  40507e:	4629      	mov	r1, r5
  405080:	f644 32b1 	movw	r2, #19377	; 0x4bb1
  405084:	f2c0 0240 	movt	r2, #64	; 0x40
  405088:	4790      	blx	r2

		// validate the output HMAC
		printf( "\r\nauthSession[1] HMAC validation ");
  40508a:	f24e 50bc 	movw	r0, #58812	; 0xe5bc
  40508e:	f2c0 0040 	movt	r0, #64	; 0x40
  405092:	f649 1175 	movw	r1, #39285	; 0x9975
  405096:	f2c0 0140 	movt	r1, #64	; 0x40
  40509a:	4788      	blx	r1
		if( memcmp(workBuf2, poutAuth->HMACout, sizeof(poutAuth->HMACout)) )
  40509c:	4628      	mov	r0, r5
  40509e:	f108 0115 	add.w	r1, r8, #21
  4050a2:	f04f 0214 	mov.w	r2, #20
  4050a6:	f649 13f5 	movw	r3, #39413	; 0x99f5
  4050aa:	f2c0 0340 	movt	r3, #64	; 0x40
  4050ae:	4798      	blx	r3
  4050b0:	b148      	cbz	r0, 4050c6 <outAuthHandler+0x2fe>
		{
			printf("failed");
  4050b2:	f24e 50ac 	movw	r0, #58796	; 0xe5ac
  4050b6:	f2c0 0040 	movt	r0, #64	; 0x40
  4050ba:	f649 1175 	movw	r1, #39285	; 0x9975
  4050be:	f2c0 0140 	movt	r1, #64	; 0x40
  4050c2:	4788      	blx	r1
  4050c4:	e008      	b.n	4050d8 <outAuthHandler+0x310>
			passFlag = false;
		}
		else
			printf("passed");
  4050c6:	f24e 50b4 	movw	r0, #58804	; 0xe5b4
  4050ca:	f2c0 0040 	movt	r0, #64	; 0x40
  4050ce:	f649 1275 	movw	r2, #39285	; 0x9975
  4050d2:	f2c0 0240 	movt	r2, #64	; 0x40
  4050d6:	4790      	blx	r2
	}

	printf("\r\n");
  4050d8:	f64e 50e0 	movw	r0, #60896	; 0xede0
  4050dc:	f2c0 0040 	movt	r0, #64	; 0x40
  4050e0:	f649 1375 	movw	r3, #39285	; 0x9975
  4050e4:	f2c0 0340 	movt	r3, #64	; 0x40
  4050e8:	4798      	blx	r3

	return passFlag = true ? false : true; 	// invert sense
  4050ea:	f04f 0000 	mov.w	r0, #0
}
  4050ee:	b003      	add	sp, #12
  4050f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050f4:	2000244a 	.word	0x2000244a
  4050f8:	2000244e 	.word	0x2000244e

004050fc <inAuthHandler>:
#include "physical.h"
#include "authHandler.h"


uint8_t inAuthHandler(uint8_t numAuths, uint8_t numInHandles)
{
  4050fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405100:	b085      	sub	sp, #20
  405102:	4604      	mov	r4, r0
  405104:	460e      	mov	r6, r1

	authHandle1_offset = authHandle2_offset = payloadStart_offset = 0;

	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\n\r\ninAuthHandler...");
  405106:	f24e 50e0 	movw	r0, #58848	; 0xe5e0
  40510a:	f2c0 0040 	movt	r0, #64	; 0x40
  40510e:	f649 1575 	movw	r5, #39285	; 0x9975
  405112:	f2c0 0540 	movt	r5, #64	; 0x40
  405116:	47a8      	blx	r5
	
    printf("\r\n    numAuths: %d", numAuths);
  405118:	f24e 5000 	movw	r0, #58624	; 0xe500
  40511c:	f2c0 0040 	movt	r0, #64	; 0x40
  405120:	4621      	mov	r1, r4
  405122:	47a8      	blx	r5
 	 
 
 	printf("\r\n    numInHandles: %d", numInHandles);
  405124:	f24e 50f8 	movw	r0, #58872	; 0xe5f8
  405128:	f2c0 0040 	movt	r0, #64	; 0x40
  40512c:	4631      	mov	r1, r6
  40512e:	47a8      	blx	r5
	

	// figure out where the auth handle(s) are...
	switch (numAuths) {
  405130:	2c01      	cmp	r4, #1
  405132:	d005      	beq.n	405140 <inAuthHandler+0x44>
  405134:	2c00      	cmp	r4, #0
  405136:	f000 817f 	beq.w	405438 <inAuthHandler+0x33c>
  40513a:	2c02      	cmp	r4, #2
  40513c:	d135      	bne.n	4051aa <inAuthHandler+0xae>
  40513e:	e016      	b.n	40516e <inAuthHandler+0x72>

		case 0:
			return 0;
		case 1:
			authHandle1_offset = numBytes - AUTH1_SIZE;
  405140:	f642 33a2 	movw	r3, #11170	; 0x2ba2
  405144:	f2c2 0300 	movt	r3, #8192	; 0x2000
  405148:	8818      	ldrh	r0, [r3, #0]
  40514a:	f1a0 012d 	sub.w	r1, r0, #45	; 0x2d
  40514e:	fa1f f981 	uxth.w	r9, r1
			
			printf("\r\n    authHandle1_offset: %d", authHandle1_offset);
  405152:	f24e 6010 	movw	r0, #58896	; 0xe610
  405156:	f2c0 0040 	movt	r0, #64	; 0x40
  40515a:	4649      	mov	r1, r9
  40515c:	f649 1275 	movw	r2, #39285	; 0x9975
  405160:	f2c0 0240 	movt	r2, #64	; 0x40
  405164:	4790      	blx	r2
{

	uint16_t	authHandle1_offset, authHandle2_offset, payloadStart_offset;
	uint16_t	bytesToHash;

	authHandle1_offset = authHandle2_offset = payloadStart_offset = 0;
  405166:	f04f 0300 	mov.w	r3, #0
  40516a:	9303      	str	r3, [sp, #12]
			authHandle1_offset = numBytes - AUTH1_SIZE;
			
			printf("\r\n    authHandle1_offset: %d", authHandle1_offset);
			

			break;
  40516c:	e02a      	b.n	4051c4 <inAuthHandler+0xc8>
		case 2:
			authHandle1_offset = numBytes - AUTH2_SIZE;
  40516e:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  405172:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405176:	8801      	ldrh	r1, [r0, #0]
  405178:	f1a1 095a 	sub.w	r9, r1, #90	; 0x5a
  40517c:	fa1f f989 	uxth.w	r9, r9
			authHandle2_offset = numBytes - AUTH1_SIZE;
  405180:	f1a1 012d 	sub.w	r1, r1, #45	; 0x2d
  405184:	b28a      	uxth	r2, r1
  405186:	9203      	str	r2, [sp, #12]
			
 			printf("\r\n    authHandle1_offset: %d", authHandle1_offset); 
  405188:	f24e 6010 	movw	r0, #58896	; 0xe610
  40518c:	f2c0 0040 	movt	r0, #64	; 0x40
  405190:	4649      	mov	r1, r9
  405192:	f649 1575 	movw	r5, #39285	; 0x9975
  405196:	f2c0 0540 	movt	r5, #64	; 0x40
  40519a:	47a8      	blx	r5
			

 			printf("\r\n    authHandle2_offset: %d", authHandle2_offset);
  40519c:	f24e 6030 	movw	r0, #58928	; 0xe630
  4051a0:	f2c0 0040 	movt	r0, #64	; 0x40
  4051a4:	9903      	ldr	r1, [sp, #12]
  4051a6:	47a8      	blx	r5
			
			break;
  4051a8:	e00c      	b.n	4051c4 <inAuthHandler+0xc8>
		default:
		
			printf("\r\n    illegal numAuths: %d", numAuths);
  4051aa:	f24e 6050 	movw	r0, #58960	; 0xe650
  4051ae:	f2c0 0040 	movt	r0, #64	; 0x40
  4051b2:	4621      	mov	r1, r4
  4051b4:	f649 1375 	movw	r3, #39285	; 0x9975
  4051b8:	f2c0 0340 	movt	r3, #64	; 0x40
  4051bc:	4798      	blx	r3
			
			return -1;
  4051be:	f04f 00ff 	mov.w	r0, #255	; 0xff
  4051c2:	e13e      	b.n	405442 <inAuthHandler+0x346>
	};

	// figure out where the input digest starts...
	switch (numInHandles) {
  4051c4:	2e01      	cmp	r6, #1
  4051c6:	d015      	beq.n	4051f4 <inAuthHandler+0xf8>
  4051c8:	b18e      	cbz	r6, 4051ee <inAuthHandler+0xf2>
  4051ca:	2e02      	cmp	r6, #2
  4051cc:	d102      	bne.n	4051d4 <inAuthHandler+0xd8>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
			break;
		case 2:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND2_SIZE;
  4051ce:	f04f 0712 	mov.w	r7, #18
			break;
  4051d2:	e011      	b.n	4051f8 <inAuthHandler+0xfc>
		default:
			printf("\r\n    illegal numInHandles: %d", numInHandles); 
  4051d4:	f24e 606c 	movw	r0, #58988	; 0xe66c
  4051d8:	f2c0 0040 	movt	r0, #64	; 0x40
  4051dc:	4631      	mov	r1, r6
  4051de:	f649 1275 	movw	r2, #39285	; 0x9975
  4051e2:	f2c0 0240 	movt	r2, #64	; 0x40
  4051e6:	4790      	blx	r2
				
			return -1;
  4051e8:	f04f 00ff 	mov.w	r0, #255	; 0xff
  4051ec:	e129      	b.n	405442 <inAuthHandler+0x346>

	// figure out where the input digest starts...
	switch (numInHandles) {

		case 0:
			payloadStart_offset =  PAYLOAD_START_OFF;
  4051ee:	f04f 070a 	mov.w	r7, #10
  4051f2:	e001      	b.n	4051f8 <inAuthHandler+0xfc>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
  4051f4:	f04f 070e 	mov.w	r7, #14
			printf("\r\n    illegal numInHandles: %d", numInHandles); 
				
			return -1;
	};

	printf("\r\n    payloadStart_offset: %d", payloadStart_offset); 
  4051f8:	f24e 504c 	movw	r0, #58700	; 0xe54c
  4051fc:	f2c0 0040 	movt	r0, #64	; 0x40
  405200:	4639      	mov	r1, r7
  405202:	f649 1575 	movw	r5, #39285	; 0x9975
  405206:	f2c0 0540 	movt	r5, #64	; 0x40
  40520a:	47a8      	blx	r5
	

	// calculate bytesToHash
	bytesToHash = numBytes - (numAuths * SZ_INAUTH) - payloadStart_offset;
  40520c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
  405210:	ebaa 160a 	sub.w	r6, sl, sl, lsl #4
  405214:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  405218:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40521c:	8801      	ldrh	r1, [r0, #0]
  40521e:	1873      	adds	r3, r6, r1
  405220:	1bda      	subs	r2, r3, r7
	printf("\r\n    bytesToHash(1): %d\r\n", bytesToHash);
  405222:	fa1f fb82 	uxth.w	fp, r2
  405226:	f24e 608c 	movw	r0, #59020	; 0xe68c
  40522a:	f2c0 0040 	movt	r0, #64	; 0x40
  40522e:	4659      	mov	r1, fp
  405230:	47a8      	blx	r5
	

	// grab the ordinal for output auth calculation
	memmove( ordinal, &xferBuf[ORD_OFFSET], sizeof(ordinal) );
  405232:	f642 48a8 	movw	r8, #11432	; 0x2ca8
  405236:	f2c2 0800 	movt	r8, #8192	; 0x2000
  40523a:	f242 4648 	movw	r6, #9288	; 0x2448
  40523e:	f2c2 0600 	movt	r6, #8192	; 0x2000
  405242:	f8d6 5006 	ldr.w	r5, [r6, #6]
  405246:	f8c8 5000 	str.w	r5, [r8]

	// now do the input digest
	sha1_start( ctx );
  40524a:	f642 35a8 	movw	r5, #11176	; 0x2ba8
  40524e:	f2c2 0500 	movt	r5, #8192	; 0x2000
  405252:	4628      	mov	r0, r5
  405254:	f247 7115 	movw	r1, #30485	; 0x7715
  405258:	f2c0 0140 	movt	r1, #64	; 0x40
  40525c:	4788      	blx	r1
	sha1_update( ctx, ordinal, sizeof(ordinal) );					// always do the ordinal
  40525e:	4628      	mov	r0, r5
  405260:	4641      	mov	r1, r8
  405262:	f04f 0204 	mov.w	r2, #4
  405266:	f647 4ac1 	movw	sl, #31937	; 0x7cc1
  40526a:	f2c0 0a40 	movt	sl, #64	; 0x40
  40526e:	47d0      	blx	sl
	sha1_update( ctx, &xferBuf[payloadStart_offset], bytesToHash );	// rest of payload
  405270:	4628      	mov	r0, r5
  405272:	19f1      	adds	r1, r6, r7
  405274:	465a      	mov	r2, fp
  405276:	47d0      	blx	sl
	sha1_finish( ctx, HMACBuf.paramDigest );
  405278:	f642 3764 	movw	r7, #11108	; 0x2b64
  40527c:	f2c2 0700 	movt	r7, #8192	; 0x2000
  405280:	4628      	mov	r0, r5
  405282:	4639      	mov	r1, r7
  405284:	f647 3361 	movw	r3, #31585	; 0x7b61
  405288:	f2c0 0340 	movt	r3, #64	; 0x40
  40528c:	4798      	blx	r3

	// setup the HMAC calculation
	memmove(HMACBuf.nonceEven, authSessions[0].nonceEven, sizeof(HMACBuf.nonceEven));
  40528e:	f242 3ac8 	movw	sl, #9160	; 0x23c8
  405292:	f2c2 0a00 	movt	sl, #8192	; 0x2000
  405296:	4652      	mov	r2, sl
  405298:	f852 ef04 	ldr.w	lr, [r2, #4]!
  40529c:	6855      	ldr	r5, [r2, #4]
  40529e:	6890      	ldr	r0, [r2, #8]
  4052a0:	68d1      	ldr	r1, [r2, #12]
  4052a2:	f8c7 e014 	str.w	lr, [r7, #20]
  4052a6:	61bd      	str	r5, [r7, #24]
  4052a8:	61f8      	str	r0, [r7, #28]
  4052aa:	6239      	str	r1, [r7, #32]
  4052ac:	6913      	ldr	r3, [r2, #16]
  4052ae:	627b      	str	r3, [r7, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[0].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  4052b0:	4655      	mov	r5, sl
  4052b2:	f855 cf18 	ldr.w	ip, [r5, #24]!
  4052b6:	6868      	ldr	r0, [r5, #4]
  4052b8:	68a9      	ldr	r1, [r5, #8]
  4052ba:	68ea      	ldr	r2, [r5, #12]
  4052bc:	f8c7 c028 	str.w	ip, [r7, #40]	; 0x28
  4052c0:	62f8      	str	r0, [r7, #44]	; 0x2c
  4052c2:	6339      	str	r1, [r7, #48]	; 0x30
  4052c4:	637a      	str	r2, [r7, #52]	; 0x34
  4052c6:	692b      	ldr	r3, [r5, #16]
  4052c8:	63bb      	str	r3, [r7, #56]	; 0x38
	HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  4052ca:	f04f 0b00 	mov.w	fp, #0
  4052ce:	f887 b03c 	strb.w	fp, [r7, #60]	; 0x3c

	// now do the HMAC
	sha1_hmac(	authSessions[0].HMACKey,
  4052d2:	f642 2864 	movw	r8, #10852	; 0x2a64
  4052d6:	f2c2 0800 	movt	r8, #8192	; 0x2000
  4052da:	f8cd 8000 	str.w	r8, [sp]
  4052de:	f10a 002c 	add.w	r0, sl, #44	; 0x2c
  4052e2:	f04f 0114 	mov.w	r1, #20
  4052e6:	463a      	mov	r2, r7
  4052e8:	f04f 033d 	mov.w	r3, #61	; 0x3d
  4052ec:	f248 050d 	movw	r5, #32781	; 0x800d
  4052f0:	f2c0 0540 	movt	r5, #64	; 0x40
  4052f4:	47a8      	blx	r5
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(0, workBuf2);
  4052f6:	4658      	mov	r0, fp
  4052f8:	4641      	mov	r1, r8
  4052fa:	f644 32b1 	movw	r2, #19377	; 0x4bb1
  4052fe:	f2c0 0240 	movt	r2, #64	; 0x40
  405302:	4790      	blx	r2

	// now assemble all the auth data for transmission to TPM

	// copy the authHandle to xferBuf
	memmove(&xferBuf[authHandle1_offset], authSessions[0].handle, SZ_HAND);
  405304:	eb09 0b06 	add.w	fp, r9, r6
  405308:	f8da 0000 	ldr.w	r0, [sl]
  40530c:	f849 0006 	str.w	r0, [r9, r6]

	// copy the oddNonce to xferBuf
	memmove(&xferBuf[authHandle1_offset+SZ_HAND], HMACBuf.nonceOdd, sizeof(HMACBuf.nonceOdd));
  405310:	f109 0504 	add.w	r5, r9, #4
  405314:	19ab      	adds	r3, r5, r6
  405316:	f8d7 a028 	ldr.w	sl, [r7, #40]	; 0x28
  40531a:	f8d7 c02c 	ldr.w	ip, [r7, #44]	; 0x2c
  40531e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  405320:	6b79      	ldr	r1, [r7, #52]	; 0x34
  405322:	f845 a006 	str.w	sl, [r5, r6]
  405326:	f8c3 c004 	str.w	ip, [r3, #4]
  40532a:	609a      	str	r2, [r3, #8]
  40532c:	60d9      	str	r1, [r3, #12]
  40532e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  405330:	6118      	str	r0, [r3, #16]

	// set the continueAuth flag
	xferBuf[authHandle1_offset+SZ_HAND+20] = HMACBuf.contAuth;
  405332:	f897 503c 	ldrb.w	r5, [r7, #60]	; 0x3c
  405336:	f88b 5018 	strb.w	r5, [fp, #24]

	// copy the HMAC to xferBuf
	memmove(&xferBuf[authHandle1_offset+SZ_HAND+20 + 1], workBuf2, 20);
  40533a:	f109 0919 	add.w	r9, r9, #25
  40533e:	eb09 0306 	add.w	r3, r9, r6
  405342:	f8d8 5000 	ldr.w	r5, [r8]
  405346:	f8d8 0004 	ldr.w	r0, [r8, #4]
  40534a:	f8d8 1008 	ldr.w	r1, [r8, #8]
  40534e:	f8d8 200c 	ldr.w	r2, [r8, #12]
  405352:	f849 5006 	str.w	r5, [r9, r6]
  405356:	6058      	str	r0, [r3, #4]
  405358:	6099      	str	r1, [r3, #8]
  40535a:	60da      	str	r2, [r3, #12]
  40535c:	f8d8 0010 	ldr.w	r0, [r8, #16]
  405360:	6118      	str	r0, [r3, #16]

	// deal with second authSession if present
	if(numAuths == 2)
  405362:	2c02      	cmp	r4, #2
  405364:	d16b      	bne.n	40543e <inAuthHandler+0x342>
	{
		// setup the HMAC calculation
		memmove(HMACBuf.nonceEven, authSessions[1].nonceEven, sizeof(HMACBuf.nonceEven));
  405366:	463e      	mov	r6, r7
  405368:	f242 37c8 	movw	r7, #9160	; 0x23c8
  40536c:	f2c2 0700 	movt	r7, #8192	; 0x2000
  405370:	463b      	mov	r3, r7
  405372:	f853 5f44 	ldr.w	r5, [r3, #68]!
  405376:	685c      	ldr	r4, [r3, #4]
  405378:	689a      	ldr	r2, [r3, #8]
  40537a:	68d9      	ldr	r1, [r3, #12]
  40537c:	6175      	str	r5, [r6, #20]
  40537e:	61b4      	str	r4, [r6, #24]
  405380:	61f2      	str	r2, [r6, #28]
  405382:	6231      	str	r1, [r6, #32]
  405384:	6918      	ldr	r0, [r3, #16]
  405386:	6270      	str	r0, [r6, #36]	; 0x24
		memmove(HMACBuf.nonceOdd, authSessions[1].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  405388:	463b      	mov	r3, r7
  40538a:	f853 5f58 	ldr.w	r5, [r3, #88]!
  40538e:	685c      	ldr	r4, [r3, #4]
  405390:	6899      	ldr	r1, [r3, #8]
  405392:	68da      	ldr	r2, [r3, #12]
  405394:	62b5      	str	r5, [r6, #40]	; 0x28
  405396:	62f4      	str	r4, [r6, #44]	; 0x2c
  405398:	6331      	str	r1, [r6, #48]	; 0x30
  40539a:	6372      	str	r2, [r6, #52]	; 0x34
  40539c:	6918      	ldr	r0, [r3, #16]
  40539e:	63b0      	str	r0, [r6, #56]	; 0x38
		HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  4053a0:	f04f 0800 	mov.w	r8, #0
  4053a4:	f886 803c 	strb.w	r8, [r6, #60]	; 0x3c

		// now do the HMAC
		sha1_hmac(	authSessions[1].HMACKey,
  4053a8:	f642 2564 	movw	r5, #10852	; 0x2a64
  4053ac:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4053b0:	9500      	str	r5, [sp, #0]
  4053b2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
  4053b6:	f04f 0114 	mov.w	r1, #20
  4053ba:	4632      	mov	r2, r6
  4053bc:	f04f 033d 	mov.w	r3, #61	; 0x3d
  4053c0:	f248 090d 	movw	r9, #32781	; 0x800d
  4053c4:	f2c0 0940 	movt	r9, #64	; 0x40
  4053c8:	47c8      	blx	r9
					(uint8_t*) &HMACBuf,
					sizeof(HMACBuf),
					workBuf2 );

		// display the HMAC parameters
		dumpHMACparms(1, workBuf2);
  4053ca:	f04f 0001 	mov.w	r0, #1
  4053ce:	4629      	mov	r1, r5
  4053d0:	f644 33b1 	movw	r3, #19377	; 0x4bb1
  4053d4:	f2c0 0340 	movt	r3, #64	; 0x40
  4053d8:	4798      	blx	r3

		// now assemble all the auth data for transmission to TPM

		// copy the authHandle to xferBuf
		memmove(&xferBuf[authHandle2_offset], authSessions[1].handle, SZ_HAND);
  4053da:	f242 4348 	movw	r3, #9288	; 0x2448
  4053de:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4053e2:	9c03      	ldr	r4, [sp, #12]
  4053e4:	18e0      	adds	r0, r4, r3
  4053e6:	6c3f      	ldr	r7, [r7, #64]	; 0x40
  4053e8:	9903      	ldr	r1, [sp, #12]
  4053ea:	50cf      	str	r7, [r1, r3]

		// copy the oddNonce to xferBuf
		memmove(&xferBuf[authHandle2_offset+SZ_HAND], HMACBuf.nonceOdd, sizeof(HMACBuf.nonceOdd));
  4053ec:	f101 0104 	add.w	r1, r1, #4
  4053f0:	18ca      	adds	r2, r1, r3
  4053f2:	f8d6 a028 	ldr.w	sl, [r6, #40]	; 0x28
  4053f6:	f8d6 902c 	ldr.w	r9, [r6, #44]	; 0x2c
  4053fa:	f8d6 c030 	ldr.w	ip, [r6, #48]	; 0x30
  4053fe:	6b74      	ldr	r4, [r6, #52]	; 0x34
  405400:	f841 a003 	str.w	sl, [r1, r3]
  405404:	f8c2 9004 	str.w	r9, [r2, #4]
  405408:	f8c2 c008 	str.w	ip, [r2, #8]
  40540c:	60d4      	str	r4, [r2, #12]
  40540e:	6bb7      	ldr	r7, [r6, #56]	; 0x38
  405410:	6117      	str	r7, [r2, #16]

		// set the continueAuth flag
		xferBuf[authHandle2_offset+SZ_HAND+20] = HMACBuf.contAuth;
  405412:	f896 603c 	ldrb.w	r6, [r6, #60]	; 0x3c
  405416:	7606      	strb	r6, [r0, #24]

		// copy the HMAC to xferBuf
		memmove(&xferBuf[authHandle2_offset+SZ_HAND+20 + 1], workBuf2, 20);
  405418:	9903      	ldr	r1, [sp, #12]
  40541a:	f101 0119 	add.w	r1, r1, #25
  40541e:	18ca      	adds	r2, r1, r3
  405420:	682f      	ldr	r7, [r5, #0]
  405422:	686e      	ldr	r6, [r5, #4]
  405424:	68ac      	ldr	r4, [r5, #8]
  405426:	68e8      	ldr	r0, [r5, #12]
  405428:	50cf      	str	r7, [r1, r3]
  40542a:	6056      	str	r6, [r2, #4]
  40542c:	6094      	str	r4, [r2, #8]
  40542e:	60d0      	str	r0, [r2, #12]
  405430:	692b      	ldr	r3, [r5, #16]
  405432:	6113      	str	r3, [r2, #16]
	}

	// dump what we're about to send
//	dumpXferBuf();

	return 0;
  405434:	4640      	mov	r0, r8
  405436:	e004      	b.n	405442 <inAuthHandler+0x346>

	// figure out where the auth handle(s) are...
	switch (numAuths) {

		case 0:
			return 0;
  405438:	f04f 0000 	mov.w	r0, #0
  40543c:	e001      	b.n	405442 <inAuthHandler+0x346>
	}

	// dump what we're about to send
//	dumpXferBuf();

	return 0;
  40543e:	f04f 0000 	mov.w	r0, #0
}
  405442:	b005      	add	sp, #20
  405444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405448 <findCommand>:
// 		
// 	}
}

TPM_Command *findCommand(const char *commandName)
{
  405448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40544c:	4607      	mov	r7, r0
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  40544e:	f240 6374 	movw	r3, #1652	; 0x674
  405452:	f2c2 0300 	movt	r3, #8192	; 0x2000
  405456:	f8b3 9000 	ldrh.w	r9, [r3]
  40545a:	f1b9 0f00 	cmp.w	r9, #0
  40545e:	d025      	beq.n	4054ac <findCommand+0x64>
	{
		pCommand = &commandTable[i];
  405460:	f240 3558 	movw	r5, #856	; 0x358
  405464:	f2c2 0500 	movt	r5, #8192	; 0x2000
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  405468:	f649 482d 	movw	r8, #39981	; 0x9c2d
  40546c:	f2c0 0840 	movt	r8, #64	; 0x40
  405470:	f109 30ff 	add.w	r0, r9, #4294967295
  405474:	f000 0a01 	and.w	sl, r0, #1
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pCommand = &commandTable[i];
  405478:	462e      	mov	r6, r5
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  40547a:	4638      	mov	r0, r7
  40547c:	6829      	ldr	r1, [r5, #0]
  40547e:	47c0      	blx	r8
  405480:	b9c8      	cbnz	r0, 4054b6 <findCommand+0x6e>
  405482:	e015      	b.n	4054b0 <findCommand+0x68>
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pCommand = &commandTable[i];
  405484:	ea4f 1304 	mov.w	r3, r4, lsl #4
  405488:	195e      	adds	r6, r3, r5
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  40548a:	4638      	mov	r0, r7
  40548c:	5959      	ldr	r1, [r3, r5]
  40548e:	47c0      	blx	r8
  405490:	b170      	cbz	r0, 4054b0 <findCommand+0x68>
  405492:	f104 0401 	add.w	r4, r4, #1
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pCommand = &commandTable[i];
  405496:	ea4f 1104 	mov.w	r1, r4, lsl #4
  40549a:	194e      	adds	r6, r1, r5
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  40549c:	4638      	mov	r0, r7
  40549e:	5949      	ldr	r1, [r1, r5]
  4054a0:	47c0      	blx	r8
  4054a2:	bb00      	cbnz	r0, 4054e6 <findCommand+0x9e>
  4054a4:	e004      	b.n	4054b0 <findCommand+0x68>
			return pCommand;
	}
	/* not found... */
	return (TPM_Command *) NULL;
  4054a6:	f04f 0600 	mov.w	r6, #0
  4054aa:	e001      	b.n	4054b0 <findCommand+0x68>
  4054ac:	f04f 0600 	mov.w	r6, #0
}
  4054b0:	4630      	mov	r0, r6
  4054b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
TPM_Command *findCommand(const char *commandName)
{
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  4054b6:	f04f 0400 	mov.w	r4, #0
  4054ba:	f104 0401 	add.w	r4, r4, #1
  4054be:	f1b9 0f01 	cmp.w	r9, #1
  4054c2:	d9f0      	bls.n	4054a6 <findCommand+0x5e>
  4054c4:	fa0f f18a 	sxth.w	r1, sl
  4054c8:	2900      	cmp	r1, #0
  4054ca:	d0db      	beq.n	405484 <findCommand+0x3c>
	{
		pCommand = &commandTable[i];
  4054cc:	eb05 1604 	add.w	r6, r5, r4, lsl #4
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  4054d0:	4638      	mov	r0, r7
  4054d2:	6831      	ldr	r1, [r6, #0]
  4054d4:	47c0      	blx	r8
  4054d6:	2800      	cmp	r0, #0
  4054d8:	d0ea      	beq.n	4054b0 <findCommand+0x68>
  4054da:	f104 0401 	add.w	r4, r4, #1
TPM_Command *findCommand(const char *commandName)
{
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  4054de:	b2a2      	uxth	r2, r4
  4054e0:	4591      	cmp	r9, r2
  4054e2:	d8cf      	bhi.n	405484 <findCommand+0x3c>
  4054e4:	e7df      	b.n	4054a6 <findCommand+0x5e>
  4054e6:	f104 0401 	add.w	r4, r4, #1
  4054ea:	b2a6      	uxth	r6, r4
  4054ec:	45b1      	cmp	r9, r6
  4054ee:	d8c9      	bhi.n	405484 <findCommand+0x3c>
  4054f0:	e7d9      	b.n	4054a6 <findCommand+0x5e>
  4054f2:	bf00      	nop

004054f4 <findFuncPtr>:
	return (TPM_Command *) NULL;
}


TPM_FuncPtr *findFuncPtr(const char *commandName)
{
  4054f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4054f8:	4607      	mov	r7, r0
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  4054fa:	f240 6374 	movw	r3, #1652	; 0x674
  4054fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
  405502:	f8b3 9000 	ldrh.w	r9, [r3]
  405506:	f1b9 0f00 	cmp.w	r9, #0
  40550a:	d025      	beq.n	405558 <findFuncPtr+0x64>
	{
		pFuncPtr = &FuncPtrTable[i];
  40550c:	f640 0594 	movw	r5, #2196	; 0x894
  405510:	f2c2 0500 	movt	r5, #8192	; 0x2000
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  405514:	f649 482d 	movw	r8, #39981	; 0x9c2d
  405518:	f2c0 0840 	movt	r8, #64	; 0x40
  40551c:	f109 30ff 	add.w	r0, r9, #4294967295
  405520:	f000 0a01 	and.w	sl, r0, #1
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pFuncPtr = &FuncPtrTable[i];
  405524:	462e      	mov	r6, r5
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  405526:	4638      	mov	r0, r7
  405528:	6829      	ldr	r1, [r5, #0]
  40552a:	47c0      	blx	r8
  40552c:	b9c8      	cbnz	r0, 405562 <findFuncPtr+0x6e>
  40552e:	e015      	b.n	40555c <findFuncPtr+0x68>
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pFuncPtr = &FuncPtrTable[i];
  405530:	eb05 06c4 	add.w	r6, r5, r4, lsl #3
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  405534:	4638      	mov	r0, r7
  405536:	f855 1034 	ldr.w	r1, [r5, r4, lsl #3]
  40553a:	47c0      	blx	r8
  40553c:	b170      	cbz	r0, 40555c <findFuncPtr+0x68>
  40553e:	f104 0401 	add.w	r4, r4, #1
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pFuncPtr = &FuncPtrTable[i];
  405542:	eb05 06c4 	add.w	r6, r5, r4, lsl #3
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  405546:	4638      	mov	r0, r7
  405548:	f855 1034 	ldr.w	r1, [r5, r4, lsl #3]
  40554c:	47c0      	blx	r8
  40554e:	bb00      	cbnz	r0, 405592 <findFuncPtr+0x9e>
  405550:	e004      	b.n	40555c <findFuncPtr+0x68>
		return pFuncPtr;
	}
	/* not found... */
	return (TPM_FuncPtr *) NULL;
  405552:	f04f 0600 	mov.w	r6, #0
  405556:	e001      	b.n	40555c <findFuncPtr+0x68>
  405558:	f04f 0600 	mov.w	r6, #0
}
  40555c:	4630      	mov	r0, r6
  40555e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
TPM_FuncPtr *findFuncPtr(const char *commandName)
{
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  405562:	f04f 0400 	mov.w	r4, #0
  405566:	f104 0401 	add.w	r4, r4, #1
  40556a:	f1b9 0f01 	cmp.w	r9, #1
  40556e:	d9f0      	bls.n	405552 <findFuncPtr+0x5e>
  405570:	fa0f f18a 	sxth.w	r1, sl
  405574:	2900      	cmp	r1, #0
  405576:	d0db      	beq.n	405530 <findFuncPtr+0x3c>
	{
		pFuncPtr = &FuncPtrTable[i];
  405578:	eb05 06c4 	add.w	r6, r5, r4, lsl #3
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  40557c:	4638      	mov	r0, r7
  40557e:	6831      	ldr	r1, [r6, #0]
  405580:	47c0      	blx	r8
  405582:	2800      	cmp	r0, #0
  405584:	d0ea      	beq.n	40555c <findFuncPtr+0x68>
  405586:	f104 0401 	add.w	r4, r4, #1
TPM_FuncPtr *findFuncPtr(const char *commandName)
{
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  40558a:	b2a2      	uxth	r2, r4
  40558c:	4591      	cmp	r9, r2
  40558e:	d8cf      	bhi.n	405530 <findFuncPtr+0x3c>
  405590:	e7df      	b.n	405552 <findFuncPtr+0x5e>
  405592:	f104 0401 	add.w	r4, r4, #1
  405596:	b2a6      	uxth	r6, r4
  405598:	45b1      	cmp	r9, r6
  40559a:	d8c9      	bhi.n	405530 <findFuncPtr+0x3c>
  40559c:	e7d9      	b.n	405552 <findFuncPtr+0x5e>
  40559e:	bf00      	nop

004055a0 <init_xferbuf>:
	return (TPM_FuncPtr *) NULL;
}

/*****************************************************************************************************/
void init_xferbuf()
{
  4055a0:	4b06      	ldr	r3, [pc, #24]	; (4055bc <init_xferbuf+0x1c>)
	/* not found... */
	return (TPM_FuncPtr *) NULL;
}

/*****************************************************************************************************/
void init_xferbuf()
  4055a2:	f503 6080 	add.w	r0, r3, #1024	; 0x400
{
	uint16_t	i;
	for(i=0; i<sizeof(xferBuf); i++)
		xferBuf[i]=0;
  4055a6:	f04f 0100 	mov.w	r1, #0
  4055aa:	f103 0201 	add.w	r2, r3, #1
  4055ae:	7059      	strb	r1, [r3, #1]
  4055b0:	f103 0302 	add.w	r3, r3, #2
  4055b4:	7051      	strb	r1, [r2, #1]

/*****************************************************************************************************/
void init_xferbuf()
{
	uint16_t	i;
	for(i=0; i<sizeof(xferBuf); i++)
  4055b6:	4283      	cmp	r3, r0
  4055b8:	d1f7      	bne.n	4055aa <init_xferbuf+0xa>
		xferBuf[i]=0;
}
  4055ba:	4770      	bx	lr
  4055bc:	20002447 	.word	0x20002447

004055c0 <genericFunc>:

/*****************************************************************************************************/


void genericFunc( TPM_Command *pCommand )
{
  4055c0:	b508      	push	{r3, lr}
	// generic send/receive routine (generally used for 0Auth commands)
	// can also be used for compliance mode (fixed) vectors
	// printf("\r\n    genericFunc called");

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4055c2:	f04f 0001 	mov.w	r0, #1
  4055c6:	4601      	mov	r1, r0
  4055c8:	f648 6391 	movw	r3, #36497	; 0x8e91
  4055cc:	f2c0 0340 	movt	r3, #64	; 0x40
  4055d0:	4798      	blx	r3
  4055d2:	bd08      	pop	{r3, pc}

004055d4 <_bindV20Func>:
	// call output auth Handler
	outAuthHandler(pCommand->numAuths, pCommand->numOutHandles);
}
/*****************************************************************************************************/
void _bindV20Func( TPM_Command *pCommand )
{
  4055d4:	b570      	push	{r4, r5, r6, lr}
	// fixme!  get rid of magic numbers...
	// expects pubKey in workBuf0, authData in workBuf1

	printf("\r\n    _bindV20Func called");
  4055d6:	f24e 7014 	movw	r0, #59156	; 0xe714
  4055da:	f2c0 0040 	movt	r0, #64	; 0x40
  4055de:	f649 1375 	movw	r3, #39285	; 0x9975
  4055e2:	f2c0 0340 	movt	r3, #64	; 0x40
  4055e6:	4798      	blx	r3

	// copy pubKey
	memmove(&xferBuf[14], workBuf0, 256);
  4055e8:	f242 4448 	movw	r4, #9288	; 0x2448
  4055ec:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4055f0:	f104 000e 	add.w	r0, r4, #14
  4055f4:	f642 1164 	movw	r1, #10596	; 0x2964
  4055f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4055fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  405600:	f649 2513 	movw	r5, #39443	; 0x9a13
  405604:	f2c0 0540 	movt	r5, #64	; 0x40
  405608:	47a8      	blx	r5

	// copy authData
	memmove(&xferBuf[274], workBuf1, 20);
  40560a:	f642 0264 	movw	r2, #10340	; 0x2864
  40560e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  405612:	6816      	ldr	r6, [r2, #0]
  405614:	6855      	ldr	r5, [r2, #4]
  405616:	6890      	ldr	r0, [r2, #8]
  405618:	68d1      	ldr	r1, [r2, #12]
  40561a:	f8c4 6112 	str.w	r6, [r4, #274]	; 0x112
  40561e:	f8c4 5116 	str.w	r5, [r4, #278]	; 0x116
  405622:	f8c4 011a 	str.w	r0, [r4, #282]	; 0x11a
  405626:	f8c4 111e 	str.w	r1, [r4, #286]	; 0x11e
  40562a:	6913      	ldr	r3, [r2, #16]
  40562c:	f8c4 3122 	str.w	r3, [r4, #290]	; 0x122

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405630:	f04f 0001 	mov.w	r0, #1
  405634:	4601      	mov	r1, r0
  405636:	f648 6291 	movw	r2, #36497	; 0x8e91
  40563a:	f2c0 0240 	movt	r2, #64	; 0x40
  40563e:	4790      	blx	r2
  405640:	bd70      	pop	{r4, r5, r6, pc}
  405642:	bf00      	nop

00405644 <OIAPFunc>:

}
/*****************************************************************************************************/
void OIAPFunc( TPM_Command *pCommand )
{
  405644:	b570      	push	{r4, r5, r6, lr}
    // create an OIAP session in authSessions[currentAuthSession]
    // as primarily used by meta-commands, should this be in utils.c?

	printf("\r\n    OIAPFunc called");
  405646:	f24e 7030 	movw	r0, #59184	; 0xe730
  40564a:	f2c0 0040 	movt	r0, #64	; 0x40
  40564e:	f649 1375 	movw	r3, #39285	; 0x9975
  405652:	f2c0 0340 	movt	r3, #64	; 0x40
  405656:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405658:	f04f 0001 	mov.w	r0, #1
  40565c:	4601      	mov	r1, r0
  40565e:	f648 6291 	movw	r2, #36497	; 0x8e91
  405662:	f2c0 0240 	movt	r2, #64	; 0x40
  405666:	4790      	blx	r2

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405668:	4818      	ldr	r0, [pc, #96]	; (4056cc <OIAPFunc+0x88>)
  40566a:	f249 41f5 	movw	r1, #38133	; 0x94f5
  40566e:	f2c0 0140 	movt	r1, #64	; 0x40
  405672:	4788      	blx	r1
  405674:	b170      	cbz	r0, 405694 <OIAPFunc+0x50>
	{
		printf("\r\ncould not start authSession");
  405676:	f24e 7048 	movw	r0, #59208	; 0xe748
  40567a:	f2c0 0040 	movt	r0, #64	; 0x40
  40567e:	f649 1475 	movw	r4, #39285	; 0x9975
  405682:	f2c0 0440 	movt	r4, #64	; 0x40
  405686:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  405688:	f24e 7068 	movw	r0, #59240	; 0xe768
  40568c:	f2c0 0040 	movt	r0, #64	; 0x40
  405690:	47a0      	blx	r4
		return;
  405692:	bd70      	pop	{r4, r5, r6, pc}
	}

	// copy handle
	memmove(authSessions[currentAuthSession].handle, &xferBuf[10], 4);
  405694:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  405698:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40569c:	7804      	ldrb	r4, [r0, #0]
  40569e:	ea4f 1584 	mov.w	r5, r4, lsl #6
  4056a2:	f242 36c8 	movw	r6, #9160	; 0x23c8
  4056a6:	f2c2 0600 	movt	r6, #8192	; 0x2000
  4056aa:	19aa      	adds	r2, r5, r6
  4056ac:	4b08      	ldr	r3, [pc, #32]	; (4056d0 <OIAPFunc+0x8c>)
  4056ae:	6819      	ldr	r1, [r3, #0]
  4056b0:	51a9      	str	r1, [r5, r6]

	// copy even nonce
	memmove(authSessions[currentAuthSession].nonceEven, &xferBuf[14], 20);
  4056b2:	f853 6f04 	ldr.w	r6, [r3, #4]!
  4056b6:	685d      	ldr	r5, [r3, #4]
  4056b8:	689c      	ldr	r4, [r3, #8]
  4056ba:	68d8      	ldr	r0, [r3, #12]
  4056bc:	6056      	str	r6, [r2, #4]
  4056be:	6095      	str	r5, [r2, #8]
  4056c0:	60d4      	str	r4, [r2, #12]
  4056c2:	6110      	str	r0, [r2, #16]
  4056c4:	691b      	ldr	r3, [r3, #16]
  4056c6:	6153      	str	r3, [r2, #20]
  4056c8:	bd70      	pop	{r4, r5, r6, pc}
  4056ca:	bf00      	nop
  4056cc:	2000244e 	.word	0x2000244e
  4056d0:	20002452 	.word	0x20002452

004056d4 <get_user_input>:
		printf("\r\n    signature verification complete!");
}


void get_user_input(char * str, int array_size, int *value, uint8_t type )
{
  4056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056d8:	b083      	sub	sp, #12
  4056da:	4681      	mov	r9, r0
  4056dc:	468a      	mov	sl, r1
  4056de:	4615      	mov	r5, r2
  4056e0:	461c      	mov	r4, r3
	uint8_t ch;
	uint8_t nIndex = 0;
  4056e2:	f04f 0800 	mov.w	r8, #0
		
		  switch(type)
		  {
			  case USER_STRING:
		  
					scanf("%c",&ch);
  4056e6:	f24e 36ac 	movw	r6, #58284	; 0xe3ac
  4056ea:	f2c0 0640 	movt	r6, #64	; 0x40
  4056ee:	f649 17b5 	movw	r7, #39349	; 0x99b5
  4056f2:	f2c0 0740 	movt	r7, #64	; 0x40
							return;
						}
						else if(nIndex < (array_size-1))
						{
							/* echo to output */
							printf("%c",ch);
  4056f6:	f649 1b75 	movw	fp, #39285	; 0x9975
  4056fa:	f2c0 0b40 	movt	fp, #64	; 0x40
	uint8_t nIndex = 0;
    char tnum;
	
	do{
		
		  switch(type)
  4056fe:	b114      	cbz	r4, 405706 <get_user_input+0x32>
  405700:	2c01      	cmp	r4, #1
  405702:	d1fc      	bne.n	4056fe <get_user_input+0x2a>
  405704:	e02d      	b.n	405762 <get_user_input+0x8e>
		  {
			  case USER_STRING:
		  
					scanf("%c",&ch);
  405706:	4630      	mov	r0, r6
  405708:	f10d 0107 	add.w	r1, sp, #7
  40570c:	47b8      	blx	r7
			
					if (ch)
  40570e:	f89d 1007 	ldrb.w	r1, [sp, #7]
  405712:	2900      	cmp	r1, #0
  405714:	d0f3      	beq.n	4056fe <get_user_input+0x2a>
					{
						if(ch == '\r')
  405716:	290d      	cmp	r1, #13
  405718:	d105      	bne.n	405726 <get_user_input+0x52>
						{
							/* string termination */
							asm("nop");
  40571a:	bf00      	nop
							*str++ = '\0';
  40571c:	f04f 0000 	mov.w	r0, #0
  405720:	f889 0000 	strb.w	r0, [r9]
  405724:	e04a      	b.n	4057bc <get_user_input+0xe8>
							return;
						}
						else if(nIndex < (array_size-1))
  405726:	f10a 30ff 	add.w	r0, sl, #4294967295
  40572a:	4580      	cmp	r8, r0
  40572c:	da0a      	bge.n	405744 <get_user_input+0x70>
						{
							/* echo to output */
							printf("%c",ch);
  40572e:	4630      	mov	r0, r6
  405730:	47d8      	blx	fp
							*str++ = ch;
  405732:	f89d 3007 	ldrb.w	r3, [sp, #7]
  405736:	f809 3b01 	strb.w	r3, [r9], #1
						{
							*str = '\0';
							printf("\r\n    %s\r\n",str);
							return;
						}
						nIndex++;
  40573a:	f108 0801 	add.w	r8, r8, #1
  40573e:	fa5f f888 	uxtb.w	r8, r8
  405742:	e7dc      	b.n	4056fe <get_user_input+0x2a>
							printf("%c",ch);
							*str++ = ch;
						}
						else /*buffer overflow */
						{
							*str = '\0';
  405744:	f04f 0100 	mov.w	r1, #0
  405748:	f889 1000 	strb.w	r1, [r9]
							printf("\r\n    %s\r\n",str);
  40574c:	f24e 7078 	movw	r0, #59256	; 0xe778
  405750:	f2c0 0040 	movt	r0, #64	; 0x40
  405754:	4649      	mov	r1, r9
  405756:	f649 1275 	movw	r2, #39285	; 0x9975
  40575a:	f2c0 0240 	movt	r2, #64	; 0x40
  40575e:	4790      	blx	r2
  405760:	e02c      	b.n	4057bc <get_user_input+0xe8>
			  break;
		   
			  case USER_NUM:
				/* todo - redo this code,
				    make more robust */
				tnum = getc(stdin);
  405762:	f241 13f0 	movw	r3, #4592	; 0x11f0
  405766:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40576a:	681a      	ldr	r2, [r3, #0]
  40576c:	6850      	ldr	r0, [r2, #4]
  40576e:	6841      	ldr	r1, [r0, #4]
  405770:	f101 33ff 	add.w	r3, r1, #4294967295
  405774:	6043      	str	r3, [r0, #4]
  405776:	2b00      	cmp	r3, #0
  405778:	da08      	bge.n	40578c <get_user_input+0xb8>
  40577a:	4610      	mov	r0, r2
  40577c:	6851      	ldr	r1, [r2, #4]
  40577e:	f649 2369 	movw	r3, #39529	; 0x9a69
  405782:	f2c0 0340 	movt	r3, #64	; 0x40
  405786:	4798      	blx	r3
  405788:	b2c1      	uxtb	r1, r0
  40578a:	e004      	b.n	405796 <get_user_input+0xc2>
  40578c:	6852      	ldr	r2, [r2, #4]
  40578e:	6810      	ldr	r0, [r2, #0]
  405790:	f810 1b01 	ldrb.w	r1, [r0], #1
  405794:	6010      	str	r0, [r2, #0]
  405796:	a802      	add	r0, sp, #8
  405798:	f800 1d02 	strb.w	r1, [r0, #-2]!
				*value = atoi(&tnum);
  40579c:	f649 02ed 	movw	r2, #39149	; 0x98ed
  4057a0:	f2c0 0240 	movt	r2, #64	; 0x40
  4057a4:	4790      	blx	r2
  4057a6:	4601      	mov	r1, r0
  4057a8:	6028      	str	r0, [r5, #0]
				printf("%d",*value);
  4057aa:	f24e 60e4 	movw	r0, #59108	; 0xe6e4
  4057ae:	f2c0 0040 	movt	r0, #64	; 0x40
  4057b2:	f649 1375 	movw	r3, #39285	; 0x9975
  4057b6:	f2c0 0340 	movt	r3, #64	; 0x40
  4057ba:	4798      	blx	r3

		  }

	}while(1);

}
  4057bc:	b003      	add	sp, #12
  4057be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057c2:	bf00      	nop

004057c4 <flushKeyFunc>:


}
/*****************************************************************************************************/
void flushKeyFunc( TPM_Command *pCommand )
{
  4057c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057c8:	b083      	sub	sp, #12
	int 		selectNum, slotNum;

	// setup command overlay
	FlushKeyIn	*pFlushKeyIn = (FlushKeyIn*) xferBuf;

	printf("\r\n    flushKeyFunc called");
  4057ca:	f24e 7084 	movw	r0, #59268	; 0xe784
  4057ce:	f2c0 0040 	movt	r0, #64	; 0x40
  4057d2:	f649 1375 	movw	r3, #39285	; 0x9975
  4057d6:	f2c0 0340 	movt	r3, #64	; 0x40
  4057da:	4798      	blx	r3

   	// let the user pick a key if any are available
   	// note this code is slightly different from selectHandleSlot() (SRK not valid)
	numLoadedKeys = getKnownKeyHandles(workBuf0);
  4057dc:	f642 1064 	movw	r0, #10596	; 0x2964
  4057e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4057e4:	f648 2179 	movw	r1, #35449	; 0x8a79
  4057e8:	f2c0 0140 	movt	r1, #64	; 0x40
  4057ec:	4788      	blx	r1
  4057ee:	4683      	mov	fp, r0
	if( numLoadedKeys != 0 )
  4057f0:	2800      	cmp	r0, #0
  4057f2:	d06c      	beq.n	4058ce <flushKeyFunc+0x10a>
	{
			printf("\r\n    known keyHandles:");
  4057f4:	f24e 70a0 	movw	r0, #59296	; 0xe7a0
  4057f8:	f2c0 0040 	movt	r0, #64	; 0x40
  4057fc:	f649 1275 	movw	r2, #39285	; 0x9975
  405800:	f2c0 0240 	movt	r2, #64	; 0x40
  405804:	4790      	blx	r2
  405806:	f04f 0a01 	mov.w	sl, #1
			for(i=0; i < numLoadedKeys; i++)
  40580a:	f04f 0900 	mov.w	r9, #0
			{
				printf( ("\r\n        %d: "), (i+1) );
  40580e:	f649 1675 	movw	r6, #39285	; 0x9975
  405812:	f2c0 0640 	movt	r6, #64	; 0x40
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
					printf( ("%02X "), workBuf0[j] );
  405816:	f24e 38dc 	movw	r8, #58332	; 0xe3dc
  40581a:	f2c0 0840 	movt	r8, #64	; 0x40
  40581e:	f642 1764 	movw	r7, #10596	; 0x2964
  405822:	f2c2 0700 	movt	r7, #8192	; 0x2000
	if( numLoadedKeys != 0 )
	{
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
  405826:	4850      	ldr	r0, [pc, #320]	; (405968 <flushKeyFunc+0x1a4>)
  405828:	4651      	mov	r1, sl
  40582a:	47b0      	blx	r6
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
  40582c:	ea4f 0489 	mov.w	r4, r9, lsl #2
  405830:	b2a4      	uxth	r4, r4
  405832:	4623      	mov	r3, r4
	printf("\r\n    TPM Force Clear Completed Successfully!\r\n");


}
/*****************************************************************************************************/
void flushKeyFunc( TPM_Command *pCommand )
  405834:	ea4f 058a 	mov.w	r5, sl, lsl #2
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
  405838:	42a5      	cmp	r5, r4
  40583a:	dd08      	ble.n	40584e <flushKeyFunc+0x8a>
					printf( ("%02X "), workBuf0[j] );
  40583c:	4640      	mov	r0, r8
  40583e:	5cf9      	ldrb	r1, [r7, r3]
  405840:	47b0      	blx	r6
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
  405842:	f104 0401 	add.w	r4, r4, #1
  405846:	b2a4      	uxth	r4, r4
  405848:	4623      	mov	r3, r4
  40584a:	42ac      	cmp	r4, r5
  40584c:	dbf6      	blt.n	40583c <flushKeyFunc+0x78>
   	// note this code is slightly different from selectHandleSlot() (SRK not valid)
	numLoadedKeys = getKnownKeyHandles(workBuf0);
	if( numLoadedKeys != 0 )
	{
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
  40584e:	f109 0901 	add.w	r9, r9, #1
  405852:	fa1f f989 	uxth.w	r9, r9
  405856:	f10a 0a01 	add.w	sl, sl, #1
  40585a:	45cb      	cmp	fp, r9
  40585c:	d8e3      	bhi.n	405826 <flushKeyFunc+0x62>
				}
			}

			do
			{
				printf("\r\n\r\n    pick a key to flush: ");
  40585e:	f24e 76c8 	movw	r6, #59336	; 0xe7c8
  405862:	f2c0 0640 	movt	r6, #64	; 0x40
  405866:	f649 1475 	movw	r4, #39285	; 0x9975
  40586a:	f2c0 0440 	movt	r4, #64	; 0x40
				get_user_input(NULL, 0,  &selectNum, USER_NUM);
  40586e:	f245 65d5 	movw	r5, #22229	; 0x56d5
  405872:	f2c0 0540 	movt	r5, #64	; 0x40
					
				if((selectNum >= 1) && (	selectNum <= 5))
					break;
				else
					printf("\r\nInvalid casheSlot ");
  405876:	f24e 77e8 	movw	r7, #59368	; 0xe7e8
  40587a:	f2c0 0740 	movt	r7, #64	; 0x40
				}
			}

			do
			{
				printf("\r\n\r\n    pick a key to flush: ");
  40587e:	4630      	mov	r0, r6
  405880:	47a0      	blx	r4
				get_user_input(NULL, 0,  &selectNum, USER_NUM);
  405882:	f04f 0000 	mov.w	r0, #0
  405886:	4601      	mov	r1, r0
  405888:	aa01      	add	r2, sp, #4
  40588a:	f04f 0301 	mov.w	r3, #1
  40588e:	47a8      	blx	r5
					
				if((selectNum >= 1) && (	selectNum <= 5))
  405890:	9801      	ldr	r0, [sp, #4]
  405892:	f100 31ff 	add.w	r1, r0, #4294967295
  405896:	2904      	cmp	r1, #4
  405898:	d902      	bls.n	4058a0 <flushKeyFunc+0xdc>
					break;
				else
					printf("\r\nInvalid casheSlot ");
  40589a:	4638      	mov	r0, r7
  40589c:	47a0      	blx	r4

			} while (1);
  40589e:	e7ee      	b.n	40587e <flushKeyFunc+0xba>
			
			/* decrement to align slot number */
			selectNum--;
  4058a0:	f100 32ff 	add.w	r2, r0, #4294967295
  4058a4:	9201      	str	r2, [sp, #4]




	// get the slot associated with this selection
	if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf0[selectNum*SZ_HAND]))) == INVALID_HANDLE)
  4058a6:	f642 1364 	movw	r3, #10596	; 0x2964
  4058aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4058ae:	eb03 0082 	add.w	r0, r3, r2, lsl #2
  4058b2:	f249 44f5 	movw	r4, #38133	; 0x94f5
  4058b6:	f2c0 0440 	movt	r4, #64	; 0x40
  4058ba:	47a0      	blx	r4
  4058bc:	f648 311d 	movw	r1, #35613	; 0x8b1d
  4058c0:	f2c0 0140 	movt	r1, #64	; 0x40
  4058c4:	4788      	blx	r1
  4058c6:	4604      	mov	r4, r0
  4058c8:	28ff      	cmp	r0, #255	; 0xff
  4058ca:	d11e      	bne.n	40590a <flushKeyFunc+0x146>
  4058cc:	e00e      	b.n	4058ec <flushKeyFunc+0x128>
			selectNum--;
			
	}
	else
	{
		printf("\r\n    no known keys!\r\n");
  4058ce:	f64e 0000 	movw	r0, #59392	; 0xe800
  4058d2:	f2c0 0040 	movt	r0, #64	; 0x40
  4058d6:	f649 1475 	movw	r4, #39285	; 0x9975
  4058da:	f2c0 0440 	movt	r4, #64	; 0x40
  4058de:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4058e0:	f64e 0018 	movw	r0, #59416	; 0xe818
  4058e4:	f2c0 0040 	movt	r0, #64	; 0x40
  4058e8:	47a0      	blx	r4
  4058ea:	e03a      	b.n	405962 <flushKeyFunc+0x19e>


	// get the slot associated with this selection
	if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf0[selectNum*SZ_HAND]))) == INVALID_HANDLE)
	{
		printf("\r\n    invalid handle number");
  4058ec:	f64e 002c 	movw	r0, #59436	; 0xe82c
  4058f0:	f2c0 0040 	movt	r0, #64	; 0x40
  4058f4:	f649 1475 	movw	r4, #39285	; 0x9975
  4058f8:	f2c0 0440 	movt	r4, #64	; 0x40
  4058fc:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4058fe:	f64e 0018 	movw	r0, #59416	; 0xe818
  405902:	f2c0 0040 	movt	r0, #64	; 0x40
  405906:	47a0      	blx	r4
  405908:	e02b      	b.n	405962 <flushKeyFunc+0x19e>
		return;
	}

	// insert keyHandle into command payload
	getLoadedKeyHandle(slotNum, pFlushKeyIn->handle);
  40590a:	4d18      	ldr	r5, [pc, #96]	; (40596c <flushKeyFunc+0x1a8>)
  40590c:	4629      	mov	r1, r5
  40590e:	f648 12e1 	movw	r2, #35297	; 0x89e1
  405912:	f2c0 0240 	movt	r2, #64	; 0x40
  405916:	4790      	blx	r2

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405918:	f04f 0001 	mov.w	r0, #1
  40591c:	4601      	mov	r1, r0
  40591e:	f648 6391 	movw	r3, #36497	; 0x8e91
  405922:	f2c0 0340 	movt	r3, #64	; 0x40
  405926:	4798      	blx	r3

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405928:	f1a5 0004 	sub.w	r0, r5, #4
  40592c:	f249 41f5 	movw	r1, #38133	; 0x94f5
  405930:	f2c0 0140 	movt	r1, #64	; 0x40
  405934:	4788      	blx	r1
  405936:	b170      	cbz	r0, 405956 <flushKeyFunc+0x192>
	{
		printf("\r\n    TPM_FlushSpecific failed!");
  405938:	f64e 0048 	movw	r0, #59464	; 0xe848
  40593c:	f2c0 0040 	movt	r0, #64	; 0x40
  405940:	f649 1475 	movw	r4, #39285	; 0x9975
  405944:	f2c0 0440 	movt	r4, #64	; 0x40
  405948:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  40594a:	f64e 0018 	movw	r0, #59416	; 0xe818
  40594e:	f2c0 0040 	movt	r0, #64	; 0x40
  405952:	47a0      	blx	r4
  405954:	e005      	b.n	405962 <flushKeyFunc+0x19e>
		return;
	}

	// remove key from internal storage
	flushKeyHandle(slotNum);
  405956:	4620      	mov	r0, r4
  405958:	f248 5259 	movw	r2, #34137	; 0x8559
  40595c:	f2c0 0240 	movt	r2, #64	; 0x40
  405960:	4790      	blx	r2
}
  405962:	b003      	add	sp, #12
  405964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405968:	0040e7b8 	.word	0x0040e7b8
  40596c:	20002452 	.word	0x20002452

00405970 <error_notification>:

/* error notification */
/* error notification */
/* error notification */
void error_notification(TPM_Command *pCommand)
{
  405970:	b510      	push	{r4, lr}
  405972:	4604      	mov	r4, r0
	uint32_t errCode = convertArrayToLong(((TPM_return*) xferBuf)->returnCode);
  405974:	482b      	ldr	r0, [pc, #172]	; (405a24 <error_notification+0xb4>)
  405976:	f249 43f5 	movw	r3, #38133	; 0x94f5
  40597a:	f2c0 0340 	movt	r3, #64	; 0x40
  40597e:	4798      	blx	r3


	/* error notification */
	switch(pCommand->commandTPM)
  405980:	7aa1      	ldrb	r1, [r4, #10]
  405982:	2920      	cmp	r1, #32
  405984:	d84d      	bhi.n	405a22 <error_notification+0xb2>
  405986:	e8df f001 	tbb	[pc, r1]
  40598a:	3511      	.short	0x3511
  40598c:	41414129 	.word	0x41414129
  405990:	41414141 	.word	0x41414141
  405994:	41414141 	.word	0x41414141
  405998:	41414141 	.word	0x41414141
  40599c:	41414141 	.word	0x41414141
  4059a0:	1d414141 	.word	0x1d414141
  4059a4:	41414141 	.word	0x41414141
  4059a8:	4141      	.short	0x4141
  4059aa:	41          	.byte	0x41
  4059ab:	00          	.byte	0x00
	{
		
		case TPM_CMD_STARTUP_CLEAR:
			if(errCode == 0x26)
  4059ac:	2826      	cmp	r0, #38	; 0x26
  4059ae:	d138      	bne.n	405a22 <error_notification+0xb2>
				printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command can only be executed once per POR");
  4059b0:	f64e 0068 	movw	r0, #59496	; 0xe868
  4059b4:	f2c0 0040 	movt	r0, #64	; 0x40
  4059b8:	f649 1375 	movw	r3, #39285	; 0x9975
  4059bc:	f2c0 0340 	movt	r3, #64	; 0x40
  4059c0:	4798      	blx	r3
  4059c2:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_PHYSPRES_PRESENT:
			if(errCode == 0x03)
  4059c4:	2803      	cmp	r0, #3
  4059c6:	d12c      	bne.n	405a22 <error_notification+0xb2>
				printf("\r\nTPM_BAD_PARAMETER error.\r\nPhysical Presence command can not be executed.");
  4059c8:	f64e 00bc 	movw	r0, #59580	; 0xe8bc
  4059cc:	f2c0 0040 	movt	r0, #64	; 0x40
  4059d0:	f649 1275 	movw	r2, #39285	; 0x9975
  4059d4:	f2c0 0240 	movt	r2, #64	; 0x40
  4059d8:	4790      	blx	r2
  4059da:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_CREATE_EKPAIR:
			if(errCode == 0x08)
  4059dc:	2808      	cmp	r0, #8
  4059de:	d120      	bne.n	405a22 <error_notification+0xb2>
				printf("\r\nTPM_CMD_DISABLED error.\r\nEndorsement Key already Created.");
  4059e0:	f64e 1008 	movw	r0, #59656	; 0xe908
  4059e4:	f2c0 0040 	movt	r0, #64	; 0x40
  4059e8:	f649 1175 	movw	r1, #39285	; 0x9975
  4059ec:	f2c0 0140 	movt	r1, #64	; 0x40
  4059f0:	4788      	blx	r1
  4059f2:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_CONT_SELFTEST:
			if(errCode == 0x26)
  4059f4:	2826      	cmp	r0, #38	; 0x26
  4059f6:	d114      	bne.n	405a22 <error_notification+0xb2>
				printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command can only be executed once per POR");
  4059f8:	f64e 0068 	movw	r0, #59496	; 0xe868
  4059fc:	f2c0 0040 	movt	r0, #64	; 0x40
  405a00:	f649 1275 	movw	r2, #39285	; 0x9975
  405a04:	f2c0 0240 	movt	r2, #64	; 0x40
  405a08:	4790      	blx	r2
  405a0a:	bd10      	pop	{r4, pc}
		case TPM_CMD_GET_SET_MEM:///Taken out of code
		case TPM_CMD_GET_CAP_PROP_OWNER:
		case TPM_CMD_OSAP_ET_KEY_SRK:
	
		
		if(errCode == 0x26)
  405a0c:	2826      	cmp	r0, #38	; 0x26
  405a0e:	d108      	bne.n	405a22 <error_notification+0xb2>
			printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command must be first command executed.");
  405a10:	f64e 1044 	movw	r0, #59716	; 0xe944
  405a14:	f2c0 0040 	movt	r0, #64	; 0x40
  405a18:	f649 1375 	movw	r3, #39285	; 0x9975
  405a1c:	f2c0 0340 	movt	r3, #64	; 0x40
  405a20:	4798      	blx	r3
  405a22:	bd10      	pop	{r4, pc}
  405a24:	2000244e 	.word	0x2000244e

00405a28 <success_post_processing>:
		
	}
}

void success_post_processing(TPM_Command *pCommand)
{
  405a28:	b510      	push	{r4, lr}
  405a2a:	b082      	sub	sp, #8
	/* command requiring post-processing */
	switch(pCommand->commandTPM)
  405a2c:	7a83      	ldrb	r3, [r0, #10]
  405a2e:	2b11      	cmp	r3, #17
  405a30:	d111      	bne.n	405a56 <success_post_processing+0x2e>
	{
		
		case TPM_CMD_GET_CAP_VERSVAL:
			printf("\r\nTPM version: %02X.%02X.%02X.%02X", xferBuf[16], \
  405a32:	f242 4048 	movw	r0, #9288	; 0x2448
  405a36:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405a3a:	7c01      	ldrb	r1, [r0, #16]
  405a3c:	7c42      	ldrb	r2, [r0, #17]
  405a3e:	7c83      	ldrb	r3, [r0, #18]
  405a40:	7cc4      	ldrb	r4, [r0, #19]
  405a42:	9400      	str	r4, [sp, #0]
  405a44:	f64e 1098 	movw	r0, #59800	; 0xe998
  405a48:	f2c0 0040 	movt	r0, #64	; 0x40
  405a4c:	f649 1475 	movw	r4, #39285	; 0x9975
  405a50:	f2c0 0440 	movt	r4, #64	; 0x40
  405a54:	47a0      	blx	r4
		case TPM_CMD_OSAP_ET_KEY_SRK:
		break;
		
	}	
	
}
  405a56:	b002      	add	sp, #8
  405a58:	bd10      	pop	{r4, pc}
  405a5a:	bf00      	nop

00405a5c <commandHandler>:
}
/*****************************************************************************************************/


bool commandHandler(const char* commandName)
{
  405a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a5e:	b083      	sub	sp, #12
  405a60:	4604      	mov	r4, r0
	OIAP            -> TPM_OIAP
	Takeownfun		-> TPM_TakeOwneship also add printf before call- Taking Ownership. Please wait
	*/
	
	/* special cases, print user friendly name,... definitely redo code */
	if(strcmp(commandName,"TPM_GetCap_PROP_OWNER")== 0)
  405a62:	f64e 11bc 	movw	r1, #59836	; 0xe9bc
  405a66:	f2c0 0140 	movt	r1, #64	; 0x40
  405a6a:	f649 432d 	movw	r3, #39981	; 0x9c2d
  405a6e:	f2c0 0340 	movt	r3, #64	; 0x40
  405a72:	4798      	blx	r3
  405a74:	b948      	cbnz	r0, 405a8a <commandHandler+0x2e>
		printf("\r\n\r\nCommand called: TPM_GetCap(PROP_OWNER)" );
  405a76:	f64e 10d4 	movw	r0, #59860	; 0xe9d4
  405a7a:	f2c0 0040 	movt	r0, #64	; 0x40
  405a7e:	f649 1175 	movw	r1, #39285	; 0x9975
  405a82:	f2c0 0140 	movt	r1, #64	; 0x40
  405a86:	4788      	blx	r1
  405a88:	e077      	b.n	405b7a <commandHandler+0x11e>
	else if (strcmp(commandName,"contSelfTest")== 0)
  405a8a:	4620      	mov	r0, r4
  405a8c:	f64e 2100 	movw	r1, #59904	; 0xea00
  405a90:	f2c0 0140 	movt	r1, #64	; 0x40
  405a94:	f649 422d 	movw	r2, #39981	; 0x9c2d
  405a98:	f2c0 0240 	movt	r2, #64	; 0x40
  405a9c:	4790      	blx	r2
  405a9e:	b948      	cbnz	r0, 405ab4 <commandHandler+0x58>
		printf("\r\n\r\nCommand called: TPM_ContinueSelfTest" );
  405aa0:	f64e 2010 	movw	r0, #59920	; 0xea10
  405aa4:	f2c0 0040 	movt	r0, #64	; 0x40
  405aa8:	f649 1575 	movw	r5, #39285	; 0x9975
  405aac:	f2c0 0540 	movt	r5, #64	; 0x40
  405ab0:	47a8      	blx	r5
  405ab2:	e062      	b.n	405b7a <commandHandler+0x11e>
	else if (strcmp(commandName,"createEKPair")== 0)
  405ab4:	4620      	mov	r0, r4
  405ab6:	f64e 213c 	movw	r1, #59964	; 0xea3c
  405aba:	f2c0 0140 	movt	r1, #64	; 0x40
  405abe:	f649 452d 	movw	r5, #39981	; 0x9c2d
  405ac2:	f2c0 0540 	movt	r5, #64	; 0x40
  405ac6:	47a8      	blx	r5
  405ac8:	b948      	cbnz	r0, 405ade <commandHandler+0x82>
		printf("\r\n\r\nCommand called: TPM_CreateEndorsementKeyPair" );	 
  405aca:	f64e 204c 	movw	r0, #59980	; 0xea4c
  405ace:	f2c0 0040 	movt	r0, #64	; 0x40
  405ad2:	f649 1375 	movw	r3, #39285	; 0x9975
  405ad6:	f2c0 0340 	movt	r3, #64	; 0x40
  405ada:	4798      	blx	r3
  405adc:	e04d      	b.n	405b7a <commandHandler+0x11e>
	else if (strcmp(commandName,"readEK")== 0)
  405ade:	4620      	mov	r0, r4
  405ae0:	f64e 2180 	movw	r1, #60032	; 0xea80
  405ae4:	f2c0 0140 	movt	r1, #64	; 0x40
  405ae8:	f649 432d 	movw	r3, #39981	; 0x9c2d
  405aec:	f2c0 0340 	movt	r3, #64	; 0x40
  405af0:	4798      	blx	r3
  405af2:	b948      	cbnz	r0, 405b08 <commandHandler+0xac>
		printf("\r\n\r\nCommand called: TPM_ReadPubEK" );
  405af4:	f64e 2088 	movw	r0, #60040	; 0xea88
  405af8:	f2c0 0040 	movt	r0, #64	; 0x40
  405afc:	f649 1275 	movw	r2, #39285	; 0x9975
  405b00:	f2c0 0240 	movt	r2, #64	; 0x40
  405b04:	4790      	blx	r2
  405b06:	e038      	b.n	405b7a <commandHandler+0x11e>
	else if (strcmp(commandName,"OIAP")== 0)
  405b08:	4620      	mov	r0, r4
  405b0a:	f64e 21c4 	movw	r1, #60100	; 0xeac4
  405b0e:	f2c0 0140 	movt	r1, #64	; 0x40
  405b12:	f649 422d 	movw	r2, #39981	; 0x9c2d
  405b16:	f2c0 0240 	movt	r2, #64	; 0x40
  405b1a:	4790      	blx	r2
  405b1c:	b948      	cbnz	r0, 405b32 <commandHandler+0xd6>
		printf("\r\n\r\nCommand called: TPM_OIAP" );	
  405b1e:	f64e 20ac 	movw	r0, #60076	; 0xeaac
  405b22:	f2c0 0040 	movt	r0, #64	; 0x40
  405b26:	f649 1175 	movw	r1, #39285	; 0x9975
  405b2a:	f2c0 0140 	movt	r1, #64	; 0x40
  405b2e:	4788      	blx	r1
  405b30:	e023      	b.n	405b7a <commandHandler+0x11e>
	else if (strcmp(commandName,"takeOwnership")== 0)
  405b32:	4620      	mov	r0, r4
  405b34:	f64e 21cc 	movw	r1, #60108	; 0xeacc
  405b38:	f2c0 0140 	movt	r1, #64	; 0x40
  405b3c:	f649 452d 	movw	r5, #39981	; 0x9c2d
  405b40:	f2c0 0540 	movt	r5, #64	; 0x40
  405b44:	47a8      	blx	r5
  405b46:	b970      	cbnz	r0, 405b66 <commandHandler+0x10a>
	{
		printf("\r\n\r\nCommand called: TPM_TakeOwneship" );
  405b48:	f64e 20dc 	movw	r0, #60124	; 0xeadc
  405b4c:	f2c0 0040 	movt	r0, #64	; 0x40
  405b50:	f649 1575 	movw	r5, #39285	; 0x9975
  405b54:	f2c0 0540 	movt	r5, #64	; 0x40
  405b58:	47a8      	blx	r5
		printf("\r\nTaking Ownership. Please wait... ");	
  405b5a:	f64e 3004 	movw	r0, #60164	; 0xeb04
  405b5e:	f2c0 0040 	movt	r0, #64	; 0x40
  405b62:	47a8      	blx	r5
  405b64:	e009      	b.n	405b7a <commandHandler+0x11e>
	}		 
	else
 	 printf("\r\n\r\nCommand called: %s", commandName );
  405b66:	f64e 3028 	movw	r0, #60200	; 0xeb28
  405b6a:	f2c0 0040 	movt	r0, #64	; 0x40
  405b6e:	4621      	mov	r1, r4
  405b70:	f649 1375 	movw	r3, #39285	; 0x9975
  405b74:	f2c0 0340 	movt	r3, #64	; 0x40
  405b78:	4798      	blx	r3
	
	
	if( (pCommand = findCommand(commandName)) == NULL )
  405b7a:	4620      	mov	r0, r4
  405b7c:	f245 4249 	movw	r2, #21577	; 0x5449
  405b80:	f2c0 0240 	movt	r2, #64	; 0x40
  405b84:	4790      	blx	r2
  405b86:	4605      	mov	r5, r0
  405b88:	b960      	cbnz	r0, 405ba4 <commandHandler+0x148>
	{
		printf("\r\ncommand not found: %s", commandName );	
  405b8a:	f64e 3040 	movw	r0, #60224	; 0xeb40
  405b8e:	f2c0 0040 	movt	r0, #64	; 0x40
  405b92:	4621      	mov	r1, r4
  405b94:	f649 1275 	movw	r2, #39285	; 0x9975
  405b98:	f2c0 0240 	movt	r2, #64	; 0x40
  405b9c:	4790      	blx	r2
		return false;
  405b9e:	f04f 0400 	mov.w	r4, #0
  405ba2:	e06e      	b.n	405c82 <commandHandler+0x226>
	}
 	
	if( (pFuncPtr = findFuncPtr(commandName)) == NULL )
  405ba4:	4620      	mov	r0, r4
  405ba6:	f245 47f5 	movw	r7, #21749	; 0x54f5
  405baa:	f2c0 0740 	movt	r7, #64	; 0x40
  405bae:	47b8      	blx	r7
  405bb0:	4607      	mov	r7, r0
  405bb2:	b960      	cbnz	r0, 405bce <commandHandler+0x172>
	{
		printf("\r\ncommand not found: %s", commandName );
  405bb4:	f64e 3040 	movw	r0, #60224	; 0xeb40
  405bb8:	f2c0 0040 	movt	r0, #64	; 0x40
  405bbc:	4621      	mov	r1, r4
  405bbe:	f649 1475 	movw	r4, #39285	; 0x9975
  405bc2:	f2c0 0440 	movt	r4, #64	; 0x40
  405bc6:	47a0      	blx	r4
		return false;
  405bc8:	f04f 0400 	mov.w	r4, #0
  405bcc:	e059      	b.n	405c82 <commandHandler+0x226>
	}
	 
 	init_xferbuf();
  405bce:	f245 50a1 	movw	r0, #21921	; 0x55a1
  405bd2:	f2c0 0040 	movt	r0, #64	; 0x40
  405bd6:	4780      	blx	r0
 
 	/* load xferBuf with command data */	
	memcpy(&xferBuf[0],pCommand->commandBytes,pCommand->commandSize);		
  405bd8:	f242 4648 	movw	r6, #9288	; 0x2448
  405bdc:	f2c2 0600 	movt	r6, #8192	; 0x2000
  405be0:	4630      	mov	r0, r6
  405be2:	6869      	ldr	r1, [r5, #4]
  405be4:	892a      	ldrh	r2, [r5, #8]
  405be6:	f649 2313 	movw	r3, #39443	; 0x9a13
  405bea:	f2c0 0340 	movt	r3, #64	; 0x40
  405bee:	4798      	blx	r3

	/* set numBytes */
	numBytes = pCommand->commandSize;
  405bf0:	8929      	ldrh	r1, [r5, #8]
  405bf2:	f642 32a2 	movw	r2, #11170	; 0x2ba2
  405bf6:	f2c2 0200 	movt	r2, #8192	; 0x2000
  405bfa:	8011      	strh	r1, [r2, #0]

	/* call command function */
    commandFunc = (funcPtr) pFuncPtr->commandFunc;
    commandFunc(pCommand);
  405bfc:	687b      	ldr	r3, [r7, #4]
  405bfe:	4628      	mov	r0, r5
  405c00:	4798      	blx	r3

	/* check for TPM error responses */
	if(convertArrayToLong(((TPM_return*) xferBuf)->returnCode)  != TPM_SUCCESS )
  405c02:	f106 0006 	add.w	r0, r6, #6
  405c06:	f249 41f5 	movw	r1, #38133	; 0x94f5
  405c0a:	f2c0 0140 	movt	r1, #64	; 0x40
  405c0e:	4788      	blx	r1
  405c10:	b190      	cbz	r0, 405c38 <commandHandler+0x1dc>
	{
		printf("\r\n%s failed!" , commandName);
  405c12:	f64e 3058 	movw	r0, #60248	; 0xeb58
  405c16:	f2c0 0040 	movt	r0, #64	; 0x40
  405c1a:	4621      	mov	r1, r4
  405c1c:	f649 1375 	movw	r3, #39285	; 0x9975
  405c20:	f2c0 0340 	movt	r3, #64	; 0x40
  405c24:	4798      	blx	r3
		error_notification(pCommand);
  405c26:	4628      	mov	r0, r5
  405c28:	f645 1171 	movw	r1, #22897	; 0x5971
  405c2c:	f2c0 0140 	movt	r1, #64	; 0x40
  405c30:	4788      	blx	r1
		returnVal = true;
  405c32:	f04f 0401 	mov.w	r4, #1
  405c36:	e010      	b.n	405c5a <commandHandler+0x1fe>
	}
	else
	{
		 /* POST Processing */
		 printf("\r\nTPM_SUCCESS");
  405c38:	f64e 3068 	movw	r0, #60264	; 0xeb68
  405c3c:	f2c0 0040 	movt	r0, #64	; 0x40
  405c40:	f649 1475 	movw	r4, #39285	; 0x9975
  405c44:	f2c0 0440 	movt	r4, #64	; 0x40
  405c48:	47a0      	blx	r4
		 //printf("\r\ndone!");
		 
		success_post_processing(pCommand);
  405c4a:	4628      	mov	r0, r5
  405c4c:	f645 2229 	movw	r2, #23081	; 0x5a29
  405c50:	f2c0 0240 	movt	r2, #64	; 0x40
  405c54:	4790      	blx	r2
		returnVal = false;
  405c56:	f04f 0400 	mov.w	r4, #0
	}
 
	printf("\r\npress any key to continue...");
  405c5a:	f64e 3078 	movw	r0, #60280	; 0xeb78
  405c5e:	f2c0 0040 	movt	r0, #64	; 0x40
  405c62:	f649 1275 	movw	r2, #39285	; 0x9975
  405c66:	f2c0 0240 	movt	r2, #64	; 0x40
  405c6a:	4790      	blx	r2
	scanf( ("%c"), &i);
  405c6c:	f24e 30ac 	movw	r0, #58284	; 0xe3ac
  405c70:	f2c0 0040 	movt	r0, #64	; 0x40
  405c74:	f10d 0107 	add.w	r1, sp, #7
  405c78:	f649 13b5 	movw	r3, #39349	; 0x99b5
  405c7c:	f2c0 0340 	movt	r3, #64	; 0x40
  405c80:	4798      	blx	r3

	return returnVal;
}
  405c82:	4620      	mov	r0, r4
  405c84:	b003      	add	sp, #12
  405c86:	bdf0      	pop	{r4, r5, r6, r7, pc}

00405c88 <verifySignFunc>:

	printf("\r\n    TPM Sign Completed Successfully!\r\n");
}
/*****************************************************************************************************/
void verifySignFunc( TPM_Command *pCommand )
{
  405c88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405c8c:	b083      	sub	sp, #12
  405c8e:	4604      	mov	r4, r0
	VerifySigInA	*pVerifySigInA = (VerifySigInA*) xferBuf;
	VerifySigInB	*pVerifySigInB;
	GetPubKeyOut 	*pGetPubKeyOut = (GetPubKeyOut*) xferBuf;

	// retrieve the public key from a TPM loaded (signing) key
	if(commandHandler("getPubKey"))
  405c90:	f64e 3098 	movw	r0, #60312	; 0xeb98
  405c94:	f2c0 0040 	movt	r0, #64	; 0x40
  405c98:	f645 235d 	movw	r3, #23133	; 0x5a5d
  405c9c:	f2c0 0340 	movt	r3, #64	; 0x40
  405ca0:	4798      	blx	r3
  405ca2:	b170      	cbz	r0, 405cc2 <verifySignFunc+0x3a>
	{
		printf("\r\n\r\n    error retrieving public key!");
  405ca4:	f64e 30a4 	movw	r0, #60324	; 0xeba4
  405ca8:	f2c0 0040 	movt	r0, #64	; 0x40
  405cac:	f649 1475 	movw	r4, #39285	; 0x9975
  405cb0:	f2c0 0440 	movt	r4, #64	; 0x40
  405cb4:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  405cb6:	f64e 0018 	movw	r0, #59416	; 0xe818
  405cba:	f2c0 0040 	movt	r0, #64	; 0x40
  405cbe:	47a0      	blx	r4
  405cc0:	e0e9      	b.n	405e96 <verifySignFunc+0x20e>
		return;
	}

	// the signature size is the same as the public modulus size
	sigSize = convertArrayToLong(pGetPubKeyOut->pubKey.ST_pubKey.keySize);
  405cc2:	4d76      	ldr	r5, [pc, #472]	; (405e9c <verifySignFunc+0x214>)
  405cc4:	4628      	mov	r0, r5
  405cc6:	f249 41f5 	movw	r1, #38133	; 0x94f5
  405cca:	f2c0 0140 	movt	r1, #64	; 0x40
  405cce:	4788      	blx	r1
  405cd0:	fa1f f880 	uxth.w	r8, r0
	pVerifySigInB = (VerifySigInB*) (&pVerifySigInA->signature + sigSize);
  405cd4:	f105 0904 	add.w	r9, r5, #4
  405cd8:	fa19 f980 	uxtah	r9, r9, r0
	pubKeySize = sizeof(GetPubKeyOut)- 10 + sigSize - 1;		// account for marker
  405cdc:	f108 021c 	add.w	r2, r8, #28

	// move the output TPM_Pubkey structure into proper place for verifySign input
	// Note:	this will not be overwritten since the VerifySigInA template does not
	// 			include this data
	memmove(	(uint8_t*) &pVerifySigInB->pubSigKey,
  405ce0:	4648      	mov	r0, r9
  405ce2:	f1a5 0118 	sub.w	r1, r5, #24
  405ce6:	b292      	uxth	r2, r2
  405ce8:	f649 2625 	movw	r6, #39461	; 0x9a25
  405cec:	f2c0 0640 	movt	r6, #64	; 0x40
  405cf0:	47b0      	blx	r6
				(uint8_t*) &pGetPubKeyOut->pubKey,
				pubKeySize);

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  405cf2:	8922      	ldrh	r2, [r4, #8]
  405cf4:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  405cf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405cfc:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  405cfe:	f242 4748 	movw	r7, #9288	; 0x2448
  405d02:	f2c2 0700 	movt	r7, #8192	; 0x2000
  405d06:	4638      	mov	r0, r7
  405d08:	6861      	ldr	r1, [r4, #4]
  405d0a:	f649 2413 	movw	r4, #39443	; 0x9a13
  405d0e:	f2c0 0440 	movt	r4, #64	; 0x40
  405d12:	47a0      	blx	r4

	// get input data from user to use with VerifySign
	// arbitrary data size limit, could be any size since signature with key scheme
	// of TPM_SS_RSASSAPKCS1v15_SHA1 is always performed on a SHA-1 digest (output
	// size 20 bytes)
	printf("\r\n\r\n    enter signature verification data (40 chars max): ");
  405d14:	f64e 30cc 	movw	r0, #60364	; 0xebcc
  405d18:	f2c0 0040 	movt	r0, #64	; 0x40
  405d1c:	f649 1375 	movw	r3, #39285	; 0x9975
  405d20:	f2c0 0340 	movt	r3, #64	; 0x40
  405d24:	4798      	blx	r3
	get_user_input((char*) workBuf0, INBUFSIZE, 0, USER_STRING);
  405d26:	f642 1564 	movw	r5, #10596	; 0x2964
  405d2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  405d2e:	4628      	mov	r0, r5
  405d30:	f04f 0129 	mov.w	r1, #41	; 0x29
  405d34:	f04f 0200 	mov.w	r2, #0
  405d38:	4613      	mov	r3, r2
  405d3a:	f245 66d5 	movw	r6, #22229	; 0x56d5
  405d3e:	f2c0 0640 	movt	r6, #64	; 0x40
  405d42:	47b0      	blx	r6
	//flushBS((char*) workBuf0);	// handle backspaces
    sha1_csum( workBuf0, strlen((char*) workBuf0), pVerifySigInA->digest );
  405d44:	4628      	mov	r0, r5
  405d46:	f649 4143 	movw	r1, #40003	; 0x9c43
  405d4a:	f2c0 0140 	movt	r1, #64	; 0x40
  405d4e:	4788      	blx	r1
  405d50:	4601      	mov	r1, r0
  405d52:	4628      	mov	r0, r5
  405d54:	f107 020e 	add.w	r2, r7, #14
  405d58:	f248 0751 	movw	r7, #32849	; 0x8051
  405d5c:	f2c0 0740 	movt	r7, #64	; 0x40
  405d60:	47b8      	blx	r7

	// get the signature cacheSlot from the user
	do
	{
		printf("\r\n    verify sign using signature from which cacheSlot (1-5)? ");
  405d62:	f64e 4608 	movw	r6, #60424	; 0xec08
  405d66:	f2c0 0640 	movt	r6, #64	; 0x40
  405d6a:	f649 1475 	movw	r4, #39285	; 0x9975
  405d6e:	f2c0 0440 	movt	r4, #64	; 0x40
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  405d72:	f245 65d5 	movw	r5, #22229	; 0x56d5
  405d76:	f2c0 0540 	movt	r5, #64	; 0x40
		
		if((cacheSlot >= 1) && (cacheSlot <= 5))
			break;
		else
			printf("\r\nInvalid casheSlot ");
  405d7a:	f24e 77e8 	movw	r7, #59368	; 0xe7e8
  405d7e:	f2c0 0740 	movt	r7, #64	; 0x40
    sha1_csum( workBuf0, strlen((char*) workBuf0), pVerifySigInA->digest );

	// get the signature cacheSlot from the user
	do
	{
		printf("\r\n    verify sign using signature from which cacheSlot (1-5)? ");
  405d82:	4630      	mov	r0, r6
  405d84:	47a0      	blx	r4
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  405d86:	f04f 0000 	mov.w	r0, #0
  405d8a:	4601      	mov	r1, r0
  405d8c:	aa01      	add	r2, sp, #4
  405d8e:	f04f 0301 	mov.w	r3, #1
  405d92:	47a8      	blx	r5
		
		if((cacheSlot >= 1) && (cacheSlot <= 5))
  405d94:	9801      	ldr	r0, [sp, #4]
  405d96:	f100 32ff 	add.w	r2, r0, #4294967295
  405d9a:	2a04      	cmp	r2, #4
  405d9c:	d902      	bls.n	405da4 <verifySignFunc+0x11c>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  405d9e:	4638      	mov	r0, r7
  405da0:	47a0      	blx	r4
	} while (1);
  405da2:	e7ee      	b.n	405d82 <verifySignFunc+0xfa>
	
	
	// decrement to re-align 
	if(cacheSlot)
  405da4:	b110      	cbz	r0, 405dac <verifySignFunc+0x124>
	{
	  cacheSlot--;
  405da6:	f100 33ff 	add.w	r3, r0, #4294967295
  405daa:	9301      	str	r3, [sp, #4]
	}
	
	
	if(sigSlotValid(cacheSlot) == false)
  405dac:	f89d 0004 	ldrb.w	r0, [sp, #4]
  405db0:	f648 41c1 	movw	r1, #36033	; 0x8cc1
  405db4:	f2c0 0140 	movt	r1, #64	; 0x40
  405db8:	4788      	blx	r1
  405dba:	b978      	cbnz	r0, 405ddc <verifySignFunc+0x154>
	{
		printf( ("\r\ncacheSlot %d does not have a valid signature!"), cacheSlot);
  405dbc:	f64e 4048 	movw	r0, #60488	; 0xec48
  405dc0:	f2c0 0040 	movt	r0, #64	; 0x40
  405dc4:	9901      	ldr	r1, [sp, #4]
  405dc6:	f649 1475 	movw	r4, #39285	; 0x9975
  405dca:	f2c0 0440 	movt	r4, #64	; 0x40
  405dce:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  405dd0:	f24e 7068 	movw	r0, #59240	; 0xe768
  405dd4:	f2c0 0040 	movt	r0, #64	; 0x40
  405dd8:	47a0      	blx	r4
  405dda:	e05c      	b.n	405e96 <verifySignFunc+0x20e>
		return;
	}

	// now get the signature from the EEPROM slot
	if( (sigSize = getSigFromEE(cacheSlot, &pVerifySigInA->signature)) == 0)
  405ddc:	f89d 0004 	ldrb.w	r0, [sp, #4]
  405de0:	492f      	ldr	r1, [pc, #188]	; (405ea0 <verifySignFunc+0x218>)
  405de2:	f648 45e5 	movw	r5, #36069	; 0x8ce5
  405de6:	f2c0 0540 	movt	r5, #64	; 0x40
  405dea:	47a8      	blx	r5
  405dec:	4605      	mov	r5, r0
  405dee:	b978      	cbnz	r0, 405e10 <verifySignFunc+0x188>
	{
		printf( ("\r\nerror reading signature from cacheSlot %d!"), cacheSlot);
  405df0:	f64e 4078 	movw	r0, #60536	; 0xec78
  405df4:	f2c0 0040 	movt	r0, #64	; 0x40
  405df8:	9901      	ldr	r1, [sp, #4]
  405dfa:	f649 1475 	movw	r4, #39285	; 0x9975
  405dfe:	f2c0 0440 	movt	r4, #64	; 0x40
  405e02:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  405e04:	f24e 7068 	movw	r0, #59240	; 0xe768
  405e08:	f2c0 0040 	movt	r0, #64	; 0x40
  405e0c:	47a0      	blx	r4
  405e0e:	e042      	b.n	405e96 <verifySignFunc+0x20e>
		return;
	}

	printf("\r\n    verifySignFunc called:");
  405e10:	f64e 40a8 	movw	r0, #60584	; 0xeca8
  405e14:	f2c0 0040 	movt	r0, #64	; 0x40
  405e18:	f649 1675 	movw	r6, #39285	; 0x9975
  405e1c:	f2c0 0640 	movt	r6, #64	; 0x40
  405e20:	47b0      	blx	r6

	// update the signature size parameter
	convertLongToArray(sigSize, pVerifySigInA->sigSize);
  405e22:	4c1e      	ldr	r4, [pc, #120]	; (405e9c <verifySignFunc+0x214>)
  405e24:	4628      	mov	r0, r5
  405e26:	4621      	mov	r1, r4
  405e28:	f249 46d1 	movw	r6, #38097	; 0x94d1
  405e2c:	f2c0 0640 	movt	r6, #64	; 0x40
  405e30:	47b0      	blx	r6

	// update numBytes, paramSize
	numBytes =	sizeof(VerifySigInA) -1 +
				convertArrayToLong(pVerifySigInB->pubSigKey.ST_pubKey.keySize) +
  405e32:	f109 0018 	add.w	r0, r9, #24
  405e36:	f249 45f5 	movw	r5, #38133	; 0x94f5
  405e3a:	f2c0 0540 	movt	r5, #64	; 0x40
  405e3e:	47a8      	blx	r5

	// update the signature size parameter
	convertLongToArray(sigSize, pVerifySigInA->sigSize);

	// update numBytes, paramSize
	numBytes =	sizeof(VerifySigInA) -1 +
  405e40:	f108 0842 	add.w	r8, r8, #66	; 0x42
  405e44:	4440      	add	r0, r8
  405e46:	b280      	uxth	r0, r0
  405e48:	f642 32a2 	movw	r2, #11170	; 0x2ba2
  405e4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  405e50:	8010      	strh	r0, [r2, #0]
				convertArrayToLong(pVerifySigInB->pubSigKey.ST_pubKey.keySize) +
				pubKeySize;
	convertLongToArray( numBytes, pVerifySigInA->parmamSize);
  405e52:	f1a4 0120 	sub.w	r1, r4, #32
  405e56:	47b0      	blx	r6

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405e58:	f04f 0001 	mov.w	r0, #1
  405e5c:	4601      	mov	r1, r0
  405e5e:	f648 6391 	movw	r3, #36497	; 0x8e91
  405e62:	f2c0 0340 	movt	r3, #64	; 0x40
  405e66:	4798      	blx	r3

	// check for successful signature verifcation
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405e68:	f1a4 001c 	sub.w	r0, r4, #28
  405e6c:	47a8      	blx	r5
  405e6e:	b148      	cbz	r0, 405e84 <verifySignFunc+0x1fc>
	{
		printf("\r\n    error verifying signature!");
  405e70:	f64e 40c8 	movw	r0, #60616	; 0xecc8
  405e74:	f2c0 0040 	movt	r0, #64	; 0x40
  405e78:	f649 1275 	movw	r2, #39285	; 0x9975
  405e7c:	f2c0 0240 	movt	r2, #64	; 0x40
  405e80:	4790      	blx	r2
  405e82:	e008      	b.n	405e96 <verifySignFunc+0x20e>
		return;
	}
	else
		printf("\r\n    signature verification complete!");
  405e84:	f64e 40ec 	movw	r0, #60652	; 0xecec
  405e88:	f2c0 0040 	movt	r0, #64	; 0x40
  405e8c:	f649 1175 	movw	r1, #39285	; 0x9975
  405e90:	f2c0 0140 	movt	r1, #64	; 0x40
  405e94:	4788      	blx	r1
}
  405e96:	b003      	add	sp, #12
  405e98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405e9c:	2000246a 	.word	0x2000246a
  405ea0:	2000246e 	.word	0x2000246e

00405ea4 <signFunc>:
		return;
	}
}
/*****************************************************************************************************/
void signFunc( TPM_Command *pCommand )
{
  405ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ea6:	b083      	sub	sp, #12
  405ea8:	4604      	mov	r4, r0
	int 		slotNum;

	// xferBuf overlay setup
	SignIn	*pSignIn = (SignIn*) xferBuf;

	printf("\r\n    sign sequence:");
  405eaa:	f64e 5014 	movw	r0, #60692	; 0xed14
  405eae:	f2c0 0040 	movt	r0, #64	; 0x40
  405eb2:	f649 1375 	movw	r3, #39285	; 0x9975
  405eb6:	f2c0 0340 	movt	r3, #64	; 0x40
  405eba:	4798      	blx	r3

	// select the authSession
	currentAuthSession = 0;
  405ebc:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  405ec0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405ec4:	f04f 0200 	mov.w	r2, #0
  405ec8:	7002      	strb	r2, [r0, #0]

	// start an oiap session
	if(commandHandler("OIAP"))
  405eca:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  405ece:	f2c0 0040 	movt	r0, #64	; 0x40
  405ed2:	f645 215d 	movw	r1, #23133	; 0x5a5d
  405ed6:	f2c0 0140 	movt	r1, #64	; 0x40
  405eda:	4788      	blx	r1
  405edc:	b170      	cbz	r0, 405efc <signFunc+0x58>
	{
		printf("\r\n\r\n    error creating authSession");
  405ede:	f64e 502c 	movw	r0, #60716	; 0xed2c
  405ee2:	f2c0 0040 	movt	r0, #64	; 0x40
  405ee6:	f649 1475 	movw	r4, #39285	; 0x9975
  405eea:	f2c0 0440 	movt	r4, #64	; 0x40
  405eee:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  405ef0:	f64e 0018 	movw	r0, #59416	; 0xe818
  405ef4:	f2c0 0040 	movt	r0, #64	; 0x40
  405ef8:	47a0      	blx	r4
  405efa:	e108      	b.n	40610e <signFunc+0x26a>
		return;
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  405efc:	8922      	ldrh	r2, [r4, #8]
  405efe:	f642 33a2 	movw	r3, #11170	; 0x2ba2
  405f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
  405f06:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  405f08:	f242 4048 	movw	r0, #9288	; 0x2448
  405f0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405f10:	6861      	ldr	r1, [r4, #4]
  405f12:	f649 2313 	movw	r3, #39443	; 0x9a13
  405f16:	f2c0 0340 	movt	r3, #64	; 0x40
  405f1a:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a signing key: "), excludeSRK);
  405f1c:	f642 1064 	movw	r0, #10596	; 0x2964
  405f20:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405f24:	f64e 5150 	movw	r1, #60752	; 0xed50
  405f28:	f2c0 0140 	movt	r1, #64	; 0x40
  405f2c:	f04f 0201 	mov.w	r2, #1
  405f30:	f249 63d1 	movw	r3, #38609	; 0x96d1
  405f34:	f2c0 0340 	movt	r3, #64	; 0x40
  405f38:	4798      	blx	r3
  405f3a:	9001      	str	r0, [sp, #4]
	if(slotNum == INVALID_HANDLE)
  405f3c:	28ff      	cmp	r0, #255	; 0xff
  405f3e:	f000 80e6 	beq.w	40610e <signFunc+0x26a>
		return;

	if(slotNum == 0)
  405f42:	b9d0      	cbnz	r0, 405f7a <signFunc+0xd6>
	{
		// setup the SRK as parent (note: this is illegal, left in for demo purposes)
		convertLongToArray(TPM_KH_SRK, pSignIn->keyHandle);
  405f44:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  405f48:	4972      	ldr	r1, [pc, #456]	; (406114 <signFunc+0x270>)
  405f4a:	f249 43d1 	movw	r3, #38097	; 0x94d1
  405f4e:	f2c0 0340 	movt	r3, #64	; 0x40
  405f52:	4798      	blx	r3
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  405f54:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  405f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
  405f5c:	7802      	ldrb	r2, [r0, #0]
  405f5e:	f242 35c8 	movw	r5, #9160	; 0x23c8
  405f62:	f2c2 0500 	movt	r5, #8192	; 0x2000
  405f66:	eb05 1082 	add.w	r0, r5, r2, lsl #6
  405f6a:	f100 002c 	add.w	r0, r0, #44	; 0x2c
  405f6e:	f648 1151 	movw	r1, #35153	; 0x8951
  405f72:	f2c0 0140 	movt	r1, #64	; 0x40
  405f76:	4788      	blx	r1
  405f78:	e01e      	b.n	405fb8 <signFunc+0x114>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pSignIn->keyHandle);
  405f7a:	f100 35ff 	add.w	r5, r0, #4294967295
  405f7e:	b2e8      	uxtb	r0, r5
  405f80:	4964      	ldr	r1, [pc, #400]	; (406114 <signFunc+0x270>)
  405f82:	f648 16e1 	movw	r6, #35297	; 0x89e1
  405f86:	f2c0 0640 	movt	r6, #64	; 0x40
  405f8a:	47b0      	blx	r6
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  405f8c:	9801      	ldr	r0, [sp, #4]
  405f8e:	f100 33ff 	add.w	r3, r0, #4294967295
  405f92:	f642 32a4 	movw	r2, #11172	; 0x2ba4
  405f96:	f2c2 0200 	movt	r2, #8192	; 0x2000
  405f9a:	7815      	ldrb	r5, [r2, #0]
  405f9c:	f242 31c8 	movw	r1, #9160	; 0x23c8
  405fa0:	f2c2 0100 	movt	r1, #8192	; 0x2000
  405fa4:	eb01 1185 	add.w	r1, r1, r5, lsl #6
  405fa8:	b2d8      	uxtb	r0, r3
  405faa:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  405fae:	f648 262d 	movw	r6, #35373	; 0x8a2d
  405fb2:	f2c0 0640 	movt	r6, #64	; 0x40
  405fb6:	47b0      	blx	r6

	// get input data from user to sign
	// arbitrary data size limit, could be any size since signature with key scheme of
	// TPM_SS_RSASSAPKCS1v15_SHA1 is always performed on a SHA-1 digest (output
	// size 20 bytes)
	printf("\r\n\r\n    enter data to sign (40 chars max): ");
  405fb8:	f64e 5070 	movw	r0, #60784	; 0xed70
  405fbc:	f2c0 0040 	movt	r0, #64	; 0x40
  405fc0:	f649 1675 	movw	r6, #39285	; 0x9975
  405fc4:	f2c0 0640 	movt	r6, #64	; 0x40
  405fc8:	47b0      	blx	r6
	get_user_input((char*) workBuf0, INBUFSIZE, 0, USER_STRING);
  405fca:	f642 1564 	movw	r5, #10596	; 0x2964
  405fce:	f2c2 0500 	movt	r5, #8192	; 0x2000
  405fd2:	4628      	mov	r0, r5
  405fd4:	f04f 0129 	mov.w	r1, #41	; 0x29
  405fd8:	f04f 0200 	mov.w	r2, #0
  405fdc:	4613      	mov	r3, r2
  405fde:	f245 66d5 	movw	r6, #22229	; 0x56d5
  405fe2:	f2c0 0640 	movt	r6, #64	; 0x40
  405fe6:	47b0      	blx	r6
	//flushBS((char*) workBuf0);	// handle backspaces
    sha1_csum( workBuf0, strlen((char*) workBuf0), &pSignIn->areaToSign );
  405fe8:	4628      	mov	r0, r5
  405fea:	f649 4343 	movw	r3, #40003	; 0x9c43
  405fee:	f2c0 0340 	movt	r3, #64	; 0x40
  405ff2:	4798      	blx	r3
  405ff4:	4601      	mov	r1, r0
  405ff6:	4e48      	ldr	r6, [pc, #288]	; (406118 <signFunc+0x274>)
  405ff8:	4628      	mov	r0, r5
  405ffa:	4632      	mov	r2, r6
  405ffc:	f248 0351 	movw	r3, #32849	; 0x8051
  406000:	f2c0 0340 	movt	r3, #64	; 0x40
  406004:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  406006:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  40600a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40600e:	7802      	ldrb	r2, [r0, #0]
  406010:	ea4f 1182 	mov.w	r1, r2, lsl #6
  406014:	f101 0118 	add.w	r1, r1, #24
  406018:	f242 33c8 	movw	r3, #9160	; 0x23c8
  40601c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  406020:	18c8      	adds	r0, r1, r3
  406022:	f04f 0100 	mov.w	r1, #0
  406026:	f249 4299 	movw	r2, #38041	; 0x9499
  40602a:	f2c0 0240 	movt	r2, #64	; 0x40
  40602e:	4790      	blx	r2

	// calculate input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  406030:	7ae0      	ldrb	r0, [r4, #11]
  406032:	7b21      	ldrb	r1, [r4, #12]
  406034:	f245 03fd 	movw	r3, #20733	; 0x50fd
  406038:	f2c0 0340 	movt	r3, #64	; 0x40
  40603c:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  40603e:	f04f 0001 	mov.w	r0, #1
  406042:	4601      	mov	r1, r0
  406044:	f648 6291 	movw	r2, #36497	; 0x8e91
  406048:	f2c0 0240 	movt	r2, #64	; 0x40
  40604c:	4790      	blx	r2

	// check for successful sign
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  40604e:	f1a6 000c 	sub.w	r0, r6, #12
  406052:	f249 41f5 	movw	r1, #38133	; 0x94f5
  406056:	f2c0 0140 	movt	r1, #64	; 0x40
  40605a:	4788      	blx	r1
  40605c:	b170      	cbz	r0, 40607c <signFunc+0x1d8>
	{
		printf("\r\n    sign error!");
  40605e:	f64e 509c 	movw	r0, #60828	; 0xed9c
  406062:	f2c0 0040 	movt	r0, #64	; 0x40
  406066:	f649 1475 	movw	r4, #39285	; 0x9975
  40606a:	f2c0 0440 	movt	r4, #64	; 0x40
  40606e:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  406070:	f64e 0018 	movw	r0, #59416	; 0xe818
  406074:	f2c0 0040 	movt	r0, #64	; 0x40
  406078:	47a0      	blx	r4
  40607a:	e048      	b.n	40610e <signFunc+0x26a>
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  40607c:	7ae0      	ldrb	r0, [r4, #11]
  40607e:	7b61      	ldrb	r1, [r4, #13]
  406080:	f644 54c9 	movw	r4, #19913	; 0x4dc9
  406084:	f2c0 0440 	movt	r4, #64	; 0x40
  406088:	47a0      	blx	r4
  40608a:	b170      	cbz	r0, 4060aa <signFunc+0x206>
	{
		printf("\r\noutput auth validation error!\r\n");
  40608c:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  406090:	f2c0 0040 	movt	r0, #64	; 0x40
  406094:	f649 1475 	movw	r4, #39285	; 0x9975
  406098:	f2c0 0440 	movt	r4, #64	; 0x40
  40609c:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  40609e:	f64e 50d4 	movw	r0, #60884	; 0xedd4
  4060a2:	f2c0 0040 	movt	r0, #64	; 0x40
  4060a6:	47a0      	blx	r4
  4060a8:	e031      	b.n	40610e <signFunc+0x26a>
		return;
	}

	do
	{
		printf("\r\nstore signature in which cacheSlot (1-5)? ");
  4060aa:	f64e 56e4 	movw	r6, #60900	; 0xede4
  4060ae:	f2c0 0640 	movt	r6, #64	; 0x40
  4060b2:	f649 1475 	movw	r4, #39285	; 0x9975
  4060b6:	f2c0 0440 	movt	r4, #64	; 0x40
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  4060ba:	f245 65d5 	movw	r5, #22229	; 0x56d5
  4060be:	f2c0 0540 	movt	r5, #64	; 0x40
		
		if((slotNum >= 1) && (slotNum <= 5))
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4060c2:	f24e 77e8 	movw	r7, #59368	; 0xe7e8
  4060c6:	f2c0 0740 	movt	r7, #64	; 0x40
		return;
	}

	do
	{
		printf("\r\nstore signature in which cacheSlot (1-5)? ");
  4060ca:	4630      	mov	r0, r6
  4060cc:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  4060ce:	f04f 0000 	mov.w	r0, #0
  4060d2:	4601      	mov	r1, r0
  4060d4:	aa01      	add	r2, sp, #4
  4060d6:	f04f 0301 	mov.w	r3, #1
  4060da:	47a8      	blx	r5
		
		if((slotNum >= 1) && (slotNum <= 5))
  4060dc:	9801      	ldr	r0, [sp, #4]
  4060de:	f100 33ff 	add.w	r3, r0, #4294967295
  4060e2:	2b04      	cmp	r3, #4
  4060e4:	d902      	bls.n	4060ec <signFunc+0x248>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4060e6:	4638      	mov	r0, r7
  4060e8:	47a0      	blx	r4
	} while (1);
  4060ea:	e7ee      	b.n	4060ca <signFunc+0x226>

	// save signature
	saveSigToEE((slotNum-1));
  4060ec:	f100 32ff 	add.w	r2, r0, #4294967295
  4060f0:	b2d0      	uxtb	r0, r2
  4060f2:	f248 613d 	movw	r1, #34365	; 0x863d
  4060f6:	f2c0 0140 	movt	r1, #64	; 0x40
  4060fa:	4788      	blx	r1

	printf("\r\n    TPM Sign Completed Successfully!\r\n");
  4060fc:	f64e 6014 	movw	r0, #60948	; 0xee14
  406100:	f2c0 0040 	movt	r0, #64	; 0x40
  406104:	f649 1375 	movw	r3, #39285	; 0x9975
  406108:	f2c0 0340 	movt	r3, #64	; 0x40
  40610c:	4798      	blx	r3
}
  40610e:	b003      	add	sp, #12
  406110:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406112:	bf00      	nop
  406114:	20002452 	.word	0x20002452
  406118:	2000245a 	.word	0x2000245a

0040611c <getPubKeyFunc>:
	// remove key from internal storage
	flushKeyHandle(slotNum);
}
/*****************************************************************************************************/
void getPubKeyFunc( TPM_Command *pCommand )
{
  40611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40611e:	4604      	mov	r4, r0

	// xferBuf overlay setup
	GetPubKeyIn	*pGetPubKeyIn = (GetPubKeyIn*) xferBuf;

	// select the authSession
	currentAuthSession = 0;
  406120:	f642 33a4 	movw	r3, #11172	; 0x2ba4
  406124:	f2c2 0300 	movt	r3, #8192	; 0x2000
  406128:	f04f 0200 	mov.w	r2, #0
  40612c:	701a      	strb	r2, [r3, #0]

	// start an oiap session
	if(commandHandler("OIAP"))
  40612e:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  406132:	f2c0 0040 	movt	r0, #64	; 0x40
  406136:	f645 215d 	movw	r1, #23133	; 0x5a5d
  40613a:	f2c0 0140 	movt	r1, #64	; 0x40
  40613e:	4788      	blx	r1
  406140:	b170      	cbz	r0, 406160 <getPubKeyFunc+0x44>
	{
		printf("\r\n\r\n    error creating authSession");
  406142:	f64e 502c 	movw	r0, #60716	; 0xed2c
  406146:	f2c0 0040 	movt	r0, #64	; 0x40
  40614a:	f649 1475 	movw	r4, #39285	; 0x9975
  40614e:	f2c0 0440 	movt	r4, #64	; 0x40
  406152:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  406154:	f64e 0018 	movw	r0, #59416	; 0xe818
  406158:	f2c0 0040 	movt	r0, #64	; 0x40
  40615c:	47a0      	blx	r4
		return;
  40615e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  406160:	8922      	ldrh	r2, [r4, #8]
  406162:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  406166:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40616a:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  40616c:	f242 4048 	movw	r0, #9288	; 0x2448
  406170:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406174:	6861      	ldr	r1, [r4, #4]
  406176:	f649 2313 	movw	r3, #39443	; 0x9a13
  40617a:	f2c0 0340 	movt	r3, #64	; 0x40
  40617e:	4798      	blx	r3

   	// let the user pick a key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    select a keyHandle: "), excludeSRK);
  406180:	f642 1064 	movw	r0, #10596	; 0x2964
  406184:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406188:	f64e 6140 	movw	r1, #60992	; 0xee40
  40618c:	f2c0 0140 	movt	r1, #64	; 0x40
  406190:	f04f 0201 	mov.w	r2, #1
  406194:	f249 63d1 	movw	r3, #38609	; 0x96d1
  406198:	f2c0 0340 	movt	r3, #64	; 0x40
  40619c:	4798      	blx	r3
	if(slotNum == INVALID_HANDLE)
  40619e:	28ff      	cmp	r0, #255	; 0xff
  4061a0:	d077      	beq.n	406292 <getPubKeyFunc+0x176>
		return;

	// insert keyHandle into command payload
	if( !getLoadedKeyHandle(slotNum-1, pGetPubKeyIn->keyHandle) )
  4061a2:	f100 35ff 	add.w	r5, r0, #4294967295
  4061a6:	b2ed      	uxtb	r5, r5
  4061a8:	4628      	mov	r0, r5
  4061aa:	493a      	ldr	r1, [pc, #232]	; (406294 <getPubKeyFunc+0x178>)
  4061ac:	f648 12e1 	movw	r2, #35297	; 0x89e1
  4061b0:	f2c0 0240 	movt	r2, #64	; 0x40
  4061b4:	4790      	blx	r2
  4061b6:	b970      	cbnz	r0, 4061d6 <getPubKeyFunc+0xba>
	{
		printf("\r\n\r\n    getPubKey: invalid keyHandle slot");
  4061b8:	f64e 6060 	movw	r0, #61024	; 0xee60
  4061bc:	f2c0 0040 	movt	r0, #64	; 0x40
  4061c0:	f649 1475 	movw	r4, #39285	; 0x9975
  4061c4:	f2c0 0440 	movt	r4, #64	; 0x40
  4061c8:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4061ca:	f64e 0018 	movw	r0, #59416	; 0xe818
  4061ce:	f2c0 0040 	movt	r0, #64	; 0x40
  4061d2:	47a0      	blx	r4
		return;
  4061d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// retreive the key's auth
	getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  4061d6:	f642 37a4 	movw	r7, #11172	; 0x2ba4
  4061da:	f2c2 0700 	movt	r7, #8192	; 0x2000
  4061de:	7839      	ldrb	r1, [r7, #0]
  4061e0:	f242 36c8 	movw	r6, #9160	; 0x23c8
  4061e4:	f2c2 0600 	movt	r6, #8192	; 0x2000
  4061e8:	eb06 1181 	add.w	r1, r6, r1, lsl #6
  4061ec:	4628      	mov	r0, r5
  4061ee:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  4061f2:	f648 232d 	movw	r3, #35373	; 0x8a2d
  4061f6:	f2c0 0340 	movt	r3, #64	; 0x40
  4061fa:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  4061fc:	7838      	ldrb	r0, [r7, #0]
  4061fe:	eb06 1080 	add.w	r0, r6, r0, lsl #6
  406202:	f100 0018 	add.w	r0, r0, #24
  406206:	f04f 0100 	mov.w	r1, #0
  40620a:	f249 4299 	movw	r2, #38041	; 0x9499
  40620e:	f2c0 0240 	movt	r2, #64	; 0x40
  406212:	4790      	blx	r2

	// call input auth Handler
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  406214:	7ae0      	ldrb	r0, [r4, #11]
  406216:	7b21      	ldrb	r1, [r4, #12]
  406218:	f245 03fd 	movw	r3, #20733	; 0x50fd
  40621c:	f2c0 0340 	movt	r3, #64	; 0x40
  406220:	4798      	blx	r3

	printf("\r\n    getPubKeyFunc called:");
  406222:	f64e 608c 	movw	r0, #61068	; 0xee8c
  406226:	f2c0 0040 	movt	r0, #64	; 0x40
  40622a:	f649 1175 	movw	r1, #39285	; 0x9975
  40622e:	f2c0 0140 	movt	r1, #64	; 0x40
  406232:	4788      	blx	r1

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406234:	f04f 0001 	mov.w	r0, #1
  406238:	4601      	mov	r1, r0
  40623a:	f648 6291 	movw	r2, #36497	; 0x8e91
  40623e:	f2c0 0240 	movt	r2, #64	; 0x40
  406242:	4790      	blx	r2

	// check for successful execution
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  406244:	4814      	ldr	r0, [pc, #80]	; (406298 <getPubKeyFunc+0x17c>)
  406246:	f249 43f5 	movw	r3, #38133	; 0x94f5
  40624a:	f2c0 0340 	movt	r3, #64	; 0x40
  40624e:	4798      	blx	r3
  406250:	b148      	cbz	r0, 406266 <getPubKeyFunc+0x14a>
	{
		printf("\r\n    TPM_GetPubKey failed!");
  406252:	f64e 60a8 	movw	r0, #61096	; 0xeea8
  406256:	f2c0 0040 	movt	r0, #64	; 0x40
  40625a:	f649 1175 	movw	r1, #39285	; 0x9975
  40625e:	f2c0 0140 	movt	r1, #64	; 0x40
  406262:	4788      	blx	r1
		return;
  406264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  406266:	7ae0      	ldrb	r0, [r4, #11]
  406268:	7b61      	ldrb	r1, [r4, #13]
  40626a:	f644 52c9 	movw	r2, #19913	; 0x4dc9
  40626e:	f2c0 0240 	movt	r2, #64	; 0x40
  406272:	4790      	blx	r2
  406274:	b168      	cbz	r0, 406292 <getPubKeyFunc+0x176>
	{
		printf("\r\noutput auth validation error!\r\n");
  406276:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  40627a:	f2c0 0040 	movt	r0, #64	; 0x40
  40627e:	f649 1475 	movw	r4, #39285	; 0x9975
  406282:	f2c0 0440 	movt	r4, #64	; 0x40
  406286:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  406288:	f64e 50d4 	movw	r0, #60884	; 0xedd4
  40628c:	f2c0 0040 	movt	r0, #64	; 0x40
  406290:	47a0      	blx	r4
  406292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406294:	20002452 	.word	0x20002452
  406298:	2000244e 	.word	0x2000244e

0040629c <forceClearFunc>:
	saveKeyHandle(cacheSlot, pLoadKeyOut->keyHandle);
	printf("\r\n    TPM Load Key Completed Successfully!\r\n");
}
/*****************************************************************************************************/
void forceClearFunc( TPM_Command *pCommand )
{
  40629c:	b538      	push	{r3, r4, r5, lr}
  40629e:	4604      	mov	r4, r0
// meta function to forceClear the TPM

	printf("\r\n    TPM_ForceClear sequence called");
  4062a0:	f64e 60c4 	movw	r0, #61124	; 0xeec4
  4062a4:	f2c0 0040 	movt	r0, #64	; 0x40
  4062a8:	f649 1375 	movw	r3, #39285	; 0x9975
  4062ac:	f2c0 0340 	movt	r3, #64	; 0x40
  4062b0:	4798      	blx	r3

	//printf("\r\n    forceClearFunc sequence:");

	if(commandHandler("physPres_present"))
  4062b2:	f64e 60ec 	movw	r0, #61164	; 0xeeec
  4062b6:	f2c0 0040 	movt	r0, #64	; 0x40
  4062ba:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4062be:	f2c0 0140 	movt	r1, #64	; 0x40
  4062c2:	4788      	blx	r1
  4062c4:	b170      	cbz	r0, 4062e4 <forceClearFunc+0x48>
	{
		printf("\r\ncould not set physical presence state");
  4062c6:	f64e 7000 	movw	r0, #61184	; 0xef00
  4062ca:	f2c0 0040 	movt	r0, #64	; 0x40
  4062ce:	f649 1475 	movw	r4, #39285	; 0x9975
  4062d2:	f2c0 0440 	movt	r4, #64	; 0x40
  4062d6:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  4062d8:	f24e 7068 	movw	r0, #59240	; 0xe768
  4062dc:	f2c0 0040 	movt	r0, #64	; 0x40
  4062e0:	47a0      	blx	r4
		return;
  4062e2:	bd38      	pop	{r3, r4, r5, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  4062e4:	8922      	ldrh	r2, [r4, #8]
  4062e6:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  4062ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4062ee:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  4062f0:	f242 4548 	movw	r5, #9288	; 0x2448
  4062f4:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4062f8:	4628      	mov	r0, r5
  4062fa:	6861      	ldr	r1, [r4, #4]
  4062fc:	f649 2413 	movw	r4, #39443	; 0x9a13
  406300:	f2c0 0440 	movt	r4, #64	; 0x40
  406304:	47a0      	blx	r4


	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406306:	f04f 0001 	mov.w	r0, #1
  40630a:	4601      	mov	r1, r0
  40630c:	f648 6291 	movw	r2, #36497	; 0x8e91
  406310:	f2c0 0240 	movt	r2, #64	; 0x40
  406314:	4790      	blx	r2

	// if successful, clear the local key storage
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) == TPM_SUCCESS )
  406316:	f105 0006 	add.w	r0, r5, #6
  40631a:	f249 43f5 	movw	r3, #38133	; 0x94f5
  40631e:	f2c0 0340 	movt	r3, #64	; 0x40
  406322:	4798      	blx	r3
  406324:	b948      	cbnz	r0, 40633a <forceClearFunc+0x9e>
	{
		initKeyStore(); 		// generated keys in cache
  406326:	f248 4169 	movw	r1, #33897	; 0x8469
  40632a:	f2c0 0140 	movt	r1, #64	; 0x40
  40632e:	4788      	blx	r1
		initLoadedKeyStore(); 	// keys loaded on TPM
  406330:	f248 4099 	movw	r0, #33945	; 0x8499
  406334:	f2c0 0040 	movt	r0, #64	; 0x40
  406338:	4780      	blx	r0
	}

	if(commandHandler("physPres_notpresent"))
  40633a:	f64e 7028 	movw	r0, #61224	; 0xef28
  40633e:	f2c0 0040 	movt	r0, #64	; 0x40
  406342:	f645 245d 	movw	r4, #23133	; 0x5a5d
  406346:	f2c0 0440 	movt	r4, #64	; 0x40
  40634a:	47a0      	blx	r4
  40634c:	b170      	cbz	r0, 40636c <forceClearFunc+0xd0>
	{
		printf("\r\ncould not turn off physical presence state");
  40634e:	f64e 703c 	movw	r0, #61244	; 0xef3c
  406352:	f2c0 0040 	movt	r0, #64	; 0x40
  406356:	f649 1475 	movw	r4, #39285	; 0x9975
  40635a:	f2c0 0440 	movt	r4, #64	; 0x40
  40635e:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406360:	f24e 7068 	movw	r0, #59240	; 0xe768
  406364:	f2c0 0040 	movt	r0, #64	; 0x40
  406368:	47a0      	blx	r4
		return;
  40636a:	bd38      	pop	{r3, r4, r5, pc}
	}

	printf("\r\n    note: TPM is now disabled / deactivated!\r\n");	
  40636c:	f64e 706c 	movw	r0, #61292	; 0xef6c
  406370:	f2c0 0040 	movt	r0, #64	; 0x40
  406374:	f649 1475 	movw	r4, #39285	; 0x9975
  406378:	f2c0 0440 	movt	r4, #64	; 0x40
  40637c:	47a0      	blx	r4
	printf("\r\n    TPM Force Clear Completed Successfully!\r\n");
  40637e:	f64e 70a0 	movw	r0, #61344	; 0xefa0
  406382:	f2c0 0040 	movt	r0, #64	; 0x40
  406386:	47a0      	blx	r4
  406388:	bd38      	pop	{r3, r4, r5, pc}
  40638a:	bf00      	nop

0040638c <loadKeyFunc>:
	
	printf("\r\n    TPM Create WrapKey Completed Successfully!\r\n");
}
/*****************************************************************************************************/
void loadKeyFunc( TPM_Command *pCommand )
{
  40638c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406390:	4681      	mov	r9, r0

	// overlay setup
	LoadKeyIn	*pLoadKeyIn = (LoadKeyIn*) xferBuf;
	LoadKeyOut	*pLoadKeyOut = (LoadKeyOut*) xferBuf;

	printf("\r\n    TPM_LoadKey sequence:");
  406392:	f64e 70d0 	movw	r0, #61392	; 0xefd0
  406396:	f2c0 0040 	movt	r0, #64	; 0x40
  40639a:	f649 1375 	movw	r3, #39285	; 0x9975
  40639e:	f2c0 0340 	movt	r3, #64	; 0x40
  4063a2:	4798      	blx	r3

	// get the cacheSlot from the user
	do
	{
		printf("\r\n\r\nload key from which cacheSlot (1-5)? ");
  4063a4:	f64e 77ec 	movw	r7, #61420	; 0xefec
  4063a8:	f2c0 0740 	movt	r7, #64	; 0x40
  4063ac:	f649 1575 	movw	r5, #39285	; 0x9975
  4063b0:	f2c0 0540 	movt	r5, #64	; 0x40
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4063b4:	f242 3400 	movw	r4, #8960	; 0x2300
  4063b8:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4063bc:	f245 66d5 	movw	r6, #22229	; 0x56d5
  4063c0:	f2c0 0640 	movt	r6, #64	; 0x40
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4063c4:	f24e 78e8 	movw	r8, #59368	; 0xe7e8
  4063c8:	f2c0 0840 	movt	r8, #64	; 0x40
	printf("\r\n    TPM_LoadKey sequence:");

	// get the cacheSlot from the user
	do
	{
		printf("\r\n\r\nload key from which cacheSlot (1-5)? ");
  4063cc:	4638      	mov	r0, r7
  4063ce:	47a8      	blx	r5
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4063d0:	f04f 0000 	mov.w	r0, #0
  4063d4:	4601      	mov	r1, r0
  4063d6:	4622      	mov	r2, r4
  4063d8:	f04f 0301 	mov.w	r3, #1
  4063dc:	47b0      	blx	r6
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
  4063de:	6820      	ldr	r0, [r4, #0]
  4063e0:	f100 32ff 	add.w	r2, r0, #4294967295
  4063e4:	2a04      	cmp	r2, #4
  4063e6:	d902      	bls.n	4063ee <loadKeyFunc+0x62>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4063e8:	4640      	mov	r0, r8
  4063ea:	47a8      	blx	r5
	} while (1);
  4063ec:	e7ee      	b.n	4063cc <loadKeyFunc+0x40>

	// decrement to re-align
	if(cacheSlot)
  4063ee:	b130      	cbz	r0, 4063fe <loadKeyFunc+0x72>
	{
		cacheSlot--;
  4063f0:	f100 31ff 	add.w	r1, r0, #4294967295
  4063f4:	f242 3300 	movw	r3, #8960	; 0x2300
  4063f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4063fc:	6019      	str	r1, [r3, #0]
	}
	
	if(keySlotValid(cacheSlot) == false)
  4063fe:	f242 3400 	movw	r4, #8960	; 0x2300
  406402:	f2c2 0400 	movt	r4, #8192	; 0x2000
  406406:	7820      	ldrb	r0, [r4, #0]
  406408:	f648 4245 	movw	r2, #35909	; 0x8c45
  40640c:	f2c0 0240 	movt	r2, #64	; 0x40
  406410:	4790      	blx	r2
  406412:	b9a0      	cbnz	r0, 40643e <loadKeyFunc+0xb2>
	{
		printf( ("\r\ncacheSlot %d does not have a valid key!"), cacheSlot);
  406414:	f24f 0018 	movw	r0, #61464	; 0xf018
  406418:	f2c0 0040 	movt	r0, #64	; 0x40
  40641c:	f242 3300 	movw	r3, #8960	; 0x2300
  406420:	f2c2 0300 	movt	r3, #8192	; 0x2000
  406424:	6819      	ldr	r1, [r3, #0]
  406426:	f649 1475 	movw	r4, #39285	; 0x9975
  40642a:	f2c0 0440 	movt	r4, #64	; 0x40
  40642e:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406430:	f24e 7068 	movw	r0, #59240	; 0xe768
  406434:	f2c0 0040 	movt	r0, #64	; 0x40
  406438:	47a0      	blx	r4
		return;
  40643a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// start an oiap session
	if(commandHandler("OIAP"))
  40643e:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  406442:	f2c0 0040 	movt	r0, #64	; 0x40
  406446:	f645 215d 	movw	r1, #23133	; 0x5a5d
  40644a:	f2c0 0140 	movt	r1, #64	; 0x40
  40644e:	4788      	blx	r1
  406450:	b178      	cbz	r0, 406472 <loadKeyFunc+0xe6>
	{
		printf("\r\n\r\n    error creating authSession");
  406452:	f64e 502c 	movw	r0, #60716	; 0xed2c
  406456:	f2c0 0040 	movt	r0, #64	; 0x40
  40645a:	f649 1475 	movw	r4, #39285	; 0x9975
  40645e:	f2c0 0440 	movt	r4, #64	; 0x40
  406462:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  406464:	f64e 0018 	movw	r0, #59416	; 0xe818
  406468:	f2c0 0040 	movt	r0, #64	; 0x40
  40646c:	47a0      	blx	r4
		return;
  40646e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  406472:	f8b9 2008 	ldrh.w	r2, [r9, #8]
  406476:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  40647a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40647e:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  406480:	f242 4448 	movw	r4, #9288	; 0x2448
  406484:	f2c2 0400 	movt	r4, #8192	; 0x2000
  406488:	4620      	mov	r0, r4
  40648a:	f8d9 1004 	ldr.w	r1, [r9, #4]
  40648e:	f649 2313 	movw	r3, #39443	; 0x9a13
  406492:	f2c0 0340 	movt	r3, #64	; 0x40
  406496:	4798      	blx	r3

	// now get the key from the EEPROM slot
	if( (keySize = getKeyFromEE(cacheSlot, (uint8_t*) &pLoadKeyIn->keyParms)) == 0)
  406498:	f242 3200 	movw	r2, #8960	; 0x2300
  40649c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4064a0:	7810      	ldrb	r0, [r2, #0]
  4064a2:	f104 010e 	add.w	r1, r4, #14
  4064a6:	f648 4469 	movw	r4, #35945	; 0x8c69
  4064aa:	f2c0 0440 	movt	r4, #64	; 0x40
  4064ae:	47a0      	blx	r4
  4064b0:	4601      	mov	r1, r0
  4064b2:	b9a0      	cbnz	r0, 4064de <loadKeyFunc+0x152>
	{
		printf( ("\r\nerror reading key from cacheSlot %d!"), cacheSlot);
  4064b4:	f24f 0044 	movw	r0, #61508	; 0xf044
  4064b8:	f2c0 0040 	movt	r0, #64	; 0x40
  4064bc:	f242 3400 	movw	r4, #8960	; 0x2300
  4064c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4064c4:	6821      	ldr	r1, [r4, #0]
  4064c6:	f649 1475 	movw	r4, #39285	; 0x9975
  4064ca:	f2c0 0440 	movt	r4, #64	; 0x40
  4064ce:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  4064d0:	f24e 7068 	movw	r0, #59240	; 0xe768
  4064d4:	f2c0 0040 	movt	r0, #64	; 0x40
  4064d8:	47a0      	blx	r4
		return;
  4064da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// adjust numBytes to account for keySize
    numBytes += keySize;
  4064de:	f642 33a2 	movw	r3, #11170	; 0x2ba2
  4064e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4064e6:	8818      	ldrh	r0, [r3, #0]
  4064e8:	f100 002d 	add.w	r0, r0, #45	; 0x2d

	// adjust numBytes to account for authorization data
    numBytes += SZ_INAUTH;
  4064ec:	180a      	adds	r2, r1, r0
  4064ee:	b290      	uxth	r0, r2
  4064f0:	8018      	strh	r0, [r3, #0]

	// update paramSize to numBytes
	convertLongToArray(numBytes, pLoadKeyIn->parmamSize);
  4064f2:	4960      	ldr	r1, [pc, #384]	; (406674 <loadKeyFunc+0x2e8>)
  4064f4:	f249 44d1 	movw	r4, #38097	; 0x94d1
  4064f8:	f2c0 0440 	movt	r4, #64	; 0x40
  4064fc:	47a0      	blx	r4

	// select the authSession
	currentAuthSession = 0;
  4064fe:	f04f 0400 	mov.w	r4, #0
  406502:	f642 31a4 	movw	r1, #11172	; 0x2ba4
  406506:	f2c2 0100 	movt	r1, #8192	; 0x2000
  40650a:	700c      	strb	r4, [r1, #0]

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  40650c:	485a      	ldr	r0, [pc, #360]	; (406678 <loadKeyFunc+0x2ec>)
  40650e:	4621      	mov	r1, r4
  406510:	f249 4399 	movw	r3, #38041	; 0x9499
  406514:	f2c0 0340 	movt	r3, #64	; 0x40
  406518:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, (void*)("\r\n\r\n    pick a parent key (0=SRK): "), includeSRK);
  40651a:	f642 1064 	movw	r0, #10596	; 0x2964
  40651e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406522:	f24f 016c 	movw	r1, #61548	; 0xf06c
  406526:	f2c0 0140 	movt	r1, #64	; 0x40
  40652a:	4622      	mov	r2, r4
  40652c:	f249 63d1 	movw	r3, #38609	; 0x96d1
  406530:	f2c0 0340 	movt	r3, #64	; 0x40
  406534:	4798      	blx	r3
  406536:	f242 3204 	movw	r2, #8964	; 0x2304
  40653a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  40653e:	6010      	str	r0, [r2, #0]
	if(slotNum == INVALID_HANDLE)
  406540:	28ff      	cmp	r0, #255	; 0xff
  406542:	f000 8095 	beq.w	406670 <loadKeyFunc+0x2e4>
		return;

	if(slotNum == 0)
  406546:	b9d0      	cbnz	r0, 40657e <loadKeyFunc+0x1f2>
	{
		// setup the SRK as parent
		convertLongToArray(TPM_KH_SRK, pLoadKeyIn->parentHandle);
  406548:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40654c:	494b      	ldr	r1, [pc, #300]	; (40667c <loadKeyFunc+0x2f0>)
  40654e:	f249 42d1 	movw	r2, #38097	; 0x94d1
  406552:	f2c0 0240 	movt	r2, #64	; 0x40
  406556:	4790      	blx	r2
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  406558:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  40655c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406560:	7801      	ldrb	r1, [r0, #0]
  406562:	f242 33c8 	movw	r3, #9160	; 0x23c8
  406566:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40656a:	eb03 1081 	add.w	r0, r3, r1, lsl #6
  40656e:	f100 002c 	add.w	r0, r0, #44	; 0x2c
  406572:	f648 1251 	movw	r2, #35153	; 0x8951
  406576:	f2c0 0240 	movt	r2, #64	; 0x40
  40657a:	4790      	blx	r2
  40657c:	e022      	b.n	4065c4 <loadKeyFunc+0x238>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pLoadKeyIn->parentHandle);
  40657e:	f100 30ff 	add.w	r0, r0, #4294967295
  406582:	b2c0      	uxtb	r0, r0
  406584:	493d      	ldr	r1, [pc, #244]	; (40667c <loadKeyFunc+0x2f0>)
  406586:	f648 13e1 	movw	r3, #35297	; 0x89e1
  40658a:	f2c0 0340 	movt	r3, #64	; 0x40
  40658e:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  406590:	f242 3104 	movw	r1, #8964	; 0x2304
  406594:	f2c2 0100 	movt	r1, #8192	; 0x2000
  406598:	680a      	ldr	r2, [r1, #0]
  40659a:	f102 30ff 	add.w	r0, r2, #4294967295
  40659e:	f642 33a4 	movw	r3, #11172	; 0x2ba4
  4065a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4065a6:	781a      	ldrb	r2, [r3, #0]
  4065a8:	f242 31c8 	movw	r1, #9160	; 0x23c8
  4065ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4065b0:	eb01 1182 	add.w	r1, r1, r2, lsl #6
  4065b4:	b2c0      	uxtb	r0, r0
  4065b6:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  4065ba:	f648 232d 	movw	r3, #35373	; 0x8a2d
  4065be:	f2c0 0340 	movt	r3, #64	; 0x40
  4065c2:	4798      	blx	r3
	}

	// calculate input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  4065c4:	f899 000b 	ldrb.w	r0, [r9, #11]
  4065c8:	f899 100c 	ldrb.w	r1, [r9, #12]
  4065cc:	f245 03fd 	movw	r3, #20733	; 0x50fd
  4065d0:	f2c0 0340 	movt	r3, #64	; 0x40
  4065d4:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4065d6:	f04f 0001 	mov.w	r0, #1
  4065da:	4601      	mov	r1, r0
  4065dc:	f648 6291 	movw	r2, #36497	; 0x8e91
  4065e0:	f2c0 0240 	movt	r2, #64	; 0x40
  4065e4:	4790      	blx	r2

	// check for successful load
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  4065e6:	4826      	ldr	r0, [pc, #152]	; (406680 <loadKeyFunc+0x2f4>)
  4065e8:	f249 41f5 	movw	r1, #38133	; 0x94f5
  4065ec:	f2c0 0140 	movt	r1, #64	; 0x40
  4065f0:	4788      	blx	r1
  4065f2:	b178      	cbz	r0, 406614 <loadKeyFunc+0x288>
	{
		printf("\r\n    error loading key!");
  4065f4:	f24f 0090 	movw	r0, #61584	; 0xf090
  4065f8:	f2c0 0040 	movt	r0, #64	; 0x40
  4065fc:	f649 1475 	movw	r4, #39285	; 0x9975
  406600:	f2c0 0440 	movt	r4, #64	; 0x40
  406604:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  406606:	f64e 0018 	movw	r0, #59416	; 0xe818
  40660a:	f2c0 0040 	movt	r0, #64	; 0x40
  40660e:	47a0      	blx	r4
		return;
  406610:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  406614:	f899 000b 	ldrb.w	r0, [r9, #11]
  406618:	f899 100d 	ldrb.w	r1, [r9, #13]
  40661c:	f644 53c9 	movw	r3, #19913	; 0x4dc9
  406620:	f2c0 0340 	movt	r3, #64	; 0x40
  406624:	4798      	blx	r3
  406626:	b178      	cbz	r0, 406648 <loadKeyFunc+0x2bc>
	{
		printf("\r\noutput auth validation error!\r\n");
  406628:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  40662c:	f2c0 0040 	movt	r0, #64	; 0x40
  406630:	f649 1475 	movw	r4, #39285	; 0x9975
  406634:	f2c0 0440 	movt	r4, #64	; 0x40
  406638:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  40663a:	f64e 50d4 	movw	r0, #60884	; 0xedd4
  40663e:	f2c0 0040 	movt	r0, #64	; 0x40
  406642:	47a0      	blx	r4
		return;
  406644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// save loaded handle
	saveKeyHandle(cacheSlot, pLoadKeyOut->keyHandle);
  406648:	f242 3000 	movw	r0, #8960	; 0x2300
  40664c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406650:	7800      	ldrb	r0, [r0, #0]
  406652:	490a      	ldr	r1, [pc, #40]	; (40667c <loadKeyFunc+0x2f0>)
  406654:	f648 3289 	movw	r2, #35721	; 0x8b89
  406658:	f2c0 0240 	movt	r2, #64	; 0x40
  40665c:	4790      	blx	r2
	printf("\r\n    TPM Load Key Completed Successfully!\r\n");
  40665e:	f24f 00ac 	movw	r0, #61612	; 0xf0ac
  406662:	f2c0 0040 	movt	r0, #64	; 0x40
  406666:	f649 1175 	movw	r1, #39285	; 0x9975
  40666a:	f2c0 0140 	movt	r1, #64	; 0x40
  40666e:	4788      	blx	r1
  406670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406674:	2000244a 	.word	0x2000244a
  406678:	200023e0 	.word	0x200023e0
  40667c:	20002452 	.word	0x20002452
  406680:	2000244e 	.word	0x2000244e

00406684 <createWrapFunc>:
	printf("\r\n    TPM disable/deactivate Completed Successfully!\r\n");
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
}
/*****************************************************************************************************/
void createWrapFunc( TPM_Command *pCommand )
{
  406684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406688:	b093      	sub	sp, #76	; 0x4c
  40668a:	4604      	mov	r4, r0
	bool		validOption;

	// overlay setup
	CreateWrapKeyIn	*pCreateWrapKeyIn = (CreateWrapKeyIn*) xferBuf;

	printf("\r\n    TPM_CreateWrapKey sequence:\r\n");
  40668c:	f24f 00dc 	movw	r0, #61660	; 0xf0dc
  406690:	f2c0 0040 	movt	r0, #64	; 0x40
  406694:	f649 1375 	movw	r3, #39285	; 0x9975
  406698:	f2c0 0340 	movt	r3, #64	; 0x40
  40669c:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a parent key (0=SRK): "), includeSRK);
  40669e:	f642 1064 	movw	r0, #10596	; 0x2964
  4066a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4066a6:	f24f 016c 	movw	r1, #61548	; 0xf06c
  4066aa:	f2c0 0140 	movt	r1, #64	; 0x40
  4066ae:	f04f 0200 	mov.w	r2, #0
  4066b2:	f249 63d1 	movw	r3, #38609	; 0x96d1
  4066b6:	f2c0 0340 	movt	r3, #64	; 0x40
  4066ba:	4798      	blx	r3
  4066bc:	9011      	str	r0, [sp, #68]	; 0x44
	if(slotNum == INVALID_HANDLE)
  4066be:	28ff      	cmp	r0, #255	; 0xff
  4066c0:	f000 8286 	beq.w	406bd0 <createWrapFunc+0x54c>
		return;

	// start an OSAP session using a parent key (must be storage key!)
	currentAuthSession = 0;						// using authSession[0]
  4066c4:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  4066c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4066cc:	f04f 0200 	mov.w	r2, #0
  4066d0:	7002      	strb	r2, [r0, #0]

	// setup OSAP parameters
	convertIntToArray(TPM_ET_KEYHANDLE, OSAPparms.entityType);
  4066d2:	f04f 0001 	mov.w	r0, #1
  4066d6:	f642 0148 	movw	r1, #10312	; 0x2848
  4066da:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4066de:	f249 45e9 	movw	r5, #38121	; 0x94e9
  4066e2:	f2c0 0540 	movt	r5, #64	; 0x40
  4066e6:	47a8      	blx	r5

	if(slotNum == 0)
  4066e8:	9911      	ldr	r1, [sp, #68]	; 0x44
  4066ea:	b981      	cbnz	r1, 40670e <createWrapFunc+0x8a>
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  4066ec:	4dc5      	ldr	r5, [pc, #788]	; (406a04 <createWrapFunc+0x380>)
  4066ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4066f2:	4629      	mov	r1, r5
  4066f4:	f249 42d1 	movw	r2, #38097	; 0x94d1
  4066f8:	f2c0 0240 	movt	r2, #64	; 0x40
  4066fc:	4790      	blx	r2
		getSRKAuth(OSAPparms.entityAuth);
  4066fe:	f105 0004 	add.w	r0, r5, #4
  406702:	f648 1151 	movw	r1, #35153	; 0x8951
  406706:	f2c0 0140 	movt	r1, #64	; 0x40
  40670a:	4788      	blx	r1
  40670c:	e014      	b.n	406738 <createWrapFunc+0xb4>
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  40670e:	f101 33ff 	add.w	r3, r1, #4294967295
  406712:	4dbc      	ldr	r5, [pc, #752]	; (406a04 <createWrapFunc+0x380>)
  406714:	b2d8      	uxtb	r0, r3
  406716:	4629      	mov	r1, r5
  406718:	f648 12e1 	movw	r2, #35297	; 0x89e1
  40671c:	f2c0 0240 	movt	r2, #64	; 0x40
  406720:	4790      	blx	r2
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  406722:	9811      	ldr	r0, [sp, #68]	; 0x44
  406724:	f100 31ff 	add.w	r1, r0, #4294967295
  406728:	b2c8      	uxtb	r0, r1
  40672a:	f105 0104 	add.w	r1, r5, #4
  40672e:	f648 232d 	movw	r3, #35373	; 0x8a2d
  406732:	f2c0 0340 	movt	r3, #64	; 0x40
  406736:	4798      	blx	r3
	}

	// send the command and create the authSession
	if(commandHandler("OSAP"))
  406738:	f24f 1000 	movw	r0, #61696	; 0xf100
  40673c:	f2c0 0040 	movt	r0, #64	; 0x40
  406740:	f645 235d 	movw	r3, #23133	; 0x5a5d
  406744:	f2c0 0340 	movt	r3, #64	; 0x40
  406748:	4798      	blx	r3
  40674a:	b170      	cbz	r0, 40676a <createWrapFunc+0xe6>
	{
		printf("\r\ncould not start authSession");
  40674c:	f24e 7048 	movw	r0, #59208	; 0xe748
  406750:	f2c0 0040 	movt	r0, #64	; 0x40
  406754:	f649 1475 	movw	r4, #39285	; 0x9975
  406758:	f2c0 0440 	movt	r4, #64	; 0x40
  40675c:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  40675e:	f24e 7068 	movw	r0, #59240	; 0xe768
  406762:	f2c0 0040 	movt	r0, #64	; 0x40
  406766:	47a0      	blx	r4
  406768:	e232      	b.n	406bd0 <createWrapFunc+0x54c>
		return;
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  40676a:	8922      	ldrh	r2, [r4, #8]
  40676c:	f642 36a2 	movw	r6, #11170	; 0x2ba2
  406770:	f2c2 0600 	movt	r6, #8192	; 0x2000
  406774:	8032      	strh	r2, [r6, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  406776:	f242 4548 	movw	r5, #9288	; 0x2448
  40677a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  40677e:	4628      	mov	r0, r5
  406780:	6861      	ldr	r1, [r4, #4]
  406782:	f649 2713 	movw	r7, #39443	; 0x9a13
  406786:	f2c0 0740 	movt	r7, #64	; 0x40
  40678a:	47b8      	blx	r7

	printf("\r\n    createWrapFunc called");
  40678c:	f24f 1008 	movw	r0, #61704	; 0xf108
  406790:	f2c0 0040 	movt	r0, #64	; 0x40
  406794:	f649 1875 	movw	r8, #39285	; 0x9975
  406798:	f2c0 0840 	movt	r8, #64	; 0x40
  40679c:	47c0      	blx	r8

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  40679e:	f642 39a4 	movw	r9, #11172	; 0x2ba4
  4067a2:	f2c2 0900 	movt	r9, #8192	; 0x2000
  4067a6:	f899 0000 	ldrb.w	r0, [r9]
  4067aa:	ea4f 1280 	mov.w	r2, r0, lsl #6
  4067ae:	f102 0218 	add.w	r2, r2, #24
  4067b2:	f242 37c8 	movw	r7, #9160	; 0x23c8
  4067b6:	f2c2 0700 	movt	r7, #8192	; 0x2000
  4067ba:	19d0      	adds	r0, r2, r7
  4067bc:	f04f 0100 	mov.w	r1, #0
  4067c0:	f249 4399 	movw	r3, #38041	; 0x9499
  4067c4:	f2c0 0340 	movt	r3, #64	; 0x40
  4067c8:	4798      	blx	r3

	// get key migration auth
	printf("\r\n    enter key migration Auth: ");
  4067ca:	f24f 1024 	movw	r0, #61732	; 0xf124
  4067ce:	f2c0 0040 	movt	r0, #64	; 0x40
  4067d2:	47c0      	blx	r8
	get_user_input((char*) authVal, sizeof(authVal), 0, USER_STRING);
  4067d4:	4668      	mov	r0, sp
  4067d6:	f04f 0129 	mov.w	r1, #41	; 0x29
  4067da:	f04f 0200 	mov.w	r2, #0
  4067de:	4613      	mov	r3, r2
  4067e0:	f245 6bd5 	movw	fp, #22229	; 0x56d5
  4067e4:	f2c0 0b40 	movt	fp, #64	; 0x40
  4067e8:	47d8      	blx	fp
	//flushBS((char*) authVal);	// handle backspaces
    sha1_csum( authVal, strlen((char*) authVal), authBuf );
  4067ea:	4668      	mov	r0, sp
  4067ec:	f649 4143 	movw	r1, #40003	; 0x9c43
  4067f0:	f2c0 0140 	movt	r1, #64	; 0x40
  4067f4:	4788      	blx	r1
  4067f6:	4601      	mov	r1, r0
  4067f8:	4668      	mov	r0, sp
  4067fa:	aa0b      	add	r2, sp, #44	; 0x2c
  4067fc:	f248 0651 	movw	r6, #32849	; 0x8051
  406800:	46b2      	mov	sl, r6
  406802:	f2c0 0a40 	movt	sl, #64	; 0x40
  406806:	47d0      	blx	sl

	// overwrite template migration auth data with new auth values
	memmove(	pCreateWrapKeyIn->dataMigrationAuth,
  406808:	f105 0622 	add.w	r6, r5, #34	; 0x22
  40680c:	f10d 0e2c 	add.w	lr, sp, #44	; 0x2c
  406810:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  406814:	f8c5 0022 	str.w	r0, [r5, #34]	; 0x22
  406818:	f8c5 1026 	str.w	r1, [r5, #38]	; 0x26
  40681c:	f8c5 202a 	str.w	r2, [r5, #42]	; 0x2a
  406820:	f8c5 302e 	str.w	r3, [r5, #46]	; 0x2e
  406824:	f8de 0000 	ldr.w	r0, [lr]
  406828:	f8c5 0032 	str.w	r0, [r5, #50]	; 0x32
				authBuf,
				sizeof(pCreateWrapKeyIn->dataMigrationAuth));

	// get key usage auth
	printf("\r\n    enter key usage Auth: ");
  40682c:	f24f 1048 	movw	r0, #61768	; 0xf148
  406830:	f2c0 0040 	movt	r0, #64	; 0x40
  406834:	47c0      	blx	r8
	get_user_input((char*) authVal, sizeof(authVal), 0, USER_STRING);
  406836:	4668      	mov	r0, sp
  406838:	f04f 0129 	mov.w	r1, #41	; 0x29
  40683c:	f04f 0200 	mov.w	r2, #0
  406840:	4613      	mov	r3, r2
  406842:	47d8      	blx	fp
	//flushBS((char*) authVal);	// handle backspaces
    sha1_csum( authVal, strlen((char*) authVal), authBuf );
  406844:	4668      	mov	r0, sp
  406846:	f649 4243 	movw	r2, #40003	; 0x9c43
  40684a:	f2c0 0240 	movt	r2, #64	; 0x40
  40684e:	4790      	blx	r2
  406850:	4601      	mov	r1, r0
  406852:	4668      	mov	r0, sp
  406854:	aa0b      	add	r2, sp, #44	; 0x2c
  406856:	47d0      	blx	sl

	// overwrite template usage auth data with new auth values
	memmove(pCreateWrapKeyIn->dataUsageAuth, authBuf, sizeof(pCreateWrapKeyIn->dataUsageAuth));
  406858:	f105 0a0e 	add.w	sl, r5, #14
  40685c:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
  406860:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  406864:	f8c5 000e 	str.w	r0, [r5, #14]
  406868:	f8c5 1012 	str.w	r1, [r5, #18]
  40686c:	f8c5 2016 	str.w	r2, [r5, #22]
  406870:	f8c5 301a 	str.w	r3, [r5, #26]
  406874:	f8dc 3000 	ldr.w	r3, [ip]
  406878:	f8c5 301e 	str.w	r3, [r5, #30]

	// calculate encAuth for usageAuth
	printf("\r\n\r\n    useageAuth calculation:");
  40687c:	f24f 1068 	movw	r0, #61800	; 0xf168
  406880:	f2c0 0040 	movt	r0, #64	; 0x40
  406884:	47c0      	blx	r8
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  406886:	f899 1000 	ldrb.w	r1, [r9]
  40688a:	ea4f 1081 	mov.w	r0, r1, lsl #6
  40688e:	19c0      	adds	r0, r0, r7
					authSessions[currentAuthSession].HMACKey,
  406890:	4601      	mov	r1, r0
	// overwrite template usage auth data with new auth values
	memmove(pCreateWrapKeyIn->dataUsageAuth, authBuf, sizeof(pCreateWrapKeyIn->dataUsageAuth));

	// calculate encAuth for usageAuth
	printf("\r\n\r\n    useageAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  406892:	f100 0004 	add.w	r0, r0, #4
  406896:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  40689a:	4652      	mov	r2, sl
  40689c:	f644 1af5 	movw	sl, #18933	; 0x49f5
  4068a0:	f2c0 0a40 	movt	sl, #64	; 0x40
  4068a4:	47d0      	blx	sl
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataUsageAuth);

	// calculate encAuth for migrationAuth -- must use nonceOdd
	printf("\r\n\r\n    migrationAuth calculation:");
  4068a6:	f24f 1088 	movw	r0, #61832	; 0xf188
  4068aa:	f2c0 0040 	movt	r0, #64	; 0x40
  4068ae:	47c0      	blx	r8
	encAuthHandler(	authSessions[currentAuthSession].nonceOdd,
  4068b0:	f899 2000 	ldrb.w	r2, [r9]
  4068b4:	ea4f 1382 	mov.w	r3, r2, lsl #6
  4068b8:	f103 0018 	add.w	r0, r3, #24
					authSessions[currentAuthSession].HMACKey,
  4068bc:	19d9      	adds	r1, r3, r7
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataUsageAuth);

	// calculate encAuth for migrationAuth -- must use nonceOdd
	printf("\r\n\r\n    migrationAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceOdd,
  4068be:	19c0      	adds	r0, r0, r7
  4068c0:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  4068c4:	4632      	mov	r2, r6
  4068c6:	47d0      	blx	sl
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataMigrationAuth);

	// overwrite template parentHandle OSAP entity value
	memmove(	pCreateWrapKeyIn->parentHandle,
  4068c8:	4f4e      	ldr	r7, [pc, #312]	; (406a04 <createWrapFunc+0x380>)
  4068ca:	683e      	ldr	r6, [r7, #0]
  4068cc:	f8c5 600a 	str.w	r6, [r5, #10]

	// key usage / type
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  4068d0:	f64e 5ae0 	movw	sl, #60896	; 0xede0
  4068d4:	f2c0 0a40 	movt	sl, #64	; 0x40
  4068d8:	4645      	mov	r5, r8
		printf("\r\n    1: storage");
  4068da:	f24f 19ac 	movw	r9, #61868	; 0xf1ac
  4068de:	f2c0 0940 	movt	r9, #64	; 0x40
		printf("\r\n    2: signing    ");
  4068e2:	f24f 18c0 	movw	r8, #61888	; 0xf1c0
  4068e6:	f2c0 0840 	movt	r8, #64	; 0x40
		printf("\r\n\r\n    please pick a key type: ");
  4068ea:	f24f 17d8 	movw	r7, #61912	; 0xf1d8
  4068ee:	f2c0 0740 	movt	r7, #64	; 0x40
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  4068f2:	465e      	mov	r6, fp

	// key usage / type
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  4068f4:	4650      	mov	r0, sl
  4068f6:	47a8      	blx	r5
		printf("\r\n    1: storage");
  4068f8:	4648      	mov	r0, r9
  4068fa:	47a8      	blx	r5
		printf("\r\n    2: signing    ");
  4068fc:	4640      	mov	r0, r8
  4068fe:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key type: ");
  406900:	4638      	mov	r0, r7
  406902:	47a8      	blx	r5
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  406904:	f04f 0000 	mov.w	r0, #0
  406908:	4601      	mov	r1, r0
  40690a:	aa10      	add	r2, sp, #64	; 0x40
  40690c:	f04f 0301 	mov.w	r3, #1
  406910:	47b0      	blx	r6

	switch( optNum )
  406912:	9910      	ldr	r1, [sp, #64]	; 0x40
  406914:	2901      	cmp	r1, #1
  406916:	d002      	beq.n	40691e <createWrapFunc+0x29a>
  406918:	2902      	cmp	r1, #2
  40691a:	d128      	bne.n	40696e <createWrapFunc+0x2ea>
  40691c:	e013      	b.n	406946 <createWrapFunc+0x2c2>
		{
			case 1:
				// keyUsage
				convertIntToArray(TPM_KEY_STORAGE, pCreateWrapKeyIn->keyParms.keyUsage);
  40691e:	4e3a      	ldr	r6, [pc, #232]	; (406a08 <createWrapFunc+0x384>)
  406920:	f04f 0011 	mov.w	r0, #17
  406924:	4631      	mov	r1, r6
  406926:	f249 47e9 	movw	r7, #38121	; 0x94e9
  40692a:	f2c0 0740 	movt	r7, #64	; 0x40
  40692e:	47b8      	blx	r7
				// schemes
			    convertIntToArray(TPM_ES_RSAESOAEP_SHA1_MGF1, pCreateWrapKeyIn->keyParms.keyParms.encScheme);
  406930:	f04f 0003 	mov.w	r0, #3
  406934:	f106 010b 	add.w	r1, r6, #11
  406938:	47b8      	blx	r7
			    convertIntToArray(TPM_SS_NONE, pCreateWrapKeyIn->keyParms.keyParms.sigScheme);
  40693a:	f04f 0001 	mov.w	r0, #1
  40693e:	f106 010d 	add.w	r1, r6, #13
  406942:	47b8      	blx	r7
				validOption = true;
				break;
  406944:	e019      	b.n	40697a <createWrapFunc+0x2f6>

			case 2:
				convertIntToArray(TPM_KEY_SIGNING, pCreateWrapKeyIn->keyParms.keyUsage);	// signing
  406946:	4f30      	ldr	r7, [pc, #192]	; (406a08 <createWrapFunc+0x384>)
  406948:	f04f 0010 	mov.w	r0, #16
  40694c:	4639      	mov	r1, r7
  40694e:	f249 45e9 	movw	r5, #38121	; 0x94e9
  406952:	f2c0 0540 	movt	r5, #64	; 0x40
  406956:	47a8      	blx	r5
				// schemes
			    convertIntToArray(TPM_ES_NONE, pCreateWrapKeyIn->keyParms.keyParms.encScheme);
  406958:	f04f 0001 	mov.w	r0, #1
  40695c:	f107 010b 	add.w	r1, r7, #11
  406960:	47a8      	blx	r5
			    convertIntToArray(TPM_SS_RSASSAPKCS1v15_SHA1, pCreateWrapKeyIn->keyParms.keyParms.sigScheme);
  406962:	f04f 0002 	mov.w	r0, #2
  406966:	f107 010d 	add.w	r1, r7, #13
  40696a:	47a8      	blx	r5
				validOption = true;
				break;
  40696c:	e005      	b.n	40697a <createWrapFunc+0x2f6>

			default:
				printf("\r\ninvalid option");
  40696e:	f24f 10fc 	movw	r0, #61948	; 0xf1fc
  406972:	f2c0 0040 	movt	r0, #64	; 0x40
  406976:	47a8      	blx	r5
  406978:	e7bc      	b.n	4068f4 <createWrapFunc+0x270>

	// key flags
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  40697a:	f64e 5ae0 	movw	sl, #60896	; 0xede0
  40697e:	f2c0 0a40 	movt	sl, #64	; 0x40
  406982:	f649 1575 	movw	r5, #39285	; 0x9975
  406986:	f2c0 0540 	movt	r5, #64	; 0x40
		printf("\r\n    1: migratable");
  40698a:	f24f 2910 	movw	r9, #61968	; 0xf210
  40698e:	f2c0 0940 	movt	r9, #64	; 0x40
		printf("\r\n    2: non-migratable");
  406992:	f24f 2824 	movw	r8, #61988	; 0xf224
  406996:	f2c0 0840 	movt	r8, #64	; 0x40
		printf("\r\n\r\n    please pick a key option: ");
  40699a:	f24f 273c 	movw	r7, #62012	; 0xf23c
  40699e:	f2c0 0740 	movt	r7, #64	; 0x40
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  4069a2:	f245 66d5 	movw	r6, #22229	; 0x56d5
  4069a6:	f2c0 0640 	movt	r6, #64	; 0x40

	// key flags
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  4069aa:	4650      	mov	r0, sl
  4069ac:	47a8      	blx	r5
		printf("\r\n    1: migratable");
  4069ae:	4648      	mov	r0, r9
  4069b0:	47a8      	blx	r5
		printf("\r\n    2: non-migratable");
  4069b2:	4640      	mov	r0, r8
  4069b4:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key option: ");
  4069b6:	4638      	mov	r0, r7
  4069b8:	47a8      	blx	r5
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  4069ba:	f04f 0000 	mov.w	r0, #0
  4069be:	4601      	mov	r1, r0
  4069c0:	aa10      	add	r2, sp, #64	; 0x40
  4069c2:	f04f 0301 	mov.w	r3, #1
  4069c6:	47b0      	blx	r6
		
		switch( optNum )
  4069c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4069ca:	2a01      	cmp	r2, #1
  4069cc:	d002      	beq.n	4069d4 <createWrapFunc+0x350>
  4069ce:	2a02      	cmp	r2, #2
  4069d0:	d112      	bne.n	4069f8 <createWrapFunc+0x374>
  4069d2:	e008      	b.n	4069e6 <createWrapFunc+0x362>
		{
			case 1:
				convertLongToArray(TPM_MIGRATABLE, pCreateWrapKeyIn->keyParms.keyFlags);
  4069d4:	f04f 0002 	mov.w	r0, #2
  4069d8:	490c      	ldr	r1, [pc, #48]	; (406a0c <createWrapFunc+0x388>)
  4069da:	f249 45d1 	movw	r5, #38097	; 0x94d1
  4069de:	f2c0 0540 	movt	r5, #64	; 0x40
  4069e2:	47a8      	blx	r5
				validOption = true;
				break;
  4069e4:	e014      	b.n	406a10 <createWrapFunc+0x38c>

			case 2:
				convertLongToArray(TPM_NONMIGRATABLE, pCreateWrapKeyIn->keyParms.keyFlags);
  4069e6:	f04f 0000 	mov.w	r0, #0
  4069ea:	4908      	ldr	r1, [pc, #32]	; (406a0c <createWrapFunc+0x388>)
  4069ec:	f249 43d1 	movw	r3, #38097	; 0x94d1
  4069f0:	f2c0 0340 	movt	r3, #64	; 0x40
  4069f4:	4798      	blx	r3
				validOption = true;
				break;
  4069f6:	e00b      	b.n	406a10 <createWrapFunc+0x38c>

			default:
				printf("\r\ninvalid option");
  4069f8:	f24f 10fc 	movw	r0, #61948	; 0xf1fc
  4069fc:	f2c0 0040 	movt	r0, #64	; 0x40
  406a00:	47a8      	blx	r5
  406a02:	e7d2      	b.n	4069aa <createWrapFunc+0x326>
  406a04:	2000284a 	.word	0x2000284a
  406a08:	20002482 	.word	0x20002482
  406a0c:	20002484 	.word	0x20002484

	// authDataUsage
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  406a10:	f64e 5ae0 	movw	sl, #60896	; 0xede0
  406a14:	f2c0 0a40 	movt	sl, #64	; 0x40
  406a18:	f649 1575 	movw	r5, #39285	; 0x9975
  406a1c:	f2c0 0540 	movt	r5, #64	; 0x40
		printf("\r\n    1: authDataUsage = TPM_AUTH_ALWAYS");
  406a20:	f24f 2960 	movw	r9, #62048	; 0xf260
  406a24:	f2c0 0940 	movt	r9, #64	; 0x40
		printf("\r\n    2: authDataUsage = TPM_AUTH_NEVER");
  406a28:	f24f 288c 	movw	r8, #62092	; 0xf28c
  406a2c:	f2c0 0840 	movt	r8, #64	; 0x40
		printf("\r\n\r\n    please pick a key option: ");
  406a30:	f24f 273c 	movw	r7, #62012	; 0xf23c
  406a34:	f2c0 0740 	movt	r7, #64	; 0x40
		//scanf("%d*", &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  406a38:	f245 66d5 	movw	r6, #22229	; 0x56d5
  406a3c:	f2c0 0640 	movt	r6, #64	; 0x40

	// authDataUsage
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  406a40:	4650      	mov	r0, sl
  406a42:	47a8      	blx	r5
		printf("\r\n    1: authDataUsage = TPM_AUTH_ALWAYS");
  406a44:	4648      	mov	r0, r9
  406a46:	47a8      	blx	r5
		printf("\r\n    2: authDataUsage = TPM_AUTH_NEVER");
  406a48:	4640      	mov	r0, r8
  406a4a:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key option: ");
  406a4c:	4638      	mov	r0, r7
  406a4e:	47a8      	blx	r5
		//scanf("%d*", &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  406a50:	f04f 0000 	mov.w	r0, #0
  406a54:	4601      	mov	r1, r0
  406a56:	aa10      	add	r2, sp, #64	; 0x40
  406a58:	f04f 0301 	mov.w	r3, #1
  406a5c:	47b0      	blx	r6

		switch( optNum )
  406a5e:	9810      	ldr	r0, [sp, #64]	; 0x40
  406a60:	2801      	cmp	r0, #1
  406a62:	d002      	beq.n	406a6a <createWrapFunc+0x3e6>
  406a64:	2802      	cmp	r0, #2
  406a66:	d112      	bne.n	406a8e <createWrapFunc+0x40a>
  406a68:	e008      	b.n	406a7c <createWrapFunc+0x3f8>
		{
			case 1:
				pCreateWrapKeyIn->keyParms.authDataUsage = TPM_AUTH_ALWAYS;
  406a6a:	f242 4348 	movw	r3, #9288	; 0x2448
  406a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  406a72:	f04f 0501 	mov.w	r5, #1
  406a76:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
				validOption = true;
				break;
  406a7a:	e0a4      	b.n	406bc6 <createWrapFunc+0x542>

			case 2:
				pCreateWrapKeyIn->keyParms.authDataUsage = TPM_AUTH_NEVER;
  406a7c:	f242 4148 	movw	r1, #9288	; 0x2448
  406a80:	f2c2 0100 	movt	r1, #8192	; 0x2000
  406a84:	f04f 0200 	mov.w	r2, #0
  406a88:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
				validOption = true;
				break;
  406a8c:	e09b      	b.n	406bc6 <createWrapFunc+0x542>

			default:
				printf("\r\ninvalid option");
  406a8e:	f24f 10fc 	movw	r0, #61948	; 0xf1fc
  406a92:	f2c0 0040 	movt	r0, #64	; 0x40
  406a96:	47a8      	blx	r5
  406a98:	e7d2      	b.n	406a40 <createWrapFunc+0x3bc>
	}

	// get the auth for the sealing key
	if(slotNum == 0)
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  406a9a:	4d4f      	ldr	r5, [pc, #316]	; (406bd8 <createWrapFunc+0x554>)
  406a9c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  406aa0:	4629      	mov	r1, r5
  406aa2:	f249 43d1 	movw	r3, #38097	; 0x94d1
  406aa6:	f2c0 0340 	movt	r3, #64	; 0x40
  406aaa:	4798      	blx	r3
		getSRKAuth(OSAPparms.entityAuth);
  406aac:	f105 0004 	add.w	r0, r5, #4
  406ab0:	f648 1151 	movw	r1, #35153	; 0x8951
  406ab4:	f2c0 0140 	movt	r1, #64	; 0x40
  406ab8:	4788      	blx	r1
  406aba:	e014      	b.n	406ae6 <createWrapFunc+0x462>
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  406abc:	f100 31ff 	add.w	r1, r0, #4294967295
  406ac0:	4d45      	ldr	r5, [pc, #276]	; (406bd8 <createWrapFunc+0x554>)
  406ac2:	b2c8      	uxtb	r0, r1
  406ac4:	4629      	mov	r1, r5
  406ac6:	f648 12e1 	movw	r2, #35297	; 0x89e1
  406aca:	f2c0 0240 	movt	r2, #64	; 0x40
  406ace:	4790      	blx	r2
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  406ad0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ad2:	f103 30ff 	add.w	r0, r3, #4294967295
  406ad6:	b2c0      	uxtb	r0, r0
  406ad8:	f105 0104 	add.w	r1, r5, #4
  406adc:	f648 222d 	movw	r2, #35373	; 0x8a2d
  406ae0:	f2c0 0240 	movt	r2, #64	; 0x40
  406ae4:	4790      	blx	r2
	}

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  406ae6:	7ae0      	ldrb	r0, [r4, #11]
  406ae8:	7b21      	ldrb	r1, [r4, #12]
  406aea:	f245 02fd 	movw	r2, #20733	; 0x50fd
  406aee:	f2c0 0240 	movt	r2, #64	; 0x40
  406af2:	4790      	blx	r2

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406af4:	f04f 0001 	mov.w	r0, #1
  406af8:	4601      	mov	r1, r0
  406afa:	f648 6391 	movw	r3, #36497	; 0x8e91
  406afe:	f2c0 0340 	movt	r3, #64	; 0x40
  406b02:	4798      	blx	r3

	// check for success
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  406b04:	4835      	ldr	r0, [pc, #212]	; (406bdc <createWrapFunc+0x558>)
  406b06:	f249 41f5 	movw	r1, #38133	; 0x94f5
  406b0a:	f2c0 0140 	movt	r1, #64	; 0x40
  406b0e:	4788      	blx	r1
  406b10:	b170      	cbz	r0, 406b30 <createWrapFunc+0x4ac>
	{
		printf("\r\n    error creating key!");
  406b12:	f24f 20b4 	movw	r0, #62132	; 0xf2b4
  406b16:	f2c0 0040 	movt	r0, #64	; 0x40
  406b1a:	f649 1475 	movw	r4, #39285	; 0x9975
  406b1e:	f2c0 0440 	movt	r4, #64	; 0x40
  406b22:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  406b24:	f64e 0018 	movw	r0, #59416	; 0xe818
  406b28:	f2c0 0040 	movt	r0, #64	; 0x40
  406b2c:	47a0      	blx	r4
  406b2e:	e04f      	b.n	406bd0 <createWrapFunc+0x54c>
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  406b30:	7ae0      	ldrb	r0, [r4, #11]
  406b32:	7b61      	ldrb	r1, [r4, #13]
  406b34:	f644 54c9 	movw	r4, #19913	; 0x4dc9
  406b38:	f2c0 0440 	movt	r4, #64	; 0x40
  406b3c:	47a0      	blx	r4
  406b3e:	b170      	cbz	r0, 406b5e <createWrapFunc+0x4da>
	{
		printf("\r\noutput auth validation error!\r\n");
  406b40:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  406b44:	f2c0 0040 	movt	r0, #64	; 0x40
  406b48:	f649 1475 	movw	r4, #39285	; 0x9975
  406b4c:	f2c0 0440 	movt	r4, #64	; 0x40
  406b50:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  406b52:	f64e 50d4 	movw	r0, #60884	; 0xedd4
  406b56:	f2c0 0040 	movt	r0, #64	; 0x40
  406b5a:	47a0      	blx	r4
  406b5c:	e038      	b.n	406bd0 <createWrapFunc+0x54c>
		return;
	}

	do 
	{
		printf("\r\nstore key in which cacheSlot (1-5)? ");
  406b5e:	f24f 26d0 	movw	r6, #62160	; 0xf2d0
  406b62:	f2c0 0640 	movt	r6, #64	; 0x40
  406b66:	f649 1475 	movw	r4, #39285	; 0x9975
  406b6a:	f2c0 0440 	movt	r4, #64	; 0x40
		get_user_input(NULL, 0,  &slotNum, USER_NUM);	
  406b6e:	f245 65d5 	movw	r5, #22229	; 0x56d5
  406b72:	f2c0 0540 	movt	r5, #64	; 0x40
		
		if((slotNum >= 1) && (	slotNum <= 5)) 
			break;
		else
			printf("\r\nInvalid casheSlot ");
  406b76:	f24e 77e8 	movw	r7, #59368	; 0xe7e8
  406b7a:	f2c0 0740 	movt	r7, #64	; 0x40
		return;
	}

	do 
	{
		printf("\r\nstore key in which cacheSlot (1-5)? ");
  406b7e:	4630      	mov	r0, r6
  406b80:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);	
  406b82:	f04f 0000 	mov.w	r0, #0
  406b86:	4601      	mov	r1, r0
  406b88:	aa11      	add	r2, sp, #68	; 0x44
  406b8a:	f04f 0301 	mov.w	r3, #1
  406b8e:	47a8      	blx	r5
		
		if((slotNum >= 1) && (	slotNum <= 5)) 
  406b90:	9811      	ldr	r0, [sp, #68]	; 0x44
  406b92:	f100 32ff 	add.w	r2, r0, #4294967295
  406b96:	2a04      	cmp	r2, #4
  406b98:	d902      	bls.n	406ba0 <createWrapFunc+0x51c>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  406b9a:	4638      	mov	r0, r7
  406b9c:	47a0      	blx	r4

	} while (1);
  406b9e:	e7ee      	b.n	406b7e <createWrapFunc+0x4fa>
	
	// save key and keyAuth in EEPROM
	saveKeyToEE((uint8_t) (slotNum-1), authBuf);
  406ba0:	f100 33ff 	add.w	r3, r0, #4294967295
  406ba4:	b2d8      	uxtb	r0, r3
  406ba6:	a90b      	add	r1, sp, #44	; 0x2c
  406ba8:	f248 527d 	movw	r2, #34173	; 0x857d
  406bac:	f2c0 0240 	movt	r2, #64	; 0x40
  406bb0:	4790      	blx	r2
	
	printf("\r\n    TPM Create WrapKey Completed Successfully!\r\n");
  406bb2:	f24f 20f8 	movw	r0, #62200	; 0xf2f8
  406bb6:	f2c0 0040 	movt	r0, #64	; 0x40
  406bba:	f649 1175 	movw	r1, #39285	; 0x9975
  406bbe:	f2c0 0140 	movt	r1, #64	; 0x40
  406bc2:	4788      	blx	r1
  406bc4:	e004      	b.n	406bd0 <createWrapFunc+0x54c>
				printf("\r\ninvalid option");
		}
	}

	// get the auth for the sealing key
	if(slotNum == 0)
  406bc6:	9811      	ldr	r0, [sp, #68]	; 0x44
  406bc8:	2800      	cmp	r0, #0
  406bca:	f43f af66 	beq.w	406a9a <createWrapFunc+0x416>
  406bce:	e775      	b.n	406abc <createWrapFunc+0x438>
	
	// save key and keyAuth in EEPROM
	saveKeyToEE((uint8_t) (slotNum-1), authBuf);
	
	printf("\r\n    TPM Create WrapKey Completed Successfully!\r\n");
}
  406bd0:	b013      	add	sp, #76	; 0x4c
  406bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bd6:	bf00      	nop
  406bd8:	2000284a 	.word	0x2000284a
  406bdc:	2000244e 	.word	0x2000244e

00406be0 <disableFunc>:
	printf("\r\n    TPM enable/activate Completed Successfully!\r\n");
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
}
/*****************************************************************************************************/
void disableFunc( TPM_Command *pCommand )
{
  406be0:	b510      	push	{r4, lr}
  406be2:	4604      	mov	r4, r0
	// meta function to disable / deactivate a TPM
	printf("\r\n    disable/deactivate sequence:");
  406be4:	f24f 302c 	movw	r0, #62252	; 0xf32c
  406be8:	f2c0 0040 	movt	r0, #64	; 0x40
  406bec:	f649 1375 	movw	r3, #39285	; 0x9975
  406bf0:	f2c0 0340 	movt	r3, #64	; 0x40
  406bf4:	4798      	blx	r3

	// run the disable sequence
	if(commandHandler("physPres_present"))
  406bf6:	f64e 60ec 	movw	r0, #61164	; 0xeeec
  406bfa:	f2c0 0040 	movt	r0, #64	; 0x40
  406bfe:	f645 215d 	movw	r1, #23133	; 0x5a5d
  406c02:	f2c0 0140 	movt	r1, #64	; 0x40
  406c06:	4788      	blx	r1
  406c08:	b170      	cbz	r0, 406c28 <disableFunc+0x48>
	{
		printf("\r\ncould not set physical presence state");
  406c0a:	f64e 7000 	movw	r0, #61184	; 0xef00
  406c0e:	f2c0 0040 	movt	r0, #64	; 0x40
  406c12:	f649 1475 	movw	r4, #39285	; 0x9975
  406c16:	f2c0 0440 	movt	r4, #64	; 0x40
  406c1a:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406c1c:	f24e 7068 	movw	r0, #59240	; 0xe768
  406c20:	f2c0 0040 	movt	r0, #64	; 0x40
  406c24:	47a0      	blx	r4
		return;
  406c26:	bd10      	pop	{r4, pc}
	}
	if(commandHandler( "physSetDeact_true"))
  406c28:	f24f 3050 	movw	r0, #62288	; 0xf350
  406c2c:	f2c0 0040 	movt	r0, #64	; 0x40
  406c30:	f645 225d 	movw	r2, #23133	; 0x5a5d
  406c34:	f2c0 0240 	movt	r2, #64	; 0x40
  406c38:	4790      	blx	r2
  406c3a:	b148      	cbz	r0, 406c50 <disableFunc+0x70>
	{
		printf("\r\naborting...\r\n");
  406c3c:	f24e 7068 	movw	r0, #59240	; 0xe768
  406c40:	f2c0 0040 	movt	r0, #64	; 0x40
  406c44:	f649 1175 	movw	r1, #39285	; 0x9975
  406c48:	f2c0 0140 	movt	r1, #64	; 0x40
  406c4c:	4788      	blx	r1
		return;
  406c4e:	bd10      	pop	{r4, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  406c50:	8922      	ldrh	r2, [r4, #8]
  406c52:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  406c56:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406c5a:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  406c5c:	f242 4048 	movw	r0, #9288	; 0x2448
  406c60:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406c64:	6861      	ldr	r1, [r4, #4]
  406c66:	f649 2413 	movw	r4, #39443	; 0x9a13
  406c6a:	f2c0 0440 	movt	r4, #64	; 0x40
  406c6e:	47a0      	blx	r4

	printf("\r\n    physicalDisable called");
  406c70:	f24f 3064 	movw	r0, #62308	; 0xf364
  406c74:	f2c0 0040 	movt	r0, #64	; 0x40
  406c78:	f649 1475 	movw	r4, #39285	; 0x9975
  406c7c:	f2c0 0440 	movt	r4, #64	; 0x40
  406c80:	47a0      	blx	r4

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406c82:	f04f 0001 	mov.w	r0, #1
  406c86:	4601      	mov	r1, r0
  406c88:	f648 6391 	movw	r3, #36497	; 0x8e91
  406c8c:	f2c0 0340 	movt	r3, #64	; 0x40
  406c90:	4798      	blx	r3

	printf("\r\n    TPM disable/deactivate Completed Successfully!\r\n");
  406c92:	f24f 3084 	movw	r0, #62340	; 0xf384
  406c96:	f2c0 0040 	movt	r0, #64	; 0x40
  406c9a:	47a0      	blx	r4
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
  406c9c:	f24f 30bc 	movw	r0, #62396	; 0xf3bc
  406ca0:	f2c0 0040 	movt	r0, #64	; 0x40
  406ca4:	47a0      	blx	r4
  406ca6:	bd10      	pop	{r4, pc}

00406ca8 <activeFunc>:
	printf("\r\n    TPM UnSeal Completed Successfully!\r\n");	
		
}
/*****************************************************************************************************/
void activeFunc( TPM_Command *pCommand )
{
  406ca8:	b510      	push	{r4, lr}
  406caa:	4604      	mov	r4, r0
	// meta function to enable / activate a TPM
	// fixme!  doesn't check for TPM errors

	printf("\r\n    activate/enable sequence:");
  406cac:	f24f 4000 	movw	r0, #62464	; 0xf400
  406cb0:	f2c0 0040 	movt	r0, #64	; 0x40
  406cb4:	f649 1375 	movw	r3, #39285	; 0x9975
  406cb8:	f2c0 0340 	movt	r3, #64	; 0x40
  406cbc:	4798      	blx	r3

	// run the enable sequence
	if(commandHandler("physPres_present"))
  406cbe:	f64e 60ec 	movw	r0, #61164	; 0xeeec
  406cc2:	f2c0 0040 	movt	r0, #64	; 0x40
  406cc6:	f645 215d 	movw	r1, #23133	; 0x5a5d
  406cca:	f2c0 0140 	movt	r1, #64	; 0x40
  406cce:	4788      	blx	r1
  406cd0:	b170      	cbz	r0, 406cf0 <activeFunc+0x48>
	{
		printf("\r\ncould not set physical presence state");
  406cd2:	f64e 7000 	movw	r0, #61184	; 0xef00
  406cd6:	f2c0 0040 	movt	r0, #64	; 0x40
  406cda:	f649 1475 	movw	r4, #39285	; 0x9975
  406cde:	f2c0 0440 	movt	r4, #64	; 0x40
  406ce2:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406ce4:	f24e 7068 	movw	r0, #59240	; 0xe768
  406ce8:	f2c0 0040 	movt	r0, #64	; 0x40
  406cec:	47a0      	blx	r4
		return;
  406cee:	bd10      	pop	{r4, pc}
	}
	if(commandHandler("physEnable"))
  406cf0:	f24f 4020 	movw	r0, #62496	; 0xf420
  406cf4:	f2c0 0040 	movt	r0, #64	; 0x40
  406cf8:	f645 225d 	movw	r2, #23133	; 0x5a5d
  406cfc:	f2c0 0240 	movt	r2, #64	; 0x40
  406d00:	4790      	blx	r2
  406d02:	b148      	cbz	r0, 406d18 <activeFunc+0x70>
	{
		printf("\r\naborting...\r\n");
  406d04:	f24e 7068 	movw	r0, #59240	; 0xe768
  406d08:	f2c0 0040 	movt	r0, #64	; 0x40
  406d0c:	f649 1175 	movw	r1, #39285	; 0x9975
  406d10:	f2c0 0140 	movt	r1, #64	; 0x40
  406d14:	4788      	blx	r1
		return;
  406d16:	bd10      	pop	{r4, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  406d18:	8922      	ldrh	r2, [r4, #8]
  406d1a:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  406d1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406d22:	8002      	strh	r2, [r0, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  406d24:	f242 4048 	movw	r0, #9288	; 0x2448
  406d28:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406d2c:	6861      	ldr	r1, [r4, #4]
  406d2e:	f649 2413 	movw	r4, #39443	; 0x9a13
  406d32:	f2c0 0440 	movt	r4, #64	; 0x40
  406d36:	47a0      	blx	r4
	printf("\r\n    physicalSetDeactivated_false called");
  406d38:	f24f 402c 	movw	r0, #62508	; 0xf42c
  406d3c:	f2c0 0040 	movt	r0, #64	; 0x40
  406d40:	f649 1475 	movw	r4, #39285	; 0x9975
  406d44:	f2c0 0440 	movt	r4, #64	; 0x40
  406d48:	47a0      	blx	r4

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406d4a:	f04f 0001 	mov.w	r0, #1
  406d4e:	4601      	mov	r1, r0
  406d50:	f648 6391 	movw	r3, #36497	; 0x8e91
  406d54:	f2c0 0340 	movt	r3, #64	; 0x40
  406d58:	4798      	blx	r3
	
	printf("\r\n    TPM enable/activate Completed Successfully!\r\n");
  406d5a:	f24f 4058 	movw	r0, #62552	; 0xf458
  406d5e:	f2c0 0040 	movt	r0, #64	; 0x40
  406d62:	47a0      	blx	r4
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
  406d64:	f24f 30bc 	movw	r0, #62396	; 0xf3bc
  406d68:	f2c0 0040 	movt	r0, #64	; 0x40
  406d6c:	47a0      	blx	r4
  406d6e:	bd10      	pop	{r4, pc}

00406d70 <unSealFunc>:
	printf("\r\n    TPM Seal Completed Successfully!\r\n");	
	
}
/*****************************************************************************************************/
void unSealFunc( TPM_Command *pCommand )
{
  406d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d74:	b086      	sub	sp, #24
  406d76:	4605      	mov	r5, r0
	// sealed blob authorization

	int 		slotNum, cacheSlot;
	uint8_t		authBuf[SZ_AUTHVAL];

	printf("\r\n    unSealFunc sequence:");
  406d78:	f24f 408c 	movw	r0, #62604	; 0xf48c
  406d7c:	f2c0 0040 	movt	r0, #64	; 0x40
  406d80:	f649 1375 	movw	r3, #39285	; 0x9975
  406d84:	f2c0 0340 	movt	r3, #64	; 0x40
  406d88:	4798      	blx	r3
	// overlay setup
	UnSealIn	*pUnSealIn = (UnSealIn*) xferBuf;
	UnSealOut	*pUnSealOut = (UnSealOut*) xferBuf;

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a sealing key (0=SRK): "), includeSRK);
  406d8a:	f642 1064 	movw	r0, #10596	; 0x2964
  406d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406d92:	f24f 41a8 	movw	r1, #62632	; 0xf4a8
  406d96:	f2c0 0140 	movt	r1, #64	; 0x40
  406d9a:	f04f 0200 	mov.w	r2, #0
  406d9e:	f249 64d1 	movw	r4, #38609	; 0x96d1
  406da2:	f2c0 0440 	movt	r4, #64	; 0x40
  406da6:	47a0      	blx	r4
  406da8:	4604      	mov	r4, r0
	if(slotNum == INVALID_HANDLE)
  406daa:	28ff      	cmp	r0, #255	; 0xff
  406dac:	f000 8167 	beq.w	40707e <unSealFunc+0x30e>
		return;

	// create 2 OIAP sessions, one for parent key, one for blob
	currentAuthSession = 0;
  406db0:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  406db4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406db8:	f04f 0200 	mov.w	r2, #0
  406dbc:	7002      	strb	r2, [r0, #0]
	if(commandHandler("OIAP"))
  406dbe:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  406dc2:	f2c0 0040 	movt	r0, #64	; 0x40
  406dc6:	f645 215d 	movw	r1, #23133	; 0x5a5d
  406dca:	f2c0 0140 	movt	r1, #64	; 0x40
  406dce:	4788      	blx	r1
  406dd0:	b170      	cbz	r0, 406df0 <unSealFunc+0x80>
	{
		printf("\r\ncould not start authSession");
  406dd2:	f24e 7048 	movw	r0, #59208	; 0xe748
  406dd6:	f2c0 0040 	movt	r0, #64	; 0x40
  406dda:	f649 1475 	movw	r4, #39285	; 0x9975
  406dde:	f2c0 0440 	movt	r4, #64	; 0x40
  406de2:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406de4:	f24e 7068 	movw	r0, #59240	; 0xe768
  406de8:	f2c0 0040 	movt	r0, #64	; 0x40
  406dec:	47a0      	blx	r4
  406dee:	e146      	b.n	40707e <unSealFunc+0x30e>
		return;
	}

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  406df0:	f642 36a4 	movw	r6, #11172	; 0x2ba4
  406df4:	f2c2 0600 	movt	r6, #8192	; 0x2000
  406df8:	7833      	ldrb	r3, [r6, #0]
  406dfa:	ea4f 1283 	mov.w	r2, r3, lsl #6
  406dfe:	f102 0218 	add.w	r2, r2, #24
  406e02:	f242 30c8 	movw	r0, #9160	; 0x23c8
  406e06:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406e0a:	1810      	adds	r0, r2, r0
  406e0c:	f04f 0100 	mov.w	r1, #0
  406e10:	f249 4399 	movw	r3, #38041	; 0x9499
  406e14:	f2c0 0340 	movt	r3, #64	; 0x40
  406e18:	4798      	blx	r3

	currentAuthSession = 1;
  406e1a:	f04f 0101 	mov.w	r1, #1
  406e1e:	7031      	strb	r1, [r6, #0]
	if(commandHandler("OIAP"))
  406e20:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  406e24:	f2c0 0040 	movt	r0, #64	; 0x40
  406e28:	f645 225d 	movw	r2, #23133	; 0x5a5d
  406e2c:	f2c0 0240 	movt	r2, #64	; 0x40
  406e30:	4790      	blx	r2
  406e32:	b170      	cbz	r0, 406e52 <unSealFunc+0xe2>
	{
		printf("\r\ncould not start authSession");
  406e34:	f24e 7048 	movw	r0, #59208	; 0xe748
  406e38:	f2c0 0040 	movt	r0, #64	; 0x40
  406e3c:	f649 1475 	movw	r4, #39285	; 0x9975
  406e40:	f2c0 0440 	movt	r4, #64	; 0x40
  406e44:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  406e46:	f24e 7068 	movw	r0, #59240	; 0xe768
  406e4a:	f2c0 0040 	movt	r0, #64	; 0x40
  406e4e:	47a0      	blx	r4
  406e50:	e115      	b.n	40707e <unSealFunc+0x30e>
		return;
	}

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  406e52:	f642 36a4 	movw	r6, #11172	; 0x2ba4
  406e56:	f2c2 0600 	movt	r6, #8192	; 0x2000
  406e5a:	7837      	ldrb	r7, [r6, #0]
  406e5c:	ea4f 1087 	mov.w	r0, r7, lsl #6
  406e60:	f100 0018 	add.w	r0, r0, #24
  406e64:	f242 33c8 	movw	r3, #9160	; 0x23c8
  406e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
  406e6c:	18c0      	adds	r0, r0, r3
  406e6e:	f04f 0100 	mov.w	r1, #0
  406e72:	f249 4299 	movw	r2, #38041	; 0x9499
  406e76:	f2c0 0240 	movt	r2, #64	; 0x40
  406e7a:	4790      	blx	r2

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  406e7c:	892a      	ldrh	r2, [r5, #8]
  406e7e:	f642 31a2 	movw	r1, #11170	; 0x2ba2
  406e82:	f2c2 0100 	movt	r1, #8192	; 0x2000
  406e86:	800a      	strh	r2, [r1, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  406e88:	f242 4048 	movw	r0, #9288	; 0x2448
  406e8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  406e90:	6869      	ldr	r1, [r5, #4]
  406e92:	f649 2713 	movw	r7, #39443	; 0x9a13
  406e96:	f2c0 0740 	movt	r7, #64	; 0x40
  406e9a:	47b8      	blx	r7

	currentAuthSession = 0;
  406e9c:	f04f 0000 	mov.w	r0, #0
  406ea0:	7030      	strb	r0, [r6, #0]

	// get parent key auth value
	if(slotNum == 0)
  406ea2:	b9b4      	cbnz	r4, 406ed2 <unSealFunc+0x162>
	{
		// setup the SRK as parent
		convertLongToArray(TPM_KH_SRK, pUnSealIn->parentHandle);
  406ea4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  406ea8:	4976      	ldr	r1, [pc, #472]	; (407084 <unSealFunc+0x314>)
  406eaa:	f249 43d1 	movw	r3, #38097	; 0x94d1
  406eae:	f2c0 0340 	movt	r3, #64	; 0x40
  406eb2:	4798      	blx	r3
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  406eb4:	7836      	ldrb	r6, [r6, #0]
  406eb6:	f242 32c8 	movw	r2, #9160	; 0x23c8
  406eba:	f2c2 0200 	movt	r2, #8192	; 0x2000
  406ebe:	eb02 1086 	add.w	r0, r2, r6, lsl #6
  406ec2:	f100 002c 	add.w	r0, r0, #44	; 0x2c
  406ec6:	f648 1751 	movw	r7, #35153	; 0x8951
  406eca:	f2c0 0740 	movt	r7, #64	; 0x40
  406ece:	47b8      	blx	r7
  406ed0:	e01c      	b.n	406f0c <unSealFunc+0x19c>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pUnSealIn->parentHandle);
  406ed2:	f104 34ff 	add.w	r4, r4, #4294967295
  406ed6:	b2e6      	uxtb	r6, r4
  406ed8:	4630      	mov	r0, r6
  406eda:	496a      	ldr	r1, [pc, #424]	; (407084 <unSealFunc+0x314>)
  406edc:	f648 13e1 	movw	r3, #35297	; 0x89e1
  406ee0:	f2c0 0340 	movt	r3, #64	; 0x40
  406ee4:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  406ee6:	f642 32a4 	movw	r2, #11172	; 0x2ba4
  406eea:	f2c2 0200 	movt	r2, #8192	; 0x2000
  406eee:	7817      	ldrb	r7, [r2, #0]
  406ef0:	f242 31c8 	movw	r1, #9160	; 0x23c8
  406ef4:	f2c2 0100 	movt	r1, #8192	; 0x2000
  406ef8:	eb01 1187 	add.w	r1, r1, r7, lsl #6
  406efc:	4630      	mov	r0, r6
  406efe:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  406f02:	f648 242d 	movw	r4, #35373	; 0x8a2d
  406f06:	f2c0 0440 	movt	r4, #64	; 0x40
  406f0a:	47a0      	blx	r4
	}

	currentAuthSession = 1;
  406f0c:	f642 31a4 	movw	r1, #11172	; 0x2ba4
  406f10:	f2c2 0100 	movt	r1, #8192	; 0x2000
  406f14:	f04f 0401 	mov.w	r4, #1
  406f18:	700c      	strb	r4, [r1, #0]

	// get blob auth from user
	printf("\r\n    enter auth value for sealed blob: ");
  406f1a:	f24f 40d0 	movw	r0, #62672	; 0xf4d0
  406f1e:	f2c0 0040 	movt	r0, #64	; 0x40
  406f22:	f649 1375 	movw	r3, #39285	; 0x9975
  406f26:	f2c0 0340 	movt	r3, #64	; 0x40
  406f2a:	4798      	blx	r3
	get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  406f2c:	4668      	mov	r0, sp
  406f2e:	f04f 0114 	mov.w	r1, #20
  406f32:	f04f 0200 	mov.w	r2, #0
  406f36:	4613      	mov	r3, r2
  406f38:	f245 66d5 	movw	r6, #22229	; 0x56d5
  406f3c:	f2c0 0640 	movt	r6, #64	; 0x40
  406f40:	47b0      	blx	r6
    sha1_csum( authBuf, strlen((char*) authBuf), authSessions[1].HMACKey );
  406f42:	4668      	mov	r0, sp
  406f44:	f649 4243 	movw	r2, #40003	; 0x9c43
  406f48:	f2c0 0240 	movt	r2, #64	; 0x40
  406f4c:	4790      	blx	r2
  406f4e:	4601      	mov	r1, r0
  406f50:	4668      	mov	r0, sp
  406f52:	4a4d      	ldr	r2, [pc, #308]	; (407088 <unSealFunc+0x318>)
  406f54:	f248 0751 	movw	r7, #32849	; 0x8051
  406f58:	f2c0 0740 	movt	r7, #64	; 0x40
  406f5c:	47b8      	blx	r7

	// get the cacheSlot from the user
	do
	{
		printf("\r\n    unseal blob from which Slot (1-5)? ");
  406f5e:	f24f 47fc 	movw	r7, #62716	; 0xf4fc
  406f62:	f2c0 0740 	movt	r7, #64	; 0x40
  406f66:	f649 1475 	movw	r4, #39285	; 0x9975
  406f6a:	f2c0 0440 	movt	r4, #64	; 0x40
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  406f6e:	f245 66d5 	movw	r6, #22229	; 0x56d5
  406f72:	f2c0 0640 	movt	r6, #64	; 0x40
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
			break;
		else
			printf("\r\nInvalid casheSlot ");
  406f76:	f24e 78e8 	movw	r8, #59368	; 0xe7e8
  406f7a:	f2c0 0840 	movt	r8, #64	; 0x40
    sha1_csum( authBuf, strlen((char*) authBuf), authSessions[1].HMACKey );

	// get the cacheSlot from the user
	do
	{
		printf("\r\n    unseal blob from which Slot (1-5)? ");
  406f7e:	4638      	mov	r0, r7
  406f80:	47a0      	blx	r4
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  406f82:	f04f 0000 	mov.w	r0, #0
  406f86:	4601      	mov	r1, r0
  406f88:	aa05      	add	r2, sp, #20
  406f8a:	f04f 0301 	mov.w	r3, #1
  406f8e:	47b0      	blx	r6
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
  406f90:	9805      	ldr	r0, [sp, #20]
  406f92:	f100 31ff 	add.w	r1, r0, #4294967295
  406f96:	2904      	cmp	r1, #4
  406f98:	d902      	bls.n	406fa0 <unSealFunc+0x230>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  406f9a:	4640      	mov	r0, r8
  406f9c:	47a0      	blx	r4

	} while (1);
  406f9e:	e7ee      	b.n	406f7e <unSealFunc+0x20e>


	// insert stored sealData
	if(blobSlotValid(cacheSlot) == false)
  406fa0:	b2c0      	uxtb	r0, r0
  406fa2:	f648 533d 	movw	r3, #36157	; 0x8d3d
  406fa6:	f2c0 0340 	movt	r3, #64	; 0x40
  406faa:	4798      	blx	r3
  406fac:	b978      	cbnz	r0, 406fce <unSealFunc+0x25e>
	{
		printf( ("\r\nslot %d does not have a valid blob!"), cacheSlot);
  406fae:	f24f 5028 	movw	r0, #62760	; 0xf528
  406fb2:	f2c0 0040 	movt	r0, #64	; 0x40
  406fb6:	9905      	ldr	r1, [sp, #20]
  406fb8:	f649 1475 	movw	r4, #39285	; 0x9975
  406fbc:	f2c0 0440 	movt	r4, #64	; 0x40
  406fc0:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  406fc2:	f24e 7068 	movw	r0, #59240	; 0xe768
  406fc6:	f2c0 0040 	movt	r0, #64	; 0x40
  406fca:	47a0      	blx	r4
  406fcc:	e057      	b.n	40707e <unSealFunc+0x30e>
		return;
	}
	getBlobFromEE(cacheSlot, &pUnSealIn->indata);
  406fce:	4c2f      	ldr	r4, [pc, #188]	; (40708c <unSealFunc+0x31c>)
  406fd0:	f89d 0014 	ldrb.w	r0, [sp, #20]
  406fd4:	4621      	mov	r1, r4
  406fd6:	f648 5261 	movw	r2, #36193	; 0x8d61
  406fda:	f2c0 0240 	movt	r2, #64	; 0x40
  406fde:	4790      	blx	r2

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  406fe0:	7ae8      	ldrb	r0, [r5, #11]
  406fe2:	7b29      	ldrb	r1, [r5, #12]
  406fe4:	f245 03fd 	movw	r3, #20733	; 0x50fd
  406fe8:	f2c0 0340 	movt	r3, #64	; 0x40
  406fec:	4798      	blx	r3

	printf("\r\n    unSealFunc called");
  406fee:	f24f 5050 	movw	r0, #62800	; 0xf550
  406ff2:	f2c0 0040 	movt	r0, #64	; 0x40
  406ff6:	f649 1175 	movw	r1, #39285	; 0x9975
  406ffa:	f2c0 0140 	movt	r1, #64	; 0x40
  406ffe:	4788      	blx	r1

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  407000:	f04f 0001 	mov.w	r0, #1
  407004:	4601      	mov	r1, r0
  407006:	f648 6291 	movw	r2, #36497	; 0x8e91
  40700a:	f2c0 0240 	movt	r2, #64	; 0x40
  40700e:	4790      	blx	r2

	// display unsealed data if successful
	if( convertArrayToLong(pUnSealOut->returnCode) == TPM_SUCCESS ){
  407010:	f1a4 0008 	sub.w	r0, r4, #8
  407014:	f249 43f5 	movw	r3, #38133	; 0x94f5
  407018:	f2c0 0340 	movt	r3, #64	; 0x40
  40701c:	4798      	blx	r3
  40701e:	b990      	cbnz	r0, 407046 <unSealFunc+0x2d6>
		sprintf(("\r\nunSealed data: %s"), (char *)(&pUnSealOut->sealedData));
  407020:	f24f 5068 	movw	r0, #62824	; 0xf568
  407024:	f2c0 0040 	movt	r0, #64	; 0x40
  407028:	4621      	mov	r1, r4
  40702a:	f649 32e5 	movw	r2, #39909	; 0x9be5
  40702e:	f2c0 0240 	movt	r2, #64	; 0x40
  407032:	4790      	blx	r2
		printf("\r\naborting...\r\n");
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  407034:	7ae8      	ldrb	r0, [r5, #11]
  407036:	7b69      	ldrb	r1, [r5, #13]
  407038:	f644 53c9 	movw	r3, #19913	; 0x4dc9
  40703c:	f2c0 0340 	movt	r3, #64	; 0x40
  407040:	4798      	blx	r3
  407042:	b198      	cbz	r0, 40706c <unSealFunc+0x2fc>
  407044:	e009      	b.n	40705a <unSealFunc+0x2ea>
	if( convertArrayToLong(pUnSealOut->returnCode) == TPM_SUCCESS ){
		sprintf(("\r\nunSealed data: %s"), (char *)(&pUnSealOut->sealedData));
	}
	else
	{
		printf("\r\naborting...\r\n");
  407046:	f24e 7068 	movw	r0, #59240	; 0xe768
  40704a:	f2c0 0040 	movt	r0, #64	; 0x40
  40704e:	f649 1175 	movw	r1, #39285	; 0x9975
  407052:	f2c0 0140 	movt	r1, #64	; 0x40
  407056:	4788      	blx	r1
  407058:	e011      	b.n	40707e <unSealFunc+0x30e>
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
		printf("\r\noutput auth validation error!\r\n");
  40705a:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  40705e:	f2c0 0040 	movt	r0, #64	; 0x40
  407062:	f649 1175 	movw	r1, #39285	; 0x9975
  407066:	f2c0 0140 	movt	r1, #64	; 0x40
  40706a:	4788      	blx	r1
		
	printf("\r\n    TPM UnSeal Completed Successfully!\r\n");	
  40706c:	f24f 507c 	movw	r0, #62844	; 0xf57c
  407070:	f2c0 0040 	movt	r0, #64	; 0x40
  407074:	f649 1275 	movw	r2, #39285	; 0x9975
  407078:	f2c0 0240 	movt	r2, #64	; 0x40
  40707c:	4790      	blx	r2
		
}
  40707e:	b006      	add	sp, #24
  407080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407084:	20002452 	.word	0x20002452
  407088:	20002434 	.word	0x20002434
  40708c:	20002456 	.word	0x20002456

00407090 <sealFunc>:
	memmove(authSessions[currentAuthSession].nonceEven, &xferBuf[14], 20);

}
/*****************************************************************************************************/
void sealFunc( TPM_Command *pCommand )
{
  407090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407094:	b08d      	sub	sp, #52	; 0x34
  407096:	4604      	mov	r4, r0

	int 		slotNum;
	uint8_t		authBuf[INBUFSIZE];
	uint8_t		*pU8;

	printf("\r\n    sealFunc sequence:");
  407098:	f24f 50a8 	movw	r0, #62888	; 0xf5a8
  40709c:	f2c0 0040 	movt	r0, #64	; 0x40
  4070a0:	f649 1375 	movw	r3, #39285	; 0x9975
  4070a4:	f2c0 0340 	movt	r3, #64	; 0x40
  4070a8:	4798      	blx	r3
	// input / output overlay setup
	SealIn_a	*pSealIn_a = (SealIn_a*) xferBuf;
	SealIn_b	*pSealIn_b;

	// account for any pcrInfo (none used here!)
	pSealIn_b = (SealIn_b*) (&pSealIn_a->pcrInfo + convertArrayToLong(pSealIn_a->pcrInfoSize));
  4070aa:	48bc      	ldr	r0, [pc, #752]	; (40739c <sealFunc+0x30c>)
  4070ac:	f249 41f5 	movw	r1, #38133	; 0x94f5
  4070b0:	f2c0 0140 	movt	r1, #64	; 0x40
  4070b4:	4788      	blx	r1
  4070b6:	4681      	mov	r9, r0

   	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a sealing key (0=SRK): "), includeSRK);
  4070b8:	f642 1064 	movw	r0, #10596	; 0x2964
  4070bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4070c0:	f24f 41a8 	movw	r1, #62632	; 0xf4a8
  4070c4:	f2c0 0140 	movt	r1, #64	; 0x40
  4070c8:	f04f 0200 	mov.w	r2, #0
  4070cc:	f249 63d1 	movw	r3, #38609	; 0x96d1
  4070d0:	f2c0 0340 	movt	r3, #64	; 0x40
  4070d4:	4798      	blx	r3
  4070d6:	900b      	str	r0, [sp, #44]	; 0x2c
	if(slotNum == INVALID_HANDLE)
  4070d8:	28ff      	cmp	r0, #255	; 0xff
  4070da:	f000 815c 	beq.w	407396 <sealFunc+0x306>
		return;

	// start an OSAP session using a parent key (must be storage key!)
	currentAuthSession = 0;						// using authSession[0]
  4070de:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  4070e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4070e6:	f04f 0200 	mov.w	r2, #0
  4070ea:	7002      	strb	r2, [r0, #0]

	// setup OSAP parameters
	convertIntToArray(TPM_ET_KEYHANDLE, OSAPparms.entityType);
  4070ec:	f04f 0001 	mov.w	r0, #1
  4070f0:	f642 0148 	movw	r1, #10312	; 0x2848
  4070f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4070f8:	f249 45e9 	movw	r5, #38121	; 0x94e9
  4070fc:	f2c0 0540 	movt	r5, #64	; 0x40
  407100:	47a8      	blx	r5

	if(slotNum == 0)
  407102:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407104:	b981      	cbnz	r1, 407128 <sealFunc+0x98>
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  407106:	4da6      	ldr	r5, [pc, #664]	; (4073a0 <sealFunc+0x310>)
  407108:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40710c:	4629      	mov	r1, r5
  40710e:	f249 42d1 	movw	r2, #38097	; 0x94d1
  407112:	f2c0 0240 	movt	r2, #64	; 0x40
  407116:	4790      	blx	r2
		getSRKAuth(OSAPparms.entityAuth);
  407118:	f105 0004 	add.w	r0, r5, #4
  40711c:	f648 1151 	movw	r1, #35153	; 0x8951
  407120:	f2c0 0140 	movt	r1, #64	; 0x40
  407124:	4788      	blx	r1
  407126:	e014      	b.n	407152 <sealFunc+0xc2>
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  407128:	f101 33ff 	add.w	r3, r1, #4294967295
  40712c:	4d9c      	ldr	r5, [pc, #624]	; (4073a0 <sealFunc+0x310>)
  40712e:	b2d8      	uxtb	r0, r3
  407130:	4629      	mov	r1, r5
  407132:	f648 12e1 	movw	r2, #35297	; 0x89e1
  407136:	f2c0 0240 	movt	r2, #64	; 0x40
  40713a:	4790      	blx	r2
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  40713c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40713e:	f100 31ff 	add.w	r1, r0, #4294967295
  407142:	b2c8      	uxtb	r0, r1
  407144:	f105 0104 	add.w	r1, r5, #4
  407148:	f648 232d 	movw	r3, #35373	; 0x8a2d
  40714c:	f2c0 0340 	movt	r3, #64	; 0x40
  407150:	4798      	blx	r3
	}

	// send the command and create the authSession
	if(commandHandler("OSAP"))
  407152:	f24f 1000 	movw	r0, #61696	; 0xf100
  407156:	f2c0 0040 	movt	r0, #64	; 0x40
  40715a:	f645 235d 	movw	r3, #23133	; 0x5a5d
  40715e:	f2c0 0340 	movt	r3, #64	; 0x40
  407162:	4798      	blx	r3
  407164:	b170      	cbz	r0, 407184 <sealFunc+0xf4>
	{
		printf("\r\n    could not create authSession!");
  407166:	f24f 50c4 	movw	r0, #62916	; 0xf5c4
  40716a:	f2c0 0040 	movt	r0, #64	; 0x40
  40716e:	f649 1475 	movw	r4, #39285	; 0x9975
  407172:	f2c0 0440 	movt	r4, #64	; 0x40
  407176:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  407178:	f64e 0018 	movw	r0, #59416	; 0xe818
  40717c:	f2c0 0040 	movt	r0, #64	; 0x40
  407180:	47a0      	blx	r4
  407182:	e108      	b.n	407396 <sealFunc+0x306>
	// input / output overlay setup
	SealIn_a	*pSealIn_a = (SealIn_a*) xferBuf;
	SealIn_b	*pSealIn_b;

	// account for any pcrInfo (none used here!)
	pSealIn_b = (SealIn_b*) (&pSealIn_a->pcrInfo + convertArrayToLong(pSealIn_a->pcrInfoSize));
  407184:	4e87      	ldr	r6, [pc, #540]	; (4073a4 <sealFunc+0x314>)
  407186:	44b1      	add	r9, r6
		printf("\r\n    aborting...\r\n");
		return;
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  407188:	8922      	ldrh	r2, [r4, #8]
  40718a:	f642 37a2 	movw	r7, #11170	; 0x2ba2
  40718e:	f2c2 0700 	movt	r7, #8192	; 0x2000
  407192:	803a      	strh	r2, [r7, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  407194:	f242 4548 	movw	r5, #9288	; 0x2448
  407198:	f2c2 0500 	movt	r5, #8192	; 0x2000
  40719c:	4628      	mov	r0, r5
  40719e:	6861      	ldr	r1, [r4, #4]
  4071a0:	f649 2313 	movw	r3, #39443	; 0x9a13
  4071a4:	f2c0 0340 	movt	r3, #64	; 0x40
  4071a8:	4798      	blx	r3

	printf("\r\n    sealFunc called");
  4071aa:	487f      	ldr	r0, [pc, #508]	; (4073a8 <sealFunc+0x318>)
  4071ac:	f649 1675 	movw	r6, #39285	; 0x9975
  4071b0:	f2c0 0640 	movt	r6, #64	; 0x40
  4071b4:	47b0      	blx	r6

	// setup correct keyHandle
	memmove(pSealIn_a->keyHandle, OSAPparms.entityValue, sizeof(pSealIn_a->keyHandle));
  4071b6:	487a      	ldr	r0, [pc, #488]	; (4073a0 <sealFunc+0x310>)
  4071b8:	6802      	ldr	r2, [r0, #0]
  4071ba:	f8c5 200a 	str.w	r2, [r5, #10]

	// create the blob authorization value
	printf("\r\n    enter auth value for sealed blob: ");
  4071be:	f24f 40d0 	movw	r0, #62672	; 0xf4d0
  4071c2:	f2c0 0040 	movt	r0, #64	; 0x40
  4071c6:	47b0      	blx	r6
	get_user_input((char*) authBuf,sizeof(authBuf), 0, USER_STRING);
  4071c8:	4668      	mov	r0, sp
  4071ca:	f04f 0129 	mov.w	r1, #41	; 0x29
  4071ce:	f04f 0200 	mov.w	r2, #0
  4071d2:	4613      	mov	r3, r2
  4071d4:	f245 6ad5 	movw	sl, #22229	; 0x56d5
  4071d8:	f2c0 0a40 	movt	sl, #64	; 0x40
  4071dc:	47d0      	blx	sl
    sha1_csum( authBuf, strlen((char*) authBuf), pSealIn_a->encAuth );
  4071de:	4668      	mov	r0, sp
  4071e0:	f649 4b43 	movw	fp, #40003	; 0x9c43
  4071e4:	f2c0 0b40 	movt	fp, #64	; 0x40
  4071e8:	47d8      	blx	fp
  4071ea:	4601      	mov	r1, r0
  4071ec:	f105 070e 	add.w	r7, r5, #14
  4071f0:	4668      	mov	r0, sp
  4071f2:	463a      	mov	r2, r7
  4071f4:	f248 0351 	movw	r3, #32849	; 0x8051
  4071f8:	f2c0 0340 	movt	r3, #64	; 0x40
  4071fc:	4798      	blx	r3

	// calculate encAuth for sealed blob
	printf("\r\n\r\n    encAuth calculation:");
  4071fe:	f24f 6000 	movw	r0, #62976	; 0xf600
  407202:	f2c0 0040 	movt	r0, #64	; 0x40
  407206:	47b0      	blx	r6
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  407208:	f642 31a4 	movw	r1, #11172	; 0x2ba4
  40720c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  407210:	7808      	ldrb	r0, [r1, #0]
  407212:	ea4f 1280 	mov.w	r2, r0, lsl #6
  407216:	f242 38c8 	movw	r8, #9160	; 0x23c8
  40721a:	f2c2 0800 	movt	r8, #8192	; 0x2000
  40721e:	eb02 0008 	add.w	r0, r2, r8
					authSessions[currentAuthSession].HMACKey,
  407222:	4601      	mov	r1, r0
	get_user_input((char*) authBuf,sizeof(authBuf), 0, USER_STRING);
    sha1_csum( authBuf, strlen((char*) authBuf), pSealIn_a->encAuth );

	// calculate encAuth for sealed blob
	printf("\r\n\r\n    encAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  407224:	f100 0004 	add.w	r0, r0, #4
  407228:	f101 012c 	add.w	r1, r1, #44	; 0x2c
  40722c:	463a      	mov	r2, r7
  40722e:	f644 17f5 	movw	r7, #18933	; 0x49f5
  407232:	f2c0 0740 	movt	r7, #64	; 0x40
  407236:	47b8      	blx	r7
					authSessions[currentAuthSession].HMACKey,
					pSealIn_a->encAuth);

	// get data to seal
	printf("\r\n\r\n    enter data to seal (40 chars max): ");
  407238:	f24f 6020 	movw	r0, #63008	; 0xf620
  40723c:	f2c0 0040 	movt	r0, #64	; 0x40
  407240:	47b0      	blx	r6
	// arbitrary data size limit, could be up to OAEP_SHA1_MGF1 limit for 2048 bit key: 192 bytes
	get_user_input((char*) &pSealIn_b->inData, INBUFSIZE, 0,USER_STRING);
  407242:	f109 0704 	add.w	r7, r9, #4
  407246:	4638      	mov	r0, r7
  407248:	f04f 0129 	mov.w	r1, #41	; 0x29
  40724c:	f04f 0200 	mov.w	r2, #0
  407250:	4613      	mov	r3, r2
  407252:	47d0      	blx	sl
	//flushBS((char*) &pSealIn_b->inData);	// handle backspaces
	convertLongToArray(strlen((char*) &pSealIn_b->inData) +1, pSealIn_b->inDataSize);	// account for string terminator
  407254:	4638      	mov	r0, r7
  407256:	47d8      	blx	fp
  407258:	f100 0001 	add.w	r0, r0, #1
  40725c:	4649      	mov	r1, r9
  40725e:	f249 4ad1 	movw	sl, #38097	; 0x94d1
  407262:	f2c0 0a40 	movt	sl, #64	; 0x40
  407266:	47d0      	blx	sl

	// calculate / update paramSize
	// easiest to "walk" a pointer then subtract to get size
	pU8 = &pSealIn_a->pcrInfo;
	pU8 += convertArrayToLong(pSealIn_a->pcrInfoSize);
  407268:	f105 0022 	add.w	r0, r5, #34	; 0x22
  40726c:	f249 47f5 	movw	r7, #38133	; 0x94f5
  407270:	f2c0 0740 	movt	r7, #64	; 0x40
  407274:	47b8      	blx	r7
  407276:	f105 0326 	add.w	r3, r5, #38	; 0x26
  40727a:	1819      	adds	r1, r3, r0
	pU8 += sizeof(pSealIn_b->inDataSize);
  40727c:	f101 0b04 	add.w	fp, r1, #4
	pU8 += convertArrayToLong(pSealIn_b->inDataSize);
  407280:	4648      	mov	r0, r9
  407282:	47b8      	blx	r7
  407284:	4458      	add	r0, fp
	pU8 += AUTH1_SIZE;
  407286:	f100 002d 	add.w	r0, r0, #45	; 0x2d
	convertLongToArray(pU8 - pSealIn_a->tag, pSealIn_a->parmamSize);
  40728a:	f105 0902 	add.w	r9, r5, #2
  40728e:	1b40      	subs	r0, r0, r5
  407290:	4649      	mov	r1, r9
  407292:	47d0      	blx	sl

	// now update numBytes for sendCommand
	numBytes = convertArrayToLong(pSealIn_a->parmamSize);
  407294:	4648      	mov	r0, r9
  407296:	47b8      	blx	r7
  407298:	f642 32a2 	movw	r2, #11170	; 0x2ba2
  40729c:	f2c2 0200 	movt	r2, #8192	; 0x2000
  4072a0:	8010      	strh	r0, [r2, #0]

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  4072a2:	f642 33a4 	movw	r3, #11172	; 0x2ba4
  4072a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4072aa:	7819      	ldrb	r1, [r3, #0]
  4072ac:	eb08 1081 	add.w	r0, r8, r1, lsl #6
  4072b0:	f100 0018 	add.w	r0, r0, #24
  4072b4:	f04f 0100 	mov.w	r1, #0
  4072b8:	f249 4299 	movw	r2, #38041	; 0x9499
  4072bc:	f2c0 0240 	movt	r2, #64	; 0x40
  4072c0:	4790      	blx	r2

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  4072c2:	7ae0      	ldrb	r0, [r4, #11]
  4072c4:	7b21      	ldrb	r1, [r4, #12]
  4072c6:	f245 03fd 	movw	r3, #20733	; 0x50fd
  4072ca:	f2c0 0340 	movt	r3, #64	; 0x40
  4072ce:	4798      	blx	r3

	printf("\r\n    sealFunc called");
  4072d0:	4835      	ldr	r0, [pc, #212]	; (4073a8 <sealFunc+0x318>)
  4072d2:	47b0      	blx	r6

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4072d4:	f04f 0001 	mov.w	r0, #1
  4072d8:	4601      	mov	r1, r0
  4072da:	f648 6291 	movw	r2, #36497	; 0x8e91
  4072de:	f2c0 0240 	movt	r2, #64	; 0x40
  4072e2:	4790      	blx	r2

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  4072e4:	f105 0006 	add.w	r0, r5, #6
  4072e8:	47b8      	blx	r7
  4072ea:	b158      	cbz	r0, 407304 <sealFunc+0x274>
	{
		printf("\r\ncould not get sealed data");
  4072ec:	f24f 604c 	movw	r0, #63052	; 0xf64c
  4072f0:	f2c0 0040 	movt	r0, #64	; 0x40
  4072f4:	4634      	mov	r4, r6
  4072f6:	47b0      	blx	r6
		printf("\r\naborting...\r\n");
  4072f8:	f24e 7068 	movw	r0, #59240	; 0xe768
  4072fc:	f2c0 0040 	movt	r0, #64	; 0x40
  407300:	47b0      	blx	r6
  407302:	e048      	b.n	407396 <sealFunc+0x306>
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  407304:	7ae0      	ldrb	r0, [r4, #11]
  407306:	7b61      	ldrb	r1, [r4, #13]
  407308:	f644 54c9 	movw	r4, #19913	; 0x4dc9
  40730c:	f2c0 0440 	movt	r4, #64	; 0x40
  407310:	47a0      	blx	r4
  407312:	b170      	cbz	r0, 407332 <sealFunc+0x2a2>
	{
		printf("\r\noutput auth validation error!\r\n");
  407314:	f64e 50b0 	movw	r0, #60848	; 0xedb0
  407318:	f2c0 0040 	movt	r0, #64	; 0x40
  40731c:	f649 1475 	movw	r4, #39285	; 0x9975
  407320:	f2c0 0440 	movt	r4, #64	; 0x40
  407324:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  407326:	f64e 50d4 	movw	r0, #60884	; 0xedd4
  40732a:	f2c0 0040 	movt	r0, #64	; 0x40
  40732e:	47a0      	blx	r4
  407330:	e031      	b.n	407396 <sealFunc+0x306>
	}

	// save blob in EEPROM
	do
	{
		printf("\r\nstore data blob in which cacheSlot (1-5)? ");
  407332:	f24f 6668 	movw	r6, #63080	; 0xf668
  407336:	f2c0 0640 	movt	r6, #64	; 0x40
  40733a:	f649 1475 	movw	r4, #39285	; 0x9975
  40733e:	f2c0 0440 	movt	r4, #64	; 0x40
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  407342:	f245 65d5 	movw	r5, #22229	; 0x56d5
  407346:	f2c0 0540 	movt	r5, #64	; 0x40
		
		if((slotNum >= 1) && (	slotNum <= 5))
			break;
		else
			printf("\r\nInvalid casheSlot ");
  40734a:	f24e 77e8 	movw	r7, #59368	; 0xe7e8
  40734e:	f2c0 0740 	movt	r7, #64	; 0x40
	}

	// save blob in EEPROM
	do
	{
		printf("\r\nstore data blob in which cacheSlot (1-5)? ");
  407352:	4630      	mov	r0, r6
  407354:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  407356:	f04f 0000 	mov.w	r0, #0
  40735a:	4601      	mov	r1, r0
  40735c:	aa0b      	add	r2, sp, #44	; 0x2c
  40735e:	f04f 0301 	mov.w	r3, #1
  407362:	47a8      	blx	r5
		
		if((slotNum >= 1) && (	slotNum <= 5))
  407364:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407366:	f100 31ff 	add.w	r1, r0, #4294967295
  40736a:	2904      	cmp	r1, #4
  40736c:	d902      	bls.n	407374 <sealFunc+0x2e4>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  40736e:	4638      	mov	r0, r7
  407370:	47a0      	blx	r4

	} while (1);
  407372:	e7ee      	b.n	407352 <sealFunc+0x2c2>

	saveBlobToEE((uint8_t) (slotNum-1));
  407374:	f100 33ff 	add.w	r3, r0, #4294967295
  407378:	b2d8      	uxtb	r0, r3
  40737a:	f248 62c9 	movw	r2, #34505	; 0x86c9
  40737e:	f2c0 0240 	movt	r2, #64	; 0x40
  407382:	4790      	blx	r2
	printf("\r\n    TPM Seal Completed Successfully!\r\n");	
  407384:	f24f 6098 	movw	r0, #63128	; 0xf698
  407388:	f2c0 0040 	movt	r0, #64	; 0x40
  40738c:	f649 1175 	movw	r1, #39285	; 0x9975
  407390:	f2c0 0140 	movt	r1, #64	; 0x40
  407394:	4788      	blx	r1
	
}
  407396:	b00d      	add	sp, #52	; 0x34
  407398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40739c:	2000246a 	.word	0x2000246a
  4073a0:	2000284a 	.word	0x2000284a
  4073a4:	2000246e 	.word	0x2000246e
  4073a8:	0040f5e8 	.word	0x0040f5e8

004073ac <takeOwnFunc>:
	sendCommand(getResponse, getLog);

}
/*****************************************************************************************************/
void takeOwnFunc( TPM_Command *pCommand )
{
  4073ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4073b0:	b091      	sub	sp, #68	; 0x44
  4073b2:	4605      	mov	r5, r0
	uint8_t authBuf[INBUFSIZE];
	uint8_t complianceFlag, compPubEKBuf[16];
	static int len;
	

	printf("\r\n    takeOwnFunc sequence:");
  4073b4:	f24f 60c4 	movw	r0, #63172	; 0xf6c4
  4073b8:	f2c0 0040 	movt	r0, #64	; 0x40
  4073bc:	f649 1375 	movw	r3, #39285	; 0x9975
  4073c0:	f2c0 0340 	movt	r3, #64	; 0x40
  4073c4:	4798      	blx	r3
	
	// check for previous owner
	if(commandHandler("TPM_GetCap_PROP_OWNER"))
  4073c6:	f64e 10bc 	movw	r0, #59836	; 0xe9bc
  4073ca:	f2c0 0040 	movt	r0, #64	; 0x40
  4073ce:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4073d2:	f2c0 0140 	movt	r1, #64	; 0x40
  4073d6:	4788      	blx	r1
  4073d8:	b170      	cbz	r0, 4073f8 <takeOwnFunc+0x4c>
	{
		// if ekGen fails, then abort
		printf("\r\n   can't get tpm capability\r\n");
  4073da:	f24f 60e0 	movw	r0, #63200	; 0xf6e0
  4073de:	f2c0 0040 	movt	r0, #64	; 0x40
  4073e2:	f649 1475 	movw	r4, #39285	; 0x9975
  4073e6:	f2c0 0440 	movt	r4, #64	; 0x40
  4073ea:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4073ec:	f64e 0018 	movw	r0, #59416	; 0xe818
  4073f0:	f2c0 0040 	movt	r0, #64	; 0x40
  4073f4:	47a0      	blx	r4
  4073f6:	e185      	b.n	407704 <takeOwnFunc+0x358>
		return;
	}	
	
	asm("nop");
  4073f8:	bf00      	nop
	
	// checking for previous ownership
	if(xferBuf[14] == 0x01)
  4073fa:	f242 4048 	movw	r0, #9288	; 0x2448
  4073fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
  407402:	7b82      	ldrb	r2, [r0, #14]
  407404:	2a01      	cmp	r2, #1
  407406:	d109      	bne.n	40741c <takeOwnFunc+0x70>
	{
		printf("\r\nTPM must be cleared before TPM_TakeOwnership command");
  407408:	f24f 7000 	movw	r0, #63232	; 0xf700
  40740c:	f2c0 0040 	movt	r0, #64	; 0x40
  407410:	f649 1175 	movw	r1, #39285	; 0x9975
  407414:	f2c0 0140 	movt	r1, #64	; 0x40
  407418:	4788      	blx	r1
  40741a:	e173      	b.n	407704 <takeOwnFunc+0x358>
		return;				
	}
	
	// try to read the current EK
	if(commandHandler("readEK"))
  40741c:	f64e 2080 	movw	r0, #60032	; 0xea80
  407420:	f2c0 0040 	movt	r0, #64	; 0x40
  407424:	f645 245d 	movw	r4, #23133	; 0x5a5d
  407428:	f2c0 0440 	movt	r4, #64	; 0x40
  40742c:	47a0      	blx	r4
  40742e:	b1c0      	cbz	r0, 407462 <takeOwnFunc+0xb6>
	{
		// if EK can't be read, try to generate it
		if(commandHandler("createEKPair"))
  407430:	f64e 203c 	movw	r0, #59964	; 0xea3c
  407434:	f2c0 0040 	movt	r0, #64	; 0x40
  407438:	f645 235d 	movw	r3, #23133	; 0x5a5d
  40743c:	f2c0 0340 	movt	r3, #64	; 0x40
  407440:	4798      	blx	r3
  407442:	b170      	cbz	r0, 407462 <takeOwnFunc+0xb6>
		{
			// if ekGen fails, then abort
			printf("\r\n    can't get public Endorsement Key");
  407444:	f24f 7038 	movw	r0, #63288	; 0xf738
  407448:	f2c0 0040 	movt	r0, #64	; 0x40
  40744c:	f649 1475 	movw	r4, #39285	; 0x9975
  407450:	f2c0 0440 	movt	r4, #64	; 0x40
  407454:	47a0      	blx	r4
			printf("\r\n    aborting...\r\n");
  407456:	f64e 0018 	movw	r0, #59416	; 0xe818
  40745a:	f2c0 0040 	movt	r0, #64	; 0x40
  40745e:	47a0      	blx	r4
  407460:	e150      	b.n	407704 <takeOwnFunc+0x358>
			return;
		}
	}

	// check for compliance mode
	memcpy(compPubEKBuf, compPubEK, sizeof(compPubEKBuf));
  407462:	f241 0650 	movw	r6, #4176	; 0x1050
  407466:	f2c2 0600 	movt	r6, #8192	; 0x2000
  40746a:	ac01      	add	r4, sp, #4
  40746c:	6830      	ldr	r0, [r6, #0]
  40746e:	6871      	ldr	r1, [r6, #4]
  407470:	68b2      	ldr	r2, [r6, #8]
  407472:	68f3      	ldr	r3, [r6, #12]
  407474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if(memcmp(compPubEKBuf, &xferBuf[38], sizeof(compPubEKBuf)))
  407476:	4ca5      	ldr	r4, [pc, #660]	; (40770c <takeOwnFunc+0x360>)
  407478:	a801      	add	r0, sp, #4
  40747a:	4621      	mov	r1, r4
  40747c:	f04f 0210 	mov.w	r2, #16
  407480:	f649 13f5 	movw	r3, #39413	; 0x99f5
  407484:	f2c0 0340 	movt	r3, #64	; 0x40
  407488:	4798      	blx	r3
  40748a:	4606      	mov	r6, r0
		complianceFlag = false;
	else
		complianceFlag = true;

	// save pubEK
	memmove(workBuf0, &xferBuf[38], 256);
  40748c:	f642 1064 	movw	r0, #10596	; 0x2964
  407490:	f2c2 0000 	movt	r0, #8192	; 0x2000
  407494:	4621      	mov	r1, r4
  407496:	f44f 7280 	mov.w	r2, #256	; 0x100
  40749a:	f649 2413 	movw	r4, #39443	; 0x9a13
  40749e:	f2c0 0440 	movt	r4, #64	; 0x40
  4074a2:	47a0      	blx	r4

	// create ownerAuth for bindV20 call
	if( complianceFlag == true)
  4074a4:	2e00      	cmp	r6, #0
  4074a6:	d13b      	bne.n	407520 <takeOwnFunc+0x174>
		memcpy(workBuf1, ownAuth, 20);
  4074a8:	f642 0464 	movw	r4, #10340	; 0x2864
  4074ac:	f2c2 0400 	movt	r4, #8192	; 0x2000
  4074b0:	f240 6330 	movw	r3, #1584	; 0x630
  4074b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4074b8:	681e      	ldr	r6, [r3, #0]
  4074ba:	6858      	ldr	r0, [r3, #4]
  4074bc:	6899      	ldr	r1, [r3, #8]
  4074be:	68da      	ldr	r2, [r3, #12]
  4074c0:	6026      	str	r6, [r4, #0]
  4074c2:	6060      	str	r0, [r4, #4]
  4074c4:	60a1      	str	r1, [r4, #8]
  4074c6:	60e2      	str	r2, [r4, #12]
  4074c8:	691b      	ldr	r3, [r3, #16]
  4074ca:	6123      	str	r3, [r4, #16]
		sha1_csum( authBuf, len , workBuf1 );	
	}


	// store owner auth in EEPROM
	saveOwnerAuth(workBuf1);
  4074cc:	4620      	mov	r0, r4
  4074ce:	f248 46f5 	movw	r6, #34037	; 0x84f5
  4074d2:	f2c0 0640 	movt	r6, #64	; 0x40
  4074d6:	47b0      	blx	r6

	// invoke bindV20 for ownerAuth
	commandHandler( "bindV20");
  4074d8:	f24f 7060 	movw	r0, #63328	; 0xf760
  4074dc:	f2c0 0040 	movt	r0, #64	; 0x40
  4074e0:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4074e4:	f2c0 0140 	movt	r1, #64	; 0x40
  4074e8:	4788      	blx	r1

	// save encrypted ownerAuth
	memmove(workBuf2, &xferBuf[14], 256);
  4074ea:	f642 2064 	movw	r0, #10852	; 0x2a64
  4074ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4074f2:	4987      	ldr	r1, [pc, #540]	; (407710 <takeOwnFunc+0x364>)
  4074f4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4074f8:	f649 2313 	movw	r3, #39443	; 0x9a13
  4074fc:	f2c0 0340 	movt	r3, #64	; 0x40
  407500:	4798      	blx	r3

	// create SRKAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, SRKAuth, 20);
  407502:	f640 3330 	movw	r3, #2864	; 0xb30
  407506:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40750a:	681e      	ldr	r6, [r3, #0]
  40750c:	6858      	ldr	r0, [r3, #4]
  40750e:	6899      	ldr	r1, [r3, #8]
  407510:	68da      	ldr	r2, [r3, #12]
  407512:	6026      	str	r6, [r4, #0]
  407514:	6060      	str	r0, [r4, #4]
  407516:	60a1      	str	r1, [r4, #8]
  407518:	60e2      	str	r2, [r4, #12]
  40751a:	691b      	ldr	r3, [r3, #16]
  40751c:	6123      	str	r3, [r4, #16]
  40751e:	e057      	b.n	4075d0 <takeOwnFunc+0x224>
	// create ownerAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, ownAuth, 20);
	else
	{
		printf("\r\n    enter owner Auth: ");
  407520:	f24f 7068 	movw	r0, #63336	; 0xf768
  407524:	f2c0 0040 	movt	r0, #64	; 0x40
  407528:	f649 1975 	movw	r9, #39285	; 0x9975
  40752c:	f2c0 0940 	movt	r9, #64	; 0x40
  407530:	47c8      	blx	r9
		get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  407532:	a805      	add	r0, sp, #20
  407534:	f04f 0129 	mov.w	r1, #41	; 0x29
  407538:	f04f 0200 	mov.w	r2, #0
  40753c:	4613      	mov	r3, r2
  40753e:	f245 68d5 	movw	r8, #22229	; 0x56d5
  407542:	f2c0 0840 	movt	r8, #64	; 0x40
  407546:	47c0      	blx	r8
		len = strlen((char*) authBuf);
  407548:	a805      	add	r0, sp, #20
  40754a:	f649 4743 	movw	r7, #40003	; 0x9c43
  40754e:	f2c0 0740 	movt	r7, #64	; 0x40
  407552:	47b8      	blx	r7
  407554:	4601      	mov	r1, r0
  407556:	f242 20fc 	movw	r0, #8956	; 0x22fc
  40755a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40755e:	6001      	str	r1, [r0, #0]
		sha1_csum( authBuf, len , workBuf1 );	
  407560:	f642 0464 	movw	r4, #10340	; 0x2864
  407564:	f2c2 0400 	movt	r4, #8192	; 0x2000
  407568:	a805      	add	r0, sp, #20
  40756a:	4622      	mov	r2, r4
  40756c:	f248 0651 	movw	r6, #32849	; 0x8051
  407570:	f2c0 0640 	movt	r6, #64	; 0x40
  407574:	47b0      	blx	r6
	}


	// store owner auth in EEPROM
	saveOwnerAuth(workBuf1);
  407576:	4620      	mov	r0, r4
  407578:	f248 41f5 	movw	r1, #34037	; 0x84f5
  40757c:	f2c0 0140 	movt	r1, #64	; 0x40
  407580:	4788      	blx	r1

	// invoke bindV20 for ownerAuth
	commandHandler( "bindV20");
  407582:	f24f 7060 	movw	r0, #63328	; 0xf760
  407586:	f2c0 0040 	movt	r0, #64	; 0x40
  40758a:	f645 225d 	movw	r2, #23133	; 0x5a5d
  40758e:	f2c0 0240 	movt	r2, #64	; 0x40
  407592:	4790      	blx	r2

	// save encrypted ownerAuth
	memmove(workBuf2, &xferBuf[14], 256);
  407594:	f642 2064 	movw	r0, #10852	; 0x2a64
  407598:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40759c:	495c      	ldr	r1, [pc, #368]	; (407710 <takeOwnFunc+0x364>)
  40759e:	f44f 7280 	mov.w	r2, #256	; 0x100
  4075a2:	f649 2313 	movw	r3, #39443	; 0x9a13
  4075a6:	f2c0 0340 	movt	r3, #64	; 0x40
  4075aa:	4798      	blx	r3
	// create SRKAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, SRKAuth, 20);
	else
	{
		printf("\r\n    enter SRK Auth: ");
  4075ac:	f24f 7084 	movw	r0, #63364	; 0xf784
  4075b0:	f2c0 0040 	movt	r0, #64	; 0x40
  4075b4:	47c8      	blx	r9
		get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  4075b6:	a805      	add	r0, sp, #20
  4075b8:	f04f 0129 	mov.w	r1, #41	; 0x29
  4075bc:	f04f 0200 	mov.w	r2, #0
  4075c0:	4613      	mov	r3, r2
  4075c2:	47c0      	blx	r8
		
	    sha1_csum( authBuf, strlen((char*) authBuf), workBuf1 );
  4075c4:	a805      	add	r0, sp, #20
  4075c6:	47b8      	blx	r7
  4075c8:	4601      	mov	r1, r0
  4075ca:	a805      	add	r0, sp, #20
  4075cc:	4622      	mov	r2, r4
  4075ce:	47b0      	blx	r6
	}

	// store SRK auth in EEPROM
	saveSRKAuth(workBuf1);
  4075d0:	f642 0064 	movw	r0, #10340	; 0x2864
  4075d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4075d8:	f248 44d1 	movw	r4, #34001	; 0x84d1
  4075dc:	f2c0 0440 	movt	r4, #64	; 0x40
  4075e0:	47a0      	blx	r4

	// invoke bindV20 for SRKAuth
	commandHandler( "bindV20");
  4075e2:	f24f 7060 	movw	r0, #63328	; 0xf760
  4075e6:	f2c0 0040 	movt	r0, #64	; 0x40
  4075ea:	f645 245d 	movw	r4, #23133	; 0x5a5d
  4075ee:	f2c0 0440 	movt	r4, #64	; 0x40
  4075f2:	47a0      	blx	r4

	// save encrypted SRKAuth
	memmove(workBuf3, &xferBuf[14], 256);
  4075f4:	f642 30a8 	movw	r0, #11176	; 0x2ba8
  4075f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
  4075fc:	4944      	ldr	r1, [pc, #272]	; (407710 <takeOwnFunc+0x364>)
  4075fe:	f44f 7280 	mov.w	r2, #256	; 0x100
  407602:	f649 2313 	movw	r3, #39443	; 0x9a13
  407606:	f2c0 0340 	movt	r3, #64	; 0x40
  40760a:	4798      	blx	r3

	// select an authSession
	currentAuthSession = 0;
  40760c:	f642 30a4 	movw	r0, #11172	; 0x2ba4
  407610:	f2c2 0000 	movt	r0, #8192	; 0x2000
  407614:	f04f 0100 	mov.w	r1, #0
  407618:	7001      	strb	r1, [r0, #0]

	// create an authSession for this command
	if(commandHandler("OIAP"))
  40761a:	f64e 20c4 	movw	r0, #60100	; 0xeac4
  40761e:	f2c0 0040 	movt	r0, #64	; 0x40
  407622:	47a0      	blx	r4
  407624:	b170      	cbz	r0, 407644 <takeOwnFunc+0x298>
	{
		printf("\r\ncould not start authSession");
  407626:	f24e 7048 	movw	r0, #59208	; 0xe748
  40762a:	f2c0 0040 	movt	r0, #64	; 0x40
  40762e:	f649 1475 	movw	r4, #39285	; 0x9975
  407632:	f2c0 0440 	movt	r4, #64	; 0x40
  407636:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  407638:	f24e 7068 	movw	r0, #59240	; 0xe768
  40763c:	f2c0 0040 	movt	r0, #64	; 0x40
  407640:	47a0      	blx	r4
  407642:	e05f      	b.n	407704 <takeOwnFunc+0x358>
	}

	// now setup xferBuf for takeOwnership

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  407644:	892a      	ldrh	r2, [r5, #8]
  407646:	f642 37a2 	movw	r7, #11170	; 0x2ba2
  40764a:	f2c2 0700 	movt	r7, #8192	; 0x2000
  40764e:	803a      	strh	r2, [r7, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  407650:	f242 4648 	movw	r6, #9288	; 0x2448
  407654:	f2c2 0600 	movt	r6, #8192	; 0x2000
  407658:	4630      	mov	r0, r6
  40765a:	6869      	ldr	r1, [r5, #4]
  40765c:	f649 2413 	movw	r4, #39443	; 0x9a13
  407660:	f2c0 0440 	movt	r4, #64	; 0x40
  407664:	47a0      	blx	r4

	// copy owner Auth into proper place
	memmove(&xferBuf[16], workBuf2, 256);
  407666:	f44f 7780 	mov.w	r7, #256	; 0x100
  40766a:	f106 0010 	add.w	r0, r6, #16
  40766e:	f642 2164 	movw	r1, #10852	; 0x2a64
  407672:	f2c2 0100 	movt	r1, #8192	; 0x2000
  407676:	463a      	mov	r2, r7
  407678:	47a0      	blx	r4

	// copy SRK auth into proper place
	memmove(&xferBuf[276], workBuf3, 256);
  40767a:	f506 708a 	add.w	r0, r6, #276	; 0x114
  40767e:	f642 31a8 	movw	r1, #11176	; 0x2ba8
  407682:	f2c2 0100 	movt	r1, #8192	; 0x2000
  407686:	463a      	mov	r2, r7
  407688:	47a0      	blx	r4

	// copy owner auth to authSession
    getOwnerAuth(authSessions[currentAuthSession].HMACKey);
  40768a:	f642 36a4 	movw	r6, #11172	; 0x2ba4
  40768e:	f2c2 0600 	movt	r6, #8192	; 0x2000
  407692:	7832      	ldrb	r2, [r6, #0]
  407694:	f242 34c8 	movw	r4, #9160	; 0x23c8
  407698:	f2c2 0400 	movt	r4, #8192	; 0x2000
  40769c:	eb04 1082 	add.w	r0, r4, r2, lsl #6
  4076a0:	f100 002c 	add.w	r0, r0, #44	; 0x2c
  4076a4:	f648 1375 	movw	r3, #35189	; 0x8975
  4076a8:	f2c0 0340 	movt	r3, #64	; 0x40
  4076ac:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  4076ae:	7830      	ldrb	r0, [r6, #0]
  4076b0:	eb04 1080 	add.w	r0, r4, r0, lsl #6
  4076b4:	f100 0018 	add.w	r0, r0, #24
  4076b8:	f04f 0100 	mov.w	r1, #0
  4076bc:	f249 4299 	movw	r2, #38041	; 0x9499
  4076c0:	f2c0 0240 	movt	r2, #64	; 0x40
  4076c4:	4790      	blx	r2

	// call input auth Handler
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  4076c6:	7ae8      	ldrb	r0, [r5, #11]
  4076c8:	7b29      	ldrb	r1, [r5, #12]
  4076ca:	f245 03fd 	movw	r3, #20733	; 0x50fd
  4076ce:	f2c0 0340 	movt	r3, #64	; 0x40
  4076d2:	4798      	blx	r3

	printf("\r\n    takeOwnFunc called");
  4076d4:	f24f 709c 	movw	r0, #63388	; 0xf79c
  4076d8:	f2c0 0040 	movt	r0, #64	; 0x40
  4076dc:	f649 1175 	movw	r1, #39285	; 0x9975
  4076e0:	f2c0 0140 	movt	r1, #64	; 0x40
  4076e4:	4788      	blx	r1

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4076e6:	f04f 0001 	mov.w	r0, #1
  4076ea:	4601      	mov	r1, r0
  4076ec:	f648 6291 	movw	r2, #36497	; 0x8e91
  4076f0:	f2c0 0240 	movt	r2, #64	; 0x40
  4076f4:	4790      	blx	r2

	// call output auth Handler
	outAuthHandler(pCommand->numAuths, pCommand->numOutHandles);
  4076f6:	7ae8      	ldrb	r0, [r5, #11]
  4076f8:	7b69      	ldrb	r1, [r5, #13]
  4076fa:	f644 53c9 	movw	r3, #19913	; 0x4dc9
  4076fe:	f2c0 0340 	movt	r3, #64	; 0x40
  407702:	4798      	blx	r3
}
  407704:	b011      	add	sp, #68	; 0x44
  407706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40770a:	bf00      	nop
  40770c:	2000246e 	.word	0x2000246e
  407710:	20002456 	.word	0x20002456

00407714 <sha1_start>:
	0xf0e1d2c3L
 #endif

};

void (sha1_start)(hashContext *ctx) {
  407714:	b538      	push	{r3, r4, r5, lr}
  407716:	4604      	mov	r4, r0
	memset(ctx, 0, sizeof(*ctx));
  407718:	f04f 0100 	mov.w	r1, #0
  40771c:	f04f 025c 	mov.w	r2, #92	; 0x5c
  407720:	f649 2359 	movw	r3, #39513	; 0x9a59
  407724:	f2c0 0340 	movt	r3, #64	; 0x40
  407728:	4798      	blx	r3
	memcpy(ctx->h, hashContext_h_init, sizeof(ctx->h));
  40772a:	f24f 75b8 	movw	r5, #63416	; 0xf7b8
  40772e:	f2c0 0540 	movt	r5, #64	; 0x40
  407732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  407734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  407736:	6828      	ldr	r0, [r5, #0]
  407738:	6020      	str	r0, [r4, #0]
  40773a:	bd38      	pop	{r3, r4, r5, pc}

0040773c <shaEngine>:
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
{
  40773c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407740:	b084      	sub	sp, #16
  407742:	9101      	str	r1, [sp, #4]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407744:	7802      	ldrb	r2, [r0, #0]
		temp = (temp << 8) | *buf++;
  407746:	7843      	ldrb	r3, [r0, #1]
  407748:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  40774c:	7885      	ldrb	r5, [r0, #2]
  40774e:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407752:	78c7      	ldrb	r7, [r0, #3]
  407754:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  407758:	6003      	str	r3, [r0, #0]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  40775a:	7902      	ldrb	r2, [r0, #4]
  40775c:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  407760:	7945      	ldrb	r5, [r0, #5]
  407762:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407766:	7987      	ldrb	r7, [r0, #6]
  407768:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  40776c:	79c3      	ldrb	r3, [r0, #7]
  40776e:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		w[t] = temp;
  407772:	6044      	str	r4, [r0, #4]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407774:	7a05      	ldrb	r5, [r0, #8]
  407776:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  40777a:	7a47      	ldrb	r7, [r0, #9]
  40777c:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407780:	7a83      	ldrb	r3, [r0, #10]
  407782:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  407786:	7ac5      	ldrb	r5, [r0, #11]
  407788:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		w[t] = temp;
  40778c:	6086      	str	r6, [r0, #8]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  40778e:	7b07      	ldrb	r7, [r0, #12]
  407790:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407794:	7b42      	ldrb	r2, [r0, #13]
  407796:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  40779a:	7b85      	ldrb	r5, [r0, #14]
  40779c:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4077a0:	7bc7      	ldrb	r7, [r0, #15]
  4077a2:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  4077a6:	60c3      	str	r3, [r0, #12]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4077a8:	7c02      	ldrb	r2, [r0, #16]
  4077aa:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  4077ae:	7c45      	ldrb	r5, [r0, #17]
  4077b0:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4077b4:	7c87      	ldrb	r7, [r0, #18]
  4077b6:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4077ba:	7cc3      	ldrb	r3, [r0, #19]
  4077bc:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		w[t] = temp;
  4077c0:	6104      	str	r4, [r0, #16]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4077c2:	7d05      	ldrb	r5, [r0, #20]
  4077c4:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4077c8:	7d47      	ldrb	r7, [r0, #21]
  4077ca:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4077ce:	7d83      	ldrb	r3, [r0, #22]
  4077d0:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  4077d4:	7dc5      	ldrb	r5, [r0, #23]
  4077d6:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		w[t] = temp;
  4077da:	6146      	str	r6, [r0, #20]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4077dc:	7e07      	ldrb	r7, [r0, #24]
  4077de:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4077e2:	7e42      	ldrb	r2, [r0, #25]
  4077e4:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  4077e8:	7e85      	ldrb	r5, [r0, #26]
  4077ea:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4077ee:	7ec7      	ldrb	r7, [r0, #27]
  4077f0:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  4077f4:	6183      	str	r3, [r0, #24]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4077f6:	7f02      	ldrb	r2, [r0, #28]
  4077f8:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  4077fc:	7f45      	ldrb	r5, [r0, #29]
  4077fe:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407802:	7f87      	ldrb	r7, [r0, #30]
  407804:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407808:	7fc3      	ldrb	r3, [r0, #31]
  40780a:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		w[t] = temp;
  40780e:	61c4      	str	r4, [r0, #28]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407810:	f890 5020 	ldrb.w	r5, [r0, #32]
  407814:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407818:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
  40781c:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407820:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
  407824:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  407828:	f890 5023 	ldrb.w	r5, [r0, #35]	; 0x23
  40782c:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		w[t] = temp;
  407830:	6206      	str	r6, [r0, #32]
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407832:	f890 7024 	ldrb.w	r7, [r0, #36]	; 0x24
  407836:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  40783a:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
  40783e:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  407842:	f890 5026 	ldrb.w	r5, [r0, #38]	; 0x26
  407846:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  40784a:	f890 7027 	ldrb.w	r7, [r0, #39]	; 0x27
  40784e:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  407852:	6243      	str	r3, [r0, #36]	; 0x24
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407854:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
  407858:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  40785c:	f890 5029 	ldrb.w	r5, [r0, #41]	; 0x29
  407860:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407864:	f890 702a 	ldrb.w	r7, [r0, #42]	; 0x2a
  407868:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  40786c:	f890 302b 	ldrb.w	r3, [r0, #43]	; 0x2b
  407870:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		w[t] = temp;
  407874:	6284      	str	r4, [r0, #40]	; 0x28
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407876:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
  40787a:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  40787e:	f890 702d 	ldrb.w	r7, [r0, #45]	; 0x2d
  407882:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407886:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
  40788a:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  40788e:	f890 502f 	ldrb.w	r5, [r0, #47]	; 0x2f
  407892:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		w[t] = temp;
  407896:	62c6      	str	r6, [r0, #44]	; 0x2c
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  407898:	f890 7030 	ldrb.w	r7, [r0, #48]	; 0x30
  40789c:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4078a0:	f890 2031 	ldrb.w	r2, [r0, #49]	; 0x31
  4078a4:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  4078a8:	f890 5032 	ldrb.w	r5, [r0, #50]	; 0x32
  4078ac:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4078b0:	f890 7033 	ldrb.w	r7, [r0, #51]	; 0x33
  4078b4:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  4078b8:	6303      	str	r3, [r0, #48]	; 0x30
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4078ba:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
  4078be:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  4078c2:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  4078c6:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4078ca:	f890 7036 	ldrb.w	r7, [r0, #54]	; 0x36
  4078ce:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4078d2:	f890 3037 	ldrb.w	r3, [r0, #55]	; 0x37
  4078d6:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		w[t] = temp;
  4078da:	6344      	str	r4, [r0, #52]	; 0x34
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4078dc:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
  4078e0:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  4078e4:	f890 7039 	ldrb.w	r7, [r0, #57]	; 0x39
  4078e8:	ea47 2206 	orr.w	r2, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  4078ec:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
  4078f0:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
		temp = (temp << 8) | *buf++;
  4078f4:	f890 503b 	ldrb.w	r5, [r0, #59]	; 0x3b
  4078f8:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		w[t] = temp;
  4078fc:	6386      	str	r6, [r0, #56]	; 0x38
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  4078fe:	f890 703c 	ldrb.w	r7, [r0, #60]	; 0x3c
  407902:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		temp = (temp << 8) | *buf++;
  407906:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  40790a:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
		temp = (temp << 8) | *buf++;
  40790e:	f890 503e 	ldrb.w	r5, [r0, #62]	; 0x3e
  407912:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
		temp = (temp << 8) | *buf++;
  407916:	f890 703f 	ldrb.w	r7, [r0, #63]	; 0x3f
  40791a:	ea47 2306 	orr.w	r3, r7, r6, lsl #8
		w[t] = temp;
  40791e:	63c3      	str	r3, [r0, #60]	; 0x3c
	}

	/* Copy the chaining variables to a, b, c, d, e */
	a = h[0];
  407920:	460d      	mov	r5, r1
  407922:	680a      	ldr	r2, [r1, #0]
	b = h[1];
  407924:	6849      	ldr	r1, [r1, #4]
	c = h[2];
  407926:	68ac      	ldr	r4, [r5, #8]
	d = h[3];
  407928:	68ef      	ldr	r7, [r5, #12]
	e = h[4];
  40792a:	692b      	ldr	r3, [r5, #16]
		else if (t < 60) {
			temp += (b & c) | (b & d) | (c & d);
			temp += 0x8f1bbcdcL;
		}
		else {
			temp += b ^ c ^ d;
  40792c:	f24c 16d6 	movw	r6, #49622	; 0xc1d6
  407930:	f6cc 2662 	movt	r6, #51810	; 0xca62
  407934:	9602      	str	r6, [sp, #8]
		else if (t < 40) {
			temp += b ^ c ^ d;
			temp += 0x6ed9eba1L;
		}
		else if (t < 60) {
			temp += (b & c) | (b & d) | (c & d);
  407936:	f64b 45dc 	movw	r5, #48348	; 0xbcdc
  40793a:	f6c8 751b 	movt	r5, #36635	; 0x8f1b
  40793e:	9503      	str	r5, [sp, #12]
		if (t < 20) {
			temp += (b & c) | (~b & d);
			temp += 0x5a827999L;
		}
		else if (t < 40) {
			temp += b ^ c ^ d;
  407940:	f64e 39a1 	movw	r9, #60321	; 0xeba1
  407944:	f6c6 69d9 	movt	r9, #28377	; 0x6ed9
  407948:	f8cd 9000 	str.w	r9, [sp]
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];

		if (t < 20) {
			temp += (b & c) | (~b & d);
  40794c:	f647 1c99 	movw	ip, #31129	; 0x7999
  407950:	f6c5 2c82 	movt	ip, #23170	; 0x5a82
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];
  407954:	f8d0 b000 	ldr.w	fp, [r0]
	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
  407958:	eb0b 66f2 	add.w	r6, fp, r2, ror #27
		temp += w[t&0xf];
  40795c:	18f3      	adds	r3, r6, r3

		if (t < 20) {
			temp += (b & c) | (~b & d);
  40795e:	ea27 0801 	bic.w	r8, r7, r1
  407962:	ea04 0601 	and.w	r6, r4, r1
  407966:	ea48 0606 	orr.w	r6, r8, r6
  40796a:	4466      	add	r6, ip
			temp += 0x5a827999L;
  40796c:	eb06 0a03 	add.w	sl, r6, r3
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407970:	6a03      	ldr	r3, [r0, #32]
  407972:	6b46      	ldr	r6, [r0, #52]	; 0x34
  407974:	4073      	eors	r3, r6
  407976:	ea83 090b 	eor.w	r9, r3, fp
  40797a:	6886      	ldr	r6, [r0, #8]
  40797c:	ea89 0306 	eor.w	r3, r9, r6
		leftRotate(temp, 1);
  407980:	ea4f 76f3 	mov.w	r6, r3, ror #31
		w[t&0xf] = temp;
  407984:	6006      	str	r6, [r0, #0]
  407986:	f04f 0300 	mov.w	r3, #0
  40798a:	f103 0301 	add.w	r3, r3, #1
			temp += 0xca62c1d6L;
		}

		e = d;
		d = c;
		c = b; leftRotate(c, 30);
  40798e:	ea4f 05b1 	mov.w	r5, r1, ror #2
  407992:	e00f      	b.n	4079b4 <shaEngine+0x278>
  407994:	4614      	mov	r4, r2
	c = h[2];
	d = h[3];
	e = h[4];

	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {
  407996:	463a      	mov	r2, r7
  407998:	fa5f fb81 	uxtb.w	fp, r1

		temp = a;
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];
  40799c:	f001 070f 	and.w	r7, r1, #15
  4079a0:	f850 9027 	ldr.w	r9, [r0, r7, lsl #2]
	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
  4079a4:	eb09 6af2 	add.w	sl, r9, r2, ror #27
		temp += w[t&0xf];
  4079a8:	4456      	add	r6, sl

		if (t < 20) {
  4079aa:	f1bb 0f13 	cmp.w	fp, #19
  4079ae:	f200 8086 	bhi.w	407abe <shaEngine+0x382>
  4079b2:	e0a9      	b.n	407b08 <shaEngine+0x3cc>
  4079b4:	fa5f fb83 	uxtb.w	fp, r3
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];
  4079b8:	f003 010f 	and.w	r1, r3, #15
  4079bc:	f850 6021 	ldr.w	r6, [r0, r1, lsl #2]
	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
  4079c0:	eb06 68fa 	add.w	r8, r6, sl, ror #27
		temp += w[t&0xf];
  4079c4:	4447      	add	r7, r8

		if (t < 20) {
  4079c6:	f1bb 0f13 	cmp.w	fp, #19
  4079ca:	d809      	bhi.n	4079e0 <shaEngine+0x2a4>
			temp += (b & c) | (~b & d);
  4079cc:	ea24 0b02 	bic.w	fp, r4, r2
  4079d0:	ea05 0802 	and.w	r8, r5, r2
  4079d4:	ea4b 0908 	orr.w	r9, fp, r8
  4079d8:	eb09 0b0c 	add.w	fp, r9, ip
			temp += 0x5a827999L;
  4079dc:	445f      	add	r7, fp
  4079de:	e026      	b.n	407a2e <shaEngine+0x2f2>
		}
		else if (t < 40) {
  4079e0:	f1bb 0f27 	cmp.w	fp, #39	; 0x27
  4079e4:	d809      	bhi.n	4079fa <shaEngine+0x2be>
			temp += b ^ c ^ d;
  4079e6:	ea85 0902 	eor.w	r9, r5, r2
  4079ea:	ea89 0b04 	eor.w	fp, r9, r4
  4079ee:	f8dd 8000 	ldr.w	r8, [sp]
  4079f2:	eb0b 0908 	add.w	r9, fp, r8
			temp += 0x6ed9eba1L;
  4079f6:	444f      	add	r7, r9
  4079f8:	e019      	b.n	407a2e <shaEngine+0x2f2>
		}
		else if (t < 60) {
  4079fa:	f1bb 0f3b 	cmp.w	fp, #59	; 0x3b
  4079fe:	d80d      	bhi.n	407a1c <shaEngine+0x2e0>
			temp += (b & c) | (b & d) | (c & d);
  407a00:	ea44 0b05 	orr.w	fp, r4, r5
  407a04:	ea0b 0902 	and.w	r9, fp, r2
  407a08:	ea04 0805 	and.w	r8, r4, r5
  407a0c:	ea49 0908 	orr.w	r9, r9, r8
  407a10:	f8dd b00c 	ldr.w	fp, [sp, #12]
  407a14:	eb09 080b 	add.w	r8, r9, fp
			temp += 0x8f1bbcdcL;
  407a18:	4447      	add	r7, r8
  407a1a:	e008      	b.n	407a2e <shaEngine+0x2f2>
		}
		else {
			temp += b ^ c ^ d;
  407a1c:	ea85 0902 	eor.w	r9, r5, r2
  407a20:	ea89 0b04 	eor.w	fp, r9, r4
  407a24:	f8dd 8008 	ldr.w	r8, [sp, #8]
  407a28:	eb0b 0908 	add.w	r9, fp, r8
			temp += 0xca62c1d6L;
  407a2c:	444f      	add	r7, r9
		}

		e = d;
		d = c;
		c = b; leftRotate(c, 30);
  407a2e:	ea4f 02b2 	mov.w	r2, r2, ror #2
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407a32:	f1a3 0803 	sub.w	r8, r3, #3
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407a36:	f008 0b0f 	and.w	fp, r8, #15
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407a3a:	f1a3 0908 	sub.w	r9, r3, #8
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407a3e:	f009 090f 	and.w	r9, r9, #15
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407a42:	f1a3 080e 	sub.w	r8, r3, #14
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407a46:	f008 080f 	and.w	r8, r8, #15
  407a4a:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
  407a4e:	f850 9029 	ldr.w	r9, [r0, r9, lsl #2]
  407a52:	ea8b 0b09 	eor.w	fp, fp, r9
  407a56:	ea8b 0906 	eor.w	r9, fp, r6
  407a5a:	f850 6028 	ldr.w	r6, [r0, r8, lsl #2]
  407a5e:	ea89 0606 	eor.w	r6, r9, r6
		leftRotate(temp, 1);
  407a62:	ea4f 76f6 	mov.w	r6, r6, ror #31
		w[t&0xf] = temp;
  407a66:	f840 6021 	str.w	r6, [r0, r1, lsl #2]
  407a6a:	f103 0301 	add.w	r3, r3, #1
  407a6e:	4619      	mov	r1, r3
  407a70:	46d0      	mov	r8, sl
  407a72:	4626      	mov	r6, r4
	c = h[2];
	d = h[3];
	e = h[4];

	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {
  407a74:	2b50      	cmp	r3, #80	; 0x50
  407a76:	d18d      	bne.n	407994 <shaEngine+0x258>
  407a78:	4691      	mov	r9, r2
  407a7a:	4656      	mov	r6, sl
		w[t&0xf] = temp;

	}

	/* Update the chaining variables */
	h[0] += a;
  407a7c:	f8dd b004 	ldr.w	fp, [sp, #4]
  407a80:	f8db 0000 	ldr.w	r0, [fp]
  407a84:	19c3      	adds	r3, r0, r7
  407a86:	f8cb 3000 	str.w	r3, [fp]
	h[1] += b;
  407a8a:	f8db 2004 	ldr.w	r2, [fp, #4]
  407a8e:	eb02 010a 	add.w	r1, r2, sl
  407a92:	f8cb 1004 	str.w	r1, [fp, #4]
	h[2] += c;
  407a96:	f8db 0008 	ldr.w	r0, [fp, #8]
  407a9a:	eb00 0309 	add.w	r3, r0, r9
  407a9e:	f8cb 3008 	str.w	r3, [fp, #8]
	h[3] += d;
  407aa2:	f8db 200c 	ldr.w	r2, [fp, #12]
  407aa6:	1951      	adds	r1, r2, r5
  407aa8:	f8cb 100c 	str.w	r1, [fp, #12]
	h[4] += e;
  407aac:	f8db 0010 	ldr.w	r0, [fp, #16]
  407ab0:	1903      	adds	r3, r0, r4
  407ab2:	f8cb 3010 	str.w	r3, [fp, #16]



}
  407ab6:	b004      	add	sp, #16
  407ab8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407abc:	4770      	bx	lr

		if (t < 20) {
			temp += (b & c) | (~b & d);
			temp += 0x5a827999L;
		}
		else if (t < 40) {
  407abe:	f1bb 0f27 	cmp.w	fp, #39	; 0x27
  407ac2:	d918      	bls.n	407af6 <shaEngine+0x3ba>
			temp += b ^ c ^ d;
			temp += 0x6ed9eba1L;
		}
		else if (t < 60) {
  407ac4:	f1bb 0f3b 	cmp.w	fp, #59	; 0x3b
  407ac8:	d908      	bls.n	407adc <shaEngine+0x3a0>
			temp += (b & c) | (b & d) | (c & d);
			temp += 0x8f1bbcdcL;
		}
		else {
			temp += b ^ c ^ d;
  407aca:	ea84 0b08 	eor.w	fp, r4, r8
  407ace:	ea8b 0a05 	eor.w	sl, fp, r5
  407ad2:	f8dd b008 	ldr.w	fp, [sp, #8]
  407ad6:	44da      	add	sl, fp
			temp += 0xca62c1d6L;
  407ad8:	44b2      	add	sl, r6
  407ada:	e01e      	b.n	407b1a <shaEngine+0x3de>
		else if (t < 40) {
			temp += b ^ c ^ d;
			temp += 0x6ed9eba1L;
		}
		else if (t < 60) {
			temp += (b & c) | (b & d) | (c & d);
  407adc:	ea45 0b04 	orr.w	fp, r5, r4
  407ae0:	ea0b 0b08 	and.w	fp, fp, r8
  407ae4:	ea05 0a04 	and.w	sl, r5, r4
  407ae8:	ea4b 0a0a 	orr.w	sl, fp, sl
  407aec:	f8dd b00c 	ldr.w	fp, [sp, #12]
  407af0:	44da      	add	sl, fp
			temp += 0x8f1bbcdcL;
  407af2:	44b2      	add	sl, r6
  407af4:	e011      	b.n	407b1a <shaEngine+0x3de>
		if (t < 20) {
			temp += (b & c) | (~b & d);
			temp += 0x5a827999L;
		}
		else if (t < 40) {
			temp += b ^ c ^ d;
  407af6:	ea84 0b08 	eor.w	fp, r4, r8
  407afa:	ea8b 0a05 	eor.w	sl, fp, r5
  407afe:	f8dd b000 	ldr.w	fp, [sp]
  407b02:	44da      	add	sl, fp
			temp += 0x6ed9eba1L;
  407b04:	44b2      	add	sl, r6
  407b06:	e008      	b.n	407b1a <shaEngine+0x3de>
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];

		if (t < 20) {
			temp += (b & c) | (~b & d);
  407b08:	ea25 0b08 	bic.w	fp, r5, r8
  407b0c:	ea04 0a08 	and.w	sl, r4, r8
  407b10:	ea4b 0b0a 	orr.w	fp, fp, sl
  407b14:	eb0b 0a0c 	add.w	sl, fp, ip
			temp += 0x5a827999L;
  407b18:	44b2      	add	sl, r6
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407b1a:	f1a1 0603 	sub.w	r6, r1, #3
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407b1e:	f006 0b0f 	and.w	fp, r6, #15
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407b22:	f1a1 0608 	sub.w	r6, r1, #8
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407b26:	f006 060f 	and.w	r6, r6, #15
	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
  407b2a:	f1a1 010e 	sub.w	r1, r1, #14
		d = c;
		c = b; leftRotate(c, 30);
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  407b2e:	f001 010f 	and.w	r1, r1, #15
  407b32:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
  407b36:	f850 6026 	ldr.w	r6, [r0, r6, lsl #2]
  407b3a:	ea8b 0b06 	eor.w	fp, fp, r6
  407b3e:	ea8b 0909 	eor.w	r9, fp, r9
  407b42:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
  407b46:	ea89 0601 	eor.w	r6, r9, r1
		leftRotate(temp, 1);
  407b4a:	ea4f 71f6 	mov.w	r1, r6, ror #31
		w[t&0xf] = temp;
  407b4e:	f840 1027 	str.w	r1, [r0, r7, lsl #2]
  407b52:	f103 0301 	add.w	r3, r3, #1
  407b56:	462f      	mov	r7, r5
			temp += 0xca62c1d6L;
		}

		e = d;
		d = c;
		c = b; leftRotate(c, 30);
  407b58:	ea4f 05b8 	mov.w	r5, r8, ror #2
  407b5c:	e72a      	b.n	4079b4 <shaEngine+0x278>
  407b5e:	bf00      	nop

00407b60 <sha1_finish>:
		// Set up for next iteration
		freeBytes = 64;
	}
}

void (sha1_finish)(hashContext *ctx, U8 *dest) {
  407b60:	b570      	push	{r4, r5, r6, lr}
  407b62:	4604      	mov	r4, r0
  407b64:	460d      	mov	r5, r1
	U8 nbytes;
	U32 temp;
	U8 *ptr;

	/* Append pad byte, clear trailing bytes */
	nbytes = (U8)(ctx->byteCount) & 63;
  407b66:	6943      	ldr	r3, [r0, #20]
  407b68:	f003 013f 	and.w	r1, r3, #63	; 0x3f
  407b6c:	b2c8      	uxtb	r0, r1
	ctx->buf[nbytes] = 0x80;
  407b6e:	1863      	adds	r3, r4, r1
  407b70:	f04f 0280 	mov.w	r2, #128	; 0x80
  407b74:	771a      	strb	r2, [r3, #28]
	for (i = (nbytes+1); i<64; i++) ctx->buf[i] = 0;
  407b76:	f100 0301 	add.w	r3, r0, #1
  407b7a:	2b3f      	cmp	r3, #63	; 0x3f
  407b7c:	d81a      	bhi.n	407bb4 <sha1_finish+0x54>
  407b7e:	f04f 0200 	mov.w	r2, #0
  407b82:	f1c3 063f 	rsb	r6, r3, #63	; 0x3f
  407b86:	f006 0601 	and.w	r6, r6, #1
  407b8a:	18e1      	adds	r1, r4, r3
  407b8c:	770a      	strb	r2, [r1, #28]
  407b8e:	f100 0302 	add.w	r3, r0, #2
  407b92:	2b40      	cmp	r3, #64	; 0x40
  407b94:	f040 8087 	bne.w	407ca6 <sha1_finish+0x146>
  407b98:	e00c      	b.n	407bb4 <sha1_finish+0x54>
  407b9a:	18e1      	adds	r1, r4, r3
  407b9c:	770a      	strb	r2, [r1, #28]
  407b9e:	f103 0301 	add.w	r3, r3, #1
  407ba2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  407ba6:	18e1      	adds	r1, r4, r3
  407ba8:	770a      	strb	r2, [r1, #28]
  407baa:	f103 0301 	add.w	r3, r3, #1
  407bae:	b2db      	uxtb	r3, r3
  407bb0:	2b40      	cmp	r3, #64	; 0x40
  407bb2:	d1f2      	bne.n	407b9a <sha1_finish+0x3a>

	/*
	If no room for an 8-byte count at end of buf, digest the buf,
	then clear it
	*/
	if (nbytes > (64-9)) {
  407bb4:	2837      	cmp	r0, #55	; 0x37
  407bb6:	d912      	bls.n	407bde <sha1_finish+0x7e>
		shaEngine(ctx->buf, ctx->h);
  407bb8:	f104 061c 	add.w	r6, r4, #28
  407bbc:	4630      	mov	r0, r6
  407bbe:	4621      	mov	r1, r4
  407bc0:	f247 723d 	movw	r2, #30525	; 0x773d
  407bc4:	f2c0 0240 	movt	r2, #64	; 0x40
  407bc8:	4790      	blx	r2
		memset(ctx->buf, 0, 64);
  407bca:	4630      	mov	r0, r6
  407bcc:	f04f 0100 	mov.w	r1, #0
  407bd0:	f04f 0240 	mov.w	r2, #64	; 0x40
  407bd4:	f649 2359 	movw	r3, #39513	; 0x9a59
  407bd8:	f2c0 0340 	movt	r3, #64	; 0x40
  407bdc:	4798      	blx	r3
	/*
	Put the 8-byte bit count at end of buf.  We have been tracking
	bytes, not bits, so we left-shift our byte count by 3 as we do
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
  407bde:	6960      	ldr	r0, [r4, #20]
  407be0:	ea4f 01c0 	mov.w	r1, r0, lsl #3
	ptr = &ctx->buf[63];   // point to low byte of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407be4:	f884 105b 	strb.w	r1, [r4, #91]	; 0x5b
		temp >>= 8;
  407be8:	ea4f 2211 	mov.w	r2, r1, lsr #8
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
	ptr = &ctx->buf[63];   // point to low byte of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407bec:	f884 205a 	strb.w	r2, [r4, #90]	; 0x5a
		temp >>= 8;
  407bf0:	ea4f 4311 	mov.w	r3, r1, lsr #16
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
	ptr = &ctx->buf[63];   // point to low byte of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407bf4:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
		temp >>= 8;
  407bf8:	ea4f 6111 	mov.w	r1, r1, lsr #24
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
	ptr = &ctx->buf[63];   // point to low byte of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407bfc:	f884 1058 	strb.w	r1, [r4, #88]	; 0x58
		temp >>= 8;
	}
	//
	temp = ctx->byteCountHi << 3;
  407c00:	69a2      	ldr	r2, [r4, #24]
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
  407c02:	ea4f 7050 	mov.w	r0, r0, lsr #29
  407c06:	ea40 03c2 	orr.w	r3, r0, r2, lsl #3
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407c0a:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
		temp >>= 8;
  407c0e:	ea4f 2113 	mov.w	r1, r3, lsr #8
	}
	//
	temp = ctx->byteCountHi << 3;
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407c12:	f884 1056 	strb.w	r1, [r4, #86]	; 0x56
		temp >>= 8;
  407c16:	ea4f 4213 	mov.w	r2, r3, lsr #16
	}
	//
	temp = ctx->byteCountHi << 3;
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407c1a:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
		temp >>= 8;
  407c1e:	ea4f 6013 	mov.w	r0, r3, lsr #24
	}
	//
	temp = ctx->byteCountHi << 3;
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  407c22:	f884 0054 	strb.w	r0, [r4, #84]	; 0x54
		temp >>= 8;
	}
	//show("final SHA crunch", ctx->buf, 64);

	/* Final digestion */
	shaEngine(ctx->buf, ctx->h);
  407c26:	f104 001c 	add.w	r0, r4, #28
  407c2a:	4621      	mov	r1, r4
  407c2c:	f247 733d 	movw	r3, #30525	; 0x773d
  407c30:	f2c0 0340 	movt	r3, #64	; 0x40
  407c34:	4798      	blx	r3
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  407c36:	6821      	ldr	r1, [r4, #0]

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  407c38:	70e9      	strb	r1, [r5, #3]
  407c3a:	ea4f 2211 	mov.w	r2, r1, lsr #8
		dest[2] = (U8)temp; temp >>= 8;
  407c3e:	70aa      	strb	r2, [r5, #2]
  407c40:	ea4f 4011 	mov.w	r0, r1, lsr #16
		dest[1] = (U8)temp; temp >>= 8;
  407c44:	7068      	strb	r0, [r5, #1]
  407c46:	ea4f 6311 	mov.w	r3, r1, lsr #24
		dest[0] = (U8)temp;
  407c4a:	702b      	strb	r3, [r5, #0]
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  407c4c:	6861      	ldr	r1, [r4, #4]

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  407c4e:	71e9      	strb	r1, [r5, #7]
  407c50:	ea4f 2211 	mov.w	r2, r1, lsr #8
		dest[2] = (U8)temp; temp >>= 8;
  407c54:	71aa      	strb	r2, [r5, #6]
  407c56:	ea4f 4011 	mov.w	r0, r1, lsr #16
		dest[1] = (U8)temp; temp >>= 8;
  407c5a:	7168      	strb	r0, [r5, #5]
  407c5c:	ea4f 6311 	mov.w	r3, r1, lsr #24
		dest[0] = (U8)temp;
  407c60:	712b      	strb	r3, [r5, #4]
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  407c62:	68a1      	ldr	r1, [r4, #8]

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  407c64:	72e9      	strb	r1, [r5, #11]
  407c66:	ea4f 2211 	mov.w	r2, r1, lsr #8
		dest[2] = (U8)temp; temp >>= 8;
  407c6a:	72aa      	strb	r2, [r5, #10]
  407c6c:	ea4f 4011 	mov.w	r0, r1, lsr #16
		dest[1] = (U8)temp; temp >>= 8;
  407c70:	7268      	strb	r0, [r5, #9]
  407c72:	ea4f 6311 	mov.w	r3, r1, lsr #24
		dest[0] = (U8)temp;
  407c76:	722b      	strb	r3, [r5, #8]
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  407c78:	68e1      	ldr	r1, [r4, #12]

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  407c7a:	73e9      	strb	r1, [r5, #15]
  407c7c:	ea4f 2211 	mov.w	r2, r1, lsr #8
		dest[2] = (U8)temp; temp >>= 8;
  407c80:	73aa      	strb	r2, [r5, #14]
  407c82:	ea4f 4011 	mov.w	r0, r1, lsr #16
		dest[1] = (U8)temp; temp >>= 8;
  407c86:	7368      	strb	r0, [r5, #13]
  407c88:	ea4f 6311 	mov.w	r3, r1, lsr #24
		dest[0] = (U8)temp;
  407c8c:	732b      	strb	r3, [r5, #12]
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  407c8e:	6921      	ldr	r1, [r4, #16]

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  407c90:	74e9      	strb	r1, [r5, #19]
  407c92:	ea4f 2211 	mov.w	r2, r1, lsr #8
		dest[2] = (U8)temp; temp >>= 8;
  407c96:	74aa      	strb	r2, [r5, #18]
  407c98:	ea4f 4011 	mov.w	r0, r1, lsr #16
		dest[1] = (U8)temp; temp >>= 8;
  407c9c:	7468      	strb	r0, [r5, #17]
  407c9e:	ea4f 6311 	mov.w	r3, r1, lsr #24
		dest[0] = (U8)temp;
  407ca2:	742b      	strb	r3, [r5, #16]
  407ca4:	bd70      	pop	{r4, r5, r6, pc}
  407ca6:	b276      	sxtb	r6, r6
  407ca8:	2e00      	cmp	r6, #0
  407caa:	f43f af76 	beq.w	407b9a <sha1_finish+0x3a>
	U8 *ptr;

	/* Append pad byte, clear trailing bytes */
	nbytes = (U8)(ctx->byteCount) & 63;
	ctx->buf[nbytes] = 0x80;
	for (i = (nbytes+1); i<64; i++) ctx->buf[i] = 0;
  407cae:	18e1      	adds	r1, r4, r3
  407cb0:	770a      	strb	r2, [r1, #28]
  407cb2:	f103 0301 	add.w	r3, r3, #1
  407cb6:	b2db      	uxtb	r3, r3
  407cb8:	2b40      	cmp	r3, #64	; 0x40
  407cba:	f47f af6e 	bne.w	407b9a <sha1_finish+0x3a>
  407cbe:	e779      	b.n	407bb4 <sha1_finish+0x54>

00407cc0 <sha1_update>:
void (sha1_start)(hashContext *ctx) {
	memset(ctx, 0, sizeof(*ctx));
	memcpy(ctx->h, hashContext_h_init, sizeof(ctx->h));
}

void (sha1_update)(hashContext *ctx, U8 *src, int nbytes) {
  407cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407cc4:	b083      	sub	sp, #12
  407cc6:	4606      	mov	r6, r0
  407cc8:	460f      	mov	r7, r1
	U8 i,freeBytes;
	U32 temp32;

	// Get number of free bytes in the buf
	freeBytes = (U8)(ctx->byteCount);							// always 0 after hashInit
	freeBytes &= 63;
  407cca:	6944      	ldr	r4, [r0, #20]
  407ccc:	f004 003f 	and.w	r0, r4, #63	; 0x3f
	freeBytes = (U8)(64 - freeBytes);
  407cd0:	f1c0 0140 	rsb	r1, r0, #64	; 0x40
  407cd4:	b2cc      	uxtb	r4, r1

	while (nbytes > 0) {
  407cd6:	1e15      	subs	r5, r2, #0
  407cd8:	dd38      	ble.n	407d4c <sha1_update+0x8c>
		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  407cda:	f649 2b13 	movw	fp, #39443	; 0x9a13
  407cde:	f2c0 0b40 	movt	fp, #64	; 0x40
		nbytes -= i;											// decrement src nbytes by i
		freeBytes -= i;											// decrement freeBytes by i

		// Do SHA crunch if buf is full
		if (freeBytes == 0) {									// if no freeBytes in ctx-buf, do SHA
			shaEngine(ctx->buf, ctx->h);
  407ce2:	f106 031c 	add.w	r3, r6, #28
  407ce6:	9300      	str	r3, [sp, #0]
  407ce8:	f247 723d 	movw	r2, #30525	; 0x773d
  407cec:	f2c0 0240 	movt	r2, #64	; 0x40
  407cf0:	9201      	str	r2, [sp, #4]
  407cf2:	f04f 0a40 	mov.w	sl, #64	; 0x40

	while (nbytes > 0) {

		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes
  407cf6:	42ac      	cmp	r4, r5
  407cf8:	dd1e      	ble.n	407d38 <sha1_update+0x78>
  407cfa:	fa5f f885 	uxtb.w	r8, r5

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  407cfe:	46c1      	mov	r9, r8
  407d00:	1b30      	subs	r0, r6, r4
  407d02:	f100 005c 	add.w	r0, r0, #92	; 0x5c
  407d06:	4639      	mov	r1, r7
  407d08:	4642      	mov	r2, r8
  407d0a:	47d8      	blx	fp
		src += i;												// move src ptr i bytes forward
  407d0c:	4447      	add	r7, r8
		nbytes -= i;											// decrement src nbytes by i
  407d0e:	ebc8 0505 	rsb	r5, r8, r5
		freeBytes -= i;											// decrement freeBytes by i

		// Do SHA crunch if buf is full
		if (freeBytes == 0) {									// if no freeBytes in ctx-buf, do SHA
  407d12:	45a0      	cmp	r8, r4
  407d14:	d103      	bne.n	407d1e <sha1_update+0x5e>
			shaEngine(ctx->buf, ctx->h);
  407d16:	9800      	ldr	r0, [sp, #0]
  407d18:	4631      	mov	r1, r6
  407d1a:	9c01      	ldr	r4, [sp, #4]
  407d1c:	47a0      	blx	r4
		}

		// Update 64-bit byte count
		temp32 = (ctx->byteCount += i);
  407d1e:	6970      	ldr	r0, [r6, #20]
  407d20:	eb09 0100 	add.w	r1, r9, r0
  407d24:	6171      	str	r1, [r6, #20]
		if (temp32 == 0) ++ctx->byteCountHi;
  407d26:	b919      	cbnz	r1, 407d30 <sha1_update+0x70>
  407d28:	69b3      	ldr	r3, [r6, #24]
  407d2a:	f103 0301 	add.w	r3, r3, #1
  407d2e:	61b3      	str	r3, [r6, #24]
  407d30:	4654      	mov	r4, sl
	// Get number of free bytes in the buf
	freeBytes = (U8)(ctx->byteCount);							// always 0 after hashInit
	freeBytes &= 63;
	freeBytes = (U8)(64 - freeBytes);

	while (nbytes > 0) {
  407d32:	2d00      	cmp	r5, #0
  407d34:	dcdf      	bgt.n	407cf6 <sha1_update+0x36>
  407d36:	e009      	b.n	407d4c <sha1_update+0x8c>
		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  407d38:	46a1      	mov	r9, r4
  407d3a:	1b30      	subs	r0, r6, r4
  407d3c:	f100 005c 	add.w	r0, r0, #92	; 0x5c
  407d40:	4639      	mov	r1, r7
  407d42:	4622      	mov	r2, r4
  407d44:	47d8      	blx	fp
		src += i;												// move src ptr i bytes forward
  407d46:	193f      	adds	r7, r7, r4
		nbytes -= i;											// decrement src nbytes by i
  407d48:	1b2d      	subs	r5, r5, r4
  407d4a:	e7e4      	b.n	407d16 <sha1_update+0x56>
		if (temp32 == 0) ++ctx->byteCountHi;

		// Set up for next iteration
		freeBytes = 64;
	}
}
  407d4c:	b003      	add	sp, #12
  407d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d52:	bf00      	nop

00407d54 <hmac_finish>:
	sha1_update(ctx, src, nbytes);
}

void (hmac_finish)(
	hashContext *ctx, U8 *key, U8 keyBytes, U8 *dest )
{
  407d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d58:	b083      	sub	sp, #12
  407d5a:	4604      	mov	r4, r0
  407d5c:	460d      	mov	r5, r1
  407d5e:	4693      	mov	fp, r2
  407d60:	4699      	mov	r9, r3
	//
	// Dest may not overlay ctx.
	//

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);
  407d62:	4619      	mov	r1, r3
  407d64:	f647 3361 	movw	r3, #31585	; 0x7b61
  407d68:	f2c0 0340 	movt	r3, #64	; 0x40
  407d6c:	4798      	blx	r3

	sha1_start(ctx);
  407d6e:	4620      	mov	r0, r4
  407d70:	f247 7115 	movw	r1, #30485	; 0x7715
  407d74:	f2c0 0140 	movt	r1, #64	; 0x40
  407d78:	4788      	blx	r1
	for (i=0; i<keyBytes; i++) {
  407d7a:	f1bb 0f00 	cmp.w	fp, #0
  407d7e:	d075      	beq.n	407e6c <hmac_finish+0x118>

void (hmac_update)(hashContext *ctx, U8 *src, int nbytes) {
	sha1_update(ctx, src, nbytes);
}

void (hmac_finish)(
  407d80:	f10b 36ff 	add.w	r6, fp, #4294967295
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
  407d84:	f04f 0801 	mov.w	r8, #1
  407d88:	f647 47c1 	movw	r7, #31937	; 0x7cc1
  407d8c:	f2c0 0740 	movt	r7, #64	; 0x40
  407d90:	fa55 fa86 	uxtab	sl, r5, r6
  407d94:	ea06 0608 	and.w	r6, r6, r8
  407d98:	f105 35ff 	add.w	r5, r5, #4294967295
	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
  407d9c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
  407da0:	f082 035c 	eor.w	r3, r2, #92	; 0x5c
  407da4:	f88d 3007 	strb.w	r3, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407da8:	4620      	mov	r0, r4
  407daa:	f10d 0107 	add.w	r1, sp, #7
  407dae:	4642      	mov	r2, r8
  407db0:	47b8      	blx	r7

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
  407db2:	4555      	cmp	r5, sl
  407db4:	d173      	bne.n	407e9e <hmac_finish+0x14a>
  407db6:	e019      	b.n	407dec <hmac_finish+0x98>
  407db8:	f105 0601 	add.w	r6, r5, #1
		temp = key[i] ^ OPAD;
  407dbc:	786a      	ldrb	r2, [r5, #1]
  407dbe:	f082 035c 	eor.w	r3, r2, #92	; 0x5c
  407dc2:	f88d 3007 	strb.w	r3, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407dc6:	4620      	mov	r0, r4
  407dc8:	f10d 0107 	add.w	r1, sp, #7
  407dcc:	4642      	mov	r2, r8
  407dce:	47b8      	blx	r7
  407dd0:	f105 0502 	add.w	r5, r5, #2
	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
  407dd4:	7871      	ldrb	r1, [r6, #1]
  407dd6:	f081 005c 	eor.w	r0, r1, #92	; 0x5c
  407dda:	f88d 0007 	strb.w	r0, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407dde:	4620      	mov	r0, r4
  407de0:	f10d 0107 	add.w	r1, sp, #7
  407de4:	4642      	mov	r2, r8
  407de6:	47b8      	blx	r7

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
  407de8:	4555      	cmp	r5, sl
  407dea:	d1e5      	bne.n	407db8 <hmac_finish+0x64>
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
  407dec:	f04f 025c 	mov.w	r2, #92	; 0x5c
  407df0:	f88d 2007 	strb.w	r2, [sp, #7]
	for (; i<64; i++) {
  407df4:	f1bb 0f3f 	cmp.w	fp, #63	; 0x3f
  407df8:	d827      	bhi.n	407e4a <hmac_finish+0xf6>
		sha1_update(ctx, &temp, 1);
  407dfa:	f04f 0701 	mov.w	r7, #1
  407dfe:	f647 46c1 	movw	r6, #31937	; 0x7cc1
  407e02:	f2c0 0640 	movt	r6, #64	; 0x40
  407e06:	f1cb 053f 	rsb	r5, fp, #63	; 0x3f
  407e0a:	ea05 0807 	and.w	r8, r5, r7
  407e0e:	4620      	mov	r0, r4
  407e10:	f10d 0107 	add.w	r1, sp, #7
  407e14:	463a      	mov	r2, r7
  407e16:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
  407e18:	44bb      	add	fp, r7
  407e1a:	fa5f f58b 	uxtb.w	r5, fp
  407e1e:	2d3f      	cmp	r5, #63	; 0x3f
  407e20:	d92e      	bls.n	407e80 <hmac_finish+0x12c>
  407e22:	e012      	b.n	407e4a <hmac_finish+0xf6>
		sha1_update(ctx, &temp, 1);
  407e24:	4620      	mov	r0, r4
  407e26:	f10d 0107 	add.w	r1, sp, #7
  407e2a:	463a      	mov	r2, r7
  407e2c:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
  407e2e:	f105 0501 	add.w	r5, r5, #1
  407e32:	f005 05ff 	and.w	r5, r5, #255	; 0xff
		sha1_update(ctx, &temp, 1);
  407e36:	4620      	mov	r0, r4
  407e38:	f10d 0107 	add.w	r1, sp, #7
  407e3c:	463a      	mov	r2, r7
  407e3e:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
  407e40:	f105 0501 	add.w	r5, r5, #1
  407e44:	b2ed      	uxtb	r5, r5
  407e46:	2d3f      	cmp	r5, #63	; 0x3f
  407e48:	d9ec      	bls.n	407e24 <hmac_finish+0xd0>
		sha1_update(ctx, &temp, 1);
	}

	sha1_update(ctx, dest, 20);
  407e4a:	4620      	mov	r0, r4
  407e4c:	4649      	mov	r1, r9
  407e4e:	f04f 0214 	mov.w	r2, #20
  407e52:	f647 43c1 	movw	r3, #31937	; 0x7cc1
  407e56:	f2c0 0340 	movt	r3, #64	; 0x40
  407e5a:	4798      	blx	r3
	sha1_finish(ctx, dest);
  407e5c:	4620      	mov	r0, r4
  407e5e:	4649      	mov	r1, r9
  407e60:	f647 3261 	movw	r2, #31585	; 0x7b61
  407e64:	f2c0 0240 	movt	r2, #64	; 0x40
  407e68:	4790      	blx	r2
  407e6a:	e006      	b.n	407e7a <hmac_finish+0x126>
	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
  407e6c:	f04f 005c 	mov.w	r0, #92	; 0x5c
  407e70:	f88d 0007 	strb.w	r0, [sp, #7]

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
  407e74:	f04f 0b00 	mov.w	fp, #0
  407e78:	e7bf      	b.n	407dfa <hmac_finish+0xa6>
	}

	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}
  407e7a:	b003      	add	sp, #12
  407e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e80:	fa4f f388 	sxtb.w	r3, r8
  407e84:	2b00      	cmp	r3, #0
  407e86:	d0cd      	beq.n	407e24 <hmac_finish+0xd0>
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
		sha1_update(ctx, &temp, 1);
  407e88:	4620      	mov	r0, r4
  407e8a:	f10d 0107 	add.w	r1, sp, #7
  407e8e:	463a      	mov	r2, r7
  407e90:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
  407e92:	f105 0501 	add.w	r5, r5, #1
  407e96:	b2ed      	uxtb	r5, r5
  407e98:	2d3f      	cmp	r5, #63	; 0x3f
  407e9a:	d9c3      	bls.n	407e24 <hmac_finish+0xd0>
  407e9c:	e7d5      	b.n	407e4a <hmac_finish+0xf6>
  407e9e:	2e00      	cmp	r6, #0
  407ea0:	d08a      	beq.n	407db8 <hmac_finish+0x64>
	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
  407ea2:	f815 1f01 	ldrb.w	r1, [r5, #1]!
  407ea6:	f081 005c 	eor.w	r0, r1, #92	; 0x5c
  407eaa:	f88d 0007 	strb.w	r0, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407eae:	4620      	mov	r0, r4
  407eb0:	f10d 0107 	add.w	r1, sp, #7
  407eb4:	4642      	mov	r2, r8
  407eb6:	47b8      	blx	r7

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
  407eb8:	4555      	cmp	r5, sl
  407eba:	f47f af7d 	bne.w	407db8 <hmac_finish+0x64>
  407ebe:	e795      	b.n	407dec <hmac_finish+0x98>

00407ec0 <hmac_update>:
		sha1_update(ctx, &temp, 1);
	}

}

void (hmac_update)(hashContext *ctx, U8 *src, int nbytes) {
  407ec0:	b508      	push	{r3, lr}
	sha1_update(ctx, src, nbytes);
  407ec2:	f647 43c1 	movw	r3, #31937	; 0x7cc1
  407ec6:	f2c0 0340 	movt	r3, #64	; 0x40
  407eca:	4798      	blx	r3
  407ecc:	bd08      	pop	{r3, pc}
  407ece:	bf00      	nop

00407ed0 <hmac_start>:
	hmac_start(&ctx, key, keyBytes);
	hmac_update(&ctx, msg, msgBytes);
	hmac_finish(&ctx, key, keyBytes, dest);
}

void (hmac_start)(hashContext *ctx, U8 *key, U8 keyBytes) {
  407ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407ed4:	b082      	sub	sp, #8
  407ed6:	4605      	mov	r5, r0
  407ed8:	460c      	mov	r4, r1
  407eda:	4692      	mov	sl, r2

	//
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);
  407edc:	f247 7315 	movw	r3, #30485	; 0x7715
  407ee0:	f2c0 0340 	movt	r3, #64	; 0x40
  407ee4:	4798      	blx	r3

	for (i=0; i<keyBytes; i++) {
  407ee6:	f1ba 0f00 	cmp.w	sl, #0
  407eea:	d065      	beq.n	407fb8 <hmac_start+0xe8>
	hmac_start(&ctx, key, keyBytes);
	hmac_update(&ctx, msg, msgBytes);
	hmac_finish(&ctx, key, keyBytes, dest);
}

void (hmac_start)(hashContext *ctx, U8 *key, U8 keyBytes) {
  407eec:	f10a 31ff 	add.w	r1, sl, #4294967295

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
  407ef0:	f04f 0801 	mov.w	r8, #1
  407ef4:	f647 47c1 	movw	r7, #31937	; 0x7cc1
  407ef8:	f2c0 0740 	movt	r7, #64	; 0x40
  407efc:	fa54 f981 	uxtab	r9, r4, r1
  407f00:	ea01 0608 	and.w	r6, r1, r8
  407f04:	f104 34ff 	add.w	r4, r4, #4294967295
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
  407f08:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  407f0c:	f082 0336 	eor.w	r3, r2, #54	; 0x36
  407f10:	f88d 3007 	strb.w	r3, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407f14:	4628      	mov	r0, r5
  407f16:	f10d 0107 	add.w	r1, sp, #7
  407f1a:	4642      	mov	r2, r8
  407f1c:	47b8      	blx	r7
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
  407f1e:	454c      	cmp	r4, r9
  407f20:	d163      	bne.n	407fea <hmac_start+0x11a>
  407f22:	e019      	b.n	407f58 <hmac_start+0x88>
  407f24:	f104 0601 	add.w	r6, r4, #1
		temp = key[i] ^ IPAD;
  407f28:	7862      	ldrb	r2, [r4, #1]
  407f2a:	f082 0336 	eor.w	r3, r2, #54	; 0x36
  407f2e:	f88d 3007 	strb.w	r3, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407f32:	4628      	mov	r0, r5
  407f34:	f10d 0107 	add.w	r1, sp, #7
  407f38:	4642      	mov	r2, r8
  407f3a:	47b8      	blx	r7
  407f3c:	f104 0402 	add.w	r4, r4, #2
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
  407f40:	7870      	ldrb	r0, [r6, #1]
  407f42:	f080 0136 	eor.w	r1, r0, #54	; 0x36
  407f46:	f88d 1007 	strb.w	r1, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407f4a:	4628      	mov	r0, r5
  407f4c:	f10d 0107 	add.w	r1, sp, #7
  407f50:	4642      	mov	r2, r8
  407f52:	47b8      	blx	r7
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
  407f54:	454c      	cmp	r4, r9
  407f56:	d1e5      	bne.n	407f24 <hmac_start+0x54>
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
  407f58:	f04f 0236 	mov.w	r2, #54	; 0x36
  407f5c:	f88d 2007 	strb.w	r2, [sp, #7]
	for (; i<64; i++) {
  407f60:	f1ba 0f3f 	cmp.w	sl, #63	; 0x3f
  407f64:	d82f      	bhi.n	407fc6 <hmac_start+0xf6>
		sha1_update(ctx, &temp, 1);
  407f66:	f04f 0701 	mov.w	r7, #1
  407f6a:	f647 46c1 	movw	r6, #31937	; 0x7cc1
  407f6e:	f2c0 0640 	movt	r6, #64	; 0x40
  407f72:	f1ca 043f 	rsb	r4, sl, #63	; 0x3f
  407f76:	ea04 0807 	and.w	r8, r4, r7
  407f7a:	4628      	mov	r0, r5
  407f7c:	f10d 0107 	add.w	r1, sp, #7
  407f80:	463a      	mov	r2, r7
  407f82:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
  407f84:	44ba      	add	sl, r7
  407f86:	fa5f f48a 	uxtb.w	r4, sl
  407f8a:	2c3f      	cmp	r4, #63	; 0x3f
  407f8c:	d91e      	bls.n	407fcc <hmac_start+0xfc>
  407f8e:	e01a      	b.n	407fc6 <hmac_start+0xf6>
		sha1_update(ctx, &temp, 1);
  407f90:	4628      	mov	r0, r5
  407f92:	f10d 0107 	add.w	r1, sp, #7
  407f96:	463a      	mov	r2, r7
  407f98:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
  407f9a:	f104 0401 	add.w	r4, r4, #1
  407f9e:	f004 04ff 	and.w	r4, r4, #255	; 0xff
		sha1_update(ctx, &temp, 1);
  407fa2:	4628      	mov	r0, r5
  407fa4:	f10d 0107 	add.w	r1, sp, #7
  407fa8:	463a      	mov	r2, r7
  407faa:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
  407fac:	f104 0401 	add.w	r4, r4, #1
  407fb0:	b2e4      	uxtb	r4, r4
  407fb2:	2c3f      	cmp	r4, #63	; 0x3f
  407fb4:	d9ec      	bls.n	407f90 <hmac_start+0xc0>
  407fb6:	e006      	b.n	407fc6 <hmac_start+0xf6>

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
  407fb8:	f04f 0036 	mov.w	r0, #54	; 0x36
  407fbc:	f88d 0007 	strb.w	r0, [sp, #7]
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
  407fc0:	f04f 0a00 	mov.w	sl, #0
  407fc4:	e7cf      	b.n	407f66 <hmac_start+0x96>
	temp = IPAD;
	for (; i<64; i++) {
		sha1_update(ctx, &temp, 1);
	}

}
  407fc6:	b002      	add	sp, #8
  407fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407fcc:	fa4f f388 	sxtb.w	r3, r8
  407fd0:	2b00      	cmp	r3, #0
  407fd2:	d0dd      	beq.n	407f90 <hmac_start+0xc0>
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
		sha1_update(ctx, &temp, 1);
  407fd4:	4628      	mov	r0, r5
  407fd6:	f10d 0107 	add.w	r1, sp, #7
  407fda:	463a      	mov	r2, r7
  407fdc:	47b0      	blx	r6
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
  407fde:	f104 0401 	add.w	r4, r4, #1
  407fe2:	b2e4      	uxtb	r4, r4
  407fe4:	2c3f      	cmp	r4, #63	; 0x3f
  407fe6:	d9d3      	bls.n	407f90 <hmac_start+0xc0>
  407fe8:	e7ed      	b.n	407fc6 <hmac_start+0xf6>
  407fea:	2e00      	cmp	r6, #0
  407fec:	d09a      	beq.n	407f24 <hmac_start+0x54>
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
  407fee:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  407ff2:	f080 0136 	eor.w	r1, r0, #54	; 0x36
  407ff6:	f88d 1007 	strb.w	r1, [sp, #7]
		sha1_update(ctx, &temp, 1);
  407ffa:	4628      	mov	r0, r5
  407ffc:	f10d 0107 	add.w	r1, sp, #7
  408000:	4642      	mov	r2, r8
  408002:	47b8      	blx	r7
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
  408004:	454c      	cmp	r4, r9
  408006:	d18d      	bne.n	407f24 <hmac_start+0x54>
  408008:	e7a6      	b.n	407f58 <hmac_start+0x88>
  40800a:	bf00      	nop

0040800c <sha1_hmac>:
	sha1_update(&ctx, msg, msgBytes);
	sha1_finish(&ctx, dest);
}

//void (sha1_hmac)(U8 *msg, int msgBytes, U8 *key, U8 keyBytes, U8 *dest) {
void (sha1_hmac)(U8 *key, U8 keyBytes, U8 *msg, int msgBytes, U8 *dest) {
  40800c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40800e:	b099      	sub	sp, #100	; 0x64
  408010:	4605      	mov	r5, r0
  408012:	460c      	mov	r4, r1
  408014:	4617      	mov	r7, r2
  408016:	461e      	mov	r6, r3
	hashContext ctx;
	hmac_start(&ctx, key, keyBytes);
  408018:	a801      	add	r0, sp, #4
  40801a:	4629      	mov	r1, r5
  40801c:	4622      	mov	r2, r4
  40801e:	f647 63d1 	movw	r3, #32465	; 0x7ed1
  408022:	f2c0 0340 	movt	r3, #64	; 0x40
  408026:	4798      	blx	r3
	hmac_update(&ctx, msg, msgBytes);
  408028:	a801      	add	r0, sp, #4
  40802a:	4639      	mov	r1, r7
  40802c:	4632      	mov	r2, r6
  40802e:	f647 63c1 	movw	r3, #32449	; 0x7ec1
  408032:	f2c0 0340 	movt	r3, #64	; 0x40
  408036:	4798      	blx	r3
	hmac_finish(&ctx, key, keyBytes, dest);
  408038:	a801      	add	r0, sp, #4
  40803a:	4629      	mov	r1, r5
  40803c:	4622      	mov	r2, r4
  40803e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  408040:	f647 5455 	movw	r4, #32085	; 0x7d55
  408044:	f2c0 0440 	movt	r4, #64	; 0x40
  408048:	47a0      	blx	r4
}
  40804a:	b019      	add	sp, #100	; 0x64
  40804c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40804e:	bf00      	nop

00408050 <sha1_csum>:
	/* Unpack chaining variables to dest bytes. */
	unpackShaH(ctx->h, dest);
}


void (sha1_csum)(U8 *msg, int msgBytes, U8 *dest) {
  408050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408052:	4607      	mov	r7, r0
  408054:	460e      	mov	r6, r1
  408056:	4615      	mov	r5, r2
	static hashContext ctx;
	sha1_start(&ctx);
  408058:	f242 3408 	movw	r4, #8968	; 0x2308
  40805c:	f2c2 0400 	movt	r4, #8192	; 0x2000
  408060:	4620      	mov	r0, r4
  408062:	f247 7315 	movw	r3, #30485	; 0x7715
  408066:	f2c0 0340 	movt	r3, #64	; 0x40
  40806a:	4798      	blx	r3
	sha1_update(&ctx, msg, msgBytes);
  40806c:	4620      	mov	r0, r4
  40806e:	4639      	mov	r1, r7
  408070:	4632      	mov	r2, r6
  408072:	f647 43c1 	movw	r3, #31937	; 0x7cc1
  408076:	f2c0 0340 	movt	r3, #64	; 0x40
  40807a:	4798      	blx	r3
	sha1_finish(&ctx, dest);
  40807c:	4620      	mov	r0, r4
  40807e:	4629      	mov	r1, r5
  408080:	f647 3261 	movw	r2, #31585	; 0x7b61
  408084:	f2c0 0240 	movt	r2, #64	; 0x40
  408088:	4790      	blx	r2
  40808a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0040808c <nvm_write>:
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
  40808c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408090:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
  408094:	b084      	sub	sp, #16
  408096:	4606      	mov	r6, r0
  408098:	4617      	mov	r7, r2
	uint32_t ul_idx;
	uint32_t ul_page_buffer[NVM_READ_HALF_BUFFER_WORD_SIZE]; //NVM_READ_FULL_BUFFER_WORD_SIZE
    Efc *pp_efc;
	
	/* determine current FLASH page  and offset */
	translate_address(&pp_efc, (uint32_t)pdest, &pus_page, &pus_offset);
  40809a:	a801      	add	r0, sp, #4
  40809c:	f50d 5280 	add.w	r2, sp, #4096	; 0x1000
  4080a0:	f102 020a 	add.w	r2, r2, #10
  4080a4:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  4080a8:	f103 0308 	add.w	r3, r3, #8
  4080ac:	f244 149d 	movw	r4, #16797	; 0x419d
  4080b0:	f2c0 0440 	movt	r4, #64	; 0x40
  4080b4:	47a0      	blx	r4
	
	asm("nop");
  4080b6:	bf00      	nop

	/* variable initialization */
	ul_block_addr			= 0x005FE000;

	/* determine uin32_t page address given FLASH page an offset */
	compute_address(pp_efc, pus_page, 0, &ul_page_addr);
  4080b8:	ac04      	add	r4, sp, #16
  4080ba:	f854 0d0c 	ldr.w	r0, [r4, #-12]!
  4080be:	f50d 5280 	add.w	r2, sp, #4096	; 0x1000
  4080c2:	f102 020a 	add.w	r2, r2, #10
  4080c6:	8811      	ldrh	r1, [r2, #0]
  4080c8:	f04f 0200 	mov.w	r2, #0
  4080cc:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  4080d0:	f103 030c 	add.w	r3, r3, #12
  4080d4:	f244 15e9 	movw	r5, #16873	; 0x41e9
  4080d8:	f2c0 0540 	movt	r5, #64	; 0x40
  4080dc:	47a8      	blx	r5
	
	/* set block address */						
	pul_block_addr	= 	(uint32_t*)ul_block_addr;

	/* determine buffer offset */
	buffer_offset = (pus_page - 2032)*128;
  4080de:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  4080e2:	f103 030a 	add.w	r3, r3, #10
  4080e6:	8818      	ldrh	r0, [r3, #0]
  4080e8:	f5a0 61fe 	sub.w	r1, r0, #2032	; 0x7f0
  4080ec:	ea4f 12c1 	mov.w	r2, r1, lsl #7
  4080f0:	b290      	uxth	r0, r2
  4080f2:	f64d 73fc 	movw	r3, #57340	; 0xdffc
  4080f6:	f2c0 035f 	movt	r3, #95	; 0x5f


	/* read the group current data ( 4K bytes) to buffer before erasing */
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  4080fa:	f64e 72fc 	movw	r2, #61436	; 0xeffc
  4080fe:	f2c0 025f 	movt	r2, #95	; 0x5f
  408102:	f103 0504 	add.w	r5, r3, #4
		ul_page_buffer[ul_idx] = pul_block_addr[ul_idx];
  408106:	685b      	ldr	r3, [r3, #4]
  408108:	f104 0104 	add.w	r1, r4, #4
  40810c:	6063      	str	r3, [r4, #4]
  40810e:	f105 0304 	add.w	r3, r5, #4
  408112:	686d      	ldr	r5, [r5, #4]
  408114:	f104 0408 	add.w	r4, r4, #8
  408118:	604d      	str	r5, [r1, #4]
	/* determine buffer offset */
	buffer_offset = (pus_page - 2032)*128;


	/* read the group current data ( 4K bytes) to buffer before erasing */
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  40811a:	4293      	cmp	r3, r2
  40811c:	d1f1      	bne.n	408102 <nvm_write+0x76>
		ul_page_buffer[ul_idx] = pul_block_addr[ul_idx];
	}


	pus_offset = pus_offset >> 2;
  40811e:	f50d 5480 	add.w	r4, sp, #4096	; 0x1000
  408122:	f104 0408 	add.w	r4, r4, #8
  408126:	f8b4 e000 	ldrh.w	lr, [r4]
  40812a:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
  40812e:	f8a4 e000 	strh.w	lr, [r4]
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  408132:	ea5f 0c97 	movs.w	ip, r7, lsr #2
  408136:	d049      	beq.n	4081cc <nvm_write+0x140>
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  408138:	eb0e 0200 	add.w	r2, lr, r0
  40813c:	ad04      	add	r5, sp, #16
  40813e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  408142:	f10c 31ff 	add.w	r1, ip, #4294967295
  408146:	b28b      	uxth	r3, r1
  408148:	f103 0301 	add.w	r3, r3, #1
  40814c:	eb06 0483 	add.w	r4, r6, r3, lsl #2
  408150:	1ba5      	subs	r5, r4, r6
  408152:	f1a5 0504 	sub.w	r5, r5, #4
  408156:	f3c5 0580 	ubfx	r5, r5, #2, #1
  40815a:	f1a2 020c 	sub.w	r2, r2, #12
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  40815e:	7871      	ldrb	r1, [r6, #1]
	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
  408160:	7833      	ldrb	r3, [r6, #0]
  408162:	ea4f 6303 	mov.w	r3, r3, lsl #24
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  408166:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
  40816a:	78b1      	ldrb	r1, [r6, #2]
  40816c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  408170:	78f3      	ldrb	r3, [r6, #3]
  408172:	4319      	orrs	r1, r3
  408174:	f842 1f04 	str.w	r1, [r2, #4]!
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  408178:	f106 0604 	add.w	r6, r6, #4


	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  40817c:	42b4      	cmp	r4, r6
  40817e:	f040 8155 	bne.w	40842c <nvm_write+0x3a0>
  408182:	e024      	b.n	4081ce <nvm_write+0x142>
  408184:	f102 0104 	add.w	r1, r2, #4
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  408188:	7875      	ldrb	r5, [r6, #1]
	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
  40818a:	7833      	ldrb	r3, [r6, #0]
  40818c:	ea4f 6303 	mov.w	r3, r3, lsl #24
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  408190:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
  408194:	78b5      	ldrb	r5, [r6, #2]
  408196:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  40819a:	78f3      	ldrb	r3, [r6, #3]
  40819c:	431d      	orrs	r5, r3
  40819e:	6055      	str	r5, [r2, #4]
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  4081a0:	f106 0304 	add.w	r3, r6, #4
  4081a4:	f102 0208 	add.w	r2, r2, #8
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  4081a8:	f896 8005 	ldrb.w	r8, [r6, #5]
	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
  4081ac:	7935      	ldrb	r5, [r6, #4]
  4081ae:	ea4f 6505 	mov.w	r5, r5, lsl #24
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  4081b2:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
  4081b6:	79b6      	ldrb	r6, [r6, #6]
  4081b8:	ea45 2606 	orr.w	r6, r5, r6, lsl #8
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  4081bc:	78dd      	ldrb	r5, [r3, #3]
  4081be:	4335      	orrs	r5, r6
  4081c0:	604d      	str	r5, [r1, #4]
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  4081c2:	f103 0604 	add.w	r6, r3, #4


	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  4081c6:	42b4      	cmp	r4, r6
  4081c8:	d1dc      	bne.n	408184 <nvm_write+0xf8>
  4081ca:	e000      	b.n	4081ce <nvm_write+0x142>
  4081cc:	4634      	mov	r4, r6
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
	}

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
  4081ce:	f017 0703 	ands.w	r7, r7, #3
  4081d2:	d031      	beq.n	408238 <nvm_write+0x1ac>
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  4081d4:	f104 0201 	add.w	r2, r4, #1
  4081d8:	f04f 0118 	mov.w	r1, #24
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  4081dc:	eb0c 040e 	add.w	r4, ip, lr
  4081e0:	1825      	adds	r5, r4, r0
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  4081e2:	4470      	add	r0, lr
  4081e4:	4484      	add	ip, r0
  4081e6:	f107 33ff 	add.w	r3, r7, #4294967295
  4081ea:	f003 0001 	and.w	r0, r3, #1
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
  4081ee:	f04f 0400 	mov.w	r4, #0
  4081f2:	2c00      	cmp	r4, #0
  4081f4:	f040 80c1 	bne.w	40837a <nvm_write+0x2ee>
  4081f8:	e0ca      	b.n	408390 <nvm_write+0x304>
  4081fa:	b93b      	cbnz	r3, 40820c <nvm_write+0x180>
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  4081fc:	a802      	add	r0, sp, #8
  4081fe:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  408202:	ea4f 6404 	mov.w	r4, r4, lsl #24
  408206:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
  40820a:	e009      	b.n	408220 <nvm_write+0x194>
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  40820c:	a802      	add	r0, sp, #8
  40820e:	f812 6c01 	ldrb.w	r6, [r2, #-1]
  408212:	fa06 f601 	lsl.w	r6, r6, r1
  408216:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  40821a:	4334      	orrs	r4, r6
  40821c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  408220:	f103 0301 	add.w	r3, r3, #1
  408224:	f102 0201 	add.w	r2, r2, #1
  408228:	f1a1 0108 	sub.w	r1, r1, #8
  40822c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
		{
			if(x == 0)
  408230:	2b00      	cmp	r3, #0
  408232:	f040 80de 	bne.w	4083f2 <nvm_write+0x366>
  408236:	e0e7      	b.n	408408 <nvm_write+0x37c>
		}
	}


 	/* Unlock page */
	if(flash_unlock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK){
  408238:	f44f 4060 	mov.w	r0, #57344	; 0xe000
  40823c:	f2c0 005f 	movt	r0, #95	; 0x5f
  408240:	f24e 11ff 	movw	r1, #57855	; 0xe1ff
  408244:	f2c0 015f 	movt	r1, #95	; 0x5f
  408248:	f04f 0200 	mov.w	r2, #0
  40824c:	4613      	mov	r3, r2
  40824e:	f244 4415 	movw	r4, #17429	; 0x4415
  408252:	f2c0 0440 	movt	r4, #64	; 0x40
  408256:	47a0      	blx	r4
  408258:	2800      	cmp	r0, #0
  40825a:	d16d      	bne.n	408338 <nvm_write+0x2ac>
	}

	/* The EWP command is not supported for non-8KByte sectors in all devices
		*  SAM4 series, so an erase command is required before the write operation.
		*/
	cpu_irq_enter_critical();
  40825c:	f241 4139 	movw	r1, #5177	; 0x1439
  408260:	f2c0 0140 	movt	r1, #64	; 0x40
  408264:	4788      	blx	r1
	retCode =  flash_erase_page(ul_block_addr, IFLASH_ERASE_PAGES_16);
  408266:	f44f 4060 	mov.w	r0, #57344	; 0xe000
  40826a:	f2c0 005f 	movt	r0, #95	; 0x5f
  40826e:	f04f 0102 	mov.w	r1, #2
  408272:	f244 220d 	movw	r2, #16909	; 0x420d
  408276:	f2c0 0240 	movt	r2, #64	; 0x40
  40827a:	4790      	blx	r2
  40827c:	4604      	mov	r4, r0
	cpu_irq_leave_critical();
  40827e:	f241 4091 	movw	r0, #5265	; 0x1491
  408282:	f2c0 0040 	movt	r0, #64	; 0x40
  408286:	4780      	blx	r0
			
	if(retCode != FLASH_RC_OK){
  408288:	2c00      	cmp	r4, #0
  40828a:	d158      	bne.n	40833e <nvm_write+0x2b2>
		return 0;
	}	
	
	cpu_irq_enter_critical();
  40828c:	f241 4439 	movw	r4, #5177	; 0x1439
  408290:	f2c0 0440 	movt	r4, #64	; 0x40
  408294:	47a0      	blx	r4
	retCode = flash_write(ul_block_addr, ul_page_buffer,NVM_READ_HALF_BUFFER_BYTE_SIZE /* NVM_READ_FULL_BUFFER_BYTE_SIZE*/, 0);
  408296:	f44f 4060 	mov.w	r0, #57344	; 0xe000
  40829a:	f2c0 005f 	movt	r0, #95	; 0x5f
  40829e:	a902      	add	r1, sp, #8
  4082a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4082a4:	f04f 0300 	mov.w	r3, #0
  4082a8:	f244 2469 	movw	r4, #17001	; 0x4269
  4082ac:	f2c0 0440 	movt	r4, #64	; 0x40
  4082b0:	47a0      	blx	r4
  4082b2:	4604      	mov	r4, r0
	cpu_irq_leave_critical();
  4082b4:	f241 4391 	movw	r3, #5265	; 0x1491
  4082b8:	f2c0 0340 	movt	r3, #64	; 0x40
  4082bc:	4798      	blx	r3
		
	if( retCode != FLASH_RC_OK) {	
  4082be:	2c00      	cmp	r4, #0
  4082c0:	d140      	bne.n	408344 <nvm_write+0x2b8>
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
  4082c2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  4082c6:	f2c0 015f 	movt	r1, #95	; 0x5f
  4082ca:	680a      	ldr	r2, [r1, #0]
  4082cc:	9802      	ldr	r0, [sp, #8]
  4082ce:	4282      	cmp	r2, r0
  4082d0:	d13b      	bne.n	40834a <nvm_write+0x2be>
  4082d2:	ab02      	add	r3, sp, #8
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  4082d4:	ad04      	add	r5, sp, #16
  4082d6:	f605 75f4 	addw	r5, r5, #4084	; 0xff4
  4082da:	f44f 4060 	mov.w	r0, #57344	; 0xe000
  4082de:	f2c0 005f 	movt	r0, #95	; 0x5f
  4082e2:	f100 0204 	add.w	r2, r0, #4
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
  4082e6:	f853 1f04 	ldr.w	r1, [r3, #4]!
  4082ea:	6840      	ldr	r0, [r0, #4]
  4082ec:	4288      	cmp	r0, r1
  4082ee:	d12f      	bne.n	408350 <nvm_write+0x2c4>
  4082f0:	4619      	mov	r1, r3
  4082f2:	f851 4f04 	ldr.w	r4, [r1, #4]!
  4082f6:	6850      	ldr	r0, [r2, #4]
  4082f8:	42a0      	cmp	r0, r4
  4082fa:	d033      	beq.n	408364 <nvm_write+0x2d8>
  4082fc:	e028      	b.n	408350 <nvm_write+0x2c4>
			return 0;
		}
	}

	/* Lock page */
	if(flash_lock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK)
  4082fe:	f44f 4060 	mov.w	r0, #57344	; 0xe000
  408302:	f2c0 005f 	movt	r0, #95	; 0x5f
  408306:	f24e 11ff 	movw	r1, #57855	; 0xe1ff
  40830a:	f2c0 015f 	movt	r1, #95	; 0x5f
  40830e:	f04f 0200 	mov.w	r2, #0
  408312:	4613      	mov	r3, r2
  408314:	f244 348d 	movw	r4, #17293	; 0x438d
  408318:	f2c0 0440 	movt	r4, #64	; 0x40
  40831c:	47a0      	blx	r4
  40831e:	b9d0      	cbnz	r0, 408356 <nvm_write+0x2ca>
	{
		return 0;
	}

	delay_ms(10);
  408320:	f644 60d3 	movw	r0, #20179	; 0x4ed3
  408324:	f2c0 0001 	movt	r0, #1
  408328:	f240 0301 	movw	r3, #1
  40832c:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408330:	4798      	blx	r3
	return 1;
  408332:	f04f 0001 	mov.w	r0, #1
  408336:	e010      	b.n	40835a <nvm_write+0x2ce>
	}


 	/* Unlock page */
	if(flash_unlock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK){
		return 0;
  408338:	f04f 0000 	mov.w	r0, #0
  40833c:	e00d      	b.n	40835a <nvm_write+0x2ce>
	cpu_irq_enter_critical();
	retCode =  flash_erase_page(ul_block_addr, IFLASH_ERASE_PAGES_16);
	cpu_irq_leave_critical();
			
	if(retCode != FLASH_RC_OK){
		return 0;
  40833e:	f04f 0000 	mov.w	r0, #0
  408342:	e00a      	b.n	40835a <nvm_write+0x2ce>
	cpu_irq_enter_critical();
	retCode = flash_write(ul_block_addr, ul_page_buffer,NVM_READ_HALF_BUFFER_BYTE_SIZE /* NVM_READ_FULL_BUFFER_BYTE_SIZE*/, 0);
	cpu_irq_leave_critical();
		
	if( retCode != FLASH_RC_OK) {	
		return 0;
  408344:	f04f 0000 	mov.w	r0, #0
  408348:	e007      	b.n	40835a <nvm_write+0x2ce>
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
			return 0;
  40834a:	f04f 0000 	mov.w	r0, #0
  40834e:	e004      	b.n	40835a <nvm_write+0x2ce>
  408350:	f04f 0000 	mov.w	r0, #0
  408354:	e001      	b.n	40835a <nvm_write+0x2ce>
	}

	/* Lock page */
	if(flash_lock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK)
	{
		return 0;
  408356:	f04f 0000 	mov.w	r0, #0
	}

	delay_ms(10);
	return 1;

}
  40835a:	b004      	add	sp, #16
  40835c:	f50d 5d80 	add.w	sp, sp, #4096	; 0x1000
  408360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408364:	f102 0008 	add.w	r0, r2, #8
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
  408368:	6849      	ldr	r1, [r1, #4]
  40836a:	f103 0308 	add.w	r3, r3, #8
  40836e:	6892      	ldr	r2, [r2, #8]
  408370:	428a      	cmp	r2, r1
  408372:	d1ed      	bne.n	408350 <nvm_write+0x2c4>
	if( retCode != FLASH_RC_OK) {	
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  408374:	42ab      	cmp	r3, r5
  408376:	d1b4      	bne.n	4082e2 <nvm_write+0x256>
  408378:	e7c1      	b.n	4082fe <nvm_write+0x272>
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  40837a:	ab02      	add	r3, sp, #8
  40837c:	f812 6c01 	ldrb.w	r6, [r2, #-1]
  408380:	fa06 f601 	lsl.w	r6, r6, r1
  408384:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]
  408388:	4334      	orrs	r4, r6
  40838a:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
  40838e:	e006      	b.n	40839e <nvm_write+0x312>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  408390:	ab02      	add	r3, sp, #8
  408392:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  408396:	ea4f 6404 	mov.w	r4, r4, lsl #24
  40839a:	f843 402c 	str.w	r4, [r3, ip, lsl #2]

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  40839e:	f04f 0301 	mov.w	r3, #1
  4083a2:	18d2      	adds	r2, r2, r3
  4083a4:	f1a1 0108 	sub.w	r1, r1, #8
  4083a8:	429f      	cmp	r7, r3
  4083aa:	f67f af45 	bls.w	408238 <nvm_write+0x1ac>
  4083ae:	b240      	sxtb	r0, r0
  4083b0:	2800      	cmp	r0, #0
  4083b2:	f43f af22 	beq.w	4081fa <nvm_write+0x16e>
		{
			if(x == 0)
  4083b6:	b153      	cbz	r3, 4083ce <nvm_write+0x342>
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  4083b8:	a802      	add	r0, sp, #8
  4083ba:	f812 6c01 	ldrb.w	r6, [r2, #-1]
  4083be:	fa06 f601 	lsl.w	r6, r6, r1
  4083c2:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  4083c6:	4334      	orrs	r4, r6
  4083c8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
  4083cc:	e006      	b.n	4083dc <nvm_write+0x350>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  4083ce:	a802      	add	r0, sp, #8
  4083d0:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  4083d4:	ea4f 6404 	mov.w	r4, r4, lsl #24
  4083d8:	f840 402c 	str.w	r4, [r0, ip, lsl #2]

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  4083dc:	f103 0301 	add.w	r3, r3, #1
  4083e0:	b2db      	uxtb	r3, r3
  4083e2:	f102 0201 	add.w	r2, r2, #1
  4083e6:	f1a1 0108 	sub.w	r1, r1, #8
  4083ea:	429f      	cmp	r7, r3
  4083ec:	f63f af05 	bhi.w	4081fa <nvm_write+0x16e>
  4083f0:	e722      	b.n	408238 <nvm_write+0x1ac>
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  4083f2:	a802      	add	r0, sp, #8
  4083f4:	f812 6c01 	ldrb.w	r6, [r2, #-1]
  4083f8:	fa06 f401 	lsl.w	r4, r6, r1
  4083fc:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
  408400:	4326      	orrs	r6, r4
  408402:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
  408406:	e006      	b.n	408416 <nvm_write+0x38a>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  408408:	a802      	add	r0, sp, #8
  40840a:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  40840e:	ea4f 6404 	mov.w	r4, r4, lsl #24
  408412:	f840 402c 	str.w	r4, [r0, ip, lsl #2]

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  408416:	f103 0301 	add.w	r3, r3, #1
  40841a:	b2db      	uxtb	r3, r3
  40841c:	f102 0201 	add.w	r2, r2, #1
  408420:	f1a1 0108 	sub.w	r1, r1, #8
  408424:	429f      	cmp	r7, r3
  408426:	f63f aee8 	bhi.w	4081fa <nvm_write+0x16e>
  40842a:	e705      	b.n	408238 <nvm_write+0x1ac>
  40842c:	2d00      	cmp	r5, #0
  40842e:	f43f aea9 	beq.w	408184 <nvm_write+0xf8>
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  408432:	7871      	ldrb	r1, [r6, #1]
	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
  408434:	7833      	ldrb	r3, [r6, #0]
  408436:	ea4f 6303 	mov.w	r3, r3, lsl #24
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  40843a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
  40843e:	78b1      	ldrb	r1, [r6, #2]
  408440:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  408444:	78f3      	ldrb	r3, [r6, #3]
  408446:	4319      	orrs	r1, r3
  408448:	f842 1f04 	str.w	r1, [r2, #4]!
uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
  40844c:	f106 0604 	add.w	r6, r6, #4


	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  408450:	42b4      	cmp	r4, r6
  408452:	f47f ae97 	bne.w	408184 <nvm_write+0xf8>
  408456:	e6ba      	b.n	4081ce <nvm_write+0x142>

00408458 <nvm_write_block>:

	return nvm_write(p, pdest, 2);
}

uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
  408458:	b508      	push	{r3, lr}
	return (nvm_write(psrc, pdest, size));	
  40845a:	f248 038d 	movw	r3, #32909	; 0x808d
  40845e:	f2c0 0340 	movt	r3, #64	; 0x40
  408462:	4798      	blx	r3
}
  408464:	bd08      	pop	{r3, pc}
  408466:	bf00      	nop

00408468 <initKeyStore>:
nvm_write_block(&initVal[0], nvmAddr_loadedKeyStore_t.keyValid[0], sizeof(initVal));

}
/*****************************************************************************/
void initKeyStore(void)
{
  408468:	b500      	push	{lr}
  40846a:	b087      	sub	sp, #28
// 		// wipe valid flag for handleSlot
// 		eeprom_write_byte(&keyStore[keySlot].keyValid, KEY_INVALID);
// 	}


uint8_t initVal[20] = { KEY_INVALID};											
  40846c:	f04f 0300 	mov.w	r3, #0
  408470:	9301      	str	r3, [sp, #4]
  408472:	9302      	str	r3, [sp, #8]
  408474:	9303      	str	r3, [sp, #12]
  408476:	9304      	str	r3, [sp, #16]
  408478:	9305      	str	r3, [sp, #20]
nvm_write_block(&initVal[0], nvmAddr_KeyStore_t.keyValid[0], sizeof(initVal));
  40847a:	a801      	add	r0, sp, #4
  40847c:	f241 11a0 	movw	r1, #4512	; 0x11a0
  408480:	f2c2 0100 	movt	r1, #8192	; 0x2000
  408484:	6809      	ldr	r1, [r1, #0]
  408486:	f04f 0214 	mov.w	r2, #20
  40848a:	f248 4359 	movw	r3, #33881	; 0x8459
  40848e:	f2c0 0340 	movt	r3, #64	; 0x40
  408492:	4798      	blx	r3

}
  408494:	b007      	add	sp, #28
  408496:	bd00      	pop	{pc}

00408498 <initLoadedKeyStore>:
/*	eeprom_read_block( authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
}
/*****************************************************************************/
void initLoadedKeyStore(void)
{
  408498:	b510      	push	{r4, lr}
  40849a:	b094      	sub	sp, #80	; 0x50
// 	{
// 		// wipe valid flag for handleSlot
// 		nvm_write_byte(nvmAddr_loadedKey_t.keyValid[handleSlot], KEY_INVALID);
// 	}

uint8_t initVal[80] = { KEY_INVALID};
  40849c:	f04f 0450 	mov.w	r4, #80	; 0x50
  4084a0:	4668      	mov	r0, sp
  4084a2:	f04f 0100 	mov.w	r1, #0
  4084a6:	4622      	mov	r2, r4
  4084a8:	f649 2359 	movw	r3, #39513	; 0x9a59
  4084ac:	f2c0 0340 	movt	r3, #64	; 0x40
  4084b0:	4798      	blx	r3
nvm_write_block(&initVal[0], nvmAddr_loadedKeyStore_t.keyValid[0], sizeof(initVal));
  4084b2:	4668      	mov	r0, sp
  4084b4:	f241 01a8 	movw	r1, #4264	; 0x10a8
  4084b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
  4084bc:	6809      	ldr	r1, [r1, #0]
  4084be:	4622      	mov	r2, r4
  4084c0:	f248 4359 	movw	r3, #33881	; 0x8459
  4084c4:	f2c0 0340 	movt	r3, #64	; 0x40
  4084c8:	4798      	blx	r3

}
  4084ca:	b014      	add	sp, #80	; 0x50
  4084cc:	bd10      	pop	{r4, pc}
  4084ce:	bf00      	nop

004084d0 <saveSRKAuth>:
/*	eeprom_write_block(	authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_write_block(authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
}
/*****************************************************************************/
bool saveSRKAuth(uint8_t *authBuf)
{
  4084d0:	b508      	push	{r3, lr}
/*	eeprom_write_block(	authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return(nvm_write_block(authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
  4084d2:	f241 1398 	movw	r3, #4504	; 0x1198
  4084d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4084da:	6859      	ldr	r1, [r3, #4]
  4084dc:	f04f 0214 	mov.w	r2, #20
  4084e0:	f248 4359 	movw	r3, #33881	; 0x8459
  4084e4:	f2c0 0340 	movt	r3, #64	; 0x40
  4084e8:	4798      	blx	r3
}
  4084ea:	3000      	adds	r0, #0
  4084ec:	bf18      	it	ne
  4084ee:	2001      	movne	r0, #1
  4084f0:	bd08      	pop	{r3, pc}
  4084f2:	bf00      	nop

004084f4 <saveOwnerAuth>:
	
	
}
/*****************************************************************************/
bool saveOwnerAuth(uint8_t *authBuf)
{
  4084f4:	b508      	push	{r3, lr}
/*	eeprom_write_block(	authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_write_block(authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
  4084f6:	f241 1398 	movw	r3, #4504	; 0x1198
  4084fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4084fe:	6819      	ldr	r1, [r3, #0]
  408500:	f04f 0214 	mov.w	r2, #20
  408504:	f248 4359 	movw	r3, #33881	; 0x8459
  408508:	f2c0 0340 	movt	r3, #64	; 0x40
  40850c:	4798      	blx	r3
}
  40850e:	3000      	adds	r0, #0
  408510:	bf18      	it	ne
  408512:	2001      	movne	r0, #1
  408514:	bd08      	pop	{r3, pc}
  408516:	bf00      	nop

00408518 <nvm_write_word>:
{
	return nvm_write(&value, pdest, 1);
}

uint8_t nvm_write_word(uint32_t *pdest, uint16_t value)
{
  408518:	b500      	push	{lr}
  40851a:	b083      	sub	sp, #12
  40851c:	4602      	mov	r2, r0
	union {
		uint8_t		bytes[2];
		uint16_t	val;
	} data;
	
	data.val = value;
  40851e:	a802      	add	r0, sp, #8
  408520:	f820 1d04 	strh.w	r1, [r0, #-4]!
	p = &data.bytes[0];	

	return nvm_write(p, pdest, 2);
  408524:	4611      	mov	r1, r2
  408526:	f04f 0202 	mov.w	r2, #2
  40852a:	f248 038d 	movw	r3, #32909	; 0x808d
  40852e:	f2c0 0340 	movt	r3, #64	; 0x40
  408532:	4798      	blx	r3
}
  408534:	b003      	add	sp, #12
  408536:	bd00      	pop	{pc}

00408538 <nvm_write_byte>:

	return INVALID_HANDLE;
}

uint8_t nvm_write_byte(uint32_t *pdest, uint8_t value)
{
  408538:	b500      	push	{lr}
  40853a:	b083      	sub	sp, #12
  40853c:	4602      	mov	r2, r0
  40853e:	a802      	add	r0, sp, #8
  408540:	f800 1d01 	strb.w	r1, [r0, #-1]!
	return nvm_write(&value, pdest, 1);
  408544:	4611      	mov	r1, r2
  408546:	f04f 0201 	mov.w	r2, #1
  40854a:	f248 038d 	movw	r3, #32909	; 0x808d
  40854e:	f2c0 0340 	movt	r3, #64	; 0x40
  408552:	4798      	blx	r3
}
  408554:	b003      	add	sp, #12
  408556:	bd00      	pop	{pc}

00408558 <flushKeyHandle>:
	
	return 0xFF;	// no available handleSlots
}
/*****************************************************************************/
bool flushKeyHandle(uint8_t handleSlot)
{
  408558:	b508      	push	{r3, lr}
	// mark handleSlot invalid (flushing it)
	// should check valid and return status (later!!)
	//eeprom_write_byte(&loadedKeyStore[handleSlot].keyValid, KEY_INVALID);
	
	return (nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_INVALID));
  40855a:	f241 03a8 	movw	r3, #4264	; 0x10a8
  40855e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408562:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408566:	f04f 0100 	mov.w	r1, #0
  40856a:	f248 5239 	movw	r2, #34105	; 0x8539
  40856e:	f2c0 0240 	movt	r2, #64	; 0x40
  408572:	4790      	blx	r2

}
  408574:	3000      	adds	r0, #0
  408576:	bf18      	it	ne
  408578:	2001      	movne	r0, #1
  40857a:	bd08      	pop	{r3, pc}

0040857c <saveKeyToEE>:
	return false;	
}

/*****************************************************************************/
void saveKeyToEE(uint8_t keySlot, uint8_t *pKeyAuth)
{
  40857c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408580:	4604      	mov	r4, r0
  408582:	4689      	mov	r9, r1
	uint8_t *pKeyData = &((TPM_return*) xferBuf)->payLoad;

	// parse the key structure to get key size
	// easier to "walk" a pointer than add all the variable sizes
	pKeyData += sizeof(keyFixed);								// 39
	pKeyData += convertArrayToLong(pKeyData-4);					// PCR size
  408584:	4d2c      	ldr	r5, [pc, #176]	; (408638 <saveKeyToEE+0xbc>)
  408586:	4628      	mov	r0, r5
  408588:	f249 46f5 	movw	r6, #38133	; 0x94f5
  40858c:	f2c0 0640 	movt	r6, #64	; 0x40
  408590:	47b0      	blx	r6
  408592:	f105 0704 	add.w	r7, r5, #4
  408596:	183f      	adds	r7, r7, r0
	pKeyData += (4 + convertArrayToLong(pKeyData));				// store_pubKey
  408598:	4638      	mov	r0, r7
  40859a:	47b0      	blx	r6
  40859c:	f100 0004 	add.w	r0, r0, #4
  4085a0:	183f      	adds	r7, r7, r0
	pKeyData += (4 + convertArrayToLong(pKeyData));				// store_privKey
  4085a2:	4638      	mov	r0, r7
  4085a4:	47b0      	blx	r6
  4085a6:	f100 0004 	add.w	r0, r0, #4
  4085aa:	1838      	adds	r0, r7, r0

	keySize = pKeyData - &((TPM_return*) xferBuf)->payLoad;		// returns size in bytes
  4085ac:	f1a5 0823 	sub.w	r8, r5, #35	; 0x23
  4085b0:	ebc8 0100 	rsb	r1, r8, r0
  4085b4:	b28f      	uxth	r7, r1

	printf("\r\nkeySize is %d", keySize); 
  4085b6:	f24f 70cc 	movw	r0, #63436	; 0xf7cc
  4085ba:	f2c0 0040 	movt	r0, #64	; 0x40
  4085be:	4639      	mov	r1, r7
  4085c0:	f649 1675 	movw	r6, #39285	; 0x9975
  4085c4:	f2c0 0640 	movt	r6, #64	; 0x40
  4085c8:	47b0      	blx	r6
	printf("\r\nwriting key to NVM slot %d...", (keySlot+1));
  4085ca:	f24f 70dc 	movw	r0, #63452	; 0xf7dc
  4085ce:	f2c0 0040 	movt	r0, #64	; 0x40
  4085d2:	f104 0101 	add.w	r1, r4, #1
  4085d6:	47b0      	blx	r6
// 	eeprom_write_block(pKeyAuth, &keyStore[keySlot].keyAuth, sizeof(keyStore[keySlot].keyAuth));
// 	eeprom_write_word(&keyStore[keySlot].keySize, keySize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, KEY_VALID);
	 

	nvm_write_block(&xferBuf[10], nvmAddr_KeyStore_t.keyData[keySlot], keySize);
  4085d8:	f241 15a0 	movw	r5, #4512	; 0x11a0
  4085dc:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4085e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  4085e4:	4640      	mov	r0, r8
  4085e6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  4085e8:	463a      	mov	r2, r7
  4085ea:	f248 4859 	movw	r8, #33881	; 0x8459
  4085ee:	f2c0 0840 	movt	r8, #64	; 0x40
  4085f2:	47c0      	blx	r8
 	nvm_write_block(pKeyAuth, nvmAddr_KeyStore_t.keyAuth[keySlot], sizeof(keyStore[keySlot].keyAuth));
  4085f4:	f104 020a 	add.w	r2, r4, #10
  4085f8:	4648      	mov	r0, r9
  4085fa:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
  4085fe:	f04f 0214 	mov.w	r2, #20
  408602:	47c0      	blx	r8
 	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot], keySize);
  408604:	eb05 0084 	add.w	r0, r5, r4, lsl #2
  408608:	6940      	ldr	r0, [r0, #20]
  40860a:	4639      	mov	r1, r7
  40860c:	f248 5319 	movw	r3, #34073	; 0x8519
  408610:	f2c0 0340 	movt	r3, #64	; 0x40
  408614:	4798      	blx	r3
 	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], KEY_VALID);
  408616:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
  40861a:	f04f 0101 	mov.w	r1, #1
  40861e:	f248 5239 	movw	r2, #34105	; 0x8539
  408622:	f2c0 0240 	movt	r2, #64	; 0x40
  408626:	4790      	blx	r2
		 
	printf("\r\nwriting done!");
  408628:	f24f 70fc 	movw	r0, #63484	; 0xf7fc
  40862c:	f2c0 0040 	movt	r0, #64	; 0x40
  408630:	47b0      	blx	r6
  408632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408636:	bf00      	nop
  408638:	20002475 	.word	0x20002475

0040863c <saveSigToEE>:
		return false;
}
/*****************************************************************************/

void saveSigToEE(uint8_t keySlot)
{
  40863c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408640:	4604      	mov	r4, r0

    // setup overlay
	signedData	*pSignedData = (signedData*) &((TPM_return*) xferBuf)->payLoad;

	// get signature size
	sigSize = (uint16_t) convertArrayToLong(pSignedData->sigSize);
  408642:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4086c4 <saveSigToEE+0x88>
  408646:	4640      	mov	r0, r8
  408648:	f249 43f5 	movw	r3, #38133	; 0x94f5
  40864c:	f2c0 0340 	movt	r3, #64	; 0x40
  408650:	4798      	blx	r3
  408652:	b287      	uxth	r7, r0

	printf("\r\nsignatureSize is %d", sigSize);
  408654:	f64f 000c 	movw	r0, #63500	; 0xf80c
  408658:	f2c0 0040 	movt	r0, #64	; 0x40
  40865c:	4639      	mov	r1, r7
  40865e:	f649 1575 	movw	r5, #39285	; 0x9975
  408662:	f2c0 0540 	movt	r5, #64	; 0x40
  408666:	47a8      	blx	r5
	printf("\r\nwriting signature to EEPROM slot %d...", keySlot);
  408668:	f64f 0024 	movw	r0, #63524	; 0xf824
  40866c:	f2c0 0040 	movt	r0, #64	; 0x40
  408670:	4621      	mov	r1, r4
  408672:	47a8      	blx	r5

// 	eeprom_write_block(&pSignedData->sig, &keyStore[keySlot].keyData, sigSize);
// 	eeprom_write_word(&keyStore[keySlot].keySize, sigSize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, SIGN_VALID);

	nvm_write_block(&pSignedData->sig, nvmAddr_KeyStore_t.keyData[keySlot], sigSize);
  408674:	f241 16a0 	movw	r6, #4512	; 0x11a0
  408678:	f2c2 0600 	movt	r6, #8192	; 0x2000
  40867c:	eb06 0284 	add.w	r2, r6, r4, lsl #2
  408680:	f108 0004 	add.w	r0, r8, #4
  408684:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
  408686:	463a      	mov	r2, r7
  408688:	f248 4359 	movw	r3, #33881	; 0x8459
  40868c:	f2c0 0340 	movt	r3, #64	; 0x40
  408690:	4798      	blx	r3
	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot], sigSize);
  408692:	eb06 0084 	add.w	r0, r6, r4, lsl #2
  408696:	6940      	ldr	r0, [r0, #20]
  408698:	4639      	mov	r1, r7
  40869a:	f248 5219 	movw	r2, #34073	; 0x8519
  40869e:	f2c0 0240 	movt	r2, #64	; 0x40
  4086a2:	4790      	blx	r2
	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], SIGN_VALID);
  4086a4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4086a8:	f04f 0103 	mov.w	r1, #3
  4086ac:	f248 5339 	movw	r3, #34105	; 0x8539
  4086b0:	f2c0 0340 	movt	r3, #64	; 0x40
  4086b4:	4798      	blx	r3

	printf("\r\nwriting done!");
  4086b6:	f24f 70fc 	movw	r0, #63484	; 0xf7fc
  4086ba:	f2c0 0040 	movt	r0, #64	; 0x40
  4086be:	47a8      	blx	r5
  4086c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086c4:	20002452 	.word	0x20002452

004086c8 <saveBlobToEE>:
*/


/*****************************************************************************/
void saveBlobToEE(uint8_t keySlot)
{
  4086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4086cc:	4604      	mov	r4, r0

	// parse the size of the TPM_STORED_DATA structure,
	// easiest to "walk" a pointer to get the size
	uint8_t *pStoredData = pPayload;
	pStoredData += sizeof(storedDataFixed);						// fixed/known part of struct
	pStoredData += convertArrayToLong(pStoredData-4);			// get/add sealInfoSize
  4086ce:	4d26      	ldr	r5, [pc, #152]	; (408768 <saveBlobToEE+0xa0>)
  4086d0:	4628      	mov	r0, r5
  4086d2:	f249 47f5 	movw	r7, #38133	; 0x94f5
  4086d6:	f2c0 0740 	movt	r7, #64	; 0x40
  4086da:	47b8      	blx	r7
  4086dc:	f105 0604 	add.w	r6, r5, #4
  4086e0:	1836      	adds	r6, r6, r0
	pStoredData += (4 + convertArrayToLong(pStoredData));		// encData
  4086e2:	4630      	mov	r0, r6
  4086e4:	47b8      	blx	r7
  4086e6:	f100 0004 	add.w	r0, r0, #4
  4086ea:	1830      	adds	r0, r6, r0

	blobSize = pStoredData - pPayload;							// returns size in bytes
  4086ec:	f1a5 0804 	sub.w	r8, r5, #4
  4086f0:	ebc8 0100 	rsb	r1, r8, r0
  4086f4:	b28f      	uxth	r7, r1

	printf("\r\nblobSize is %d", blobSize);
  4086f6:	f64f 0050 	movw	r0, #63568	; 0xf850
  4086fa:	f2c0 0040 	movt	r0, #64	; 0x40
  4086fe:	4639      	mov	r1, r7
  408700:	f649 1575 	movw	r5, #39285	; 0x9975
  408704:	f2c0 0540 	movt	r5, #64	; 0x40
  408708:	47a8      	blx	r5
	printf("\r\nwriting blob to NVM slot %d...", (keySlot+1));
  40870a:	f64f 0064 	movw	r0, #63588	; 0xf864
  40870e:	f2c0 0040 	movt	r0, #64	; 0x40
  408712:	f104 0101 	add.w	r1, r4, #1
  408716:	47a8      	blx	r5

// 	eeprom_write_block(pPayload, &keyStore[keySlot].keyData, blobSize);
// 	eeprom_write_word(&keyStore[keySlot].keySize, blobSize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, BLOB_VALID);
	
	nvm_write_block(pPayload, nvmAddr_KeyStore_t.keyData[keySlot], blobSize); 
  408718:	f241 16a0 	movw	r6, #4512	; 0x11a0
  40871c:	f2c2 0600 	movt	r6, #8192	; 0x2000
  408720:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  408724:	4640      	mov	r0, r8
  408726:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  408728:	463a      	mov	r2, r7
  40872a:	f248 4359 	movw	r3, #33881	; 0x8459
  40872e:	f2c0 0340 	movt	r3, #64	; 0x40
  408732:	4798      	blx	r3
	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot],blobSize);		
  408734:	eb06 0284 	add.w	r2, r6, r4, lsl #2
  408738:	6950      	ldr	r0, [r2, #20]
  40873a:	4639      	mov	r1, r7
  40873c:	f248 5319 	movw	r3, #34073	; 0x8519
  408740:	f2c0 0340 	movt	r3, #64	; 0x40
  408744:	4798      	blx	r3
	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], BLOB_VALID);	
  408746:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  40874a:	f04f 0102 	mov.w	r1, #2
  40874e:	f248 5239 	movw	r2, #34105	; 0x8539
  408752:	f2c0 0240 	movt	r2, #64	; 0x40
  408756:	4790      	blx	r2

	printf("\r\nwriting done!");
  408758:	f24f 70fc 	movw	r0, #63484	; 0xf7fc
  40875c:	f2c0 0040 	movt	r0, #64	; 0x40
  408760:	47a8      	blx	r5
  408762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408766:	bf00      	nop
  408768:	20002456 	.word	0x20002456

0040876c <nvm_read>:
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
{
  40876c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  408770:	b085      	sub	sp, #20
  408772:	4680      	mov	r8, r0
  408774:	4617      	mov	r7, r2
	
	Efc *pp_efc;	
	ul_idx = 0;
	
	/* determine current FLASH page  and offset */
	translate_address(&pp_efc, (uint32_t)psrc, &pus_page, &pus_offset);
  408776:	a801      	add	r0, sp, #4
  408778:	f10d 020a 	add.w	r2, sp, #10
  40877c:	ab02      	add	r3, sp, #8
  40877e:	f244 149d 	movw	r4, #16797	; 0x419d
  408782:	f2c0 0440 	movt	r4, #64	; 0x40
  408786:	47a0      	blx	r4
	
	/* determine uin32_t page address given FLASH page an offset */
	compute_address(pp_efc, pus_page, 0, &ul_base_page_addr);
  408788:	9801      	ldr	r0, [sp, #4]
  40878a:	f8bd 100a 	ldrh.w	r1, [sp, #10]
  40878e:	f04f 0200 	mov.w	r2, #0
  408792:	ab03      	add	r3, sp, #12
  408794:	f244 14e9 	movw	r4, #16873	; 0x41e9
  408798:	f2c0 0440 	movt	r4, #64	; 0x40
  40879c:	47a0      	blx	r4
	
	pul_base_page_addr		=   (uint32_t*)ul_base_page_addr;
  40879e:	f8dd 900c 	ldr.w	r9, [sp, #12]
	
	pus_offset = pus_offset >> 2;
  4087a2:	f8bd 0008 	ldrh.w	r0, [sp, #8]
  4087a6:	ea4f 0090 	mov.w	r0, r0, lsr #2
  4087aa:	f8ad 0008 	strh.w	r0, [sp, #8]

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  4087ae:	ea5f 0c97 	movs.w	ip, r7, lsr #2
  4087b2:	d042      	beq.n	40883a <nvm_read+0xce>
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  4087b4:	f1a9 0204 	sub.w	r2, r9, #4
  4087b8:	eb02 0380 	add.w	r3, r2, r0, lsl #2
  4087bc:	eb00 010c 	add.w	r1, r0, ip
  4087c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4087c4:	4641      	mov	r1, r8
  4087c6:	1ad5      	subs	r5, r2, r3
  4087c8:	f1a5 0504 	sub.w	r5, r5, #4
  4087cc:	f3c5 0580 	ubfx	r5, r5, #2, #1

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
	{
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 24);
  4087d0:	79dc      	ldrb	r4, [r3, #7]
  4087d2:	f888 4000 	strb.w	r4, [r8]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 16);
  4087d6:	88dc      	ldrh	r4, [r3, #6]
  4087d8:	f888 4001 	strb.w	r4, [r8, #1]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 8);
  4087dc:	685c      	ldr	r4, [r3, #4]
  4087de:	ea4f 2414 	mov.w	r4, r4, lsr #8
  4087e2:	f888 4002 	strb.w	r4, [r8, #2]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset]);
  4087e6:	f853 4f04 	ldr.w	r4, [r3, #4]!
  4087ea:	f888 4003 	strb.w	r4, [r8, #3]
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  4087ee:	f101 0104 	add.w	r1, r1, #4
	
	pus_offset = pus_offset >> 2;

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  4087f2:	4293      	cmp	r3, r2
  4087f4:	f040 8090 	bne.w	408918 <nvm_read+0x1ac>
  4087f8:	e01d      	b.n	408836 <nvm_read+0xca>
	{
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 24);
  4087fa:	79de      	ldrb	r6, [r3, #7]
  4087fc:	700e      	strb	r6, [r1, #0]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 16);
  4087fe:	88dd      	ldrh	r5, [r3, #6]
  408800:	704d      	strb	r5, [r1, #1]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 8);
  408802:	461c      	mov	r4, r3
  408804:	f854 6f04 	ldr.w	r6, [r4, #4]!
  408808:	ea4f 2516 	mov.w	r5, r6, lsr #8
  40880c:	708d      	strb	r5, [r1, #2]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset]);
  40880e:	685b      	ldr	r3, [r3, #4]
  408810:	70cb      	strb	r3, [r1, #3]
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  408812:	f101 0504 	add.w	r5, r1, #4

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
	{
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 24);
  408816:	79e6      	ldrb	r6, [r4, #7]
  408818:	710e      	strb	r6, [r1, #4]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 16);
  40881a:	88e3      	ldrh	r3, [r4, #6]
  40881c:	714b      	strb	r3, [r1, #5]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 8);
  40881e:	4623      	mov	r3, r4
  408820:	f853 6f04 	ldr.w	r6, [r3, #4]!
  408824:	ea4f 2616 	mov.w	r6, r6, lsr #8
  408828:	718e      	strb	r6, [r1, #6]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset]);
  40882a:	6864      	ldr	r4, [r4, #4]
  40882c:	71cc      	strb	r4, [r1, #7]
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  40882e:	f101 0108 	add.w	r1, r1, #8
	
	pus_offset = pus_offset >> 2;

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  408832:	4293      	cmp	r3, r2
  408834:	d1e1      	bne.n	4087fa <nvm_read+0x8e>
  408836:	eb08 088c 	add.w	r8, r8, ip, lsl #2
	}


	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
  40883a:	f017 0703 	ands.w	r7, r7, #3
  40883e:	d026      	beq.n	40888e <nvm_read+0x122>
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  408840:	eb0c 0200 	add.w	r2, ip, r0
  408844:	eb09 0982 	add.w	r9, r9, r2, lsl #2
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  408848:	f108 0101 	add.w	r1, r8, #1
  40884c:	f04f 0218 	mov.w	r2, #24
  408850:	f107 30ff 	add.w	r0, r7, #4294967295
  408854:	f000 0001 	and.w	r0, r0, #1
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
  408858:	f04f 0300 	mov.w	r3, #0
  40885c:	b9e3      	cbnz	r3, 408898 <nvm_read+0x12c>
  40885e:	e022      	b.n	4088a6 <nvm_read+0x13a>
  408860:	b923      	cbnz	r3, 40886c <nvm_read+0x100>
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  408862:	f899 0003 	ldrb.w	r0, [r9, #3]
  408866:	f801 0c01 	strb.w	r0, [r1, #-1]
  40886a:	e005      	b.n	408878 <nvm_read+0x10c>
			else
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> (24-(8*x)));
  40886c:	f8d9 0000 	ldr.w	r0, [r9]
  408870:	fa20 f002 	lsr.w	r0, r0, r2
  408874:	f801 0c01 	strb.w	r0, [r1, #-1]

	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  408878:	f103 0301 	add.w	r3, r3, #1
  40887c:	f101 0101 	add.w	r1, r1, #1
  408880:	f1a2 0208 	sub.w	r2, r2, #8
  408884:	f003 03ff 	and.w	r3, r3, #255	; 0xff
		{
			if(x == 0)
  408888:	2b00      	cmp	r3, #0
  40888a:	d130      	bne.n	4088ee <nvm_read+0x182>
  40888c:	e036      	b.n	4088fc <nvm_read+0x190>
		}
	}

	return 1;

}
  40888e:	f04f 0001 	mov.w	r0, #1
  408892:	b005      	add	sp, #20
  408894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
			else
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> (24-(8*x)));
  408898:	f8d9 3000 	ldr.w	r3, [r9]
  40889c:	fa23 f302 	lsr.w	r3, r3, r2
  4088a0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4088a4:	e003      	b.n	4088ae <nvm_read+0x142>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  4088a6:	f899 3003 	ldrb.w	r3, [r9, #3]
  4088aa:	f801 3c01 	strb.w	r3, [r1, #-1]

	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  4088ae:	f04f 0301 	mov.w	r3, #1
  4088b2:	18c9      	adds	r1, r1, r3
  4088b4:	f1a2 0208 	sub.w	r2, r2, #8
  4088b8:	429f      	cmp	r7, r3
  4088ba:	d9e8      	bls.n	40888e <nvm_read+0x122>
  4088bc:	b240      	sxtb	r0, r0
  4088be:	2800      	cmp	r0, #0
  4088c0:	d0ce      	beq.n	408860 <nvm_read+0xf4>
		{
			if(x == 0)
  4088c2:	b133      	cbz	r3, 4088d2 <nvm_read+0x166>
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
			else
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> (24-(8*x)));
  4088c4:	f8d9 0000 	ldr.w	r0, [r9]
  4088c8:	fa20 f002 	lsr.w	r0, r0, r2
  4088cc:	f801 0c01 	strb.w	r0, [r1, #-1]
  4088d0:	e003      	b.n	4088da <nvm_read+0x16e>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  4088d2:	f899 0003 	ldrb.w	r0, [r9, #3]
  4088d6:	f801 0c01 	strb.w	r0, [r1, #-1]

	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  4088da:	f103 0301 	add.w	r3, r3, #1
  4088de:	b2db      	uxtb	r3, r3
  4088e0:	f101 0101 	add.w	r1, r1, #1
  4088e4:	f1a2 0208 	sub.w	r2, r2, #8
  4088e8:	429f      	cmp	r7, r3
  4088ea:	d8b9      	bhi.n	408860 <nvm_read+0xf4>
  4088ec:	e7cf      	b.n	40888e <nvm_read+0x122>
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
			else
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> (24-(8*x)));
  4088ee:	f8d9 4000 	ldr.w	r4, [r9]
  4088f2:	fa24 f002 	lsr.w	r0, r4, r2
  4088f6:	f801 0c01 	strb.w	r0, [r1, #-1]
  4088fa:	e003      	b.n	408904 <nvm_read+0x198>
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  4088fc:	f899 0003 	ldrb.w	r0, [r9, #3]
  408900:	f801 0c01 	strb.w	r0, [r1, #-1]

	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  408904:	f103 0301 	add.w	r3, r3, #1
  408908:	b2db      	uxtb	r3, r3
  40890a:	f101 0101 	add.w	r1, r1, #1
  40890e:	f1a2 0208 	sub.w	r2, r2, #8
  408912:	429f      	cmp	r7, r3
  408914:	d8a4      	bhi.n	408860 <nvm_read+0xf4>
  408916:	e7ba      	b.n	40888e <nvm_read+0x122>
  408918:	2d00      	cmp	r5, #0
  40891a:	f43f af6e 	beq.w	4087fa <nvm_read+0x8e>

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
	{
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 24);
  40891e:	79dc      	ldrb	r4, [r3, #7]
  408920:	700c      	strb	r4, [r1, #0]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 16);
  408922:	88dc      	ldrh	r4, [r3, #6]
  408924:	704c      	strb	r4, [r1, #1]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 8);
  408926:	685c      	ldr	r4, [r3, #4]
  408928:	ea4f 2414 	mov.w	r4, r4, lsr #8
  40892c:	708c      	strb	r4, [r1, #2]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset]);
  40892e:	f853 4f04 	ldr.w	r4, [r3, #4]!
  408932:	70cc      	strb	r4, [r1, #3]
{
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
  408934:	f101 0104 	add.w	r1, r1, #4
	
	pus_offset = pus_offset >> 2;

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  408938:	4293      	cmp	r3, r2
  40893a:	f47f af5e 	bne.w	4087fa <nvm_read+0x8e>
  40893e:	e77a      	b.n	408836 <nvm_read+0xca>

00408940 <nvm_read_block>:
	return param.value;
}


uint8_t nvm_read_block(uint8_t *pdest, uint32_t *psrc, uint16_t size)
{
  408940:	b508      	push	{r3, lr}
	return nvm_read(pdest, psrc, size);
  408942:	f248 736d 	movw	r3, #34669	; 0x876d
  408946:	f2c0 0340 	movt	r3, #64	; 0x40
  40894a:	4798      	blx	r3
}
  40894c:	bd08      	pop	{r3, pc}
  40894e:	bf00      	nop

00408950 <getSRKAuth>:
/*	eeprom_read_block( authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
}
/*****************************************************************************/
bool getSRKAuth(uint8_t *authBuf)
{
  408950:	b508      	push	{r3, lr}
/*	eeprom_read_block( authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
  408952:	f241 1398 	movw	r3, #4504	; 0x1198
  408956:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40895a:	6859      	ldr	r1, [r3, #4]
  40895c:	f04f 0214 	mov.w	r2, #20
  408960:	f648 1341 	movw	r3, #35137	; 0x8941
  408964:	f2c0 0340 	movt	r3, #64	; 0x40
  408968:	4798      	blx	r3
}
  40896a:	3000      	adds	r0, #0
  40896c:	bf18      	it	ne
  40896e:	2001      	movne	r0, #1
  408970:	bd08      	pop	{r3, pc}
  408972:	bf00      	nop

00408974 <getOwnerAuth>:
/*	eeprom_write_block(	authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return(nvm_write_block(authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
}
/*****************************************************************************/
bool getOwnerAuth(uint8_t *authBuf)
{
  408974:	b508      	push	{r3, lr}
/*	eeprom_read_block( authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
  408976:	f241 1398 	movw	r3, #4504	; 0x1198
  40897a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  40897e:	6819      	ldr	r1, [r3, #0]
  408980:	f04f 0214 	mov.w	r2, #20
  408984:	f648 1341 	movw	r3, #35137	; 0x8941
  408988:	f2c0 0340 	movt	r3, #64	; 0x40
  40898c:	4798      	blx	r3
}
  40898e:	3000      	adds	r0, #0
  408990:	bf18      	it	ne
  408992:	2001      	movne	r0, #1
  408994:	bd08      	pop	{r3, pc}
  408996:	bf00      	nop

00408998 <nvm_read_word>:
	nvm_read(&value, psrc, 1);
	return value;
}

uint16_t nvm_read_word(uint32_t *psrc)
{
  408998:	b500      	push	{lr}
  40899a:	b083      	sub	sp, #12
  40899c:	4601      	mov	r1, r0
	union {
		uint8_t		bytes[2];
		uint16_t	value;
	} param;
	
	nvm_read(&param.bytes[0], psrc, 2);
  40899e:	a801      	add	r0, sp, #4
  4089a0:	f04f 0202 	mov.w	r2, #2
  4089a4:	f248 736d 	movw	r3, #34669	; 0x876d
  4089a8:	f2c0 0340 	movt	r3, #64	; 0x40
  4089ac:	4798      	blx	r3

	return param.value;
}
  4089ae:	f8bd 0004 	ldrh.w	r0, [sp, #4]
  4089b2:	b003      	add	sp, #12
  4089b4:	bd00      	pop	{pc}
  4089b6:	bf00      	nop

004089b8 <nvm_read_byte>:

}


uint8_t nvm_read_byte(uint32_t *psrc)
{
  4089b8:	b500      	push	{lr}
  4089ba:	b083      	sub	sp, #12
  4089bc:	4601      	mov	r1, r0
	uint8_t value = 0;
  4089be:	a802      	add	r0, sp, #8
  4089c0:	f04f 0200 	mov.w	r2, #0
  4089c4:	f800 2d01 	strb.w	r2, [r0, #-1]!
	nvm_read(&value, psrc, 1);
  4089c8:	f04f 0201 	mov.w	r2, #1
  4089cc:	f248 736d 	movw	r3, #34669	; 0x876d
  4089d0:	f2c0 0340 	movt	r3, #64	; 0x40
  4089d4:	4798      	blx	r3
	return value;
}
  4089d6:	f89d 0007 	ldrb.w	r0, [sp, #7]
  4089da:	b003      	add	sp, #12
  4089dc:	bd00      	pop	{pc}
  4089de:	bf00      	nop

004089e0 <getLoadedKeyHandle>:
	
	return true;
}
/*****************************************************************************/
bool getLoadedKeyHandle(uint8_t handleSlot, uint8_t *outBuf)
{
  4089e0:	b538      	push	{r3, r4, r5, lr}
  4089e2:	4604      	mov	r4, r0
  4089e4:	460d      	mov	r5, r1
// 	eeprom_read_block( 	outBuf,
// 	&loadedKeyStore[handleSlot].keyHandle,
// 	sizeof(loadedKeyStore[handleSlot].keyHandle));
	
	/* check for valid handleSlot */
	if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  4089e6:	f241 03a8 	movw	r3, #4264	; 0x10a8
  4089ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4089ee:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  4089f2:	f648 11b9 	movw	r1, #35257	; 0x89b9
  4089f6:	f2c0 0140 	movt	r1, #64	; 0x40
  4089fa:	4788      	blx	r1
  4089fc:	2801      	cmp	r0, #1
  4089fe:	d112      	bne.n	408a26 <getLoadedKeyHandle+0x46>
	return false;

	/* read key handle */
	nvm_read_block(	outBuf,
  408a00:	f104 0428 	add.w	r4, r4, #40	; 0x28
  408a04:	4628      	mov	r0, r5
  408a06:	f241 02a8 	movw	r2, #4264	; 0x10a8
  408a0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  408a0e:	f852 1024 	ldr.w	r1, [r2, r4, lsl #2]
  408a12:	f04f 0204 	mov.w	r2, #4
  408a16:	f648 1341 	movw	r3, #35137	; 0x8941
  408a1a:	f2c0 0340 	movt	r3, #64	; 0x40
  408a1e:	4798      	blx	r3
					nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyHandle));	
	
	return true;
  408a20:	f04f 0001 	mov.w	r0, #1
  408a24:	bd38      	pop	{r3, r4, r5, pc}
// 	&loadedKeyStore[handleSlot].keyHandle,
// 	sizeof(loadedKeyStore[handleSlot].keyHandle));
	
	/* check for valid handleSlot */
	if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
	return false;
  408a26:	f04f 0000 	mov.w	r0, #0
	nvm_read_block(	outBuf,
					nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyHandle));	
	
	return true;
}
  408a2a:	bd38      	pop	{r3, r4, r5, pc}

00408a2c <getLoadedKeyAuth>:
	}
	return numLoadedKeys;
}
/*****************************************************************************/
bool getLoadedKeyAuth(uint8_t handleSlot, uint8_t *outBuf)
{
  408a2c:	b538      	push	{r3, r4, r5, lr}
  408a2e:	4604      	mov	r4, r0
  408a30:	460d      	mov	r5, r1
// 	eeprom_read_block( 	outBuf,
// 	&loadedKeyStore[handleSlot].keyAuth,
// 	sizeof(loadedKeyStore[handleSlot].keyAuth));
	
	/* check for valid handleSlot */
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  408a32:	f241 03a8 	movw	r3, #4264	; 0x10a8
  408a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408a3a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408a3e:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408a42:	f2c0 0140 	movt	r1, #64	; 0x40
  408a46:	4788      	blx	r1
  408a48:	2801      	cmp	r0, #1
  408a4a:	d112      	bne.n	408a72 <getLoadedKeyAuth+0x46>
		return false;

	/* read auth data */
	nvm_read_block( outBuf,
  408a4c:	f104 0414 	add.w	r4, r4, #20
  408a50:	4628      	mov	r0, r5
  408a52:	f241 02a8 	movw	r2, #4264	; 0x10a8
  408a56:	f2c2 0200 	movt	r2, #8192	; 0x2000
  408a5a:	f852 1024 	ldr.w	r1, [r2, r4, lsl #2]
  408a5e:	f04f 0214 	mov.w	r2, #20
  408a62:	f648 1341 	movw	r3, #35137	; 0x8941
  408a66:	f2c0 0340 	movt	r3, #64	; 0x40
  408a6a:	4798      	blx	r3
					nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyAuth));	
	
	
	return true;
  408a6c:	f04f 0001 	mov.w	r0, #1
  408a70:	bd38      	pop	{r3, r4, r5, pc}
// 	&loadedKeyStore[handleSlot].keyAuth,
// 	sizeof(loadedKeyStore[handleSlot].keyAuth));
	
	/* check for valid handleSlot */
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
		return false;
  408a72:	f04f 0000 	mov.w	r0, #0
					nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyAuth));	
	
	
	return true;
}
  408a76:	bd38      	pop	{r3, r4, r5, pc}

00408a78 <getKnownKeyHandles>:
nvm_write_block(&initVal[0], nvmAddr_KeyStore_t.keyValid[0], sizeof(initVal));

}
/*****************************************************************************/
uint8_t getKnownKeyHandles(uint8_t *outBuf)
{
  408a78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408a7c:	4680      	mov	r8, r0
  408a7e:	f241 07a8 	movw	r7, #4264	; 0x10a8
  408a82:	f2c2 0700 	movt	r7, #8192	; 0x2000
  408a86:	f1a7 0404 	sub.w	r4, r7, #4
uint8_t initVal[20] = { KEY_INVALID};											
nvm_write_block(&initVal[0], nvmAddr_KeyStore_t.keyValid[0], sizeof(initVal));

}
/*****************************************************************************/
uint8_t getKnownKeyHandles(uint8_t *outBuf)
  408a8a:	f107 074c 	add.w	r7, r7, #76	; 0x4c
{
	uint8_t handleSlot, numLoadedKeys;

	for(handleSlot = 0, numLoadedKeys = 0;
  408a8e:	f04f 0900 	mov.w	r9, #0
	handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct));
	handleSlot++ )
	{
		/* look for valid keys */
		if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  408a92:	f648 16b9 	movw	r6, #35257	; 0x89b9
  408a96:	f2c0 0640 	movt	r6, #64	; 0x40
// 			&loadedKeyStore[handleSlot].keyHandle,
// 			sizeof(loadedKeyStore[handleSlot].keyHandle));
// 			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
// 			numLoadedKeys++;

			nvm_read_block( outBuf,
  408a9a:	f04f 0b04 	mov.w	fp, #4
  408a9e:	f648 1a41 	movw	sl, #35137	; 0x8941
  408aa2:	f2c0 0a40 	movt	sl, #64	; 0x40
  408aa6:	f104 0504 	add.w	r5, r4, #4
	for(handleSlot = 0, numLoadedKeys = 0;
	handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct));
	handleSlot++ )
	{
		/* look for valid keys */
		if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  408aaa:	6860      	ldr	r0, [r4, #4]
  408aac:	47b0      	blx	r6
  408aae:	2801      	cmp	r0, #1
  408ab0:	d10a      	bne.n	408ac8 <getKnownKeyHandles+0x50>
// 			&loadedKeyStore[handleSlot].keyHandle,
// 			sizeof(loadedKeyStore[handleSlot].keyHandle));
// 			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
// 			numLoadedKeys++;

			nvm_read_block( outBuf,
  408ab2:	4640      	mov	r0, r8
  408ab4:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
  408ab8:	465a      	mov	r2, fp
  408aba:	47d0      	blx	sl
							nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyHandle));
			
			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
  408abc:	f108 0804 	add.w	r8, r8, #4
			numLoadedKeys++;
  408ac0:	f109 0901 	add.w	r9, r9, #1
  408ac4:	fa5f f989 	uxtb.w	r9, r9
  408ac8:	f105 0404 	add.w	r4, r5, #4
	for(handleSlot = 0, numLoadedKeys = 0;
	handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct));
	handleSlot++ )
	{
		/* look for valid keys */
		if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  408acc:	6868      	ldr	r0, [r5, #4]
  408ace:	47b0      	blx	r6
  408ad0:	2801      	cmp	r0, #1
  408ad2:	d10e      	bne.n	408af2 <getKnownKeyHandles+0x7a>
  408ad4:	e002      	b.n	408adc <getKnownKeyHandles+0x64>


		}
	}
	return numLoadedKeys;
}
  408ad6:	4648      	mov	r0, r9
  408ad8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
// 			&loadedKeyStore[handleSlot].keyHandle,
// 			sizeof(loadedKeyStore[handleSlot].keyHandle));
// 			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
// 			numLoadedKeys++;

			nvm_read_block( outBuf,
  408adc:	4640      	mov	r0, r8
  408ade:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
  408ae2:	465a      	mov	r2, fp
  408ae4:	47d0      	blx	sl
							nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyHandle));
			
			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
  408ae6:	f108 0804 	add.w	r8, r8, #4
			numLoadedKeys++;
  408aea:	f109 0001 	add.w	r0, r9, #1
  408aee:	fa5f f980 	uxtb.w	r9, r0
/*****************************************************************************/
uint8_t getKnownKeyHandles(uint8_t *outBuf)
{
	uint8_t handleSlot, numLoadedKeys;

	for(handleSlot = 0, numLoadedKeys = 0;
  408af2:	42bc      	cmp	r4, r7
  408af4:	d1d7      	bne.n	408aa6 <getKnownKeyHandles+0x2e>
  408af6:	e7ee      	b.n	408ad6 <getKnownKeyHandles+0x5e>

00408af8 <handleSlotValid>:
	return (nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_INVALID));

}
/*****************************************************************************/
bool handleSlotValid(uint8_t handleSlot)
{
  408af8:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&loadedKeyStore[handleSlot].keyValid) == KEY_VALID)
// 	return true;
// 	else
// 	return false;
	
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  408afa:	f241 03a8 	movw	r3, #4264	; 0x10a8
  408afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408b02:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408b06:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408b0a:	f2c0 0140 	movt	r1, #64	; 0x40
  408b0e:	4788      	blx	r1
	 return true;
	else
	 return false;
	
	
}
  408b10:	2801      	cmp	r0, #1
  408b12:	bf14      	ite	ne
  408b14:	2000      	movne	r0, #0
  408b16:	2001      	moveq	r0, #1
  408b18:	bd08      	pop	{r3, pc}
  408b1a:	bf00      	nop

00408b1c <findKeyHandle>:
	
	return true;
}
/*****************************************************************************/
uint8_t findKeyHandle(uint32_t handleNumVar)
{
  408b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408b20:	b082      	sub	sp, #8
  408b22:	4680      	mov	r8, r0
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  408b24:	f04f 0400 	mov.w	r4, #0
		if( handleSlotValid(handleSlot))
  408b28:	f648 25f9 	movw	r5, #35577	; 0x8af9
  408b2c:	f2c0 0540 	movt	r5, #64	; 0x40
		{
			getLoadedKeyHandle(handleSlot, handleBuf);
  408b30:	f648 17e1 	movw	r7, #35297	; 0x89e1
  408b34:	f2c0 0740 	movt	r7, #64	; 0x40
			if(convertArrayToLong(handleBuf) == handleNumVar)
  408b38:	f249 46f5 	movw	r6, #38133	; 0x94f5
  408b3c:	f2c0 0640 	movt	r6, #64	; 0x40
{
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
		if( handleSlotValid(handleSlot))
  408b40:	4620      	mov	r0, r4
  408b42:	47a8      	blx	r5
  408b44:	b130      	cbz	r0, 408b54 <findKeyHandle+0x38>
		{
			getLoadedKeyHandle(handleSlot, handleBuf);
  408b46:	4620      	mov	r0, r4
  408b48:	a901      	add	r1, sp, #4
  408b4a:	47b8      	blx	r7
			if(convertArrayToLong(handleBuf) == handleNumVar)
  408b4c:	a801      	add	r0, sp, #4
  408b4e:	47b0      	blx	r6
  408b50:	4540      	cmp	r0, r8
  408b52:	d008      	beq.n	408b66 <findKeyHandle+0x4a>
uint8_t findKeyHandle(uint32_t handleNumVar)
{
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  408b54:	f104 0401 	add.w	r4, r4, #1
  408b58:	b2e4      	uxtb	r4, r4
		if( handleSlotValid(handleSlot))
  408b5a:	4620      	mov	r0, r4
  408b5c:	47a8      	blx	r5
  408b5e:	b168      	cbz	r0, 408b7c <findKeyHandle+0x60>
  408b60:	e005      	b.n	408b6e <findKeyHandle+0x52>
			getLoadedKeyHandle(handleSlot, handleBuf);
			if(convertArrayToLong(handleBuf) == handleNumVar)
				return handleSlot;
		}

	return INVALID_HANDLE;
  408b62:	f04f 04ff 	mov.w	r4, #255	; 0xff
}
  408b66:	4620      	mov	r0, r4
  408b68:	b002      	add	sp, #8
  408b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
		if( handleSlotValid(handleSlot))
		{
			getLoadedKeyHandle(handleSlot, handleBuf);
  408b6e:	4620      	mov	r0, r4
  408b70:	a901      	add	r1, sp, #4
  408b72:	47b8      	blx	r7
			if(convertArrayToLong(handleBuf) == handleNumVar)
  408b74:	a801      	add	r0, sp, #4
  408b76:	47b0      	blx	r6
  408b78:	4540      	cmp	r0, r8
  408b7a:	d0f4      	beq.n	408b66 <findKeyHandle+0x4a>
uint8_t findKeyHandle(uint32_t handleNumVar)
{
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  408b7c:	f104 0401 	add.w	r4, r4, #1
  408b80:	b2e4      	uxtb	r4, r4
  408b82:	2c14      	cmp	r4, #20
  408b84:	d1dc      	bne.n	408b40 <findKeyHandle+0x24>
  408b86:	e7ec      	b.n	408b62 <findKeyHandle+0x46>

00408b88 <saveKeyHandle>:

}

/*****************************************************************************/
uint8_t saveKeyHandle(uint8_t keySlot, uint8_t *pHandle)
{
  408b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408b8c:	b087      	sub	sp, #28
  408b8e:	4682      	mov	sl, r0
  408b90:	468b      	mov	fp, r1
  408b92:	4d2b      	ldr	r5, [pc, #172]	; (408c40 <saveKeyHandle+0xb8>)
  408b94:	f04f 0400 	mov.w	r4, #0
	
	
	
	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
	{
		if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  408b98:	f648 19b9 	movw	r9, #35257	; 0x89b9
  408b9c:	f2c0 0940 	movt	r9, #64	; 0x40
  408ba0:	b2e7      	uxtb	r7, r4
  408ba2:	46a0      	mov	r8, r4
  408ba4:	f105 0604 	add.w	r6, r5, #4
  408ba8:	6868      	ldr	r0, [r5, #4]
  408baa:	47c8      	blx	r9
  408bac:	2801      	cmp	r0, #1
  408bae:	d031      	beq.n	408c14 <saveKeyHandle+0x8c>
		{
			/* store TPM handle */
			nvm_write_block(pHandle,
  408bb0:	f241 04a8 	movw	r4, #4264	; 0x10a8
  408bb4:	f2c2 0400 	movt	r4, #8192	; 0x2000
  408bb8:	f108 0328 	add.w	r3, r8, #40	; 0x28
  408bbc:	4658      	mov	r0, fp
  408bbe:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
  408bc2:	f04f 0204 	mov.w	r2, #4
  408bc6:	f248 4559 	movw	r5, #33881	; 0x8459
  408bca:	f2c0 0540 	movt	r5, #64	; 0x40
  408bce:	47a8      	blx	r5
							nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyHandle));

			/* store the key's auth data */
			nvm_read_block(authBuf, nvmAddr_KeyStore_t.keyAuth[keySlot], sizeof(authBuf));
  408bd0:	f10a 0a0a 	add.w	sl, sl, #10
  408bd4:	a801      	add	r0, sp, #4
  408bd6:	f241 11a0 	movw	r1, #4512	; 0x11a0
  408bda:	f2c2 0100 	movt	r1, #8192	; 0x2000
  408bde:	f851 102a 	ldr.w	r1, [r1, sl, lsl #2]
  408be2:	f04f 0214 	mov.w	r2, #20
  408be6:	f648 1341 	movw	r3, #35137	; 0x8941
  408bea:	f2c0 0340 	movt	r3, #64	; 0x40
  408bee:	4798      	blx	r3
			
			nvm_write_block(authBuf,
  408bf0:	f108 0214 	add.w	r2, r8, #20
  408bf4:	a801      	add	r0, sp, #4
  408bf6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
  408bfa:	f04f 0214 	mov.w	r2, #20
  408bfe:	47a8      	blx	r5
							nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyAuth));

			// update valid flag for handleSlot
			nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_VALID);
  408c00:	f854 0028 	ldr.w	r0, [r4, r8, lsl #2]
  408c04:	f04f 0101 	mov.w	r1, #1
  408c08:	f248 5339 	movw	r3, #34105	; 0x8539
  408c0c:	f2c0 0340 	movt	r3, #64	; 0x40
  408c10:	4798      	blx	r3
  408c12:	e00c      	b.n	408c2e <saveKeyHandle+0xa6>
  408c14:	f104 0401 	add.w	r4, r4, #1
  408c18:	46a0      	mov	r8, r4
  408c1a:	b2e7      	uxtb	r7, r4
  408c1c:	f106 0504 	add.w	r5, r6, #4
	
	
	
	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
	{
		if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  408c20:	6870      	ldr	r0, [r6, #4]
  408c22:	47c8      	blx	r9
  408c24:	2801      	cmp	r0, #1
  408c26:	d006      	beq.n	408c36 <saveKeyHandle+0xae>
  408c28:	e7c2      	b.n	408bb0 <saveKeyHandle+0x28>

			return handleSlot;
		}
	}	
	
	return 0xFF;	// no available handleSlots
  408c2a:	f04f 07ff 	mov.w	r7, #255	; 0xff
}
  408c2e:	4638      	mov	r0, r7
  408c30:	b007      	add	sp, #28
  408c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c36:	f104 0401 	add.w	r4, r4, #1
// 	}
// 	return 0xFF;	// no available handleSlots
	
	
	
	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  408c3a:	2c14      	cmp	r4, #20
  408c3c:	d1b0      	bne.n	408ba0 <saveKeyHandle+0x18>
  408c3e:	e7f4      	b.n	408c2a <saveKeyHandle+0xa2>
  408c40:	200010a4 	.word	0x200010a4

00408c44 <keySlotValid>:

	return keySize;
}

bool keySlotValid(uint8_t keySlot)
{
  408c44:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == KEY_VALID)
// 	return true;
// 	else
// 	return false;

	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == KEY_VALID)
  408c46:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408c4e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408c52:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408c56:	f2c0 0140 	movt	r1, #64	; 0x40
  408c5a:	4788      	blx	r1
		return true;
	else
		return false;

}
  408c5c:	2801      	cmp	r0, #1
  408c5e:	bf14      	ite	ne
  408c60:	2000      	movne	r0, #0
  408c62:	2001      	moveq	r0, #1
  408c64:	bd08      	pop	{r3, pc}
  408c66:	bf00      	nop

00408c68 <getKeyFromEE>:
	printf("\r\nwriting done!");
	
}
/*****************************************************************************/
uint16_t getKeyFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  408c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c6a:	4604      	mov	r4, r0
  408c6c:	460e      	mov	r6, r1
// 		keySize = eeprom_read_word(&keyStore[keySlot].keySize);
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, keySize);
// 	}
// 	else keySize = 0;

	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == KEY_VALID)
  408c6e:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408c76:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408c7a:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408c7e:	f2c0 0140 	movt	r1, #64	; 0x40
  408c82:	4788      	blx	r1
  408c84:	2801      	cmp	r0, #1
  408c86:	d117      	bne.n	408cb8 <getKeyFromEE+0x50>
	{
		keySize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  408c88:	f241 17a0 	movw	r7, #4512	; 0x11a0
  408c8c:	f2c2 0700 	movt	r7, #8192	; 0x2000
  408c90:	eb07 0084 	add.w	r0, r7, r4, lsl #2
  408c94:	6940      	ldr	r0, [r0, #20]
  408c96:	f648 1299 	movw	r2, #35225	; 0x8999
  408c9a:	f2c0 0240 	movt	r2, #64	; 0x40
  408c9e:	4790      	blx	r2
  408ca0:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], keySize);
  408ca2:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  408ca6:	4630      	mov	r0, r6
  408ca8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  408caa:	462a      	mov	r2, r5
  408cac:	f648 1341 	movw	r3, #35137	; 0x8941
  408cb0:	f2c0 0340 	movt	r3, #64	; 0x40
  408cb4:	4798      	blx	r3
  408cb6:	e001      	b.n	408cbc <getKeyFromEE+0x54>
	}
	else keySize = 0;
  408cb8:	f04f 0500 	mov.w	r5, #0


	return keySize;
}
  408cbc:	4628      	mov	r0, r5
  408cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00408cc0 <sigSlotValid>:

	return signSize;
}
/*****************************************************************************/
bool sigSlotValid(uint8_t keySlot)
{
  408cc0:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == SIGN_VALID)
// 	return true;
// 	else
// 	return false;
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == SIGN_VALID)
  408cc2:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408cca:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408cce:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408cd2:	f2c0 0140 	movt	r1, #64	; 0x40
  408cd6:	4788      	blx	r1
	return true;
	else
	return false;	
}
  408cd8:	2803      	cmp	r0, #3
  408cda:	bf14      	ite	ne
  408cdc:	2000      	movne	r0, #0
  408cde:	2001      	moveq	r0, #1
  408ce0:	bd08      	pop	{r3, pc}
  408ce2:	bf00      	nop

00408ce4 <getSigFromEE>:

	printf("\r\nwriting done!");
}
/*****************************************************************************/
uint16_t getSigFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  408ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408ce6:	4604      	mov	r4, r0
  408ce8:	460e      	mov	r6, r1
// 		signSize = eeprom_read_word(&keyStore[keySlot].keySize);
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, signSize);
// 	}
// 	else signSize = 0;
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == SIGN_VALID)
  408cea:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408cf2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408cf6:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408cfa:	f2c0 0140 	movt	r1, #64	; 0x40
  408cfe:	4788      	blx	r1
  408d00:	2803      	cmp	r0, #3
  408d02:	d117      	bne.n	408d34 <getSigFromEE+0x50>
	{
		signSize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  408d04:	f241 17a0 	movw	r7, #4512	; 0x11a0
  408d08:	f2c2 0700 	movt	r7, #8192	; 0x2000
  408d0c:	eb07 0084 	add.w	r0, r7, r4, lsl #2
  408d10:	6940      	ldr	r0, [r0, #20]
  408d12:	f648 1299 	movw	r2, #35225	; 0x8999
  408d16:	f2c0 0240 	movt	r2, #64	; 0x40
  408d1a:	4790      	blx	r2
  408d1c:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], signSize);
  408d1e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  408d22:	4630      	mov	r0, r6
  408d24:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  408d26:	462a      	mov	r2, r5
  408d28:	f648 1341 	movw	r3, #35137	; 0x8941
  408d2c:	f2c0 0340 	movt	r3, #64	; 0x40
  408d30:	4798      	blx	r3
  408d32:	e001      	b.n	408d38 <getSigFromEE+0x54>
	}
	else signSize = 0;	
  408d34:	f04f 0500 	mov.w	r5, #0
	

	return signSize;
}
  408d38:	4628      	mov	r0, r5
  408d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00408d3c <blobSlotValid>:

	return blobSize;
}
/*****************************************************************************/
bool blobSlotValid(uint8_t keySlot)
{
  408d3c:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == BLOB_VALID)
// 		return true;
// 	else
// 		return false;	
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == BLOB_VALID)
  408d3e:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408d46:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408d4a:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408d4e:	f2c0 0140 	movt	r1, #64	; 0x40
  408d52:	4788      	blx	r1
		return true;
	else
		return false;
}
  408d54:	2802      	cmp	r0, #2
  408d56:	bf14      	ite	ne
  408d58:	2000      	movne	r0, #0
  408d5a:	2001      	moveq	r0, #1
  408d5c:	bd08      	pop	{r3, pc}
  408d5e:	bf00      	nop

00408d60 <getBlobFromEE>:
	printf("\r\nwriting done!");

}
/*****************************************************************************/
uint16_t getBlobFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  408d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408d62:	4604      	mov	r4, r0
  408d64:	460e      	mov	r6, r1
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, blobSize);
// 	}
// 	else blobSize = 0;


	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == BLOB_VALID)
  408d66:	f241 13a0 	movw	r3, #4512	; 0x11a0
  408d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408d6e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  408d72:	f648 11b9 	movw	r1, #35257	; 0x89b9
  408d76:	f2c0 0140 	movt	r1, #64	; 0x40
  408d7a:	4788      	blx	r1
  408d7c:	2802      	cmp	r0, #2
  408d7e:	d117      	bne.n	408db0 <getBlobFromEE+0x50>
	{
		blobSize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  408d80:	f241 17a0 	movw	r7, #4512	; 0x11a0
  408d84:	f2c2 0700 	movt	r7, #8192	; 0x2000
  408d88:	eb07 0084 	add.w	r0, r7, r4, lsl #2
  408d8c:	6940      	ldr	r0, [r0, #20]
  408d8e:	f648 1299 	movw	r2, #35225	; 0x8999
  408d92:	f2c0 0240 	movt	r2, #64	; 0x40
  408d96:	4790      	blx	r2
  408d98:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], blobSize);
  408d9a:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  408d9e:	4630      	mov	r0, r6
  408da0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  408da2:	462a      	mov	r2, r5
  408da4:	f648 1341 	movw	r3, #35137	; 0x8941
  408da8:	f2c0 0340 	movt	r3, #64	; 0x40
  408dac:	4798      	blx	r3
  408dae:	e001      	b.n	408db4 <getBlobFromEE+0x54>
	}
	else blobSize = 0;
  408db0:	f04f 0500 	mov.w	r5, #0

	return blobSize;
}
  408db4:	4628      	mov	r0, r5
  408db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00408db8 <twi_init>:

#endif


void twi_init(void)
{
  408db8:	b500      	push	{lr}
  408dba:	b085      	sub	sp, #20
	twi_options_t opt = {
  408dbc:	f04f 0300 	mov.w	r3, #0
  408dc0:	9303      	str	r3, [sp, #12]
  408dc2:	f44f 6060 	mov.w	r0, #3584	; 0xe00
  408dc6:	f2c0 7027 	movt	r0, #1831	; 0x727
  408dca:	9001      	str	r0, [sp, #4]
  408dcc:	f44f 51d4 	mov.w	r1, #6784	; 0x1a80
  408dd0:	f2c0 0106 	movt	r1, #6
  408dd4:	9102      	str	r1, [sp, #8]
  408dd6:	f04f 0229 	mov.w	r2, #41	; 0x29
  408dda:	f88d 200c 	strb.w	r2, [sp, #12]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  408dde:	f04f 0013 	mov.w	r0, #19
  408de2:	f641 33f5 	movw	r3, #7157	; 0x1bf5
  408de6:	f2c0 0340 	movt	r3, #64	; 0x40
  408dea:	4798      	blx	r3
#endif
	} else {
		// Do Nothing
	}

	return (twi_master_init(p_twi, p_opt));
  408dec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  408df0:	f2c4 0001 	movt	r0, #16385	; 0x4001
  408df4:	a901      	add	r1, sp, #4
  408df6:	f242 0201 	movw	r2, #8193	; 0x2001
  408dfa:	f2c0 0240 	movt	r2, #64	; 0x40
  408dfe:	4790      	blx	r2
		.master_clk = sysclk_get_cpu_hz(),
		.speed = TWI_CLK,
		.chip  = TPM_DEVICE_ADDRESS
	};

	if (twi_master_setup(TPM_TWI_MODULE, &opt) != TWI_SUCCESS) {
  408e00:	b100      	cbz	r0, 408e04 <twi_init+0x4c>
  408e02:	e7fe      	b.n	408e02 <twi_init+0x4a>
		/* to-do, error handling */
		while(1);
	}

}
  408e04:	b005      	add	sp, #20
  408e06:	bd00      	pop	{pc}

00408e08 <dumpXferBuf>:

//-----------------------------------------------------------------------------
void dumpXferBuf(void)
{
  408e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t	i;

	for(i=0; i < numBytes; i++)
  408e0c:	f642 33a2 	movw	r3, #11170	; 0x2ba2
  408e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
  408e14:	8818      	ldrh	r0, [r3, #0]
  408e16:	b318      	cbz	r0, 408e60 <dumpXferBuf+0x58>
  408e18:	f04f 0400 	mov.w	r4, #0
	{
		if(!(i % 16))
		{
			printf("\r\n");
  408e1c:	f64e 58e0 	movw	r8, #60896	; 0xede0
  408e20:	f2c0 0840 	movt	r8, #64	; 0x40
  408e24:	f649 1575 	movw	r5, #39285	; 0x9975
  408e28:	f2c0 0540 	movt	r5, #64	; 0x40
		}
		printf("%02X ", xferBuf[i] );
  408e2c:	f24e 37dc 	movw	r7, #58332	; 0xe3dc
  408e30:	f2c0 0740 	movt	r7, #64	; 0x40
  408e34:	f242 4648 	movw	r6, #9288	; 0x2448
  408e38:	f2c2 0600 	movt	r6, #8192	; 0x2000
{
	uint16_t	i;

	for(i=0; i < numBytes; i++)
	{
		if(!(i % 16))
  408e3c:	f014 0f0f 	tst.w	r4, #15
  408e40:	d101      	bne.n	408e46 <dumpXferBuf+0x3e>
		{
			printf("\r\n");
  408e42:	4640      	mov	r0, r8
  408e44:	47a8      	blx	r5
		}
		printf("%02X ", xferBuf[i] );
  408e46:	4638      	mov	r0, r7
  408e48:	5d31      	ldrb	r1, [r6, r4]
  408e4a:	47a8      	blx	r5
//-----------------------------------------------------------------------------
void dumpXferBuf(void)
{
	uint16_t	i;

	for(i=0; i < numBytes; i++)
  408e4c:	f104 0401 	add.w	r4, r4, #1
  408e50:	b2a4      	uxth	r4, r4
  408e52:	f642 31a2 	movw	r1, #11170	; 0x2ba2
  408e56:	f2c2 0100 	movt	r1, #8192	; 0x2000
  408e5a:	880a      	ldrh	r2, [r1, #0]
  408e5c:	42a2      	cmp	r2, r4
  408e5e:	d8ed      	bhi.n	408e3c <dumpXferBuf+0x34>
		{
			printf("\r\n");
		}
		printf("%02X ", xferBuf[i] );
	}
	printf("\r\n");
  408e60:	f64e 50e0 	movw	r0, #60896	; 0xede0
  408e64:	f2c0 0040 	movt	r0, #64	; 0x40
  408e68:	f649 1375 	movw	r3, #39285	; 0x9975
  408e6c:	f2c0 0340 	movt	r3, #64	; 0x40
  408e70:	4798      	blx	r3
  408e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408e76:	bf00      	nop

00408e78 <logStartTries>:
}
//-----------------------------------------------------------------------------
void logStartTries(uint8_t numTries)
{
  408e78:	b508      	push	{r3, lr}
  408e7a:	4601      	mov	r1, r0
	printf("%d tries\r\n", numTries);
  408e7c:	f64f 0088 	movw	r0, #63624	; 0xf888
  408e80:	f2c0 0040 	movt	r0, #64	; 0x40
  408e84:	f649 1375 	movw	r3, #39285	; 0x9975
  408e88:	f2c0 0340 	movt	r3, #64	; 0x40
  408e8c:	4798      	blx	r3
  408e8e:	bd08      	pop	{r3, pc}

00408e90 <sendCommand>:
#endif

//-----------------------------------------------------------------------------
void sendCommand(	responseAction 	wantResponse,
					logAction 		wantLog)
{
  408e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408e94:	b08a      	sub	sp, #40	; 0x28
  408e96:	4680      	mov	r8, r0
  408e98:	460f      	mov	r7, r1
	static bool firstTime = true;
	
#endif		

	/* show what we're sending */
	if(wantLog == getLog)
  408e9a:	2901      	cmp	r1, #1
  408e9c:	d10d      	bne.n	408eba <sendCommand+0x2a>
	{
		printf("\r\nto TPM:");
  408e9e:	f64f 0094 	movw	r0, #63636	; 0xf894
  408ea2:	f2c0 0040 	movt	r0, #64	; 0x40
  408ea6:	f649 1375 	movw	r3, #39285	; 0x9975
  408eaa:	f2c0 0340 	movt	r3, #64	; 0x40
  408eae:	4798      	blx	r3
		dumpXferBuf();
  408eb0:	f648 6009 	movw	r0, #36361	; 0x8e09
  408eb4:	f2c0 0040 	movt	r0, #64	; 0x40
  408eb8:	4780      	blx	r0
		
		
	}
	
	/* notify user about takeownFunc's key generation */
	if(xferBuf[9] == 0x0D)
  408eba:	f242 4148 	movw	r1, #9288	; 0x2448
  408ebe:	f2c2 0100 	movt	r1, #8192	; 0x2000
  408ec2:	7a4a      	ldrb	r2, [r1, #9]
  408ec4:	2a0d      	cmp	r2, #13
  408ec6:	d108      	bne.n	408eda <sendCommand+0x4a>
	{
		printf("\r\nPlease wait. Generating SRK ...");	
  408ec8:	f64f 00a0 	movw	r0, #63648	; 0xf8a0
  408ecc:	f2c0 0040 	movt	r0, #64	; 0x40
  408ed0:	f649 1475 	movw	r4, #39285	; 0x9975
  408ed4:	f2c0 0440 	movt	r4, #64	; 0x40
  408ed8:	47a0      	blx	r4
	}

	/* notify user about createWrapFunc's key generation */
	if(xferBuf[9] == 0x1f)
  408eda:	f242 4548 	movw	r5, #9288	; 0x2448
  408ede:	f2c2 0500 	movt	r5, #8192	; 0x2000
  408ee2:	7a6e      	ldrb	r6, [r5, #9]
  408ee4:	2e1f      	cmp	r6, #31
  408ee6:	d108      	bne.n	408efa <sendCommand+0x6a>
	{
		printf("\r\nPlease wait. Generating key ...");
  408ee8:	f64f 00c4 	movw	r0, #63684	; 0xf8c4
  408eec:	f2c0 0040 	movt	r0, #64	; 0x40
  408ef0:	f649 1375 	movw	r3, #39285	; 0x9975
  408ef4:	f2c0 0340 	movt	r3, #64	; 0x40
  408ef8:	4798      	blx	r3

   /* get the TPM's attention */
	i = 0;

	/* Configure the data packet to be transmitted */
	packet_tx.chip        = TPM_DEVICE_ADDRESS;
  408efa:	f04f 0029 	mov.w	r0, #41	; 0x29
  408efe:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
	packet_tx.addr[0]     = 0x00;
  408f02:	f04f 0400 	mov.w	r4, #0
  408f06:	f88d 4014 	strb.w	r4, [sp, #20]
	packet_tx.addr[1]     = 0x00;
  408f0a:	f88d 4015 	strb.w	r4, [sp, #21]
	packet_tx.addr_length = 0x00;
  408f0e:	9406      	str	r4, [sp, #24]
	packet_tx.buffer      = xferBuf;
  408f10:	f242 4148 	movw	r1, #9288	; 0x2448
  408f14:	f2c2 0100 	movt	r1, #8192	; 0x2000
  408f18:	9107      	str	r1, [sp, #28]
	packet_tx.length      = numBytes;	
  408f1a:	f642 32a2 	movw	r2, #11170	; 0x2ba2
  408f1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
  408f22:	8815      	ldrh	r5, [r2, #0]
  408f24:	9508      	str	r5, [sp, #32]

	do{
		retCode =0;
		/* IIC command */
		retCode = twi_master_write(TPM_TWI_MODULE, &packet_tx);							
  408f26:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  408f2a:	f2c4 0501 	movt	r5, #16385	; 0x4001
  408f2e:	f641 7625 	movw	r6, #7973	; 0x1f25
  408f32:	f2c0 0640 	movt	r6, #64	; 0x40
  408f36:	4628      	mov	r0, r5
  408f38:	a905      	add	r1, sp, #20
  408f3a:	47b0      	blx	r6
		i++;
  408f3c:	f104 0401 	add.w	r4, r4, #1
  408f40:	b2a4      	uxth	r4, r4
		
		asm("nop");
  408f42:	bf00      	nop
		/* give POLL_NUM tries... */	 
	} while((retCode != TWI_SUCCESS) && (i < POLL_NUM));
  408f44:	b148      	cbz	r0, 408f5a <sendCommand+0xca>
	packet_tx.length      = numBytes;	

	do{
		retCode =0;
		/* IIC command */
		retCode = twi_master_write(TPM_TWI_MODULE, &packet_tx);							
  408f46:	4628      	mov	r0, r5
  408f48:	a905      	add	r1, sp, #20
  408f4a:	47b0      	blx	r6
		i++;
  408f4c:	f104 0401 	add.w	r4, r4, #1
  408f50:	b2a4      	uxth	r4, r4
		
		asm("nop");
  408f52:	bf00      	nop
		/* give POLL_NUM tries... */	 
	} while((retCode != TWI_SUCCESS) && (i < POLL_NUM));
  408f54:	2800      	cmp	r0, #0
  408f56:	f040 80a1 	bne.w	40909c <sendCommand+0x20c>

#ifndef NO_STARTBIT_LOG
	if(i > 1)
  408f5a:	2c01      	cmp	r4, #1
  408f5c:	d91a      	bls.n	408f94 <sendCommand+0x104>
	{
		printf("\r\nfirst write startBit took ");
  408f5e:	f64f 00e8 	movw	r0, #63720	; 0xf8e8
  408f62:	f2c0 0040 	movt	r0, #64	; 0x40
  408f66:	f649 1375 	movw	r3, #39285	; 0x9975
  408f6a:	f2c0 0340 	movt	r3, #64	; 0x40
  408f6e:	4798      	blx	r3
		logStartTries(i);
  408f70:	b2e0      	uxtb	r0, r4
  408f72:	f648 6179 	movw	r1, #36473	; 0x8e79
  408f76:	f2c0 0140 	movt	r1, #64	; 0x40
  408f7a:	4788      	blx	r1
		if(i == POLL_NUM)
  408f7c:	2c64      	cmp	r4, #100	; 0x64
  408f7e:	d109      	bne.n	408f94 <sendCommand+0x104>
		{
			printf("aborting (xmit ACK 1)\r\n");
  408f80:	f64f 1008 	movw	r0, #63752	; 0xf908
  408f84:	f2c0 0040 	movt	r0, #64	; 0x40
  408f88:	f649 1175 	movw	r1, #39285	; 0x9975
  408f8c:	f2c0 0140 	movt	r1, #64	; 0x40
  408f90:	4788      	blx	r1
  408f92:	e075      	b.n	409080 <sendCommand+0x1f0>
		}
	}
#endif


	if(wantResponse == getResponse)
  408f94:	f1b8 0f01 	cmp.w	r8, #1
  408f98:	d172      	bne.n	409080 <sendCommand+0x1f0>
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  408f9a:	f642 34a2 	movw	r4, #11170	; 0x2ba2
  408f9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
  408fa2:	8826      	ldrh	r6, [r4, #0]
  408fa4:	b1d6      	cbz	r6, 408fdc <sendCommand+0x14c>
			xferBuf[i]=0;
  408fa6:	f242 4048 	movw	r0, #9288	; 0x2448
  408faa:	f2c2 0000 	movt	r0, #8192	; 0x2000
  408fae:	f04f 0200 	mov.w	r2, #0
  408fb2:	4613      	mov	r3, r2
  408fb4:	f106 35ff 	add.w	r5, r6, #4294967295
  408fb8:	f005 0101 	and.w	r1, r5, #1
  408fbc:	1814      	adds	r4, r2, r0
  408fbe:	7022      	strb	r2, [r4, #0]

	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  408fc0:	f103 0301 	add.w	r3, r3, #1
  408fc4:	2e01      	cmp	r6, #1
  408fc6:	d85e      	bhi.n	409086 <sendCommand+0x1f6>
  408fc8:	e008      	b.n	408fdc <sendCommand+0x14c>
			xferBuf[i]=0;
  408fca:	541a      	strb	r2, [r3, r0]

	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  408fcc:	f103 0301 	add.w	r3, r3, #1
			xferBuf[i]=0;
  408fd0:	541a      	strb	r2, [r3, r0]
  408fd2:	f103 0301 	add.w	r3, r3, #1

	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  408fd6:	b29d      	uxth	r5, r3
  408fd8:	42ae      	cmp	r6, r5
  408fda:	d8f6      	bhi.n	408fca <sendCommand+0x13a>
		 * command execution production 
		 * code would want to have 
		 * (multiple-level) timeouts here
		 */
		do{
			retCode = twi_probe(TPM_TWI_MODULE, TPM_DEVICE_ADDRESS);	
  408fdc:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  408fe0:	f2c4 0401 	movt	r4, #16385	; 0x4001
  408fe4:	f04f 0629 	mov.w	r6, #41	; 0x29
  408fe8:	f641 75c5 	movw	r5, #8133	; 0x1fc5
  408fec:	f2c0 0540 	movt	r5, #64	; 0x40
  408ff0:	4620      	mov	r0, r4
  408ff2:	4631      	mov	r1, r6
  408ff4:	47a8      	blx	r5
		} while(retCode != PASS);
  408ff6:	2800      	cmp	r0, #0
  408ff8:	d1fa      	bne.n	408ff0 <sendCommand+0x160>


		/* Configure the data packet to be received */
		packet_rx.chip        = packet_tx.chip;
  408ffa:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  408ffe:	f88d 0010 	strb.w	r0, [sp, #16]
		packet_rx.addr[0]     = 0x00;
  409002:	f04f 0200 	mov.w	r2, #0
  409006:	f88d 2000 	strb.w	r2, [sp]
		packet_rx.addr[1]     = 0x00;
  40900a:	f88d 2001 	strb.w	r2, [sp, #1]
		packet_rx.addr_length = 0x00;
  40900e:	9201      	str	r2, [sp, #4]
		packet_rx.buffer      = xferBuf;
  409010:	f242 4348 	movw	r3, #9288	; 0x2448
  409014:	f2c2 0300 	movt	r3, #8192	; 0x2000
  409018:	9302      	str	r3, [sp, #8]
		packet_rx.length      = TPM_HEADER_SIZE;
  40901a:	f04f 010a 	mov.w	r1, #10
  40901e:	9103      	str	r1, [sp, #12]

		twi_master_read_tpm(TPM_TWI_MODULE, &packet_rx);
  409020:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  409024:	f2c4 0001 	movt	r0, #16385	; 0x4001
  409028:	4669      	mov	r1, sp
  40902a:	f641 6225 	movw	r2, #7717	; 0x1e25
  40902e:	f2c0 0240 	movt	r2, #64	; 0x40
  409032:	4790      	blx	r2


		if( (numBytes > 1023) || (numBytes < 10) )
  409034:	f642 30a2 	movw	r0, #11170	; 0x2ba2
  409038:	f2c2 0000 	movt	r0, #8192	; 0x2000
  40903c:	8801      	ldrh	r1, [r0, #0]
  40903e:	f1a1 030a 	sub.w	r3, r1, #10
  409042:	b29a      	uxth	r2, r3
  409044:	f240 30f5 	movw	r0, #1013	; 0x3f5
  409048:	4282      	cmp	r2, r0
  40904a:	d909      	bls.n	409060 <sendCommand+0x1d0>
		{
			/* something's wrong!! */
			printf("bad paramSize(%d)\r\n",numBytes);
  40904c:	f64f 1020 	movw	r0, #63776	; 0xf920
  409050:	f2c0 0040 	movt	r0, #64	; 0x40
  409054:	f649 1275 	movw	r2, #39285	; 0x9975
  409058:	f2c0 0240 	movt	r2, #64	; 0x40
  40905c:	4790      	blx	r2
  40905e:	e00f      	b.n	409080 <sendCommand+0x1f0>
			return;	
		}

		/* show what we got */
		if(wantLog == getLog)
  409060:	2f01      	cmp	r7, #1
  409062:	d10d      	bne.n	409080 <sendCommand+0x1f0>
		{
			printf("\r\nfrom TPM:");
  409064:	f64f 1034 	movw	r0, #63796	; 0xf934
  409068:	f2c0 0040 	movt	r0, #64	; 0x40
  40906c:	f649 1175 	movw	r1, #39285	; 0x9975
  409070:	f2c0 0140 	movt	r1, #64	; 0x40
  409074:	4788      	blx	r1
			dumpXferBuf();
  409076:	f648 6309 	movw	r3, #36361	; 0x8e09
  40907a:	f2c0 0340 	movt	r3, #64	; 0x40
  40907e:	4798      	blx	r3
	spi_master_transfer(&cmd_buffer[0],&resp_buffer[0],  0x01);
	
	
#endif

}
  409080:	b00a      	add	sp, #40	; 0x28
  409082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409086:	b20d      	sxth	r5, r1
  409088:	2d00      	cmp	r5, #0
  40908a:	d09e      	beq.n	408fca <sendCommand+0x13a>
	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
			xferBuf[i]=0;
  40908c:	1819      	adds	r1, r3, r0
  40908e:	700a      	strb	r2, [r1, #0]
  409090:	f103 0301 	add.w	r3, r3, #1

	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  409094:	b29c      	uxth	r4, r3
  409096:	42a6      	cmp	r6, r4
  409098:	d897      	bhi.n	408fca <sendCommand+0x13a>
  40909a:	e79f      	b.n	408fdc <sendCommand+0x14c>
		retCode = twi_master_write(TPM_TWI_MODULE, &packet_tx);							
		i++;
		
		asm("nop");
		/* give POLL_NUM tries... */	 
	} while((retCode != TWI_SUCCESS) && (i < POLL_NUM));
  40909c:	2c64      	cmp	r4, #100	; 0x64
  40909e:	f47f af4a 	bne.w	408f36 <sendCommand+0xa6>
  4090a2:	e75c      	b.n	408f5e <sendCommand+0xce>

004090a4 <menuHandler>:
#include "tpm_demo.h"
#include "commandFuncs.h"


uint8_t menuHandler(void)
{
  4090a4:	b570      	push	{r4, r5, r6, lr}
  4090a6:	b082      	sub	sp, #8
	uint8_t	option;
	printf("\033[2J" );	// clear VT-100 screen
  4090a8:	f64f 1640 	movw	r6, #63808	; 0xf940
  4090ac:	f2c0 0640 	movt	r6, #64	; 0x40
  4090b0:	4630      	mov	r0, r6
  4090b2:	f649 1475 	movw	r4, #39285	; 0x9975
  4090b6:	f2c0 0440 	movt	r4, #64	; 0x40
  4090ba:	47a0      	blx	r4
	printf("\033[H"  );	// home cursor
  4090bc:	f64f 1548 	movw	r5, #63816	; 0xf948
  4090c0:	f2c0 0540 	movt	r5, #64	; 0x40
  4090c4:	4628      	mov	r0, r5
  4090c6:	47a0      	blx	r4

	printf("\033[2J" );	// clear VT-100 screen
  4090c8:	4630      	mov	r0, r6
  4090ca:	47a0      	blx	r4
	printf("\033[H"  );	// home cursor
  4090cc:	4628      	mov	r0, r5
  4090ce:	47a0      	blx	r4

#ifdef TWI_INTERFACE
	printf("\r\n    TWI Demo for TPM - Version 2.0" );
  4090d0:	f64f 104c 	movw	r0, #63820	; 0xf94c
  4090d4:	f2c0 0040 	movt	r0, #64	; 0x40
  4090d8:	47a0      	blx	r4
	printf("\r\n   (for 3204/3205 TWI protocol only)" );
  4090da:	f64f 1074 	movw	r0, #63860	; 0xf974
  4090de:	f2c0 0040 	movt	r0, #64	; 0x40
  4090e2:	47a0      	blx	r4
#else
	printf("\r\n    SPI Demo for TPM - Version 2.0" );
	printf("\r\n (for AT97SSC3205P SPI protocol only)" );
#endif
	
	printf("\r\n" );
  4090e4:	f64e 55e0 	movw	r5, #60896	; 0xede0
  4090e8:	f2c0 0540 	movt	r5, #64	; 0x40
  4090ec:	4628      	mov	r0, r5
  4090ee:	47a0      	blx	r4
	printf("\r\navailable commands:" );
  4090f0:	f64f 109c 	movw	r0, #63900	; 0xf99c
  4090f4:	f2c0 0040 	movt	r0, #64	; 0x40
  4090f8:	47a0      	blx	r4
	printf("\r\n\r\n" );
  4090fa:	f64f 10b4 	movw	r0, #63924	; 0xf9b4
  4090fe:	f2c0 0040 	movt	r0, #64	; 0x40
  409102:	47a0      	blx	r4
	printf("\r\n1  TPM_Startup(ST_CLEAR)" );
  409104:	f64f 10bc 	movw	r0, #63932	; 0xf9bc
  409108:	f2c0 0040 	movt	r0, #64	; 0x40
  40910c:	47a0      	blx	r4
	printf("\r\n2  TPM_ContinueSelfTest" );
  40910e:	f64f 10d8 	movw	r0, #63960	; 0xf9d8
  409112:	f2c0 0040 	movt	r0, #64	; 0x40
  409116:	47a0      	blx	r4
	printf("\r\n3  TPM_CreateEKPair" );
  409118:	f64f 10f4 	movw	r0, #63988	; 0xf9f4
  40911c:	f2c0 0040 	movt	r0, #64	; 0x40
  409120:	47a0      	blx	r4
	printf("\r\n4  TPM_TakeOwnerShip (sequence)" );
  409122:	f64f 200c 	movw	r0, #64012	; 0xfa0c
  409126:	f2c0 0040 	movt	r0, #64	; 0x40
  40912a:	47a0      	blx	r4
	printf("\r\n5  TPM_CreateWrapKey (sequence)" );
  40912c:	f64f 2030 	movw	r0, #64048	; 0xfa30
  409130:	f2c0 0040 	movt	r0, #64	; 0x40
  409134:	47a0      	blx	r4
	printf("\r\n6  TPM_Loadkey (sequence)" );
  409136:	f64f 2054 	movw	r0, #64084	; 0xfa54
  40913a:	f2c0 0040 	movt	r0, #64	; 0x40
  40913e:	47a0      	blx	r4
	printf("\r\n7  TPM_Seal (sequence)" );
  409140:	f64f 2070 	movw	r0, #64112	; 0xfa70
  409144:	f2c0 0040 	movt	r0, #64	; 0x40
  409148:	47a0      	blx	r4
	printf("\r\na  TPM_UnSeal (sequence)" );
  40914a:	f64f 208c 	movw	r0, #64140	; 0xfa8c
  40914e:	f2c0 0040 	movt	r0, #64	; 0x40
  409152:	47a0      	blx	r4
	printf("\r\nb  TPM_Sign (sequence)" );
  409154:	f64f 20a8 	movw	r0, #64168	; 0xfaa8
  409158:	f2c0 0040 	movt	r0, #64	; 0x40
  40915c:	47a0      	blx	r4
	printf("\r\nc  TPM_VerifySign (sequence)" );
  40915e:	f64f 20c4 	movw	r0, #64196	; 0xfac4
  409162:	f2c0 0040 	movt	r0, #64	; 0x40
  409166:	47a0      	blx	r4
	printf("\r\nd  TPM_GetPubKey" );
  409168:	f64f 20e4 	movw	r0, #64228	; 0xfae4
  40916c:	f2c0 0040 	movt	r0, #64	; 0x40
  409170:	47a0      	blx	r4
	printf("\r\n" );
  409172:	4628      	mov	r0, r5
  409174:	47a0      	blx	r4
	printf("\r\nt  TPM_GetCapability (versionVal)" );
  409176:	f64f 20f8 	movw	r0, #64248	; 0xfaf8
  40917a:	f2c0 0040 	movt	r0, #64	; 0x40
  40917e:	47a0      	blx	r4
	printf("\r\nu  TPM_Reset (clears authSessions)" );
  409180:	f64f 301c 	movw	r0, #64284	; 0xfb1c
  409184:	f2c0 0040 	movt	r0, #64	; 0x40
  409188:	47a0      	blx	r4
	printf("\r\nv  TPM_FlushSpecifc - keyHandle" );
  40918a:	f64f 3044 	movw	r0, #64324	; 0xfb44
  40918e:	f2c0 0040 	movt	r0, #64	; 0x40
  409192:	47a0      	blx	r4
	printf("\r\nw  TPM_ForceClear (sequence)" );
  409194:	f64f 3068 	movw	r0, #64360	; 0xfb68
  409198:	f2c0 0040 	movt	r0, #64	; 0x40
  40919c:	47a0      	blx	r4
	printf("\r\nx  enable/activate TPM (sequence)" );
  40919e:	f64f 3088 	movw	r0, #64392	; 0xfb88
  4091a2:	f2c0 0040 	movt	r0, #64	; 0x40
  4091a6:	47a0      	blx	r4
	printf("\r\ny  disable/deactivate TPM (sequence)" );
  4091a8:	f64f 30ac 	movw	r0, #64428	; 0xfbac
  4091ac:	f2c0 0040 	movt	r0, #64	; 0x40
  4091b0:	47a0      	blx	r4
	printf("\r\nz  display known keys" );
  4091b2:	f64f 30d4 	movw	r0, #64468	; 0xfbd4
  4091b6:	f2c0 0040 	movt	r0, #64	; 0x40
  4091ba:	47a0      	blx	r4
	printf("\r\n" );
  4091bc:	4628      	mov	r0, r5
  4091be:	47a0      	blx	r4
	printf("\r\n" );
  4091c0:	4628      	mov	r0, r5
  4091c2:	47a0      	blx	r4
//	printf( "\r\nq)  quit demo                   ");

	printf("\r\n\r\nplease pick a command: ");
  4091c4:	f64f 30ec 	movw	r0, #64492	; 0xfbec
  4091c8:	f2c0 0040 	movt	r0, #64	; 0x40
  4091cc:	47a0      	blx	r4
    scanf( " %c", &option);
  4091ce:	f64f 4008 	movw	r0, #64520	; 0xfc08
  4091d2:	f2c0 0040 	movt	r0, #64	; 0x40
  4091d6:	f10d 0107 	add.w	r1, sp, #7
  4091da:	f649 13b5 	movw	r3, #39349	; 0x99b5
  4091de:	f2c0 0340 	movt	r3, #64	; 0x40
  4091e2:	4798      	blx	r3
	return option;
}
  4091e4:	f89d 0007 	ldrb.w	r0, [sp, #7]
  4091e8:	b002      	add	sp, #8
  4091ea:	bd70      	pop	{r4, r5, r6, pc}

004091ec <doCommand>:

void doCommand(uint8_t menuOption)
{
  4091ec:	b500      	push	{lr}
  4091ee:	b083      	sub	sp, #12
  4091f0:	f88d 0007 	strb.w	r0, [sp, #7]
	switch(menuOption) {
  4091f4:	4601      	mov	r1, r0
  4091f6:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
  4091fa:	2b49      	cmp	r3, #73	; 0x49
  4091fc:	f200 80fc 	bhi.w	4093f8 <doCommand+0x20c>
  409200:	e8df f013 	tbh	[pc, r3, lsl #1]
  409204:	0054004a 	.word	0x0054004a
  409208:	0068005e 	.word	0x0068005e
  40920c:	007c0072 	.word	0x007c0072
  409210:	00fa0086 	.word	0x00fa0086
  409214:	00fa00fa 	.word	0x00fa00fa
  409218:	00fa00fa 	.word	0x00fa00fa
  40921c:	00fa00fa 	.word	0x00fa00fa
  409220:	00fa00fa 	.word	0x00fa00fa
  409224:	009a0090 	.word	0x009a0090
  409228:	00ae00a4 	.word	0x00ae00a4
  40922c:	00fa00fa 	.word	0x00fa00fa
  409230:	00fa00fa 	.word	0x00fa00fa
  409234:	00fa00fa 	.word	0x00fa00fa
  409238:	00fa00fa 	.word	0x00fa00fa
  40923c:	00fa00fa 	.word	0x00fa00fa
  409240:	00fa00fa 	.word	0x00fa00fa
  409244:	00fa00fa 	.word	0x00fa00fa
  409248:	00b800fa 	.word	0x00b800fa
  40924c:	00cc00c2 	.word	0x00cc00c2
  409250:	00e000d6 	.word	0x00e000d6
  409254:	00f400ea 	.word	0x00f400ea
  409258:	00fa00fa 	.word	0x00fa00fa
  40925c:	00fa00fa 	.word	0x00fa00fa
  409260:	00fa00fa 	.word	0x00fa00fa
  409264:	009a0090 	.word	0x009a0090
  409268:	00ae00a4 	.word	0x00ae00a4
  40926c:	00fa00fa 	.word	0x00fa00fa
  409270:	00fa00fa 	.word	0x00fa00fa
  409274:	00fa00fa 	.word	0x00fa00fa
  409278:	00fa00fa 	.word	0x00fa00fa
  40927c:	00fa00fa 	.word	0x00fa00fa
  409280:	00fa00fa 	.word	0x00fa00fa
  409284:	00fa00fa 	.word	0x00fa00fa
  409288:	00b800fa 	.word	0x00b800fa
  40928c:	00cc00c2 	.word	0x00cc00c2
  409290:	00e000d6 	.word	0x00e000d6
  409294:	00f400ea 	.word	0x00f400ea
		case '1':
		commandHandler("TPM_Startup_Clear");
  409298:	f64f 400c 	movw	r0, #64524	; 0xfc0c
  40929c:	f2c0 0040 	movt	r0, #64	; 0x40
  4092a0:	f645 225d 	movw	r2, #23133	; 0x5a5d
  4092a4:	f2c0 0240 	movt	r2, #64	; 0x40
  4092a8:	4790      	blx	r2
		break;
  4092aa:	e0b9      	b.n	409420 <doCommand+0x234>
		case '2':
		commandHandler("contSelfTest");
  4092ac:	f64e 2000 	movw	r0, #59904	; 0xea00
  4092b0:	f2c0 0040 	movt	r0, #64	; 0x40
  4092b4:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4092b8:	f2c0 0140 	movt	r1, #64	; 0x40
  4092bc:	4788      	blx	r1
		break;
  4092be:	e0af      	b.n	409420 <doCommand+0x234>
		case '3':
		commandHandler("createEKPair");
  4092c0:	f64e 203c 	movw	r0, #59964	; 0xea3c
  4092c4:	f2c0 0040 	movt	r0, #64	; 0x40
  4092c8:	f645 235d 	movw	r3, #23133	; 0x5a5d
  4092cc:	f2c0 0340 	movt	r3, #64	; 0x40
  4092d0:	4798      	blx	r3
		break;
  4092d2:	e0a5      	b.n	409420 <doCommand+0x234>
		case '4':
		commandHandler("takeOwnership");
  4092d4:	f64e 20cc 	movw	r0, #60108	; 0xeacc
  4092d8:	f2c0 0040 	movt	r0, #64	; 0x40
  4092dc:	f645 225d 	movw	r2, #23133	; 0x5a5d
  4092e0:	f2c0 0240 	movt	r2, #64	; 0x40
  4092e4:	4790      	blx	r2
		break;
  4092e6:	e09b      	b.n	409420 <doCommand+0x234>
		case '5':
		commandHandler("createWrapKey");
  4092e8:	f64f 4020 	movw	r0, #64544	; 0xfc20
  4092ec:	f2c0 0040 	movt	r0, #64	; 0x40
  4092f0:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4092f4:	f2c0 0140 	movt	r1, #64	; 0x40
  4092f8:	4788      	blx	r1
		break;
  4092fa:	e091      	b.n	409420 <doCommand+0x234>
		case '6':
		commandHandler("loadKey");
  4092fc:	f64f 4030 	movw	r0, #64560	; 0xfc30
  409300:	f2c0 0040 	movt	r0, #64	; 0x40
  409304:	f645 235d 	movw	r3, #23133	; 0x5a5d
  409308:	f2c0 0340 	movt	r3, #64	; 0x40
  40930c:	4798      	blx	r3
		break;
  40930e:	e087      	b.n	409420 <doCommand+0x234>
		case '7':
		commandHandler("seal");
  409310:	f64f 4038 	movw	r0, #64568	; 0xfc38
  409314:	f2c0 0040 	movt	r0, #64	; 0x40
  409318:	f645 225d 	movw	r2, #23133	; 0x5a5d
  40931c:	f2c0 0240 	movt	r2, #64	; 0x40
  409320:	4790      	blx	r2
		break;
  409322:	e07d      	b.n	409420 <doCommand+0x234>
		case 'A':
		case 'a':
		commandHandler("unSeal");
  409324:	f64f 4040 	movw	r0, #64576	; 0xfc40
  409328:	f2c0 0040 	movt	r0, #64	; 0x40
  40932c:	f645 215d 	movw	r1, #23133	; 0x5a5d
  409330:	f2c0 0140 	movt	r1, #64	; 0x40
  409334:	4788      	blx	r1
		break;
  409336:	e073      	b.n	409420 <doCommand+0x234>
		
		case 'B':
		case 'b':
		commandHandler("sign");
  409338:	f64f 4048 	movw	r0, #64584	; 0xfc48
  40933c:	f2c0 0040 	movt	r0, #64	; 0x40
  409340:	f645 235d 	movw	r3, #23133	; 0x5a5d
  409344:	f2c0 0340 	movt	r3, #64	; 0x40
  409348:	4798      	blx	r3
		break;
  40934a:	e069      	b.n	409420 <doCommand+0x234>
		
		case 'C':
		case 'c':
		commandHandler("verifySign");
  40934c:	f64f 4050 	movw	r0, #64592	; 0xfc50
  409350:	f2c0 0040 	movt	r0, #64	; 0x40
  409354:	f645 225d 	movw	r2, #23133	; 0x5a5d
  409358:	f2c0 0240 	movt	r2, #64	; 0x40
  40935c:	4790      	blx	r2
		break;
  40935e:	e05f      	b.n	409420 <doCommand+0x234>
		
		case 'D':
		case 'd':
		commandHandler("getPubKey");
  409360:	f64e 3098 	movw	r0, #60312	; 0xeb98
  409364:	f2c0 0040 	movt	r0, #64	; 0x40
  409368:	f645 215d 	movw	r1, #23133	; 0x5a5d
  40936c:	f2c0 0140 	movt	r1, #64	; 0x40
  409370:	4788      	blx	r1
		break;
  409372:	e055      	b.n	409420 <doCommand+0x234>
		
		case 'T':
		case 't':
		commandHandler("getCap_versVal");
  409374:	f64f 405c 	movw	r0, #64604	; 0xfc5c
  409378:	f2c0 0040 	movt	r0, #64	; 0x40
  40937c:	f645 235d 	movw	r3, #23133	; 0x5a5d
  409380:	f2c0 0340 	movt	r3, #64	; 0x40
  409384:	4798      	blx	r3
		break;
  409386:	e04b      	b.n	409420 <doCommand+0x234>
		
		case 'U':
		case 'u':
		commandHandler("reset");
  409388:	f64f 406c 	movw	r0, #64620	; 0xfc6c
  40938c:	f2c0 0040 	movt	r0, #64	; 0x40
  409390:	f645 225d 	movw	r2, #23133	; 0x5a5d
  409394:	f2c0 0240 	movt	r2, #64	; 0x40
  409398:	4790      	blx	r2
		break;
  40939a:	e041      	b.n	409420 <doCommand+0x234>
		
		case 'V':
		case 'v':
		commandHandler("flushKey");
  40939c:	f64f 4074 	movw	r0, #64628	; 0xfc74
  4093a0:	f2c0 0040 	movt	r0, #64	; 0x40
  4093a4:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4093a8:	f2c0 0140 	movt	r1, #64	; 0x40
  4093ac:	4788      	blx	r1
		break;
  4093ae:	e037      	b.n	409420 <doCommand+0x234>
		
		case 'W':
		case 'w':
		commandHandler("forceClear");
  4093b0:	f64f 4080 	movw	r0, #64640	; 0xfc80
  4093b4:	f2c0 0040 	movt	r0, #64	; 0x40
  4093b8:	f645 235d 	movw	r3, #23133	; 0x5a5d
  4093bc:	f2c0 0340 	movt	r3, #64	; 0x40
  4093c0:	4798      	blx	r3
		break;
  4093c2:	e02d      	b.n	409420 <doCommand+0x234>
		
		case 'X':
		case 'x':
		commandHandler("physSetDeact_false");
  4093c4:	f64f 408c 	movw	r0, #64652	; 0xfc8c
  4093c8:	f2c0 0040 	movt	r0, #64	; 0x40
  4093cc:	f645 225d 	movw	r2, #23133	; 0x5a5d
  4093d0:	f2c0 0240 	movt	r2, #64	; 0x40
  4093d4:	4790      	blx	r2
		break;
  4093d6:	e023      	b.n	409420 <doCommand+0x234>
		
		case 'Y':
		case 'y':
		commandHandler("physDisable");
  4093d8:	f64f 40a0 	movw	r0, #64672	; 0xfca0
  4093dc:	f2c0 0040 	movt	r0, #64	; 0x40
  4093e0:	f645 215d 	movw	r1, #23133	; 0x5a5d
  4093e4:	f2c0 0140 	movt	r1, #64	; 0x40
  4093e8:	4788      	blx	r1
		break;
  4093ea:	e019      	b.n	409420 <doCommand+0x234>
		
		case 'Z':
		case 'z':
		showKnownKeys();
  4093ec:	f249 6005 	movw	r0, #38405	; 0x9605
  4093f0:	f2c0 0040 	movt	r0, #64	; 0x40
  4093f4:	4780      	blx	r0
		break;
  4093f6:	e013      	b.n	409420 <doCommand+0x234>
// 			break;
// 		case 'Y':
// 			commandHandler("terminateHandle1");
// 			break;
		default:
		printf("\r\nInvalid option: %c", menuOption);
  4093f8:	f64f 40ac 	movw	r0, #64684	; 0xfcac
  4093fc:	f2c0 0040 	movt	r0, #64	; 0x40
  409400:	f649 1375 	movw	r3, #39285	; 0x9975
  409404:	f2c0 0340 	movt	r3, #64	; 0x40
  409408:	4798      	blx	r3
		scanf("%c", &menuOption);
  40940a:	f24e 30ac 	movw	r0, #58284	; 0xe3ac
  40940e:	f2c0 0040 	movt	r0, #64	; 0x40
  409412:	f10d 0107 	add.w	r1, sp, #7
  409416:	f649 12b5 	movw	r2, #39349	; 0x99b5
  40941a:	f2c0 0240 	movt	r2, #64	; 0x40
  40941e:	4790      	blx	r2
	}
}
  409420:	b003      	add	sp, #12
  409422:	bd00      	pop	{pc}

00409424 <getRandomNum>:

}
/*****************************************************************************************************/
// uses 0xA5 if not real randoms
void getRandomNum(uint8_t *dest, uint16_t count, randType randFlag)
{
  409424:	b5f0      	push	{r4, r5, r6, r7, lr}
  409426:	b083      	sub	sp, #12
  409428:	468c      	mov	ip, r1
	uint8_t	randBuf[4];
	//uint16_t numBytes;

	if( randFlag == realRandom)
  40942a:	2a01      	cmp	r2, #1
  40942c:	d129      	bne.n	409482 <getRandomNum+0x5e>
	{
		for(numBytes = 0; numBytes+4 < count; numBytes+=4)
  40942e:	f642 31a2 	movw	r1, #11170	; 0x2ba2
  409432:	f2c2 0100 	movt	r1, #8192	; 0x2000
  409436:	f04f 0200 	mov.w	r2, #0
  40943a:	800a      	strh	r2, [r1, #0]
  40943c:	4666      	mov	r6, ip
  40943e:	f1bc 0f04 	cmp.w	ip, #4
  409442:	dd0f      	ble.n	409464 <getRandomNum+0x40>
  409444:	f04f 0304 	mov.w	r3, #4
  409448:	e000      	b.n	40944c <getRandomNum+0x28>
  40944a:	462b      	mov	r3, r5
  40944c:	461f      	mov	r7, r3
  40944e:	f103 0404 	add.w	r4, r3, #4
  409452:	b2a5      	uxth	r5, r4
  409454:	42b4      	cmp	r4, r6
  409456:	dbf8      	blt.n	40944a <getRandomNum+0x26>
  409458:	f642 31a2 	movw	r1, #11170	; 0x2ba2
  40945c:	f2c2 0100 	movt	r1, #8192	; 0x2000
  409460:	800b      	strh	r3, [r1, #0]
  409462:	e002      	b.n	40946a <getRandomNum+0x46>
  409464:	f04f 0700 	mov.w	r7, #0
  409468:	463b      	mov	r3, r7
		{
			//convertLongToArray(random(), &dest[numBytes]); rt todo, implement this
		}

		// remaining bytes
		if(numBytes < count)
  40946a:	459c      	cmp	ip, r3
  40946c:	d911      	bls.n	409492 <getRandomNum+0x6e>
		{
			//convertLongToArray(random(), randBuf);		 rt todo, implement this
			memmove(&dest[numBytes], randBuf, count - numBytes);
  40946e:	18c0      	adds	r0, r0, r3
  409470:	a901      	add	r1, sp, #4
  409472:	ebc7 020c 	rsb	r2, r7, ip
  409476:	f649 2313 	movw	r3, #39443	; 0x9a13
  40947a:	f2c0 0340 	movt	r3, #64	; 0x40
  40947e:	4798      	blx	r3
  409480:	e007      	b.n	409492 <getRandomNum+0x6e>
		}
	}
	else
	{
        memset(dest, 0xA5, count);
  409482:	f04f 01a5 	mov.w	r1, #165	; 0xa5
  409486:	4662      	mov	r2, ip
  409488:	f649 2359 	movw	r3, #39513	; 0x9a59
  40948c:	f2c0 0340 	movt	r3, #64	; 0x40
  409490:	4798      	blx	r3
	}
}
  409492:	b003      	add	sp, #12
  409494:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409496:	bf00      	nop

00409498 <getNonceOdd>:
/*****************************************************************************************************/
// uses nonceC if not real randoms
void getNonceOdd(uint8_t *dest, nonceType nonceFlag)
{
  409498:	b538      	push	{r3, r4, r5, lr}
	if( nonceFlag == realNonce)
  40949a:	2901      	cmp	r1, #1
  40949c:	d109      	bne.n	4094b2 <getNonceOdd+0x1a>
	{
        getRandomNum(dest, SZ_DIGEST, realRandom);
  40949e:	f04f 0114 	mov.w	r1, #20
  4094a2:	f04f 0201 	mov.w	r2, #1
  4094a6:	f249 4325 	movw	r3, #37925	; 0x9425
  4094aa:	f2c0 0340 	movt	r3, #64	; 0x40
  4094ae:	4798      	blx	r3
  4094b0:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		//memcpy_P(dest, nonceC, SZ_DIGEST);
		memcpy(dest, nonceC, SZ_DIGEST);
  4094b2:	f240 6360 	movw	r3, #1632	; 0x660
  4094b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  4094ba:	681d      	ldr	r5, [r3, #0]
  4094bc:	685c      	ldr	r4, [r3, #4]
  4094be:	6899      	ldr	r1, [r3, #8]
  4094c0:	68da      	ldr	r2, [r3, #12]
  4094c2:	6005      	str	r5, [r0, #0]
  4094c4:	6044      	str	r4, [r0, #4]
  4094c6:	6081      	str	r1, [r0, #8]
  4094c8:	60c2      	str	r2, [r0, #12]
  4094ca:	691b      	ldr	r3, [r3, #16]
  4094cc:	6103      	str	r3, [r0, #16]
  4094ce:	bd38      	pop	{r3, r4, r5, pc}

004094d0 <convertLongToArray>:
}
/*****************************************************************************************************/
// converts uint32 to MSB array
void convertLongToArray(uint32_t inVal, uint8_t *addr)
{
    *addr++ = (char)((inVal & 0xFF000000) >> 24);
  4094d0:	ea4f 6310 	mov.w	r3, r0, lsr #24
  4094d4:	700b      	strb	r3, [r1, #0]
    *addr++ = (char)((inVal & 0x00FF0000) >> 16);
  4094d6:	f3c0 4207 	ubfx	r2, r0, #16, #8
  4094da:	704a      	strb	r2, [r1, #1]
    *addr++ = (char)((inVal & 0x0000FF00) >> 8);
  4094dc:	f3c0 2307 	ubfx	r3, r0, #8, #8
  4094e0:	708b      	strb	r3, [r1, #2]
    *addr = (char)(inVal & 0x000000FF);
  4094e2:	70c8      	strb	r0, [r1, #3]
  4094e4:	4770      	bx	lr
  4094e6:	bf00      	nop

004094e8 <convertIntToArray>:
}
/*****************************************************************************************************/
// converts uint16 to MSB array
void convertIntToArray(uint16_t inVal, uint8_t *addr)
{
    *addr++ = (char)((inVal & 0xFF00) >> 8);
  4094e8:	ea4f 2310 	mov.w	r3, r0, lsr #8
  4094ec:	700b      	strb	r3, [r1, #0]
    *addr = (char)(inVal & 0x00FF);
  4094ee:	7048      	strb	r0, [r1, #1]
  4094f0:	4770      	bx	lr
  4094f2:	bf00      	nop

004094f4 <convertArrayToLong>:
        struct ul sul;
        uint32_t longvar;
    } theUnion;

    // Align The Individual Bytes In The Proper Order
    theUnion.sul.uc4 = *addr++;
  4094f4:	7802      	ldrb	r2, [r0, #0]
  4094f6:	f04f 0300 	mov.w	r3, #0
  4094fa:	f362 631f 	bfi	r3, r2, #24, #8
    theUnion.sul.uc3 = *addr++;
  4094fe:	7841      	ldrb	r1, [r0, #1]
  409500:	f361 4317 	bfi	r3, r1, #16, #8
    theUnion.sul.uc2 = *addr++;
  409504:	7882      	ldrb	r2, [r0, #2]
  409506:	f362 230f 	bfi	r3, r2, #8, #8
    theUnion.sul.uc1 = *addr;
  40950a:	78c0      	ldrb	r0, [r0, #3]
  40950c:	f360 0307 	bfi	r3, r0, #0, #8

    // Return The Value As A Unsigned Long
    return( theUnion.longvar );
}
  409510:	4618      	mov	r0, r3
  409512:	4770      	bx	lr

00409514 <OSAPHandler>:

}	
/*****************************************************************************************************/
//void OSAPHandler( void *pCommand )
void OSAPHandler( TPM_Command *pCommand )
{
  409514:	b5f0      	push	{r4, r5, r6, r7, lr}
  409516:	b083      	sub	sp, #12
	OSAPIn	*pOSAPIn = (OSAPIn*) xferBuf;
	OSAPOut	*pOSAPOut = (OSAPOut*) xferBuf;
	OSAPHashBuf *pOSAPHashBuf = (OSAPHashBuf*) workBuf0;

	// OSAP template is in xferBuf, setup the incoming OSAP parameters
	memmove(pOSAPIn->entityType, OSAPparms.entityType, sizeof(pOSAPIn->entityType));
  409518:	f242 4548 	movw	r5, #9288	; 0x2448
  40951c:	f2c2 0500 	movt	r5, #8192	; 0x2000
  409520:	f642 0348 	movw	r3, #10312	; 0x2848
  409524:	f2c2 0300 	movt	r3, #8192	; 0x2000
  409528:	f833 2b02 	ldrh.w	r2, [r3], #2
  40952c:	816a      	strh	r2, [r5, #10]
	memmove(pOSAPIn->entityValue, OSAPparms.entityValue, sizeof(pOSAPIn->entityValue));
  40952e:	6818      	ldr	r0, [r3, #0]
  409530:	60e8      	str	r0, [r5, #12]

	// get an OSAPNonceOdd, save a copy for later
	getNonceOdd(pOSAPIn->nonceOddOSAP, fixedNonce);
  409532:	f105 0410 	add.w	r4, r5, #16
  409536:	4620      	mov	r0, r4
  409538:	f04f 0100 	mov.w	r1, #0
  40953c:	f249 4699 	movw	r6, #38041	; 0x9499
  409540:	f2c0 0640 	movt	r6, #64	; 0x40
  409544:	47b0      	blx	r6
	memmove(pOSAPHashBuf->nonceOddOSAP, pOSAPIn->nonceOddOSAP, sizeof(pOSAPHashBuf->nonceOddOSAP));
  409546:	4b2d      	ldr	r3, [pc, #180]	; (4095fc <OSAPHandler+0xe8>)
  409548:	692e      	ldr	r6, [r5, #16]
  40954a:	6968      	ldr	r0, [r5, #20]
  40954c:	69a9      	ldr	r1, [r5, #24]
  40954e:	69ea      	ldr	r2, [r5, #28]
  409550:	601e      	str	r6, [r3, #0]
  409552:	6058      	str	r0, [r3, #4]
  409554:	6099      	str	r1, [r3, #8]
  409556:	60da      	str	r2, [r3, #12]
  409558:	6a28      	ldr	r0, [r5, #32]
  40955a:	6118      	str	r0, [r3, #16]

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  40955c:	f04f 0001 	mov.w	r0, #1
  409560:	4601      	mov	r1, r0
  409562:	f648 6391 	movw	r3, #36497	; 0x8e91
  409566:	f2c0 0340 	movt	r3, #64	; 0x40
  40956a:	4798      	blx	r3

	// abort on error
//	if(convertArrayToLong(&xferBuf[6]) != TPM_SUCCESS)
	if(convertArrayToLong(pOSAPOut->returnCode) != TPM_SUCCESS)
  40956c:	f105 0006 	add.w	r0, r5, #6
  409570:	f249 41f5 	movw	r1, #38133	; 0x94f5
  409574:	f2c0 0140 	movt	r1, #64	; 0x40
  409578:	4788      	blx	r1
  40957a:	2800      	cmp	r0, #0
  40957c:	d13b      	bne.n	4095f6 <OSAPHandler+0xe2>
		return;

	// retrieve OSAPNonceEven from TPM output
	memmove(pOSAPHashBuf->nonceEvenOSAP, pOSAPOut->nonceEvenOSAP, sizeof(pOSAPHashBuf->nonceEvenOSAP));
  40957e:	f642 1264 	movw	r2, #10596	; 0x2964
  409582:	f2c2 0200 	movt	r2, #8192	; 0x2000
  409586:	f104 0412 	add.w	r4, r4, #18
  40958a:	6825      	ldr	r5, [r4, #0]
  40958c:	6867      	ldr	r7, [r4, #4]
  40958e:	68a6      	ldr	r6, [r4, #8]
  409590:	68e0      	ldr	r0, [r4, #12]
  409592:	6015      	str	r5, [r2, #0]
  409594:	6057      	str	r7, [r2, #4]
  409596:	6096      	str	r6, [r2, #8]
  409598:	60d0      	str	r0, [r2, #12]
  40959a:	6923      	ldr	r3, [r4, #16]
  40959c:	6113      	str	r3, [r2, #16]
	// now do the hmac to create the session shared secret
	sha1_hmac(	OSAPparms.entityAuth,
				sizeof(OSAPparms.entityAuth),
				(uint8_t*) pOSAPHashBuf,
				sizeof(OSAPHashBuf),
				authSessions[currentAuthSession].HMACKey
  40959e:	f642 36a4 	movw	r6, #11172	; 0x2ba4
  4095a2:	f2c2 0600 	movt	r6, #8192	; 0x2000
  4095a6:	7831      	ldrb	r1, [r6, #0]
  4095a8:	f242 35c8 	movw	r5, #9160	; 0x23c8
  4095ac:	f2c2 0500 	movt	r5, #8192	; 0x2000
  4095b0:	eb05 1781 	add.w	r7, r5, r1, lsl #6
  4095b4:	f107 072c 	add.w	r7, r7, #44	; 0x2c

	// retrieve OSAPNonceEven from TPM output
	memmove(pOSAPHashBuf->nonceEvenOSAP, pOSAPOut->nonceEvenOSAP, sizeof(pOSAPHashBuf->nonceEvenOSAP));

	// now do the hmac to create the session shared secret
	sha1_hmac(	OSAPparms.entityAuth,
  4095b8:	9700      	str	r7, [sp, #0]
  4095ba:	4811      	ldr	r0, [pc, #68]	; (409600 <OSAPHandler+0xec>)
  4095bc:	f04f 0114 	mov.w	r1, #20
  4095c0:	f04f 0328 	mov.w	r3, #40	; 0x28
  4095c4:	f248 070d 	movw	r7, #32781	; 0x800d
  4095c8:	f2c0 0740 	movt	r7, #64	; 0x40
  4095cc:	47b8      	blx	r7
				sizeof(OSAPHashBuf),
				authSessions[currentAuthSession].HMACKey
			 );

	// save the session authHandle
	memmove(authSessions[currentAuthSession].handle, pOSAPOut->authHandle, sizeof(pOSAPOut->authHandle));
  4095ce:	7832      	ldrb	r2, [r6, #0]
  4095d0:	ea4f 1082 	mov.w	r0, r2, lsl #6
  4095d4:	1942      	adds	r2, r0, r5
  4095d6:	f854 3c18 	ldr.w	r3, [r4, #-24]
  4095da:	5143      	str	r3, [r0, r5]

	// save the session nonceEven
	memmove(authSessions[currentAuthSession].nonceEven, pOSAPOut->nonceEven, sizeof(pOSAPOut->nonceEven));
  4095dc:	f102 0304 	add.w	r3, r2, #4
  4095e0:	f854 6d14 	ldr.w	r6, [r4, #-20]!
  4095e4:	6865      	ldr	r5, [r4, #4]
  4095e6:	68a0      	ldr	r0, [r4, #8]
  4095e8:	68e1      	ldr	r1, [r4, #12]
  4095ea:	6056      	str	r6, [r2, #4]
  4095ec:	6095      	str	r5, [r2, #8]
  4095ee:	60d0      	str	r0, [r2, #12]
  4095f0:	6111      	str	r1, [r2, #16]
  4095f2:	6922      	ldr	r2, [r4, #16]
  4095f4:	611a      	str	r2, [r3, #16]

}
  4095f6:	b003      	add	sp, #12
  4095f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4095fa:	bf00      	nop
  4095fc:	20002978 	.word	0x20002978
  409600:	2000284e 	.word	0x2000284e

00409604 <showKnownKeys>:
   // Return The Value As A Unsigned Int
   return( valueShort );
}
/*****************************************************************************************************/
void showKnownKeys(void)
{
  409604:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409608:	b085      	sub	sp, #20
	uint16_t	numLoadedKeys;
	uint8_t 	(*pHandle)[SZ_HAND];
	uint8_t		i;

	numLoadedKeys = getKnownKeyHandles(workBuf0);
  40960a:	f642 1064 	movw	r0, #10596	; 0x2964
  40960e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  409612:	f648 2379 	movw	r3, #35449	; 0x8a79
  409616:	f2c0 0340 	movt	r3, #64	; 0x40
  40961a:	4798      	blx	r3
  40961c:	4607      	mov	r7, r0
	if( numLoadedKeys != 0 )
  40961e:	2800      	cmp	r0, #0
  409620:	d036      	beq.n	409690 <showKnownKeys+0x8c>
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
  409622:	f64f 40c4 	movw	r0, #64708	; 0xfcc4
  409626:	f2c0 0040 	movt	r0, #64	; 0x40
  40962a:	f649 1275 	movw	r2, #39285	; 0x9975
  40962e:	f2c0 0240 	movt	r2, #64	; 0x40
  409632:	4790      	blx	r2
		for(i=0; i < numLoadedKeys; i++)
  409634:	f04f 0100 	mov.w	r1, #0
  409638:	f88d 100f 	strb.w	r1, [sp, #15]
		{
			printf("\r\n        %d: ", (i+1) );
  40963c:	f24e 79b8 	movw	r9, #59320	; 0xe7b8
  409640:	f2c0 0940 	movt	r9, #64	; 0x40
  409644:	f649 1675 	movw	r6, #39285	; 0x9975
  409648:	f2c0 0640 	movt	r6, #64	; 0x40
			printf("%02X %02X %02X %02X",
						pHandle[i][0], pHandle[i][1],
  40964c:	f642 1564 	movw	r5, #10596	; 0x2964
  409650:	f2c2 0500 	movt	r5, #8192	; 0x2000
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
		{
			printf("\r\n        %d: ", (i+1) );
			printf("%02X %02X %02X %02X",
  409654:	f64f 48e0 	movw	r8, #64736	; 0xfce0
  409658:	f2c0 0840 	movt	r8, #64	; 0x40
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
		{
			printf("\r\n        %d: ", (i+1) );
  40965c:	4648      	mov	r0, r9
  40965e:	f101 0101 	add.w	r1, r1, #1
  409662:	47b0      	blx	r6
			printf("%02X %02X %02X %02X",
						pHandle[i][0], pHandle[i][1],
  409664:	f89d 000f 	ldrb.w	r0, [sp, #15]
  409668:	eb05 0480 	add.w	r4, r5, r0, lsl #2
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
		{
			printf("\r\n        %d: ", (i+1) );
			printf("%02X %02X %02X %02X",
  40966c:	f815 1020 	ldrb.w	r1, [r5, r0, lsl #2]
  409670:	7862      	ldrb	r2, [r4, #1]
  409672:	78a3      	ldrb	r3, [r4, #2]
  409674:	78e0      	ldrb	r0, [r4, #3]
  409676:	9000      	str	r0, [sp, #0]
  409678:	4640      	mov	r0, r8
  40967a:	47b0      	blx	r6
	numLoadedKeys = getKnownKeyHandles(workBuf0);
	if( numLoadedKeys != 0 )
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
  40967c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  409680:	f103 0301 	add.w	r3, r3, #1
  409684:	b2d9      	uxtb	r1, r3
  409686:	f88d 100f 	strb.w	r1, [sp, #15]
  40968a:	428f      	cmp	r7, r1
  40968c:	d8e6      	bhi.n	40965c <showKnownKeys+0x58>
  40968e:	e008      	b.n	4096a2 <showKnownKeys+0x9e>
		}
	}
	else
	{
		
		printf("\r\n\r\nNo loaded keys to display");
  409690:	f64f 40f4 	movw	r0, #64756	; 0xfcf4
  409694:	f2c0 0040 	movt	r0, #64	; 0x40
  409698:	f649 1175 	movw	r1, #39285	; 0x9975
  40969c:	f2c0 0140 	movt	r1, #64	; 0x40
  4096a0:	4788      	blx	r1
	}

	printf("\r\n\r\npress any key to continue...");
  4096a2:	f64f 5014 	movw	r0, #64788	; 0xfd14
  4096a6:	f2c0 0040 	movt	r0, #64	; 0x40
  4096aa:	f649 1175 	movw	r1, #39285	; 0x9975
  4096ae:	f2c0 0140 	movt	r1, #64	; 0x40
  4096b2:	4788      	blx	r1
	scanf("%c", &i);
  4096b4:	f24e 30ac 	movw	r0, #58284	; 0xe3ac
  4096b8:	f2c0 0040 	movt	r0, #64	; 0x40
  4096bc:	f10d 010f 	add.w	r1, sp, #15
  4096c0:	f649 12b5 	movw	r2, #39349	; 0x99b5
  4096c4:	f2c0 0240 	movt	r2, #64	; 0x40
  4096c8:	4790      	blx	r2
}
  4096ca:	b005      	add	sp, #20
  4096cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

004096d0 <selectHandleSlot>:
/*****************************************************************************************************/
uint8_t	selectHandleSlot(uint8_t *workBuf, char* promptSTR, SRKopt SRKflag)
{
  4096d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4096d4:	b085      	sub	sp, #20
  4096d6:	4607      	mov	r7, r0
  4096d8:	9100      	str	r1, [sp, #0]
  4096da:	9201      	str	r2, [sp, #4]
	// have been subsequently flushed; it is always necessary to call findKeyHandle on
	// the user's selection to get the correct handle slot

	// let the user pick a parent key if any are available
	validOption = false;
	numLoadedKeys = getKnownKeyHandles(workBuf);	// fills workBuf with packed array of valid handles
  4096dc:	f648 2379 	movw	r3, #35449	; 0x8a79
  4096e0:	f2c0 0340 	movt	r3, #64	; 0x40
  4096e4:	4798      	blx	r3
  4096e6:	4683      	mov	fp, r0

	if( (numLoadedKeys == 0) && (SRKflag == excludeSRK) )
  4096e8:	b998      	cbnz	r0, 409712 <selectHandleSlot+0x42>
  4096ea:	9801      	ldr	r0, [sp, #4]
  4096ec:	2801      	cmp	r0, #1
  4096ee:	d177      	bne.n	4097e0 <selectHandleSlot+0x110>
	{
		printf("\r\n    no known keys!\r\n");
  4096f0:	f64e 0000 	movw	r0, #59392	; 0xe800
  4096f4:	f2c0 0040 	movt	r0, #64	; 0x40
  4096f8:	f649 1475 	movw	r4, #39285	; 0x9975
  4096fc:	f2c0 0440 	movt	r4, #64	; 0x40
  409700:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n" );
  409702:	f64e 0018 	movw	r0, #59416	; 0xe818
  409706:	f2c0 0040 	movt	r0, #64	; 0x40
  40970a:	47a0      	blx	r4
		return INVALID_HANDLE;
  40970c:	f04f 00ff 	mov.w	r0, #255	; 0xff
  409710:	e06c      	b.n	4097ec <selectHandleSlot+0x11c>

	if( numLoadedKeys != 0 )
	{
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
  409712:	f24e 70a0 	movw	r0, #59296	; 0xe7a0
  409716:	f2c0 0040 	movt	r0, #64	; 0x40
  40971a:	f649 1175 	movw	r1, #39285	; 0x9975
  40971e:	f2c0 0140 	movt	r1, #64	; 0x40
  409722:	4788      	blx	r1
  409724:	f04f 0a01 	mov.w	sl, #1
			for(i=0; i < numLoadedKeys; i++)
  409728:	f04f 0900 	mov.w	r9, #0
			{
				printf("\r\n        %d: ", (i+1) ); 
  40972c:	f649 1675 	movw	r6, #39285	; 0x9975
  409730:	f2c0 0640 	movt	r6, #64	; 0x40
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
					printf( "%02X ", workBuf[j] );
  409734:	f24e 38dc 	movw	r8, #58332	; 0xe3dc
  409738:	f2c0 0840 	movt	r8, #64	; 0x40
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
  40973c:	482d      	ldr	r0, [pc, #180]	; (4097f4 <selectHandleSlot+0x124>)
  40973e:	4651      	mov	r1, sl
  409740:	47b0      	blx	r6
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
  409742:	ea4f 0489 	mov.w	r4, r9, lsl #2
  409746:	b2a4      	uxth	r4, r4

	printf("\r\n\r\npress any key to continue...");
	scanf("%c", &i);
}
/*****************************************************************************************************/
uint8_t	selectHandleSlot(uint8_t *workBuf, char* promptSTR, SRKopt SRKflag)
  409748:	ea4f 058a 	mov.w	r5, sl, lsl #2
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
  40974c:	42a5      	cmp	r5, r4
  40974e:	dd07      	ble.n	409760 <selectHandleSlot+0x90>
					printf( "%02X ", workBuf[j] );
  409750:	4640      	mov	r0, r8
  409752:	5d39      	ldrb	r1, [r7, r4]
  409754:	47b0      	blx	r6
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
  409756:	f104 0401 	add.w	r4, r4, #1
  40975a:	b2a4      	uxth	r4, r4
  40975c:	42ac      	cmp	r4, r5
  40975e:	dbf7      	blt.n	409750 <selectHandleSlot+0x80>
	if( numLoadedKeys != 0 )
	{
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
  409760:	f109 0901 	add.w	r9, r9, #1
  409764:	fa1f f989 	uxth.w	r9, r9
  409768:	f10a 0a01 	add.w	sl, sl, #1
  40976c:	45cb      	cmp	fp, r9
  40976e:	d8e5      	bhi.n	40973c <selectHandleSlot+0x6c>
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
					printf( "%02X ", workBuf[j] );
			}

			// prompt for the selection
			printf(promptSTR );
  409770:	9800      	ldr	r0, [sp, #0]
  409772:	f649 1275 	movw	r2, #39285	; 0x9975
  409776:	f2c0 0240 	movt	r2, #64	; 0x40
  40977a:	4790      	blx	r2
			
			//scanf("%d*", &selectNum);
			get_user_input(NULL,0,&selectNum, USER_NUM);
  40977c:	f04f 0000 	mov.w	r0, #0
  409780:	4601      	mov	r1, r0
  409782:	aa03      	add	r2, sp, #12
  409784:	f04f 0301 	mov.w	r3, #1
  409788:	f245 64d5 	movw	r4, #22229	; 0x56d5
  40978c:	f2c0 0440 	movt	r4, #64	; 0x40
  409790:	47a0      	blx	r4

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
  409792:	9803      	ldr	r0, [sp, #12]
  409794:	b908      	cbnz	r0, 40979a <selectHandleSlot+0xca>
  409796:	9b01      	ldr	r3, [sp, #4]
  409798:	b333      	cbz	r3, 4097e8 <selectHandleSlot+0x118>
				return selectNum;

			// get the slot associated with this selection
			else if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf[(selectNum-1)*SZ_HAND]))) == INVALID_HANDLE)
  40979a:	f100 31ff 	add.w	r1, r0, #4294967295
  40979e:	eb07 0081 	add.w	r0, r7, r1, lsl #2
  4097a2:	f249 42f5 	movw	r2, #38133	; 0x94f5
  4097a6:	f2c0 0240 	movt	r2, #64	; 0x40
  4097aa:	4790      	blx	r2
  4097ac:	f648 331d 	movw	r3, #35613	; 0x8b1d
  4097b0:	f2c0 0340 	movt	r3, #64	; 0x40
  4097b4:	4798      	blx	r3
  4097b6:	28ff      	cmp	r0, #255	; 0xff
				printf( "\r\n    aborting...\r\n" );
				return INVALID_HANDLE;
			}
			else
			{
				slotNum++;				// account for 1-based selection
  4097b8:	bf18      	it	ne
  4097ba:	3001      	addne	r0, #1

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
				return selectNum;

			// get the slot associated with this selection
			else if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf[(selectNum-1)*SZ_HAND]))) == INVALID_HANDLE)
  4097bc:	d112      	bne.n	4097e4 <selectHandleSlot+0x114>
			{
				printf("\r\n    invalid key number" );
  4097be:	f64f 5038 	movw	r0, #64824	; 0xfd38
  4097c2:	f2c0 0040 	movt	r0, #64	; 0x40
  4097c6:	f649 1475 	movw	r4, #39285	; 0x9975
  4097ca:	f2c0 0440 	movt	r4, #64	; 0x40
  4097ce:	47a0      	blx	r4
				printf( "\r\n    aborting...\r\n" );
  4097d0:	f64e 0018 	movw	r0, #59416	; 0xe818
  4097d4:	f2c0 0040 	movt	r0, #64	; 0x40
  4097d8:	47a0      	blx	r4
				return INVALID_HANDLE;
  4097da:	f04f 00ff 	mov.w	r0, #255	; 0xff
  4097de:	e005      	b.n	4097ec <selectHandleSlot+0x11c>
				slotNum++;				// account for 1-based selection
				validOption = true;
			}
		}
	}
	else slotNum = 0;	// no keys loaded yet, must use SRK as parent
  4097e0:	f04f 0000 	mov.w	r0, #0

	return slotNum;
  4097e4:	b2c0      	uxtb	r0, r0
  4097e6:	e001      	b.n	4097ec <selectHandleSlot+0x11c>
			
			//scanf("%d*", &selectNum);
			get_user_input(NULL,0,&selectNum, USER_NUM);

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
				return selectNum;
  4097e8:	f04f 0000 	mov.w	r0, #0
		}
	}
	else slotNum = 0;	// no keys loaded yet, must use SRK as parent

	return slotNum;
}
  4097ec:	b005      	add	sp, #20
  4097ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097f2:	bf00      	nop
  4097f4:	0040e7b8 	.word	0x0040e7b8

004097f8 <board_init>:
#include "ioport.h"
#include "pmc.h"
#include "ioport.h"

void board_init(void)
{
  4097f8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT 
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4097fa:	f241 4350 	movw	r3, #5200	; 0x1450
  4097fe:	f2c4 030e 	movt	r3, #16398	; 0x400e
  409802:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  409806:	605a      	str	r2, [r3, #4]
  409808:	f04f 000b 	mov.w	r0, #11
  40980c:	f641 34f5 	movw	r4, #7157	; 0x1bf5
  409810:	f2c0 0440 	movt	r4, #64	; 0x40
  409814:	47a0      	blx	r4
  409816:	f04f 000c 	mov.w	r0, #12
  40981a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED_STAT1, LED_STAT1_FLAGS);
  40981c:	f04f 0020 	mov.w	r0, #32
  409820:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  409824:	f641 0471 	movw	r4, #6257	; 0x1871
  409828:	f2c0 0440 	movt	r4, #64	; 0x40
  40982c:	47a0      	blx	r4
	gpio_configure_pin(LED_STAT2, LED_STAT2_FLAGS);
  40982e:	f04f 0021 	mov.w	r0, #33	; 0x21
  409832:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  409836:	47a0      	blx	r4
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  409838:	f04f 0003 	mov.w	r0, #3
  40983c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  409840:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  409842:	f04f 0004 	mov.w	r0, #4
  409846:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40984a:	47a0      	blx	r4
  40984c:	bd10      	pop	{r4, pc}
  40984e:	bf00      	nop

00409850 <__register_exitproc>:
  409850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409854:	4698      	mov	r8, r3
  409856:	4b23      	ldr	r3, [pc, #140]	; (4098e4 <__register_exitproc+0x94>)
  409858:	681c      	ldr	r4, [r3, #0]
  40985a:	4606      	mov	r6, r0
  40985c:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  409860:	460f      	mov	r7, r1
  409862:	4691      	mov	r9, r2
  409864:	b918      	cbnz	r0, 40986e <__register_exitproc+0x1e>
  409866:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  40986a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40986e:	6841      	ldr	r1, [r0, #4]
  409870:	291f      	cmp	r1, #31
  409872:	dd16      	ble.n	4098a2 <__register_exitproc+0x52>
  409874:	481c      	ldr	r0, [pc, #112]	; (4098e8 <__register_exitproc+0x98>)
  409876:	b918      	cbnz	r0, 409880 <__register_exitproc+0x30>
  409878:	f04f 30ff 	mov.w	r0, #4294967295
  40987c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409880:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409884:	f002 fd20 	bl	40c2c8 <malloc>
  409888:	2800      	cmp	r0, #0
  40988a:	d0f5      	beq.n	409878 <__register_exitproc+0x28>
  40988c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  409890:	2500      	movs	r5, #0
  409892:	6045      	str	r5, [r0, #4]
  409894:	6002      	str	r2, [r0, #0]
  409896:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40989a:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  40989e:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  4098a2:	b1b6      	cbz	r6, 4098d2 <__register_exitproc+0x82>
  4098a4:	6844      	ldr	r4, [r0, #4]
  4098a6:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  4098aa:	2201      	movs	r2, #1
  4098ac:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  4098b0:	fa02 f204 	lsl.w	r2, r2, r4
  4098b4:	4311      	orrs	r1, r2
  4098b6:	2e02      	cmp	r6, #2
  4098b8:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
  4098bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4098c0:	461c      	mov	r4, r3
  4098c2:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
  4098c6:	d104      	bne.n	4098d2 <__register_exitproc+0x82>
  4098c8:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  4098cc:	431a      	orrs	r2, r3
  4098ce:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  4098d2:	6841      	ldr	r1, [r0, #4]
  4098d4:	1c8b      	adds	r3, r1, #2
  4098d6:	1c4a      	adds	r2, r1, #1
  4098d8:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
  4098dc:	6042      	str	r2, [r0, #4]
  4098de:	2000      	movs	r0, #0
  4098e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4098e4:	0040fd54 	.word	0x0040fd54
  4098e8:	0040c2c9 	.word	0x0040c2c9

004098ec <atoi>:
  4098ec:	2100      	movs	r1, #0
  4098ee:	220a      	movs	r2, #10
  4098f0:	f000 ba36 	b.w	409d60 <strtol>

004098f4 <_atoi_r>:
  4098f4:	2200      	movs	r2, #0
  4098f6:	230a      	movs	r3, #10
  4098f8:	f000 b9ac 	b.w	409c54 <_strtol_r>

004098fc <__libc_fini_array>:
  4098fc:	b570      	push	{r4, r5, r6, lr}
  4098fe:	4b08      	ldr	r3, [pc, #32]	; (409920 <__libc_fini_array+0x24>)
  409900:	4c08      	ldr	r4, [pc, #32]	; (409924 <__libc_fini_array+0x28>)
  409902:	1ae0      	subs	r0, r4, r3
  409904:	1084      	asrs	r4, r0, #2
  409906:	eb03 0684 	add.w	r6, r3, r4, lsl #2
  40990a:	2500      	movs	r5, #0
  40990c:	3d04      	subs	r5, #4
  40990e:	b11c      	cbz	r4, 409918 <__libc_fini_array+0x1c>
  409910:	5972      	ldr	r2, [r6, r5]
  409912:	4790      	blx	r2
  409914:	3c01      	subs	r4, #1
  409916:	e7f9      	b.n	40990c <__libc_fini_array+0x10>
  409918:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  40991c:	f006 bafe 	b.w	40ff1c <_fini>
  409920:	0040ff28 	.word	0x0040ff28
  409924:	0040ff2c 	.word	0x0040ff2c

00409928 <__libc_init_array>:
  409928:	b538      	push	{r3, r4, r5, lr}
  40992a:	4d0e      	ldr	r5, [pc, #56]	; (409964 <__libc_init_array+0x3c>)
  40992c:	4b0e      	ldr	r3, [pc, #56]	; (409968 <__libc_init_array+0x40>)
  40992e:	1ae8      	subs	r0, r5, r3
  409930:	1085      	asrs	r5, r0, #2
  409932:	2400      	movs	r4, #0
  409934:	42ac      	cmp	r4, r5
  409936:	d005      	beq.n	409944 <__libc_init_array+0x1c>
  409938:	490b      	ldr	r1, [pc, #44]	; (409968 <__libc_init_array+0x40>)
  40993a:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
  40993e:	4790      	blx	r2
  409940:	3401      	adds	r4, #1
  409942:	e7f7      	b.n	409934 <__libc_init_array+0xc>
  409944:	f006 fae0 	bl	40ff08 <_init>
  409948:	4908      	ldr	r1, [pc, #32]	; (40996c <__libc_init_array+0x44>)
  40994a:	4a09      	ldr	r2, [pc, #36]	; (409970 <__libc_init_array+0x48>)
  40994c:	1a54      	subs	r4, r2, r1
  40994e:	10a5      	asrs	r5, r4, #2
  409950:	2400      	movs	r4, #0
  409952:	42ac      	cmp	r4, r5
  409954:	d005      	beq.n	409962 <__libc_init_array+0x3a>
  409956:	4b05      	ldr	r3, [pc, #20]	; (40996c <__libc_init_array+0x44>)
  409958:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40995c:	4780      	blx	r0
  40995e:	3401      	adds	r4, #1
  409960:	e7f7      	b.n	409952 <__libc_init_array+0x2a>
  409962:	bd38      	pop	{r3, r4, r5, pc}
  409964:	0040ff14 	.word	0x0040ff14
  409968:	0040ff14 	.word	0x0040ff14
  40996c:	0040ff14 	.word	0x0040ff14
  409970:	0040ff1c 	.word	0x0040ff1c

00409974 <iprintf>:
  409974:	b40f      	push	{r0, r1, r2, r3}
  409976:	b507      	push	{r0, r1, r2, lr}
  409978:	4906      	ldr	r1, [pc, #24]	; (409994 <iprintf+0x20>)
  40997a:	ab04      	add	r3, sp, #16
  40997c:	6808      	ldr	r0, [r1, #0]
  40997e:	f853 2b04 	ldr.w	r2, [r3], #4
  409982:	6881      	ldr	r1, [r0, #8]
  409984:	9301      	str	r3, [sp, #4]
  409986:	f000 fe2b 	bl	40a5e0 <_vfiprintf_r>
  40998a:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
  40998e:	b004      	add	sp, #16
  409990:	4770      	bx	lr
  409992:	bf00      	nop
  409994:	200011f0 	.word	0x200011f0

00409998 <_iprintf_r>:
  409998:	b40e      	push	{r1, r2, r3}
  40999a:	b503      	push	{r0, r1, lr}
  40999c:	ab03      	add	r3, sp, #12
  40999e:	6881      	ldr	r1, [r0, #8]
  4099a0:	f853 2b04 	ldr.w	r2, [r3], #4
  4099a4:	9301      	str	r3, [sp, #4]
  4099a6:	f000 fe1b 	bl	40a5e0 <_vfiprintf_r>
  4099aa:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
  4099ae:	b003      	add	sp, #12
  4099b0:	4770      	bx	lr
  4099b2:	bf00      	nop

004099b4 <iscanf>:
  4099b4:	b40f      	push	{r0, r1, r2, r3}
  4099b6:	b507      	push	{r0, r1, r2, lr}
  4099b8:	4906      	ldr	r1, [pc, #24]	; (4099d4 <iscanf+0x20>)
  4099ba:	ab04      	add	r3, sp, #16
  4099bc:	6808      	ldr	r0, [r1, #0]
  4099be:	f853 2b04 	ldr.w	r2, [r3], #4
  4099c2:	6841      	ldr	r1, [r0, #4]
  4099c4:	9301      	str	r3, [sp, #4]
  4099c6:	f001 fa63 	bl	40ae90 <__svfiscanf_r>
  4099ca:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
  4099ce:	b004      	add	sp, #16
  4099d0:	4770      	bx	lr
  4099d2:	bf00      	nop
  4099d4:	200011f0 	.word	0x200011f0

004099d8 <_iscanf_r>:
  4099d8:	b40e      	push	{r1, r2, r3}
  4099da:	b503      	push	{r0, r1, lr}
  4099dc:	ab03      	add	r3, sp, #12
  4099de:	6841      	ldr	r1, [r0, #4]
  4099e0:	f853 2b04 	ldr.w	r2, [r3], #4
  4099e4:	9301      	str	r3, [sp, #4]
  4099e6:	f001 fa53 	bl	40ae90 <__svfiscanf_r>
  4099ea:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
  4099ee:	b003      	add	sp, #12
  4099f0:	4770      	bx	lr
  4099f2:	bf00      	nop

004099f4 <memcmp>:
  4099f4:	b530      	push	{r4, r5, lr}
  4099f6:	2300      	movs	r3, #0
  4099f8:	4293      	cmp	r3, r2
  4099fa:	d008      	beq.n	409a0e <memcmp+0x1a>
  4099fc:	5cc5      	ldrb	r5, [r0, r3]
  4099fe:	3301      	adds	r3, #1
  409a00:	18cc      	adds	r4, r1, r3
  409a02:	f814 4c01 	ldrb.w	r4, [r4, #-1]
  409a06:	42a5      	cmp	r5, r4
  409a08:	d0f6      	beq.n	4099f8 <memcmp+0x4>
  409a0a:	1b28      	subs	r0, r5, r4
  409a0c:	bd30      	pop	{r4, r5, pc}
  409a0e:	2000      	movs	r0, #0
  409a10:	bd30      	pop	{r4, r5, pc}

00409a12 <memcpy>:
  409a12:	b510      	push	{r4, lr}
  409a14:	2300      	movs	r3, #0
  409a16:	4293      	cmp	r3, r2
  409a18:	d003      	beq.n	409a22 <memcpy+0x10>
  409a1a:	5ccc      	ldrb	r4, [r1, r3]
  409a1c:	54c4      	strb	r4, [r0, r3]
  409a1e:	3301      	adds	r3, #1
  409a20:	e7f9      	b.n	409a16 <memcpy+0x4>
  409a22:	bd10      	pop	{r4, pc}

00409a24 <memmove>:
  409a24:	4281      	cmp	r1, r0
  409a26:	b570      	push	{r4, r5, r6, lr}
  409a28:	d20e      	bcs.n	409a48 <memmove+0x24>
  409a2a:	188c      	adds	r4, r1, r2
  409a2c:	42a0      	cmp	r0, r4
  409a2e:	d20b      	bcs.n	409a48 <memmove+0x24>
  409a30:	1885      	adds	r5, r0, r2
  409a32:	4613      	mov	r3, r2
  409a34:	f113 33ff 	adds.w	r3, r3, #4294967295
  409a38:	d305      	bcc.n	409a46 <memmove+0x22>
  409a3a:	4251      	negs	r1, r2
  409a3c:	1866      	adds	r6, r4, r1
  409a3e:	1869      	adds	r1, r5, r1
  409a40:	5cf6      	ldrb	r6, [r6, r3]
  409a42:	54ce      	strb	r6, [r1, r3]
  409a44:	e7f6      	b.n	409a34 <memmove+0x10>
  409a46:	bd70      	pop	{r4, r5, r6, pc}
  409a48:	2300      	movs	r3, #0
  409a4a:	4293      	cmp	r3, r2
  409a4c:	d003      	beq.n	409a56 <memmove+0x32>
  409a4e:	5ccc      	ldrb	r4, [r1, r3]
  409a50:	54c4      	strb	r4, [r0, r3]
  409a52:	3301      	adds	r3, #1
  409a54:	e7f9      	b.n	409a4a <memmove+0x26>
  409a56:	bd70      	pop	{r4, r5, r6, pc}

00409a58 <memset>:
  409a58:	1882      	adds	r2, r0, r2
  409a5a:	4603      	mov	r3, r0
  409a5c:	4293      	cmp	r3, r2
  409a5e:	d002      	beq.n	409a66 <memset+0xe>
  409a60:	f803 1b01 	strb.w	r1, [r3], #1
  409a64:	e7fa      	b.n	409a5c <memset+0x4>
  409a66:	4770      	bx	lr

00409a68 <__srget_r>:
  409a68:	b538      	push	{r3, r4, r5, lr}
  409a6a:	460c      	mov	r4, r1
  409a6c:	4605      	mov	r5, r0
  409a6e:	b118      	cbz	r0, 409a78 <__srget_r+0x10>
  409a70:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409a72:	b90b      	cbnz	r3, 409a78 <__srget_r+0x10>
  409a74:	f001 ff7a 	bl	40b96c <__sinit>
  409a78:	4628      	mov	r0, r5
  409a7a:	4621      	mov	r1, r4
  409a7c:	f003 f81d 	bl	40caba <__srefill_r>
  409a80:	b938      	cbnz	r0, 409a92 <__srget_r+0x2a>
  409a82:	6860      	ldr	r0, [r4, #4]
  409a84:	6822      	ldr	r2, [r4, #0]
  409a86:	1e41      	subs	r1, r0, #1
  409a88:	6061      	str	r1, [r4, #4]
  409a8a:	f812 0b01 	ldrb.w	r0, [r2], #1
  409a8e:	6022      	str	r2, [r4, #0]
  409a90:	bd38      	pop	{r3, r4, r5, pc}
  409a92:	f04f 30ff 	mov.w	r0, #4294967295
  409a96:	bd38      	pop	{r3, r4, r5, pc}

00409a98 <__srget>:
  409a98:	4b02      	ldr	r3, [pc, #8]	; (409aa4 <__srget+0xc>)
  409a9a:	4601      	mov	r1, r0
  409a9c:	6818      	ldr	r0, [r3, #0]
  409a9e:	f7ff bfe3 	b.w	409a68 <__srget_r>
  409aa2:	bf00      	nop
  409aa4:	200011f0 	.word	0x200011f0

00409aa8 <setbuf>:
  409aa8:	2900      	cmp	r1, #0
  409aaa:	bf0c      	ite	eq
  409aac:	2202      	moveq	r2, #2
  409aae:	2200      	movne	r2, #0
  409ab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409ab4:	f000 b800 	b.w	409ab8 <setvbuf>

00409ab8 <setvbuf>:
  409ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409abc:	461d      	mov	r5, r3
  409abe:	4b37      	ldr	r3, [pc, #220]	; (409b9c <setvbuf+0xe4>)
  409ac0:	4604      	mov	r4, r0
  409ac2:	6818      	ldr	r0, [r3, #0]
  409ac4:	460e      	mov	r6, r1
  409ac6:	4617      	mov	r7, r2
  409ac8:	4698      	mov	r8, r3
  409aca:	b118      	cbz	r0, 409ad4 <setvbuf+0x1c>
  409acc:	6b82      	ldr	r2, [r0, #56]	; 0x38
  409ace:	b90a      	cbnz	r2, 409ad4 <setvbuf+0x1c>
  409ad0:	f001 ff4c 	bl	40b96c <__sinit>
  409ad4:	2f02      	cmp	r7, #2
  409ad6:	d85d      	bhi.n	409b94 <setvbuf+0xdc>
  409ad8:	2d00      	cmp	r5, #0
  409ada:	db5b      	blt.n	409b94 <setvbuf+0xdc>
  409adc:	4621      	mov	r1, r4
  409ade:	f8d8 0000 	ldr.w	r0, [r8]
  409ae2:	f001 fe4f 	bl	40b784 <_fflush_r>
  409ae6:	89a1      	ldrh	r1, [r4, #12]
  409ae8:	f001 0380 	and.w	r3, r1, #128	; 0x80
  409aec:	2000      	movs	r0, #0
  409aee:	b21a      	sxth	r2, r3
  409af0:	6060      	str	r0, [r4, #4]
  409af2:	61a0      	str	r0, [r4, #24]
  409af4:	b122      	cbz	r2, 409b00 <setvbuf+0x48>
  409af6:	4829      	ldr	r0, [pc, #164]	; (409b9c <setvbuf+0xe4>)
  409af8:	6921      	ldr	r1, [r4, #16]
  409afa:	6800      	ldr	r0, [r0, #0]
  409afc:	f002 f8d2 	bl	40bca4 <_free_r>
  409b00:	89a1      	ldrh	r1, [r4, #12]
  409b02:	2f02      	cmp	r7, #2
  409b04:	f021 0383 	bic.w	r3, r1, #131	; 0x83
  409b08:	81a3      	strh	r3, [r4, #12]
  409b0a:	d012      	beq.n	409b32 <setvbuf+0x7a>
  409b0c:	bb36      	cbnz	r6, 409b5c <setvbuf+0xa4>
  409b0e:	2d00      	cmp	r5, #0
  409b10:	bf08      	it	eq
  409b12:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  409b16:	4628      	mov	r0, r5
  409b18:	f002 fbd6 	bl	40c2c8 <malloc>
  409b1c:	4606      	mov	r6, r0
  409b1e:	b9c8      	cbnz	r0, 409b54 <setvbuf+0x9c>
  409b20:	f44f 6080 	mov.w	r0, #1024	; 0x400
  409b24:	f002 fbd0 	bl	40c2c8 <malloc>
  409b28:	4606      	mov	r6, r0
  409b2a:	b988      	cbnz	r0, 409b50 <setvbuf+0x98>
  409b2c:	f04f 30ff 	mov.w	r0, #4294967295
  409b30:	e000      	b.n	409b34 <setvbuf+0x7c>
  409b32:	2000      	movs	r0, #0
  409b34:	89a1      	ldrh	r1, [r4, #12]
  409b36:	f041 0302 	orr.w	r3, r1, #2
  409b3a:	81a3      	strh	r3, [r4, #12]
  409b3c:	f104 0143 	add.w	r1, r4, #67	; 0x43
  409b40:	2200      	movs	r2, #0
  409b42:	2301      	movs	r3, #1
  409b44:	60a2      	str	r2, [r4, #8]
  409b46:	6021      	str	r1, [r4, #0]
  409b48:	6121      	str	r1, [r4, #16]
  409b4a:	6163      	str	r3, [r4, #20]
  409b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409b50:	f44f 6580 	mov.w	r5, #1024	; 0x400
  409b54:	89a2      	ldrh	r2, [r4, #12]
  409b56:	f042 0080 	orr.w	r0, r2, #128	; 0x80
  409b5a:	81a0      	strh	r0, [r4, #12]
  409b5c:	2f01      	cmp	r7, #1
  409b5e:	d105      	bne.n	409b6c <setvbuf+0xb4>
  409b60:	89a1      	ldrh	r1, [r4, #12]
  409b62:	426a      	negs	r2, r5
  409b64:	f041 0301 	orr.w	r3, r1, #1
  409b68:	81a3      	strh	r3, [r4, #12]
  409b6a:	61a2      	str	r2, [r4, #24]
  409b6c:	480b      	ldr	r0, [pc, #44]	; (409b9c <setvbuf+0xe4>)
  409b6e:	89a2      	ldrh	r2, [r4, #12]
  409b70:	6801      	ldr	r1, [r0, #0]
  409b72:	4b0b      	ldr	r3, [pc, #44]	; (409ba0 <setvbuf+0xe8>)
  409b74:	f002 0008 	and.w	r0, r2, #8
  409b78:	b200      	sxth	r0, r0
  409b7a:	63cb      	str	r3, [r1, #60]	; 0x3c
  409b7c:	6026      	str	r6, [r4, #0]
  409b7e:	6126      	str	r6, [r4, #16]
  409b80:	6165      	str	r5, [r4, #20]
  409b82:	b148      	cbz	r0, 409b98 <setvbuf+0xe0>
  409b84:	f012 0f03 	tst.w	r2, #3
  409b88:	bf18      	it	ne
  409b8a:	2500      	movne	r5, #0
  409b8c:	60a5      	str	r5, [r4, #8]
  409b8e:	2000      	movs	r0, #0
  409b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409b94:	f04f 30ff 	mov.w	r0, #4294967295
  409b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409b9c:	200011f0 	.word	0x200011f0
  409ba0:	0040b8e1 	.word	0x0040b8e1

00409ba4 <_sprintf_r>:
  409ba4:	b40c      	push	{r2, r3}
  409ba6:	b510      	push	{r4, lr}
  409ba8:	b09c      	sub	sp, #112	; 0x70
  409baa:	ab1e      	add	r3, sp, #120	; 0x78
  409bac:	9102      	str	r1, [sp, #8]
  409bae:	9106      	str	r1, [sp, #24]
  409bb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409bb4:	f853 2b04 	ldr.w	r2, [r3], #4
  409bb8:	9104      	str	r1, [sp, #16]
  409bba:	9107      	str	r1, [sp, #28]
  409bbc:	f64f 71ff 	movw	r1, #65535	; 0xffff
  409bc0:	f8ad 1016 	strh.w	r1, [sp, #22]
  409bc4:	f44f 7402 	mov.w	r4, #520	; 0x208
  409bc8:	a902      	add	r1, sp, #8
  409bca:	9301      	str	r3, [sp, #4]
  409bcc:	f8ad 4014 	strh.w	r4, [sp, #20]
  409bd0:	f000 f8d4 	bl	409d7c <_svfprintf_r>
  409bd4:	9b02      	ldr	r3, [sp, #8]
  409bd6:	2200      	movs	r2, #0
  409bd8:	701a      	strb	r2, [r3, #0]
  409bda:	b01c      	add	sp, #112	; 0x70
  409bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409be0:	b002      	add	sp, #8
  409be2:	4770      	bx	lr

00409be4 <sprintf>:
  409be4:	b40e      	push	{r1, r2, r3}
  409be6:	b500      	push	{lr}
  409be8:	b09c      	sub	sp, #112	; 0x70
  409bea:	ab1d      	add	r3, sp, #116	; 0x74
  409bec:	9002      	str	r0, [sp, #8]
  409bee:	9006      	str	r0, [sp, #24]
  409bf0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
  409bf4:	9004      	str	r0, [sp, #16]
  409bf6:	9007      	str	r0, [sp, #28]
  409bf8:	f44f 7102 	mov.w	r1, #520	; 0x208
  409bfc:	480a      	ldr	r0, [pc, #40]	; (409c28 <sprintf+0x44>)
  409bfe:	f853 2b04 	ldr.w	r2, [r3], #4
  409c02:	f8ad 1014 	strh.w	r1, [sp, #20]
  409c06:	f64f 71ff 	movw	r1, #65535	; 0xffff
  409c0a:	f8ad 1016 	strh.w	r1, [sp, #22]
  409c0e:	6800      	ldr	r0, [r0, #0]
  409c10:	9301      	str	r3, [sp, #4]
  409c12:	a902      	add	r1, sp, #8
  409c14:	f000 f8b2 	bl	409d7c <_svfprintf_r>
  409c18:	9b02      	ldr	r3, [sp, #8]
  409c1a:	2200      	movs	r2, #0
  409c1c:	701a      	strb	r2, [r3, #0]
  409c1e:	b01c      	add	sp, #112	; 0x70
  409c20:	f85d eb04 	ldr.w	lr, [sp], #4
  409c24:	b003      	add	sp, #12
  409c26:	4770      	bx	lr
  409c28:	200011f0 	.word	0x200011f0

00409c2c <strcmp>:
  409c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
  409c30:	f811 3b01 	ldrb.w	r3, [r1], #1
  409c34:	2a01      	cmp	r2, #1
  409c36:	bf28      	it	cs
  409c38:	429a      	cmpcs	r2, r3
  409c3a:	d0f7      	beq.n	409c2c <strcmp>
  409c3c:	eba2 0003 	sub.w	r0, r2, r3
  409c40:	4770      	bx	lr

00409c42 <strlen>:
  409c42:	4603      	mov	r3, r0
  409c44:	f813 2b01 	ldrb.w	r2, [r3], #1
  409c48:	2a00      	cmp	r2, #0
  409c4a:	d1fb      	bne.n	409c44 <strlen+0x2>
  409c4c:	1a18      	subs	r0, r3, r0
  409c4e:	3801      	subs	r0, #1
  409c50:	4770      	bx	lr
	...

00409c54 <_strtol_r>:
  409c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c58:	9001      	str	r0, [sp, #4]
  409c5a:	4840      	ldr	r0, [pc, #256]	; (409d5c <_strtol_r+0x108>)
  409c5c:	f8d0 9000 	ldr.w	r9, [r0]
  409c60:	4608      	mov	r0, r1
  409c62:	4604      	mov	r4, r0
  409c64:	f814 5b01 	ldrb.w	r5, [r4], #1
  409c68:	eb09 0605 	add.w	r6, r9, r5
  409c6c:	4620      	mov	r0, r4
  409c6e:	7877      	ldrb	r7, [r6, #1]
  409c70:	f007 0608 	and.w	r6, r7, #8
  409c74:	b2f7      	uxtb	r7, r6
  409c76:	2f00      	cmp	r7, #0
  409c78:	d1f3      	bne.n	409c62 <_strtol_r+0xe>
  409c7a:	2d2d      	cmp	r5, #45	; 0x2d
  409c7c:	d103      	bne.n	409c86 <_strtol_r+0x32>
  409c7e:	f814 5b01 	ldrb.w	r5, [r4], #1
  409c82:	2701      	movs	r7, #1
  409c84:	e004      	b.n	409c90 <_strtol_r+0x3c>
  409c86:	2d2b      	cmp	r5, #43	; 0x2b
  409c88:	bf04      	itt	eq
  409c8a:	4624      	moveq	r4, r4
  409c8c:	f814 5b01 	ldrbeq.w	r5, [r4], #1
  409c90:	2b00      	cmp	r3, #0
  409c92:	d05c      	beq.n	409d4e <_strtol_r+0xfa>
  409c94:	2b10      	cmp	r3, #16
  409c96:	d107      	bne.n	409ca8 <_strtol_r+0x54>
  409c98:	2d30      	cmp	r5, #48	; 0x30
  409c9a:	d105      	bne.n	409ca8 <_strtol_r+0x54>
  409c9c:	7825      	ldrb	r5, [r4, #0]
  409c9e:	2d78      	cmp	r5, #120	; 0x78
  409ca0:	d14e      	bne.n	409d40 <_strtol_r+0xec>
  409ca2:	7865      	ldrb	r5, [r4, #1]
  409ca4:	2310      	movs	r3, #16
  409ca6:	3402      	adds	r4, #2
  409ca8:	2f00      	cmp	r7, #0
  409caa:	bf0c      	ite	eq
  409cac:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409cb0:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  409cb4:	fbb0 faf3 	udiv	sl, r0, r3
  409cb8:	2600      	movs	r6, #0
  409cba:	fb03 081a 	mls	r8, r3, sl, r0
  409cbe:	4630      	mov	r0, r6
  409cc0:	eb09 0c05 	add.w	ip, r9, r5
  409cc4:	f89c c001 	ldrb.w	ip, [ip, #1]
  409cc8:	f00c 0b04 	and.w	fp, ip, #4
  409ccc:	fa5f fb8b 	uxtb.w	fp, fp
  409cd0:	f1bb 0f00 	cmp.w	fp, #0
  409cd4:	d001      	beq.n	409cda <_strtol_r+0x86>
  409cd6:	3d30      	subs	r5, #48	; 0x30
  409cd8:	e00b      	b.n	409cf2 <_strtol_r+0x9e>
  409cda:	f01c 0c03 	ands.w	ip, ip, #3
  409cde:	d01b      	beq.n	409d18 <_strtol_r+0xc4>
  409ce0:	f1bc 0f01 	cmp.w	ip, #1
  409ce4:	bf14      	ite	ne
  409ce6:	f04f 0c57 	movne.w	ip, #87	; 0x57
  409cea:	f04f 0c37 	moveq.w	ip, #55	; 0x37
  409cee:	ebcc 0505 	rsb	r5, ip, r5
  409cf2:	429d      	cmp	r5, r3
  409cf4:	da10      	bge.n	409d18 <_strtol_r+0xc4>
  409cf6:	f1b6 3fff 	cmp.w	r6, #4294967295
  409cfa:	d00a      	beq.n	409d12 <_strtol_r+0xbe>
  409cfc:	4550      	cmp	r0, sl
  409cfe:	d806      	bhi.n	409d0e <_strtol_r+0xba>
  409d00:	d101      	bne.n	409d06 <_strtol_r+0xb2>
  409d02:	4545      	cmp	r5, r8
  409d04:	dc03      	bgt.n	409d0e <_strtol_r+0xba>
  409d06:	fb03 5000 	mla	r0, r3, r0, r5
  409d0a:	2601      	movs	r6, #1
  409d0c:	e001      	b.n	409d12 <_strtol_r+0xbe>
  409d0e:	f04f 36ff 	mov.w	r6, #4294967295
  409d12:	f814 5b01 	ldrb.w	r5, [r4], #1
  409d16:	e7d3      	b.n	409cc0 <_strtol_r+0x6c>
  409d18:	1c73      	adds	r3, r6, #1
  409d1a:	d10a      	bne.n	409d32 <_strtol_r+0xde>
  409d1c:	2f00      	cmp	r7, #0
  409d1e:	9901      	ldr	r1, [sp, #4]
  409d20:	bf0c      	ite	eq
  409d22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409d26:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  409d2a:	2322      	movs	r3, #34	; 0x22
  409d2c:	600b      	str	r3, [r1, #0]
  409d2e:	b922      	cbnz	r2, 409d3a <_strtol_r+0xe6>
  409d30:	e011      	b.n	409d56 <_strtol_r+0x102>
  409d32:	b107      	cbz	r7, 409d36 <_strtol_r+0xe2>
  409d34:	4240      	negs	r0, r0
  409d36:	b172      	cbz	r2, 409d56 <_strtol_r+0x102>
  409d38:	b106      	cbz	r6, 409d3c <_strtol_r+0xe8>
  409d3a:	1e61      	subs	r1, r4, #1
  409d3c:	6011      	str	r1, [r2, #0]
  409d3e:	e00a      	b.n	409d56 <_strtol_r+0x102>
  409d40:	2d58      	cmp	r5, #88	; 0x58
  409d42:	d0ae      	beq.n	409ca2 <_strtol_r+0x4e>
  409d44:	2530      	movs	r5, #48	; 0x30
  409d46:	2b00      	cmp	r3, #0
  409d48:	d1ae      	bne.n	409ca8 <_strtol_r+0x54>
  409d4a:	2308      	movs	r3, #8
  409d4c:	e7ac      	b.n	409ca8 <_strtol_r+0x54>
  409d4e:	2d30      	cmp	r5, #48	; 0x30
  409d50:	d0a4      	beq.n	409c9c <_strtol_r+0x48>
  409d52:	230a      	movs	r3, #10
  409d54:	e7a8      	b.n	409ca8 <_strtol_r+0x54>
  409d56:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d5a:	bf00      	nop
  409d5c:	20001620 	.word	0x20001620

00409d60 <strtol>:
  409d60:	b530      	push	{r4, r5, lr}
  409d62:	4613      	mov	r3, r2
  409d64:	4a04      	ldr	r2, [pc, #16]	; (409d78 <strtol+0x18>)
  409d66:	4605      	mov	r5, r0
  409d68:	460c      	mov	r4, r1
  409d6a:	6810      	ldr	r0, [r2, #0]
  409d6c:	4629      	mov	r1, r5
  409d6e:	4622      	mov	r2, r4
  409d70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  409d74:	f7ff bf6e 	b.w	409c54 <_strtol_r>
  409d78:	200011f0 	.word	0x200011f0

00409d7c <_svfprintf_r>:
  409d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409d80:	461e      	mov	r6, r3
  409d82:	898b      	ldrh	r3, [r1, #12]
  409d84:	4689      	mov	r9, r1
  409d86:	f003 0180 	and.w	r1, r3, #128	; 0x80
  409d8a:	4614      	mov	r4, r2
  409d8c:	b20a      	sxth	r2, r1
  409d8e:	b0a9      	sub	sp, #164	; 0xa4
  409d90:	4683      	mov	fp, r0
  409d92:	b19a      	cbz	r2, 409dbc <_svfprintf_r+0x40>
  409d94:	f8d9 3010 	ldr.w	r3, [r9, #16]
  409d98:	b983      	cbnz	r3, 409dbc <_svfprintf_r+0x40>
  409d9a:	2140      	movs	r1, #64	; 0x40
  409d9c:	f002 faa4 	bl	40c2e8 <_malloc_r>
  409da0:	f8c9 0000 	str.w	r0, [r9]
  409da4:	f8c9 0010 	str.w	r0, [r9, #16]
  409da8:	b928      	cbnz	r0, 409db6 <_svfprintf_r+0x3a>
  409daa:	220c      	movs	r2, #12
  409dac:	f8cb 2000 	str.w	r2, [fp]
  409db0:	f04f 30ff 	mov.w	r0, #4294967295
  409db4:	e3dc      	b.n	40a570 <_svfprintf_r+0x7f4>
  409db6:	2040      	movs	r0, #64	; 0x40
  409db8:	f8c9 0014 	str.w	r0, [r9, #20]
  409dbc:	2100      	movs	r1, #0
  409dbe:	ad18      	add	r5, sp, #96	; 0x60
  409dc0:	950b      	str	r5, [sp, #44]	; 0x2c
  409dc2:	910d      	str	r1, [sp, #52]	; 0x34
  409dc4:	910c      	str	r1, [sp, #48]	; 0x30
  409dc6:	9401      	str	r4, [sp, #4]
  409dc8:	9105      	str	r1, [sp, #20]
  409dca:	9104      	str	r1, [sp, #16]
  409dcc:	46a8      	mov	r8, r5
  409dce:	9b01      	ldr	r3, [sp, #4]
  409dd0:	461c      	mov	r4, r3
  409dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
  409dd6:	b91a      	cbnz	r2, 409de0 <_svfprintf_r+0x64>
  409dd8:	9801      	ldr	r0, [sp, #4]
  409dda:	1a25      	subs	r5, r4, r0
  409ddc:	d103      	bne.n	409de6 <_svfprintf_r+0x6a>
  409dde:	e01d      	b.n	409e1c <_svfprintf_r+0xa0>
  409de0:	2a25      	cmp	r2, #37	; 0x25
  409de2:	d1f5      	bne.n	409dd0 <_svfprintf_r+0x54>
  409de4:	e7f8      	b.n	409dd8 <_svfprintf_r+0x5c>
  409de6:	9a01      	ldr	r2, [sp, #4]
  409de8:	990d      	ldr	r1, [sp, #52]	; 0x34
  409dea:	e888 0024 	stmia.w	r8, {r2, r5}
  409dee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409df0:	1c50      	adds	r0, r2, #1
  409df2:	194b      	adds	r3, r1, r5
  409df4:	2807      	cmp	r0, #7
  409df6:	930d      	str	r3, [sp, #52]	; 0x34
  409df8:	900c      	str	r0, [sp, #48]	; 0x30
  409dfa:	dc02      	bgt.n	409e02 <_svfprintf_r+0x86>
  409dfc:	f108 0808 	add.w	r8, r8, #8
  409e00:	e009      	b.n	409e16 <_svfprintf_r+0x9a>
  409e02:	4658      	mov	r0, fp
  409e04:	4649      	mov	r1, r9
  409e06:	aa0b      	add	r2, sp, #44	; 0x2c
  409e08:	f003 f95c 	bl	40d0c4 <__ssprint_r>
  409e0c:	2800      	cmp	r0, #0
  409e0e:	f040 83a4 	bne.w	40a55a <_svfprintf_r+0x7de>
  409e12:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  409e16:	9904      	ldr	r1, [sp, #16]
  409e18:	194b      	adds	r3, r1, r5
  409e1a:	9304      	str	r3, [sp, #16]
  409e1c:	7822      	ldrb	r2, [r4, #0]
  409e1e:	2a00      	cmp	r2, #0
  409e20:	f000 8394 	beq.w	40a54c <_svfprintf_r+0x7d0>
  409e24:	2200      	movs	r2, #0
  409e26:	3401      	adds	r4, #1
  409e28:	9401      	str	r4, [sp, #4]
  409e2a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  409e2e:	f04f 3cff 	mov.w	ip, #4294967295
  409e32:	9203      	str	r2, [sp, #12]
  409e34:	4617      	mov	r7, r2
  409e36:	9801      	ldr	r0, [sp, #4]
  409e38:	f810 3b01 	ldrb.w	r3, [r0], #1
  409e3c:	9001      	str	r0, [sp, #4]
  409e3e:	2b63      	cmp	r3, #99	; 0x63
  409e40:	f000 80b3 	beq.w	409faa <_svfprintf_r+0x22e>
  409e44:	dc33      	bgt.n	409eae <_svfprintf_r+0x132>
  409e46:	2b39      	cmp	r3, #57	; 0x39
  409e48:	dc1a      	bgt.n	409e80 <_svfprintf_r+0x104>
  409e4a:	2b31      	cmp	r3, #49	; 0x31
  409e4c:	f280 8091 	bge.w	409f72 <_svfprintf_r+0x1f6>
  409e50:	2b2b      	cmp	r3, #43	; 0x2b
  409e52:	d101      	bne.n	409e58 <_svfprintf_r+0xdc>
  409e54:	461a      	mov	r2, r3
  409e56:	e7ee      	b.n	409e36 <_svfprintf_r+0xba>
  409e58:	dc0a      	bgt.n	409e70 <_svfprintf_r+0xf4>
  409e5a:	2b23      	cmp	r3, #35	; 0x23
  409e5c:	d055      	beq.n	409f0a <_svfprintf_r+0x18e>
  409e5e:	2b2a      	cmp	r3, #42	; 0x2a
  409e60:	d056      	beq.n	409f10 <_svfprintf_r+0x194>
  409e62:	2b20      	cmp	r3, #32
  409e64:	f040 81f7 	bne.w	40a256 <_svfprintf_r+0x4da>
  409e68:	2a00      	cmp	r2, #0
  409e6a:	bf08      	it	eq
  409e6c:	2220      	moveq	r2, #32
  409e6e:	e7e2      	b.n	409e36 <_svfprintf_r+0xba>
  409e70:	2b2e      	cmp	r3, #46	; 0x2e
  409e72:	d058      	beq.n	409f26 <_svfprintf_r+0x1aa>
  409e74:	2b30      	cmp	r3, #48	; 0x30
  409e76:	d079      	beq.n	409f6c <_svfprintf_r+0x1f0>
  409e78:	2b2d      	cmp	r3, #45	; 0x2d
  409e7a:	f040 81ec 	bne.w	40a256 <_svfprintf_r+0x4da>
  409e7e:	e04f      	b.n	409f20 <_svfprintf_r+0x1a4>
  409e80:	2b4f      	cmp	r3, #79	; 0x4f
  409e82:	f000 80de 	beq.w	40a042 <_svfprintf_r+0x2c6>
  409e86:	dc07      	bgt.n	409e98 <_svfprintf_r+0x11c>
  409e88:	2b44      	cmp	r3, #68	; 0x44
  409e8a:	f040 81e4 	bne.w	40a256 <_svfprintf_r+0x4da>
  409e8e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  409e92:	f047 0710 	orr.w	r7, r7, #16
  409e96:	e090      	b.n	409fba <_svfprintf_r+0x23e>
  409e98:	2b55      	cmp	r3, #85	; 0x55
  409e9a:	f000 811f 	beq.w	40a0dc <_svfprintf_r+0x360>
  409e9e:	2b58      	cmp	r3, #88	; 0x58
  409ea0:	f040 81d9 	bne.w	40a256 <_svfprintf_r+0x4da>
  409ea4:	4daf      	ldr	r5, [pc, #700]	; (40a164 <_svfprintf_r+0x3e8>)
  409ea6:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  409eaa:	9505      	str	r5, [sp, #20]
  409eac:	e131      	b.n	40a112 <_svfprintf_r+0x396>
  409eae:	2b6f      	cmp	r3, #111	; 0x6f
  409eb0:	f000 80c9 	beq.w	40a046 <_svfprintf_r+0x2ca>
  409eb4:	dc10      	bgt.n	409ed8 <_svfprintf_r+0x15c>
  409eb6:	2b69      	cmp	r3, #105	; 0x69
  409eb8:	d024      	beq.n	409f04 <_svfprintf_r+0x188>
  409eba:	dc07      	bgt.n	409ecc <_svfprintf_r+0x150>
  409ebc:	2b64      	cmp	r3, #100	; 0x64
  409ebe:	d021      	beq.n	409f04 <_svfprintf_r+0x188>
  409ec0:	2b68      	cmp	r3, #104	; 0x68
  409ec2:	f040 81c8 	bne.w	40a256 <_svfprintf_r+0x4da>
  409ec6:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  409eca:	e7b4      	b.n	409e36 <_svfprintf_r+0xba>
  409ecc:	2b6c      	cmp	r3, #108	; 0x6c
  409ece:	d05f      	beq.n	409f90 <_svfprintf_r+0x214>
  409ed0:	2b6e      	cmp	r3, #110	; 0x6e
  409ed2:	f040 81c0 	bne.w	40a256 <_svfprintf_r+0x4da>
  409ed6:	e096      	b.n	40a006 <_svfprintf_r+0x28a>
  409ed8:	2b73      	cmp	r3, #115	; 0x73
  409eda:	f000 80df 	beq.w	40a09c <_svfprintf_r+0x320>
  409ede:	dc06      	bgt.n	409eee <_svfprintf_r+0x172>
  409ee0:	2b70      	cmp	r3, #112	; 0x70
  409ee2:	f000 80cd 	beq.w	40a080 <_svfprintf_r+0x304>
  409ee6:	2b71      	cmp	r3, #113	; 0x71
  409ee8:	f040 81b5 	bne.w	40a256 <_svfprintf_r+0x4da>
  409eec:	e05a      	b.n	409fa4 <_svfprintf_r+0x228>
  409eee:	2b75      	cmp	r3, #117	; 0x75
  409ef0:	f000 80f6 	beq.w	40a0e0 <_svfprintf_r+0x364>
  409ef4:	2b78      	cmp	r3, #120	; 0x78
  409ef6:	f040 81ae 	bne.w	40a256 <_svfprintf_r+0x4da>
  409efa:	4d9b      	ldr	r5, [pc, #620]	; (40a168 <_svfprintf_r+0x3ec>)
  409efc:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  409f00:	9505      	str	r5, [sp, #20]
  409f02:	e106      	b.n	40a112 <_svfprintf_r+0x396>
  409f04:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  409f08:	e057      	b.n	409fba <_svfprintf_r+0x23e>
  409f0a:	f047 0701 	orr.w	r7, r7, #1
  409f0e:	e792      	b.n	409e36 <_svfprintf_r+0xba>
  409f10:	1d33      	adds	r3, r6, #4
  409f12:	6836      	ldr	r6, [r6, #0]
  409f14:	2e00      	cmp	r6, #0
  409f16:	9603      	str	r6, [sp, #12]
  409f18:	da15      	bge.n	409f46 <_svfprintf_r+0x1ca>
  409f1a:	4270      	negs	r0, r6
  409f1c:	9003      	str	r0, [sp, #12]
  409f1e:	461e      	mov	r6, r3
  409f20:	f047 0704 	orr.w	r7, r7, #4
  409f24:	e787      	b.n	409e36 <_svfprintf_r+0xba>
  409f26:	9901      	ldr	r1, [sp, #4]
  409f28:	f811 3b01 	ldrb.w	r3, [r1], #1
  409f2c:	2b2a      	cmp	r3, #42	; 0x2a
  409f2e:	9101      	str	r1, [sp, #4]
  409f30:	d10b      	bne.n	409f4a <_svfprintf_r+0x1ce>
  409f32:	f8d6 c000 	ldr.w	ip, [r6]
  409f36:	1d33      	adds	r3, r6, #4
  409f38:	f1bc 0f00 	cmp.w	ip, #0
  409f3c:	da03      	bge.n	409f46 <_svfprintf_r+0x1ca>
  409f3e:	461e      	mov	r6, r3
  409f40:	f04f 3cff 	mov.w	ip, #4294967295
  409f44:	e777      	b.n	409e36 <_svfprintf_r+0xba>
  409f46:	461e      	mov	r6, r3
  409f48:	e775      	b.n	409e36 <_svfprintf_r+0xba>
  409f4a:	f04f 0c00 	mov.w	ip, #0
  409f4e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  409f52:	2809      	cmp	r0, #9
  409f54:	d807      	bhi.n	409f66 <_svfprintf_r+0x1ea>
  409f56:	9901      	ldr	r1, [sp, #4]
  409f58:	230a      	movs	r3, #10
  409f5a:	fb03 0c0c 	mla	ip, r3, ip, r0
  409f5e:	f811 3b01 	ldrb.w	r3, [r1], #1
  409f62:	9101      	str	r1, [sp, #4]
  409f64:	e7f3      	b.n	409f4e <_svfprintf_r+0x1d2>
  409f66:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
  409f6a:	e768      	b.n	409e3e <_svfprintf_r+0xc2>
  409f6c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  409f70:	e761      	b.n	409e36 <_svfprintf_r+0xba>
  409f72:	9801      	ldr	r0, [sp, #4]
  409f74:	2100      	movs	r1, #0
  409f76:	3b30      	subs	r3, #48	; 0x30
  409f78:	240a      	movs	r4, #10
  409f7a:	fb04 3101 	mla	r1, r4, r1, r3
  409f7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409f82:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
  409f86:	2c09      	cmp	r4, #9
  409f88:	9001      	str	r0, [sp, #4]
  409f8a:	d9f4      	bls.n	409f76 <_svfprintf_r+0x1fa>
  409f8c:	9103      	str	r1, [sp, #12]
  409f8e:	e756      	b.n	409e3e <_svfprintf_r+0xc2>
  409f90:	9901      	ldr	r1, [sp, #4]
  409f92:	780b      	ldrb	r3, [r1, #0]
  409f94:	2b6c      	cmp	r3, #108	; 0x6c
  409f96:	d102      	bne.n	409f9e <_svfprintf_r+0x222>
  409f98:	1c48      	adds	r0, r1, #1
  409f9a:	9001      	str	r0, [sp, #4]
  409f9c:	e002      	b.n	409fa4 <_svfprintf_r+0x228>
  409f9e:	f047 0710 	orr.w	r7, r7, #16
  409fa2:	e748      	b.n	409e36 <_svfprintf_r+0xba>
  409fa4:	f047 0720 	orr.w	r7, r7, #32
  409fa8:	e745      	b.n	409e36 <_svfprintf_r+0xba>
  409faa:	6832      	ldr	r2, [r6, #0]
  409fac:	2500      	movs	r5, #0
  409fae:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  409fb2:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  409fb6:	3604      	adds	r6, #4
  409fb8:	e157      	b.n	40a26a <_svfprintf_r+0x4ee>
  409fba:	06ba      	lsls	r2, r7, #26
  409fbc:	d507      	bpl.n	409fce <_svfprintf_r+0x252>
  409fbe:	3607      	adds	r6, #7
  409fc0:	f026 0507 	bic.w	r5, r6, #7
  409fc4:	f105 0608 	add.w	r6, r5, #8
  409fc8:	e9d5 4500 	ldrd	r4, r5, [r5]
  409fcc:	e00f      	b.n	409fee <_svfprintf_r+0x272>
  409fce:	f017 0f10 	tst.w	r7, #16
  409fd2:	f106 0104 	add.w	r1, r6, #4
  409fd6:	d001      	beq.n	409fdc <_svfprintf_r+0x260>
  409fd8:	6832      	ldr	r2, [r6, #0]
  409fda:	e005      	b.n	409fe8 <_svfprintf_r+0x26c>
  409fdc:	f017 0f40 	tst.w	r7, #64	; 0x40
  409fe0:	6832      	ldr	r2, [r6, #0]
  409fe2:	d001      	beq.n	409fe8 <_svfprintf_r+0x26c>
  409fe4:	b214      	sxth	r4, r2
  409fe6:	e000      	b.n	409fea <_svfprintf_r+0x26e>
  409fe8:	4614      	mov	r4, r2
  409fea:	17e5      	asrs	r5, r4, #31
  409fec:	460e      	mov	r6, r1
  409fee:	2c00      	cmp	r4, #0
  409ff0:	f175 0200 	sbcs.w	r2, r5, #0
  409ff4:	f280 80ba 	bge.w	40a16c <_svfprintf_r+0x3f0>
  409ff8:	232d      	movs	r3, #45	; 0x2d
  409ffa:	4264      	negs	r4, r4
  409ffc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40a000:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
  40a004:	e0b2      	b.n	40a16c <_svfprintf_r+0x3f0>
  40a006:	f017 0f20 	tst.w	r7, #32
  40a00a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a00e:	f106 0204 	add.w	r2, r6, #4
  40a012:	d005      	beq.n	40a020 <_svfprintf_r+0x2a4>
  40a014:	9c04      	ldr	r4, [sp, #16]
  40a016:	6835      	ldr	r5, [r6, #0]
  40a018:	17e0      	asrs	r0, r4, #31
  40a01a:	602c      	str	r4, [r5, #0]
  40a01c:	6068      	str	r0, [r5, #4]
  40a01e:	e004      	b.n	40a02a <_svfprintf_r+0x2ae>
  40a020:	06fb      	lsls	r3, r7, #27
  40a022:	d504      	bpl.n	40a02e <_svfprintf_r+0x2b2>
  40a024:	6833      	ldr	r3, [r6, #0]
  40a026:	9904      	ldr	r1, [sp, #16]
  40a028:	6019      	str	r1, [r3, #0]
  40a02a:	4616      	mov	r6, r2
  40a02c:	e6cf      	b.n	409dce <_svfprintf_r+0x52>
  40a02e:	6830      	ldr	r0, [r6, #0]
  40a030:	9c04      	ldr	r4, [sp, #16]
  40a032:	f017 0f40 	tst.w	r7, #64	; 0x40
  40a036:	f106 0604 	add.w	r6, r6, #4
  40a03a:	bf14      	ite	ne
  40a03c:	8004      	strhne	r4, [r0, #0]
  40a03e:	6004      	streq	r4, [r0, #0]
  40a040:	e6c5      	b.n	409dce <_svfprintf_r+0x52>
  40a042:	f047 0710 	orr.w	r7, r7, #16
  40a046:	f017 0020 	ands.w	r0, r7, #32
  40a04a:	d008      	beq.n	40a05e <_svfprintf_r+0x2e2>
  40a04c:	1df3      	adds	r3, r6, #7
  40a04e:	f023 0507 	bic.w	r5, r3, #7
  40a052:	f105 0608 	add.w	r6, r5, #8
  40a056:	e9d5 4500 	ldrd	r4, r5, [r5]
  40a05a:	2000      	movs	r0, #0
  40a05c:	e07d      	b.n	40a15a <_svfprintf_r+0x3de>
  40a05e:	f017 0110 	ands.w	r1, r7, #16
  40a062:	f106 0204 	add.w	r2, r6, #4
  40a066:	d106      	bne.n	40a076 <_svfprintf_r+0x2fa>
  40a068:	f017 0040 	ands.w	r0, r7, #64	; 0x40
  40a06c:	d003      	beq.n	40a076 <_svfprintf_r+0x2fa>
  40a06e:	8834      	ldrh	r4, [r6, #0]
  40a070:	2500      	movs	r5, #0
  40a072:	4616      	mov	r6, r2
  40a074:	e7f1      	b.n	40a05a <_svfprintf_r+0x2de>
  40a076:	6836      	ldr	r6, [r6, #0]
  40a078:	2500      	movs	r5, #0
  40a07a:	4634      	mov	r4, r6
  40a07c:	4616      	mov	r6, r2
  40a07e:	e06c      	b.n	40a15a <_svfprintf_r+0x3de>
  40a080:	4b39      	ldr	r3, [pc, #228]	; (40a168 <_svfprintf_r+0x3ec>)
  40a082:	6834      	ldr	r4, [r6, #0]
  40a084:	9305      	str	r3, [sp, #20]
  40a086:	2130      	movs	r1, #48	; 0x30
  40a088:	2278      	movs	r2, #120	; 0x78
  40a08a:	2500      	movs	r5, #0
  40a08c:	f047 0702 	orr.w	r7, r7, #2
  40a090:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  40a094:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
  40a098:	3604      	adds	r6, #4
  40a09a:	e05d      	b.n	40a158 <_svfprintf_r+0x3dc>
  40a09c:	4631      	mov	r1, r6
  40a09e:	2500      	movs	r5, #0
  40a0a0:	f8d1 a000 	ldr.w	sl, [r1]
  40a0a4:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40a0a8:	3604      	adds	r6, #4
  40a0aa:	45ac      	cmp	ip, r5
  40a0ac:	4650      	mov	r0, sl
  40a0ae:	db11      	blt.n	40a0d4 <_svfprintf_r+0x358>
  40a0b0:	4662      	mov	r2, ip
  40a0b2:	4629      	mov	r1, r5
  40a0b4:	f8cd c000 	str.w	ip, [sp]
  40a0b8:	f002 fb78 	bl	40c7ac <memchr>
  40a0bc:	f8dd c000 	ldr.w	ip, [sp]
  40a0c0:	2800      	cmp	r0, #0
  40a0c2:	f000 80d6 	beq.w	40a272 <_svfprintf_r+0x4f6>
  40a0c6:	ebca 0400 	rsb	r4, sl, r0
  40a0ca:	4564      	cmp	r4, ip
  40a0cc:	f340 80d3 	ble.w	40a276 <_svfprintf_r+0x4fa>
  40a0d0:	4664      	mov	r4, ip
  40a0d2:	e0d0      	b.n	40a276 <_svfprintf_r+0x4fa>
  40a0d4:	f7ff fdb5 	bl	409c42 <strlen>
  40a0d8:	4604      	mov	r4, r0
  40a0da:	e0cc      	b.n	40a276 <_svfprintf_r+0x4fa>
  40a0dc:	f047 0710 	orr.w	r7, r7, #16
  40a0e0:	06bd      	lsls	r5, r7, #26
  40a0e2:	d507      	bpl.n	40a0f4 <_svfprintf_r+0x378>
  40a0e4:	1df0      	adds	r0, r6, #7
  40a0e6:	f020 0407 	bic.w	r4, r0, #7
  40a0ea:	f104 0608 	add.w	r6, r4, #8
  40a0ee:	e9d4 4500 	ldrd	r4, r5, [r4]
  40a0f2:	e00c      	b.n	40a10e <_svfprintf_r+0x392>
  40a0f4:	f017 0f10 	tst.w	r7, #16
  40a0f8:	f106 0304 	add.w	r3, r6, #4
  40a0fc:	d103      	bne.n	40a106 <_svfprintf_r+0x38a>
  40a0fe:	067c      	lsls	r4, r7, #25
  40a100:	d501      	bpl.n	40a106 <_svfprintf_r+0x38a>
  40a102:	8834      	ldrh	r4, [r6, #0]
  40a104:	e001      	b.n	40a10a <_svfprintf_r+0x38e>
  40a106:	6835      	ldr	r5, [r6, #0]
  40a108:	462c      	mov	r4, r5
  40a10a:	2500      	movs	r5, #0
  40a10c:	461e      	mov	r6, r3
  40a10e:	2001      	movs	r0, #1
  40a110:	e023      	b.n	40a15a <_svfprintf_r+0x3de>
  40a112:	06b8      	lsls	r0, r7, #26
  40a114:	d507      	bpl.n	40a126 <_svfprintf_r+0x3aa>
  40a116:	1df4      	adds	r4, r6, #7
  40a118:	f024 0107 	bic.w	r1, r4, #7
  40a11c:	f101 0608 	add.w	r6, r1, #8
  40a120:	e9d1 4500 	ldrd	r4, r5, [r1]
  40a124:	e00c      	b.n	40a140 <_svfprintf_r+0x3c4>
  40a126:	f017 0f10 	tst.w	r7, #16
  40a12a:	f106 0004 	add.w	r0, r6, #4
  40a12e:	d103      	bne.n	40a138 <_svfprintf_r+0x3bc>
  40a130:	0679      	lsls	r1, r7, #25
  40a132:	d501      	bpl.n	40a138 <_svfprintf_r+0x3bc>
  40a134:	8834      	ldrh	r4, [r6, #0]
  40a136:	e001      	b.n	40a13c <_svfprintf_r+0x3c0>
  40a138:	6836      	ldr	r6, [r6, #0]
  40a13a:	4634      	mov	r4, r6
  40a13c:	2500      	movs	r5, #0
  40a13e:	4606      	mov	r6, r0
  40a140:	07fa      	lsls	r2, r7, #31
  40a142:	d509      	bpl.n	40a158 <_svfprintf_r+0x3dc>
  40a144:	ea54 0205 	orrs.w	r2, r4, r5
  40a148:	d006      	beq.n	40a158 <_svfprintf_r+0x3dc>
  40a14a:	2230      	movs	r2, #48	; 0x30
  40a14c:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
  40a150:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40a154:	f047 0702 	orr.w	r7, r7, #2
  40a158:	2002      	movs	r0, #2
  40a15a:	2100      	movs	r1, #0
  40a15c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  40a160:	e005      	b.n	40a16e <_svfprintf_r+0x3f2>
  40a162:	bf00      	nop
  40a164:	0040fd7a 	.word	0x0040fd7a
  40a168:	0040fd8b 	.word	0x0040fd8b
  40a16c:	2001      	movs	r0, #1
  40a16e:	f1bc 0f00 	cmp.w	ip, #0
  40a172:	bfa8      	it	ge
  40a174:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40a178:	ea54 0105 	orrs.w	r1, r4, r5
  40a17c:	d102      	bne.n	40a184 <_svfprintf_r+0x408>
  40a17e:	f1bc 0f00 	cmp.w	ip, #0
  40a182:	d058      	beq.n	40a236 <_svfprintf_r+0x4ba>
  40a184:	2801      	cmp	r0, #1
  40a186:	d01d      	beq.n	40a1c4 <_svfprintf_r+0x448>
  40a188:	2802      	cmp	r0, #2
  40a18a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40a18e:	d041      	beq.n	40a214 <_svfprintf_r+0x498>
  40a190:	f004 0207 	and.w	r2, r4, #7
  40a194:	08e4      	lsrs	r4, r4, #3
  40a196:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
  40a19a:	08e9      	lsrs	r1, r5, #3
  40a19c:	4604      	mov	r4, r0
  40a19e:	460d      	mov	r5, r1
  40a1a0:	3230      	adds	r2, #48	; 0x30
  40a1a2:	ea54 0105 	orrs.w	r1, r4, r5
  40a1a6:	469a      	mov	sl, r3
  40a1a8:	701a      	strb	r2, [r3, #0]
  40a1aa:	f103 33ff 	add.w	r3, r3, #4294967295
  40a1ae:	d1ef      	bne.n	40a190 <_svfprintf_r+0x414>
  40a1b0:	07f8      	lsls	r0, r7, #31
  40a1b2:	4655      	mov	r5, sl
  40a1b4:	d54a      	bpl.n	40a24c <_svfprintf_r+0x4d0>
  40a1b6:	2a30      	cmp	r2, #48	; 0x30
  40a1b8:	d048      	beq.n	40a24c <_svfprintf_r+0x4d0>
  40a1ba:	2230      	movs	r2, #48	; 0x30
  40a1bc:	469a      	mov	sl, r3
  40a1be:	f805 2c01 	strb.w	r2, [r5, #-1]
  40a1c2:	e043      	b.n	40a24c <_svfprintf_r+0x4d0>
  40a1c4:	2d00      	cmp	r5, #0
  40a1c6:	bf08      	it	eq
  40a1c8:	2c0a      	cmpeq	r4, #10
  40a1ca:	d203      	bcs.n	40a1d4 <_svfprintf_r+0x458>
  40a1cc:	3430      	adds	r4, #48	; 0x30
  40a1ce:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
  40a1d2:	e036      	b.n	40a242 <_svfprintf_r+0x4c6>
  40a1d4:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40a1d8:	9302      	str	r3, [sp, #8]
  40a1da:	4620      	mov	r0, r4
  40a1dc:	4629      	mov	r1, r5
  40a1de:	220a      	movs	r2, #10
  40a1e0:	2300      	movs	r3, #0
  40a1e2:	f8cd c000 	str.w	ip, [sp]
  40a1e6:	f003 fdfb 	bl	40dde0 <__aeabi_uldivmod>
  40a1ea:	9802      	ldr	r0, [sp, #8]
  40a1ec:	f8dd a008 	ldr.w	sl, [sp, #8]
  40a1f0:	3230      	adds	r2, #48	; 0x30
  40a1f2:	f800 2901 	strb.w	r2, [r0], #-1
  40a1f6:	4629      	mov	r1, r5
  40a1f8:	9002      	str	r0, [sp, #8]
  40a1fa:	220a      	movs	r2, #10
  40a1fc:	4620      	mov	r0, r4
  40a1fe:	2300      	movs	r3, #0
  40a200:	f003 fdee 	bl	40dde0 <__aeabi_uldivmod>
  40a204:	4604      	mov	r4, r0
  40a206:	460d      	mov	r5, r1
  40a208:	ea54 0105 	orrs.w	r1, r4, r5
  40a20c:	f8dd c000 	ldr.w	ip, [sp]
  40a210:	d1e3      	bne.n	40a1da <_svfprintf_r+0x45e>
  40a212:	e01b      	b.n	40a24c <_svfprintf_r+0x4d0>
  40a214:	f004 000f 	and.w	r0, r4, #15
  40a218:	9905      	ldr	r1, [sp, #20]
  40a21a:	0924      	lsrs	r4, r4, #4
  40a21c:	5c0a      	ldrb	r2, [r1, r0]
  40a21e:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
  40a222:	0929      	lsrs	r1, r5, #4
  40a224:	4604      	mov	r4, r0
  40a226:	460d      	mov	r5, r1
  40a228:	469a      	mov	sl, r3
  40a22a:	f803 2901 	strb.w	r2, [r3], #-1
  40a22e:	ea54 0205 	orrs.w	r2, r4, r5
  40a232:	d1ef      	bne.n	40a214 <_svfprintf_r+0x498>
  40a234:	e00a      	b.n	40a24c <_svfprintf_r+0x4d0>
  40a236:	b938      	cbnz	r0, 40a248 <_svfprintf_r+0x4cc>
  40a238:	07f9      	lsls	r1, r7, #31
  40a23a:	d505      	bpl.n	40a248 <_svfprintf_r+0x4cc>
  40a23c:	2030      	movs	r0, #48	; 0x30
  40a23e:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
  40a242:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
  40a246:	e001      	b.n	40a24c <_svfprintf_r+0x4d0>
  40a248:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
  40a24c:	ad18      	add	r5, sp, #96	; 0x60
  40a24e:	ebca 0405 	rsb	r4, sl, r5
  40a252:	4665      	mov	r5, ip
  40a254:	e00f      	b.n	40a276 <_svfprintf_r+0x4fa>
  40a256:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a25a:	2b00      	cmp	r3, #0
  40a25c:	f000 8176 	beq.w	40a54c <_svfprintf_r+0x7d0>
  40a260:	2500      	movs	r5, #0
  40a262:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40a266:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40a26a:	2401      	movs	r4, #1
  40a26c:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
  40a270:	e001      	b.n	40a276 <_svfprintf_r+0x4fa>
  40a272:	4664      	mov	r4, ip
  40a274:	4605      	mov	r5, r0
  40a276:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  40a27a:	42ac      	cmp	r4, r5
  40a27c:	bfac      	ite	ge
  40a27e:	4621      	movge	r1, r4
  40a280:	4629      	movlt	r1, r5
  40a282:	9102      	str	r1, [sp, #8]
  40a284:	b113      	cbz	r3, 40a28c <_svfprintf_r+0x510>
  40a286:	9802      	ldr	r0, [sp, #8]
  40a288:	1c42      	adds	r2, r0, #1
  40a28a:	9202      	str	r2, [sp, #8]
  40a28c:	f017 0102 	ands.w	r1, r7, #2
  40a290:	9106      	str	r1, [sp, #24]
  40a292:	d002      	beq.n	40a29a <_svfprintf_r+0x51e>
  40a294:	9b02      	ldr	r3, [sp, #8]
  40a296:	1c98      	adds	r0, r3, #2
  40a298:	9002      	str	r0, [sp, #8]
  40a29a:	f017 0284 	ands.w	r2, r7, #132	; 0x84
  40a29e:	9207      	str	r2, [sp, #28]
  40a2a0:	d13c      	bne.n	40a31c <_svfprintf_r+0x5a0>
  40a2a2:	9903      	ldr	r1, [sp, #12]
  40a2a4:	9b02      	ldr	r3, [sp, #8]
  40a2a6:	1acb      	subs	r3, r1, r3
  40a2a8:	2b00      	cmp	r3, #0
  40a2aa:	dd37      	ble.n	40a31c <_svfprintf_r+0x5a0>
  40a2ac:	48a5      	ldr	r0, [pc, #660]	; (40a544 <_svfprintf_r+0x7c8>)
  40a2ae:	2b10      	cmp	r3, #16
  40a2b0:	f8c8 0000 	str.w	r0, [r8]
  40a2b4:	dd1b      	ble.n	40a2ee <_svfprintf_r+0x572>
  40a2b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a2b8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a2ba:	2110      	movs	r1, #16
  40a2bc:	f8c8 1004 	str.w	r1, [r8, #4]
  40a2c0:	1c51      	adds	r1, r2, #1
  40a2c2:	3010      	adds	r0, #16
  40a2c4:	2907      	cmp	r1, #7
  40a2c6:	900d      	str	r0, [sp, #52]	; 0x34
  40a2c8:	910c      	str	r1, [sp, #48]	; 0x30
  40a2ca:	dc02      	bgt.n	40a2d2 <_svfprintf_r+0x556>
  40a2cc:	f108 0808 	add.w	r8, r8, #8
  40a2d0:	e00b      	b.n	40a2ea <_svfprintf_r+0x56e>
  40a2d2:	4658      	mov	r0, fp
  40a2d4:	4649      	mov	r1, r9
  40a2d6:	aa0b      	add	r2, sp, #44	; 0x2c
  40a2d8:	9300      	str	r3, [sp, #0]
  40a2da:	f002 fef3 	bl	40d0c4 <__ssprint_r>
  40a2de:	9b00      	ldr	r3, [sp, #0]
  40a2e0:	2800      	cmp	r0, #0
  40a2e2:	f040 813a 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a2e6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a2ea:	3b10      	subs	r3, #16
  40a2ec:	e7de      	b.n	40a2ac <_svfprintf_r+0x530>
  40a2ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a2f0:	f8c8 3004 	str.w	r3, [r8, #4]
  40a2f4:	18d1      	adds	r1, r2, r3
  40a2f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a2f8:	910d      	str	r1, [sp, #52]	; 0x34
  40a2fa:	1c58      	adds	r0, r3, #1
  40a2fc:	2807      	cmp	r0, #7
  40a2fe:	900c      	str	r0, [sp, #48]	; 0x30
  40a300:	dc02      	bgt.n	40a308 <_svfprintf_r+0x58c>
  40a302:	f108 0808 	add.w	r8, r8, #8
  40a306:	e009      	b.n	40a31c <_svfprintf_r+0x5a0>
  40a308:	4658      	mov	r0, fp
  40a30a:	4649      	mov	r1, r9
  40a30c:	aa0b      	add	r2, sp, #44	; 0x2c
  40a30e:	f002 fed9 	bl	40d0c4 <__ssprint_r>
  40a312:	2800      	cmp	r0, #0
  40a314:	f040 8121 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a318:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a31c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  40a320:	b1da      	cbz	r2, 40a35a <_svfprintf_r+0x5de>
  40a322:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  40a326:	f8c8 1000 	str.w	r1, [r8]
  40a32a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a32c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a32e:	2301      	movs	r3, #1
  40a330:	f8c8 3004 	str.w	r3, [r8, #4]
  40a334:	1c4b      	adds	r3, r1, #1
  40a336:	1c42      	adds	r2, r0, #1
  40a338:	2b07      	cmp	r3, #7
  40a33a:	920d      	str	r2, [sp, #52]	; 0x34
  40a33c:	930c      	str	r3, [sp, #48]	; 0x30
  40a33e:	dc02      	bgt.n	40a346 <_svfprintf_r+0x5ca>
  40a340:	f108 0808 	add.w	r8, r8, #8
  40a344:	e009      	b.n	40a35a <_svfprintf_r+0x5de>
  40a346:	4658      	mov	r0, fp
  40a348:	4649      	mov	r1, r9
  40a34a:	aa0b      	add	r2, sp, #44	; 0x2c
  40a34c:	f002 feba 	bl	40d0c4 <__ssprint_r>
  40a350:	2800      	cmp	r0, #0
  40a352:	f040 8102 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a356:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a35a:	9806      	ldr	r0, [sp, #24]
  40a35c:	b1d0      	cbz	r0, 40a394 <_svfprintf_r+0x618>
  40a35e:	aa0a      	add	r2, sp, #40	; 0x28
  40a360:	f8c8 2000 	str.w	r2, [r8]
  40a364:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a368:	2102      	movs	r1, #2
  40a36a:	f8c8 1004 	str.w	r1, [r8, #4]
  40a36e:	1c51      	adds	r1, r2, #1
  40a370:	1c98      	adds	r0, r3, #2
  40a372:	2907      	cmp	r1, #7
  40a374:	900d      	str	r0, [sp, #52]	; 0x34
  40a376:	910c      	str	r1, [sp, #48]	; 0x30
  40a378:	dc02      	bgt.n	40a380 <_svfprintf_r+0x604>
  40a37a:	f108 0808 	add.w	r8, r8, #8
  40a37e:	e009      	b.n	40a394 <_svfprintf_r+0x618>
  40a380:	4658      	mov	r0, fp
  40a382:	4649      	mov	r1, r9
  40a384:	aa0b      	add	r2, sp, #44	; 0x2c
  40a386:	f002 fe9d 	bl	40d0c4 <__ssprint_r>
  40a38a:	2800      	cmp	r0, #0
  40a38c:	f040 80e5 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a390:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a394:	9b07      	ldr	r3, [sp, #28]
  40a396:	2b80      	cmp	r3, #128	; 0x80
  40a398:	d13c      	bne.n	40a414 <_svfprintf_r+0x698>
  40a39a:	9803      	ldr	r0, [sp, #12]
  40a39c:	9a02      	ldr	r2, [sp, #8]
  40a39e:	1a83      	subs	r3, r0, r2
  40a3a0:	2b00      	cmp	r3, #0
  40a3a2:	dd37      	ble.n	40a414 <_svfprintf_r+0x698>
  40a3a4:	4968      	ldr	r1, [pc, #416]	; (40a548 <_svfprintf_r+0x7cc>)
  40a3a6:	2b10      	cmp	r3, #16
  40a3a8:	f8c8 1000 	str.w	r1, [r8]
  40a3ac:	dd1b      	ble.n	40a3e6 <_svfprintf_r+0x66a>
  40a3ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a3b0:	990d      	ldr	r1, [sp, #52]	; 0x34
  40a3b2:	2210      	movs	r2, #16
  40a3b4:	f8c8 2004 	str.w	r2, [r8, #4]
  40a3b8:	1c42      	adds	r2, r0, #1
  40a3ba:	3110      	adds	r1, #16
  40a3bc:	2a07      	cmp	r2, #7
  40a3be:	910d      	str	r1, [sp, #52]	; 0x34
  40a3c0:	920c      	str	r2, [sp, #48]	; 0x30
  40a3c2:	dc02      	bgt.n	40a3ca <_svfprintf_r+0x64e>
  40a3c4:	f108 0808 	add.w	r8, r8, #8
  40a3c8:	e00b      	b.n	40a3e2 <_svfprintf_r+0x666>
  40a3ca:	4658      	mov	r0, fp
  40a3cc:	4649      	mov	r1, r9
  40a3ce:	aa0b      	add	r2, sp, #44	; 0x2c
  40a3d0:	9300      	str	r3, [sp, #0]
  40a3d2:	f002 fe77 	bl	40d0c4 <__ssprint_r>
  40a3d6:	9b00      	ldr	r3, [sp, #0]
  40a3d8:	2800      	cmp	r0, #0
  40a3da:	f040 80be 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a3de:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a3e2:	3b10      	subs	r3, #16
  40a3e4:	e7de      	b.n	40a3a4 <_svfprintf_r+0x628>
  40a3e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a3e8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a3ea:	f8c8 3004 	str.w	r3, [r8, #4]
  40a3ee:	1c51      	adds	r1, r2, #1
  40a3f0:	18c3      	adds	r3, r0, r3
  40a3f2:	2907      	cmp	r1, #7
  40a3f4:	930d      	str	r3, [sp, #52]	; 0x34
  40a3f6:	910c      	str	r1, [sp, #48]	; 0x30
  40a3f8:	dc02      	bgt.n	40a400 <_svfprintf_r+0x684>
  40a3fa:	f108 0808 	add.w	r8, r8, #8
  40a3fe:	e009      	b.n	40a414 <_svfprintf_r+0x698>
  40a400:	4658      	mov	r0, fp
  40a402:	4649      	mov	r1, r9
  40a404:	aa0b      	add	r2, sp, #44	; 0x2c
  40a406:	f002 fe5d 	bl	40d0c4 <__ssprint_r>
  40a40a:	2800      	cmp	r0, #0
  40a40c:	f040 80a5 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a410:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a414:	1b2d      	subs	r5, r5, r4
  40a416:	2d00      	cmp	r5, #0
  40a418:	dd34      	ble.n	40a484 <_svfprintf_r+0x708>
  40a41a:	484b      	ldr	r0, [pc, #300]	; (40a548 <_svfprintf_r+0x7cc>)
  40a41c:	2d10      	cmp	r5, #16
  40a41e:	f8c8 0000 	str.w	r0, [r8]
  40a422:	dd19      	ble.n	40a458 <_svfprintf_r+0x6dc>
  40a424:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a426:	990d      	ldr	r1, [sp, #52]	; 0x34
  40a428:	1c43      	adds	r3, r0, #1
  40a42a:	2210      	movs	r2, #16
  40a42c:	3110      	adds	r1, #16
  40a42e:	2b07      	cmp	r3, #7
  40a430:	f8c8 2004 	str.w	r2, [r8, #4]
  40a434:	910d      	str	r1, [sp, #52]	; 0x34
  40a436:	930c      	str	r3, [sp, #48]	; 0x30
  40a438:	dc02      	bgt.n	40a440 <_svfprintf_r+0x6c4>
  40a43a:	f108 0808 	add.w	r8, r8, #8
  40a43e:	e009      	b.n	40a454 <_svfprintf_r+0x6d8>
  40a440:	4658      	mov	r0, fp
  40a442:	4649      	mov	r1, r9
  40a444:	aa0b      	add	r2, sp, #44	; 0x2c
  40a446:	f002 fe3d 	bl	40d0c4 <__ssprint_r>
  40a44a:	2800      	cmp	r0, #0
  40a44c:	f040 8085 	bne.w	40a55a <_svfprintf_r+0x7de>
  40a450:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a454:	3d10      	subs	r5, #16
  40a456:	e7e0      	b.n	40a41a <_svfprintf_r+0x69e>
  40a458:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a45c:	f8c8 5004 	str.w	r5, [r8, #4]
  40a460:	1c51      	adds	r1, r2, #1
  40a462:	195d      	adds	r5, r3, r5
  40a464:	2907      	cmp	r1, #7
  40a466:	950d      	str	r5, [sp, #52]	; 0x34
  40a468:	910c      	str	r1, [sp, #48]	; 0x30
  40a46a:	dc02      	bgt.n	40a472 <_svfprintf_r+0x6f6>
  40a46c:	f108 0808 	add.w	r8, r8, #8
  40a470:	e008      	b.n	40a484 <_svfprintf_r+0x708>
  40a472:	4658      	mov	r0, fp
  40a474:	4649      	mov	r1, r9
  40a476:	aa0b      	add	r2, sp, #44	; 0x2c
  40a478:	f002 fe24 	bl	40d0c4 <__ssprint_r>
  40a47c:	2800      	cmp	r0, #0
  40a47e:	d16c      	bne.n	40a55a <_svfprintf_r+0x7de>
  40a480:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a484:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a486:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a488:	f8c8 4004 	str.w	r4, [r8, #4]
  40a48c:	1c5a      	adds	r2, r3, #1
  40a48e:	1904      	adds	r4, r0, r4
  40a490:	2a07      	cmp	r2, #7
  40a492:	f8c8 a000 	str.w	sl, [r8]
  40a496:	940d      	str	r4, [sp, #52]	; 0x34
  40a498:	920c      	str	r2, [sp, #48]	; 0x30
  40a49a:	dc02      	bgt.n	40a4a2 <_svfprintf_r+0x726>
  40a49c:	f108 0308 	add.w	r3, r8, #8
  40a4a0:	e007      	b.n	40a4b2 <_svfprintf_r+0x736>
  40a4a2:	4658      	mov	r0, fp
  40a4a4:	4649      	mov	r1, r9
  40a4a6:	aa0b      	add	r2, sp, #44	; 0x2c
  40a4a8:	f002 fe0c 	bl	40d0c4 <__ssprint_r>
  40a4ac:	2800      	cmp	r0, #0
  40a4ae:	d154      	bne.n	40a55a <_svfprintf_r+0x7de>
  40a4b0:	ab18      	add	r3, sp, #96	; 0x60
  40a4b2:	077a      	lsls	r2, r7, #29
  40a4b4:	d40b      	bmi.n	40a4ce <_svfprintf_r+0x752>
  40a4b6:	9804      	ldr	r0, [sp, #16]
  40a4b8:	9b02      	ldr	r3, [sp, #8]
  40a4ba:	9a03      	ldr	r2, [sp, #12]
  40a4bc:	990d      	ldr	r1, [sp, #52]	; 0x34
  40a4be:	4293      	cmp	r3, r2
  40a4c0:	bfac      	ite	ge
  40a4c2:	18c0      	addge	r0, r0, r3
  40a4c4:	1880      	addlt	r0, r0, r2
  40a4c6:	9004      	str	r0, [sp, #16]
  40a4c8:	2900      	cmp	r1, #0
  40a4ca:	d036      	beq.n	40a53a <_svfprintf_r+0x7be>
  40a4cc:	e02f      	b.n	40a52e <_svfprintf_r+0x7b2>
  40a4ce:	9c03      	ldr	r4, [sp, #12]
  40a4d0:	9902      	ldr	r1, [sp, #8]
  40a4d2:	1a64      	subs	r4, r4, r1
  40a4d4:	2c00      	cmp	r4, #0
  40a4d6:	ddee      	ble.n	40a4b6 <_svfprintf_r+0x73a>
  40a4d8:	481a      	ldr	r0, [pc, #104]	; (40a544 <_svfprintf_r+0x7c8>)
  40a4da:	2c10      	cmp	r4, #16
  40a4dc:	6018      	str	r0, [r3, #0]
  40a4de:	dd15      	ble.n	40a50c <_svfprintf_r+0x790>
  40a4e0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a4e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a4e4:	2010      	movs	r0, #16
  40a4e6:	6058      	str	r0, [r3, #4]
  40a4e8:	1c48      	adds	r0, r1, #1
  40a4ea:	3210      	adds	r2, #16
  40a4ec:	2807      	cmp	r0, #7
  40a4ee:	920d      	str	r2, [sp, #52]	; 0x34
  40a4f0:	900c      	str	r0, [sp, #48]	; 0x30
  40a4f2:	dc01      	bgt.n	40a4f8 <_svfprintf_r+0x77c>
  40a4f4:	3308      	adds	r3, #8
  40a4f6:	e007      	b.n	40a508 <_svfprintf_r+0x78c>
  40a4f8:	4658      	mov	r0, fp
  40a4fa:	4649      	mov	r1, r9
  40a4fc:	aa0b      	add	r2, sp, #44	; 0x2c
  40a4fe:	f002 fde1 	bl	40d0c4 <__ssprint_r>
  40a502:	2800      	cmp	r0, #0
  40a504:	d129      	bne.n	40a55a <_svfprintf_r+0x7de>
  40a506:	ab18      	add	r3, sp, #96	; 0x60
  40a508:	3c10      	subs	r4, #16
  40a50a:	e7e5      	b.n	40a4d8 <_svfprintf_r+0x75c>
  40a50c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a50e:	605c      	str	r4, [r3, #4]
  40a510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a512:	1c51      	adds	r1, r2, #1
  40a514:	191c      	adds	r4, r3, r4
  40a516:	2907      	cmp	r1, #7
  40a518:	940d      	str	r4, [sp, #52]	; 0x34
  40a51a:	910c      	str	r1, [sp, #48]	; 0x30
  40a51c:	ddcb      	ble.n	40a4b6 <_svfprintf_r+0x73a>
  40a51e:	4658      	mov	r0, fp
  40a520:	4649      	mov	r1, r9
  40a522:	aa0b      	add	r2, sp, #44	; 0x2c
  40a524:	f002 fdce 	bl	40d0c4 <__ssprint_r>
  40a528:	2800      	cmp	r0, #0
  40a52a:	d0c4      	beq.n	40a4b6 <_svfprintf_r+0x73a>
  40a52c:	e015      	b.n	40a55a <_svfprintf_r+0x7de>
  40a52e:	4658      	mov	r0, fp
  40a530:	4649      	mov	r1, r9
  40a532:	aa0b      	add	r2, sp, #44	; 0x2c
  40a534:	f002 fdc6 	bl	40d0c4 <__ssprint_r>
  40a538:	b978      	cbnz	r0, 40a55a <_svfprintf_r+0x7de>
  40a53a:	2500      	movs	r5, #0
  40a53c:	950c      	str	r5, [sp, #48]	; 0x30
  40a53e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a542:	e444      	b.n	409dce <_svfprintf_r+0x52>
  40a544:	0040fd5a 	.word	0x0040fd5a
  40a548:	0040fd6a 	.word	0x0040fd6a
  40a54c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a54e:	b120      	cbz	r0, 40a55a <_svfprintf_r+0x7de>
  40a550:	4658      	mov	r0, fp
  40a552:	4649      	mov	r1, r9
  40a554:	aa0b      	add	r2, sp, #44	; 0x2c
  40a556:	f002 fdb5 	bl	40d0c4 <__ssprint_r>
  40a55a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40a55e:	9b04      	ldr	r3, [sp, #16]
  40a560:	f002 0140 	and.w	r1, r2, #64	; 0x40
  40a564:	b208      	sxth	r0, r1
  40a566:	2800      	cmp	r0, #0
  40a568:	bf18      	it	ne
  40a56a:	f04f 33ff 	movne.w	r3, #4294967295
  40a56e:	4618      	mov	r0, r3
  40a570:	b029      	add	sp, #164	; 0xa4
  40a572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a576:	bf00      	nop

0040a578 <__sprint_r>:
  40a578:	6893      	ldr	r3, [r2, #8]
  40a57a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a57e:	4681      	mov	r9, r0
  40a580:	460f      	mov	r7, r1
  40a582:	4614      	mov	r4, r2
  40a584:	b91b      	cbnz	r3, 40a58e <__sprint_r+0x16>
  40a586:	6053      	str	r3, [r2, #4]
  40a588:	4618      	mov	r0, r3
  40a58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a58e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40a590:	049b      	lsls	r3, r3, #18
  40a592:	d51e      	bpl.n	40a5d2 <__sprint_r+0x5a>
  40a594:	6815      	ldr	r5, [r2, #0]
  40a596:	68a0      	ldr	r0, [r4, #8]
  40a598:	3508      	adds	r5, #8
  40a59a:	b1c8      	cbz	r0, 40a5d0 <__sprint_r+0x58>
  40a59c:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40a5a0:	f855 ac08 	ldr.w	sl, [r5, #-8]
  40a5a4:	ea4f 0891 	mov.w	r8, r1, lsr #2
  40a5a8:	2600      	movs	r6, #0
  40a5aa:	4546      	cmp	r6, r8
  40a5ac:	da09      	bge.n	40a5c2 <__sprint_r+0x4a>
  40a5ae:	4648      	mov	r0, r9
  40a5b0:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  40a5b4:	463a      	mov	r2, r7
  40a5b6:	f001 fa55 	bl	40ba64 <_fputwc_r>
  40a5ba:	1c43      	adds	r3, r0, #1
  40a5bc:	d00b      	beq.n	40a5d6 <__sprint_r+0x5e>
  40a5be:	3601      	adds	r6, #1
  40a5c0:	e7f3      	b.n	40a5aa <__sprint_r+0x32>
  40a5c2:	68a2      	ldr	r2, [r4, #8]
  40a5c4:	ea4f 0888 	mov.w	r8, r8, lsl #2
  40a5c8:	ebc8 0302 	rsb	r3, r8, r2
  40a5cc:	60a3      	str	r3, [r4, #8]
  40a5ce:	e7e2      	b.n	40a596 <__sprint_r+0x1e>
  40a5d0:	e001      	b.n	40a5d6 <__sprint_r+0x5e>
  40a5d2:	f001 fc1d 	bl	40be10 <__sfvwrite_r>
  40a5d6:	2100      	movs	r1, #0
  40a5d8:	60a1      	str	r1, [r4, #8]
  40a5da:	6061      	str	r1, [r4, #4]
  40a5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040a5e0 <_vfiprintf_r>:
  40a5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a5e4:	4689      	mov	r9, r1
  40a5e6:	b0a9      	sub	sp, #164	; 0xa4
  40a5e8:	4614      	mov	r4, r2
  40a5ea:	461d      	mov	r5, r3
  40a5ec:	461e      	mov	r6, r3
  40a5ee:	4682      	mov	sl, r0
  40a5f0:	b118      	cbz	r0, 40a5fa <_vfiprintf_r+0x1a>
  40a5f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a5f4:	b90b      	cbnz	r3, 40a5fa <_vfiprintf_r+0x1a>
  40a5f6:	f001 f9b9 	bl	40b96c <__sinit>
  40a5fa:	f8b9 000c 	ldrh.w	r0, [r9, #12]
  40a5fe:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  40a602:	b211      	sxth	r1, r2
  40a604:	b949      	cbnz	r1, 40a61a <_vfiprintf_r+0x3a>
  40a606:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
  40a60a:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
  40a60e:	f8a9 300c 	strh.w	r3, [r9, #12]
  40a612:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
  40a616:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
  40a61a:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  40a61e:	f001 0308 	and.w	r3, r1, #8
  40a622:	b218      	sxth	r0, r3
  40a624:	b148      	cbz	r0, 40a63a <_vfiprintf_r+0x5a>
  40a626:	f8d9 2010 	ldr.w	r2, [r9, #16]
  40a62a:	b132      	cbz	r2, 40a63a <_vfiprintf_r+0x5a>
  40a62c:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  40a630:	f001 031a 	and.w	r3, r1, #26
  40a634:	2b0a      	cmp	r3, #10
  40a636:	d116      	bne.n	40a666 <_vfiprintf_r+0x86>
  40a638:	e009      	b.n	40a64e <_vfiprintf_r+0x6e>
  40a63a:	4650      	mov	r0, sl
  40a63c:	4649      	mov	r1, r9
  40a63e:	f001 f835 	bl	40b6ac <__swsetup_r>
  40a642:	2800      	cmp	r0, #0
  40a644:	d0f2      	beq.n	40a62c <_vfiprintf_r+0x4c>
  40a646:	f04f 32ff 	mov.w	r2, #4294967295
  40a64a:	9203      	str	r2, [sp, #12]
  40a64c:	e3d5      	b.n	40adfa <_vfiprintf_r+0x81a>
  40a64e:	f9b9 000e 	ldrsh.w	r0, [r9, #14]
  40a652:	2800      	cmp	r0, #0
  40a654:	db07      	blt.n	40a666 <_vfiprintf_r+0x86>
  40a656:	4650      	mov	r0, sl
  40a658:	4649      	mov	r1, r9
  40a65a:	4622      	mov	r2, r4
  40a65c:	462b      	mov	r3, r5
  40a65e:	f000 fbd0 	bl	40ae02 <__sbprintf>
  40a662:	9003      	str	r0, [sp, #12]
  40a664:	e3c9      	b.n	40adfa <_vfiprintf_r+0x81a>
  40a666:	2200      	movs	r2, #0
  40a668:	ad18      	add	r5, sp, #96	; 0x60
  40a66a:	950b      	str	r5, [sp, #44]	; 0x2c
  40a66c:	920d      	str	r2, [sp, #52]	; 0x34
  40a66e:	920c      	str	r2, [sp, #48]	; 0x30
  40a670:	9401      	str	r4, [sp, #4]
  40a672:	9205      	str	r2, [sp, #20]
  40a674:	9203      	str	r2, [sp, #12]
  40a676:	46a8      	mov	r8, r5
  40a678:	9901      	ldr	r1, [sp, #4]
  40a67a:	460c      	mov	r4, r1
  40a67c:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a680:	b10b      	cbz	r3, 40a686 <_vfiprintf_r+0xa6>
  40a682:	2b25      	cmp	r3, #37	; 0x25
  40a684:	d1f9      	bne.n	40a67a <_vfiprintf_r+0x9a>
  40a686:	9a01      	ldr	r2, [sp, #4]
  40a688:	1aa5      	subs	r5, r4, r2
  40a68a:	d019      	beq.n	40a6c0 <_vfiprintf_r+0xe0>
  40a68c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a68e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a690:	1c4b      	adds	r3, r1, #1
  40a692:	e888 0024 	stmia.w	r8, {r2, r5}
  40a696:	2b07      	cmp	r3, #7
  40a698:	eb00 0205 	add.w	r2, r0, r5
  40a69c:	920d      	str	r2, [sp, #52]	; 0x34
  40a69e:	f108 0808 	add.w	r8, r8, #8
  40a6a2:	930c      	str	r3, [sp, #48]	; 0x30
  40a6a4:	dd09      	ble.n	40a6ba <_vfiprintf_r+0xda>
  40a6a6:	4650      	mov	r0, sl
  40a6a8:	4649      	mov	r1, r9
  40a6aa:	aa0b      	add	r2, sp, #44	; 0x2c
  40a6ac:	f7ff ff64 	bl	40a578 <__sprint_r>
  40a6b0:	2800      	cmp	r0, #0
  40a6b2:	f040 839a 	bne.w	40adea <_vfiprintf_r+0x80a>
  40a6b6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40a6ba:	9803      	ldr	r0, [sp, #12]
  40a6bc:	1942      	adds	r2, r0, r5
  40a6be:	9203      	str	r2, [sp, #12]
  40a6c0:	7821      	ldrb	r1, [r4, #0]
  40a6c2:	2900      	cmp	r1, #0
  40a6c4:	f000 838a 	beq.w	40addc <_vfiprintf_r+0x7fc>
  40a6c8:	2200      	movs	r2, #0
  40a6ca:	3401      	adds	r4, #1
  40a6cc:	9401      	str	r4, [sp, #4]
  40a6ce:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a6d2:	f04f 3cff 	mov.w	ip, #4294967295
  40a6d6:	9204      	str	r2, [sp, #16]
  40a6d8:	4617      	mov	r7, r2
  40a6da:	9801      	ldr	r0, [sp, #4]
  40a6dc:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a6e0:	9001      	str	r0, [sp, #4]
  40a6e2:	2b63      	cmp	r3, #99	; 0x63
  40a6e4:	f000 80b3 	beq.w	40a84e <_vfiprintf_r+0x26e>
  40a6e8:	dc33      	bgt.n	40a752 <_vfiprintf_r+0x172>
  40a6ea:	2b39      	cmp	r3, #57	; 0x39
  40a6ec:	dc1a      	bgt.n	40a724 <_vfiprintf_r+0x144>
  40a6ee:	2b31      	cmp	r3, #49	; 0x31
  40a6f0:	f280 8091 	bge.w	40a816 <_vfiprintf_r+0x236>
  40a6f4:	2b2b      	cmp	r3, #43	; 0x2b
  40a6f6:	d101      	bne.n	40a6fc <_vfiprintf_r+0x11c>
  40a6f8:	461a      	mov	r2, r3
  40a6fa:	e7ee      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a6fc:	dc0a      	bgt.n	40a714 <_vfiprintf_r+0x134>
  40a6fe:	2b23      	cmp	r3, #35	; 0x23
  40a700:	d055      	beq.n	40a7ae <_vfiprintf_r+0x1ce>
  40a702:	2b2a      	cmp	r3, #42	; 0x2a
  40a704:	d056      	beq.n	40a7b4 <_vfiprintf_r+0x1d4>
  40a706:	2b20      	cmp	r3, #32
  40a708:	f040 81f7 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a70c:	2a00      	cmp	r2, #0
  40a70e:	bf08      	it	eq
  40a710:	2220      	moveq	r2, #32
  40a712:	e7e2      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a714:	2b2e      	cmp	r3, #46	; 0x2e
  40a716:	d058      	beq.n	40a7ca <_vfiprintf_r+0x1ea>
  40a718:	2b30      	cmp	r3, #48	; 0x30
  40a71a:	d079      	beq.n	40a810 <_vfiprintf_r+0x230>
  40a71c:	2b2d      	cmp	r3, #45	; 0x2d
  40a71e:	f040 81ec 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a722:	e04f      	b.n	40a7c4 <_vfiprintf_r+0x1e4>
  40a724:	2b4f      	cmp	r3, #79	; 0x4f
  40a726:	f000 80de 	beq.w	40a8e6 <_vfiprintf_r+0x306>
  40a72a:	dc07      	bgt.n	40a73c <_vfiprintf_r+0x15c>
  40a72c:	2b44      	cmp	r3, #68	; 0x44
  40a72e:	f040 81e4 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a732:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a736:	f047 0710 	orr.w	r7, r7, #16
  40a73a:	e090      	b.n	40a85e <_vfiprintf_r+0x27e>
  40a73c:	2b55      	cmp	r3, #85	; 0x55
  40a73e:	f000 811f 	beq.w	40a980 <_vfiprintf_r+0x3a0>
  40a742:	2b58      	cmp	r3, #88	; 0x58
  40a744:	f040 81d9 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a748:	4daf      	ldr	r5, [pc, #700]	; (40aa08 <_vfiprintf_r+0x428>)
  40a74a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a74e:	9505      	str	r5, [sp, #20]
  40a750:	e131      	b.n	40a9b6 <_vfiprintf_r+0x3d6>
  40a752:	2b6f      	cmp	r3, #111	; 0x6f
  40a754:	f000 80c9 	beq.w	40a8ea <_vfiprintf_r+0x30a>
  40a758:	dc10      	bgt.n	40a77c <_vfiprintf_r+0x19c>
  40a75a:	2b69      	cmp	r3, #105	; 0x69
  40a75c:	d024      	beq.n	40a7a8 <_vfiprintf_r+0x1c8>
  40a75e:	dc07      	bgt.n	40a770 <_vfiprintf_r+0x190>
  40a760:	2b64      	cmp	r3, #100	; 0x64
  40a762:	d021      	beq.n	40a7a8 <_vfiprintf_r+0x1c8>
  40a764:	2b68      	cmp	r3, #104	; 0x68
  40a766:	f040 81c8 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a76a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40a76e:	e7b4      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a770:	2b6c      	cmp	r3, #108	; 0x6c
  40a772:	d05f      	beq.n	40a834 <_vfiprintf_r+0x254>
  40a774:	2b6e      	cmp	r3, #110	; 0x6e
  40a776:	f040 81c0 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a77a:	e096      	b.n	40a8aa <_vfiprintf_r+0x2ca>
  40a77c:	2b73      	cmp	r3, #115	; 0x73
  40a77e:	f000 80df 	beq.w	40a940 <_vfiprintf_r+0x360>
  40a782:	dc06      	bgt.n	40a792 <_vfiprintf_r+0x1b2>
  40a784:	2b70      	cmp	r3, #112	; 0x70
  40a786:	f000 80cd 	beq.w	40a924 <_vfiprintf_r+0x344>
  40a78a:	2b71      	cmp	r3, #113	; 0x71
  40a78c:	f040 81b5 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a790:	e05a      	b.n	40a848 <_vfiprintf_r+0x268>
  40a792:	2b75      	cmp	r3, #117	; 0x75
  40a794:	f000 80f6 	beq.w	40a984 <_vfiprintf_r+0x3a4>
  40a798:	2b78      	cmp	r3, #120	; 0x78
  40a79a:	f040 81ae 	bne.w	40aafa <_vfiprintf_r+0x51a>
  40a79e:	4d9b      	ldr	r5, [pc, #620]	; (40aa0c <_vfiprintf_r+0x42c>)
  40a7a0:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a7a4:	9505      	str	r5, [sp, #20]
  40a7a6:	e106      	b.n	40a9b6 <_vfiprintf_r+0x3d6>
  40a7a8:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a7ac:	e057      	b.n	40a85e <_vfiprintf_r+0x27e>
  40a7ae:	f047 0701 	orr.w	r7, r7, #1
  40a7b2:	e792      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a7b4:	1d33      	adds	r3, r6, #4
  40a7b6:	6836      	ldr	r6, [r6, #0]
  40a7b8:	2e00      	cmp	r6, #0
  40a7ba:	9604      	str	r6, [sp, #16]
  40a7bc:	da15      	bge.n	40a7ea <_vfiprintf_r+0x20a>
  40a7be:	4270      	negs	r0, r6
  40a7c0:	9004      	str	r0, [sp, #16]
  40a7c2:	461e      	mov	r6, r3
  40a7c4:	f047 0704 	orr.w	r7, r7, #4
  40a7c8:	e787      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a7ca:	9901      	ldr	r1, [sp, #4]
  40a7cc:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a7d0:	2b2a      	cmp	r3, #42	; 0x2a
  40a7d2:	9101      	str	r1, [sp, #4]
  40a7d4:	d10b      	bne.n	40a7ee <_vfiprintf_r+0x20e>
  40a7d6:	f8d6 c000 	ldr.w	ip, [r6]
  40a7da:	1d33      	adds	r3, r6, #4
  40a7dc:	f1bc 0f00 	cmp.w	ip, #0
  40a7e0:	da03      	bge.n	40a7ea <_vfiprintf_r+0x20a>
  40a7e2:	461e      	mov	r6, r3
  40a7e4:	f04f 3cff 	mov.w	ip, #4294967295
  40a7e8:	e777      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a7ea:	461e      	mov	r6, r3
  40a7ec:	e775      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a7ee:	f04f 0c00 	mov.w	ip, #0
  40a7f2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40a7f6:	2809      	cmp	r0, #9
  40a7f8:	d807      	bhi.n	40a80a <_vfiprintf_r+0x22a>
  40a7fa:	9901      	ldr	r1, [sp, #4]
  40a7fc:	230a      	movs	r3, #10
  40a7fe:	fb03 0c0c 	mla	ip, r3, ip, r0
  40a802:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a806:	9101      	str	r1, [sp, #4]
  40a808:	e7f3      	b.n	40a7f2 <_vfiprintf_r+0x212>
  40a80a:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
  40a80e:	e768      	b.n	40a6e2 <_vfiprintf_r+0x102>
  40a810:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40a814:	e761      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a816:	9801      	ldr	r0, [sp, #4]
  40a818:	2100      	movs	r1, #0
  40a81a:	3b30      	subs	r3, #48	; 0x30
  40a81c:	240a      	movs	r4, #10
  40a81e:	fb04 3101 	mla	r1, r4, r1, r3
  40a822:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a826:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
  40a82a:	2c09      	cmp	r4, #9
  40a82c:	9001      	str	r0, [sp, #4]
  40a82e:	d9f4      	bls.n	40a81a <_vfiprintf_r+0x23a>
  40a830:	9104      	str	r1, [sp, #16]
  40a832:	e756      	b.n	40a6e2 <_vfiprintf_r+0x102>
  40a834:	9901      	ldr	r1, [sp, #4]
  40a836:	780b      	ldrb	r3, [r1, #0]
  40a838:	2b6c      	cmp	r3, #108	; 0x6c
  40a83a:	d102      	bne.n	40a842 <_vfiprintf_r+0x262>
  40a83c:	1c48      	adds	r0, r1, #1
  40a83e:	9001      	str	r0, [sp, #4]
  40a840:	e002      	b.n	40a848 <_vfiprintf_r+0x268>
  40a842:	f047 0710 	orr.w	r7, r7, #16
  40a846:	e748      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a848:	f047 0720 	orr.w	r7, r7, #32
  40a84c:	e745      	b.n	40a6da <_vfiprintf_r+0xfa>
  40a84e:	6832      	ldr	r2, [r6, #0]
  40a850:	2500      	movs	r5, #0
  40a852:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  40a856:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40a85a:	3604      	adds	r6, #4
  40a85c:	e157      	b.n	40ab0e <_vfiprintf_r+0x52e>
  40a85e:	06ba      	lsls	r2, r7, #26
  40a860:	d507      	bpl.n	40a872 <_vfiprintf_r+0x292>
  40a862:	3607      	adds	r6, #7
  40a864:	f026 0507 	bic.w	r5, r6, #7
  40a868:	f105 0608 	add.w	r6, r5, #8
  40a86c:	e9d5 4500 	ldrd	r4, r5, [r5]
  40a870:	e00f      	b.n	40a892 <_vfiprintf_r+0x2b2>
  40a872:	f017 0f10 	tst.w	r7, #16
  40a876:	f106 0104 	add.w	r1, r6, #4
  40a87a:	d001      	beq.n	40a880 <_vfiprintf_r+0x2a0>
  40a87c:	6832      	ldr	r2, [r6, #0]
  40a87e:	e005      	b.n	40a88c <_vfiprintf_r+0x2ac>
  40a880:	f017 0f40 	tst.w	r7, #64	; 0x40
  40a884:	6832      	ldr	r2, [r6, #0]
  40a886:	d001      	beq.n	40a88c <_vfiprintf_r+0x2ac>
  40a888:	b214      	sxth	r4, r2
  40a88a:	e000      	b.n	40a88e <_vfiprintf_r+0x2ae>
  40a88c:	4614      	mov	r4, r2
  40a88e:	17e5      	asrs	r5, r4, #31
  40a890:	460e      	mov	r6, r1
  40a892:	2c00      	cmp	r4, #0
  40a894:	f175 0200 	sbcs.w	r2, r5, #0
  40a898:	f280 80ba 	bge.w	40aa10 <_vfiprintf_r+0x430>
  40a89c:	232d      	movs	r3, #45	; 0x2d
  40a89e:	4264      	negs	r4, r4
  40a8a0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40a8a4:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
  40a8a8:	e0b2      	b.n	40aa10 <_vfiprintf_r+0x430>
  40a8aa:	f017 0f20 	tst.w	r7, #32
  40a8ae:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40a8b2:	f106 0204 	add.w	r2, r6, #4
  40a8b6:	d005      	beq.n	40a8c4 <_vfiprintf_r+0x2e4>
  40a8b8:	9c03      	ldr	r4, [sp, #12]
  40a8ba:	6835      	ldr	r5, [r6, #0]
  40a8bc:	17e0      	asrs	r0, r4, #31
  40a8be:	602c      	str	r4, [r5, #0]
  40a8c0:	6068      	str	r0, [r5, #4]
  40a8c2:	e004      	b.n	40a8ce <_vfiprintf_r+0x2ee>
  40a8c4:	06fb      	lsls	r3, r7, #27
  40a8c6:	d504      	bpl.n	40a8d2 <_vfiprintf_r+0x2f2>
  40a8c8:	6833      	ldr	r3, [r6, #0]
  40a8ca:	9903      	ldr	r1, [sp, #12]
  40a8cc:	6019      	str	r1, [r3, #0]
  40a8ce:	4616      	mov	r6, r2
  40a8d0:	e6d2      	b.n	40a678 <_vfiprintf_r+0x98>
  40a8d2:	6830      	ldr	r0, [r6, #0]
  40a8d4:	9c03      	ldr	r4, [sp, #12]
  40a8d6:	f017 0f40 	tst.w	r7, #64	; 0x40
  40a8da:	f106 0604 	add.w	r6, r6, #4
  40a8de:	bf14      	ite	ne
  40a8e0:	8004      	strhne	r4, [r0, #0]
  40a8e2:	6004      	streq	r4, [r0, #0]
  40a8e4:	e6c8      	b.n	40a678 <_vfiprintf_r+0x98>
  40a8e6:	f047 0710 	orr.w	r7, r7, #16
  40a8ea:	f017 0020 	ands.w	r0, r7, #32
  40a8ee:	d008      	beq.n	40a902 <_vfiprintf_r+0x322>
  40a8f0:	1df3      	adds	r3, r6, #7
  40a8f2:	f023 0507 	bic.w	r5, r3, #7
  40a8f6:	f105 0608 	add.w	r6, r5, #8
  40a8fa:	e9d5 4500 	ldrd	r4, r5, [r5]
  40a8fe:	2000      	movs	r0, #0
  40a900:	e07d      	b.n	40a9fe <_vfiprintf_r+0x41e>
  40a902:	f017 0110 	ands.w	r1, r7, #16
  40a906:	f106 0204 	add.w	r2, r6, #4
  40a90a:	d106      	bne.n	40a91a <_vfiprintf_r+0x33a>
  40a90c:	f017 0040 	ands.w	r0, r7, #64	; 0x40
  40a910:	d003      	beq.n	40a91a <_vfiprintf_r+0x33a>
  40a912:	8834      	ldrh	r4, [r6, #0]
  40a914:	2500      	movs	r5, #0
  40a916:	4616      	mov	r6, r2
  40a918:	e7f1      	b.n	40a8fe <_vfiprintf_r+0x31e>
  40a91a:	6836      	ldr	r6, [r6, #0]
  40a91c:	2500      	movs	r5, #0
  40a91e:	4634      	mov	r4, r6
  40a920:	4616      	mov	r6, r2
  40a922:	e06c      	b.n	40a9fe <_vfiprintf_r+0x41e>
  40a924:	4b39      	ldr	r3, [pc, #228]	; (40aa0c <_vfiprintf_r+0x42c>)
  40a926:	6834      	ldr	r4, [r6, #0]
  40a928:	9305      	str	r3, [sp, #20]
  40a92a:	2130      	movs	r1, #48	; 0x30
  40a92c:	2278      	movs	r2, #120	; 0x78
  40a92e:	2500      	movs	r5, #0
  40a930:	f047 0702 	orr.w	r7, r7, #2
  40a934:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  40a938:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
  40a93c:	3604      	adds	r6, #4
  40a93e:	e05d      	b.n	40a9fc <_vfiprintf_r+0x41c>
  40a940:	4631      	mov	r1, r6
  40a942:	2500      	movs	r5, #0
  40a944:	f8d1 b000 	ldr.w	fp, [r1]
  40a948:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40a94c:	3604      	adds	r6, #4
  40a94e:	45ac      	cmp	ip, r5
  40a950:	4658      	mov	r0, fp
  40a952:	db11      	blt.n	40a978 <_vfiprintf_r+0x398>
  40a954:	4662      	mov	r2, ip
  40a956:	4629      	mov	r1, r5
  40a958:	f8cd c000 	str.w	ip, [sp]
  40a95c:	f001 ff26 	bl	40c7ac <memchr>
  40a960:	f8dd c000 	ldr.w	ip, [sp]
  40a964:	2800      	cmp	r0, #0
  40a966:	f000 80d6 	beq.w	40ab16 <_vfiprintf_r+0x536>
  40a96a:	ebcb 0400 	rsb	r4, fp, r0
  40a96e:	4564      	cmp	r4, ip
  40a970:	f340 80d3 	ble.w	40ab1a <_vfiprintf_r+0x53a>
  40a974:	4664      	mov	r4, ip
  40a976:	e0d0      	b.n	40ab1a <_vfiprintf_r+0x53a>
  40a978:	f7ff f963 	bl	409c42 <strlen>
  40a97c:	4604      	mov	r4, r0
  40a97e:	e0cc      	b.n	40ab1a <_vfiprintf_r+0x53a>
  40a980:	f047 0710 	orr.w	r7, r7, #16
  40a984:	06bd      	lsls	r5, r7, #26
  40a986:	d507      	bpl.n	40a998 <_vfiprintf_r+0x3b8>
  40a988:	1df0      	adds	r0, r6, #7
  40a98a:	f020 0407 	bic.w	r4, r0, #7
  40a98e:	f104 0608 	add.w	r6, r4, #8
  40a992:	e9d4 4500 	ldrd	r4, r5, [r4]
  40a996:	e00c      	b.n	40a9b2 <_vfiprintf_r+0x3d2>
  40a998:	f017 0f10 	tst.w	r7, #16
  40a99c:	f106 0304 	add.w	r3, r6, #4
  40a9a0:	d103      	bne.n	40a9aa <_vfiprintf_r+0x3ca>
  40a9a2:	067c      	lsls	r4, r7, #25
  40a9a4:	d501      	bpl.n	40a9aa <_vfiprintf_r+0x3ca>
  40a9a6:	8834      	ldrh	r4, [r6, #0]
  40a9a8:	e001      	b.n	40a9ae <_vfiprintf_r+0x3ce>
  40a9aa:	6835      	ldr	r5, [r6, #0]
  40a9ac:	462c      	mov	r4, r5
  40a9ae:	2500      	movs	r5, #0
  40a9b0:	461e      	mov	r6, r3
  40a9b2:	2001      	movs	r0, #1
  40a9b4:	e023      	b.n	40a9fe <_vfiprintf_r+0x41e>
  40a9b6:	06b8      	lsls	r0, r7, #26
  40a9b8:	d507      	bpl.n	40a9ca <_vfiprintf_r+0x3ea>
  40a9ba:	1df4      	adds	r4, r6, #7
  40a9bc:	f024 0107 	bic.w	r1, r4, #7
  40a9c0:	f101 0608 	add.w	r6, r1, #8
  40a9c4:	e9d1 4500 	ldrd	r4, r5, [r1]
  40a9c8:	e00c      	b.n	40a9e4 <_vfiprintf_r+0x404>
  40a9ca:	f017 0f10 	tst.w	r7, #16
  40a9ce:	f106 0004 	add.w	r0, r6, #4
  40a9d2:	d103      	bne.n	40a9dc <_vfiprintf_r+0x3fc>
  40a9d4:	0679      	lsls	r1, r7, #25
  40a9d6:	d501      	bpl.n	40a9dc <_vfiprintf_r+0x3fc>
  40a9d8:	8834      	ldrh	r4, [r6, #0]
  40a9da:	e001      	b.n	40a9e0 <_vfiprintf_r+0x400>
  40a9dc:	6836      	ldr	r6, [r6, #0]
  40a9de:	4634      	mov	r4, r6
  40a9e0:	2500      	movs	r5, #0
  40a9e2:	4606      	mov	r6, r0
  40a9e4:	07fa      	lsls	r2, r7, #31
  40a9e6:	d509      	bpl.n	40a9fc <_vfiprintf_r+0x41c>
  40a9e8:	ea54 0205 	orrs.w	r2, r4, r5
  40a9ec:	d006      	beq.n	40a9fc <_vfiprintf_r+0x41c>
  40a9ee:	2230      	movs	r2, #48	; 0x30
  40a9f0:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
  40a9f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40a9f8:	f047 0702 	orr.w	r7, r7, #2
  40a9fc:	2002      	movs	r0, #2
  40a9fe:	2100      	movs	r1, #0
  40aa00:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  40aa04:	e005      	b.n	40aa12 <_vfiprintf_r+0x432>
  40aa06:	bf00      	nop
  40aa08:	0040fd7a 	.word	0x0040fd7a
  40aa0c:	0040fd8b 	.word	0x0040fd8b
  40aa10:	2001      	movs	r0, #1
  40aa12:	f1bc 0f00 	cmp.w	ip, #0
  40aa16:	bfa8      	it	ge
  40aa18:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40aa1c:	ea54 0105 	orrs.w	r1, r4, r5
  40aa20:	d102      	bne.n	40aa28 <_vfiprintf_r+0x448>
  40aa22:	f1bc 0f00 	cmp.w	ip, #0
  40aa26:	d058      	beq.n	40aada <_vfiprintf_r+0x4fa>
  40aa28:	2801      	cmp	r0, #1
  40aa2a:	d01d      	beq.n	40aa68 <_vfiprintf_r+0x488>
  40aa2c:	2802      	cmp	r0, #2
  40aa2e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40aa32:	d041      	beq.n	40aab8 <_vfiprintf_r+0x4d8>
  40aa34:	f004 0207 	and.w	r2, r4, #7
  40aa38:	08e4      	lsrs	r4, r4, #3
  40aa3a:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
  40aa3e:	08e9      	lsrs	r1, r5, #3
  40aa40:	4604      	mov	r4, r0
  40aa42:	460d      	mov	r5, r1
  40aa44:	3230      	adds	r2, #48	; 0x30
  40aa46:	ea54 0105 	orrs.w	r1, r4, r5
  40aa4a:	469b      	mov	fp, r3
  40aa4c:	701a      	strb	r2, [r3, #0]
  40aa4e:	f103 33ff 	add.w	r3, r3, #4294967295
  40aa52:	d1ef      	bne.n	40aa34 <_vfiprintf_r+0x454>
  40aa54:	07f8      	lsls	r0, r7, #31
  40aa56:	465d      	mov	r5, fp
  40aa58:	d54a      	bpl.n	40aaf0 <_vfiprintf_r+0x510>
  40aa5a:	2a30      	cmp	r2, #48	; 0x30
  40aa5c:	d048      	beq.n	40aaf0 <_vfiprintf_r+0x510>
  40aa5e:	2230      	movs	r2, #48	; 0x30
  40aa60:	469b      	mov	fp, r3
  40aa62:	f805 2c01 	strb.w	r2, [r5, #-1]
  40aa66:	e043      	b.n	40aaf0 <_vfiprintf_r+0x510>
  40aa68:	2d00      	cmp	r5, #0
  40aa6a:	bf08      	it	eq
  40aa6c:	2c0a      	cmpeq	r4, #10
  40aa6e:	d203      	bcs.n	40aa78 <_vfiprintf_r+0x498>
  40aa70:	3430      	adds	r4, #48	; 0x30
  40aa72:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
  40aa76:	e036      	b.n	40aae6 <_vfiprintf_r+0x506>
  40aa78:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40aa7c:	9302      	str	r3, [sp, #8]
  40aa7e:	4620      	mov	r0, r4
  40aa80:	4629      	mov	r1, r5
  40aa82:	220a      	movs	r2, #10
  40aa84:	2300      	movs	r3, #0
  40aa86:	f8cd c000 	str.w	ip, [sp]
  40aa8a:	f003 f9a9 	bl	40dde0 <__aeabi_uldivmod>
  40aa8e:	9802      	ldr	r0, [sp, #8]
  40aa90:	f8dd b008 	ldr.w	fp, [sp, #8]
  40aa94:	3230      	adds	r2, #48	; 0x30
  40aa96:	f800 2901 	strb.w	r2, [r0], #-1
  40aa9a:	4629      	mov	r1, r5
  40aa9c:	9002      	str	r0, [sp, #8]
  40aa9e:	220a      	movs	r2, #10
  40aaa0:	4620      	mov	r0, r4
  40aaa2:	2300      	movs	r3, #0
  40aaa4:	f003 f99c 	bl	40dde0 <__aeabi_uldivmod>
  40aaa8:	4604      	mov	r4, r0
  40aaaa:	460d      	mov	r5, r1
  40aaac:	ea54 0105 	orrs.w	r1, r4, r5
  40aab0:	f8dd c000 	ldr.w	ip, [sp]
  40aab4:	d1e3      	bne.n	40aa7e <_vfiprintf_r+0x49e>
  40aab6:	e01b      	b.n	40aaf0 <_vfiprintf_r+0x510>
  40aab8:	f004 000f 	and.w	r0, r4, #15
  40aabc:	9905      	ldr	r1, [sp, #20]
  40aabe:	0924      	lsrs	r4, r4, #4
  40aac0:	5c0a      	ldrb	r2, [r1, r0]
  40aac2:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
  40aac6:	0929      	lsrs	r1, r5, #4
  40aac8:	4604      	mov	r4, r0
  40aaca:	460d      	mov	r5, r1
  40aacc:	469b      	mov	fp, r3
  40aace:	f803 2901 	strb.w	r2, [r3], #-1
  40aad2:	ea54 0205 	orrs.w	r2, r4, r5
  40aad6:	d1ef      	bne.n	40aab8 <_vfiprintf_r+0x4d8>
  40aad8:	e00a      	b.n	40aaf0 <_vfiprintf_r+0x510>
  40aada:	b938      	cbnz	r0, 40aaec <_vfiprintf_r+0x50c>
  40aadc:	07f9      	lsls	r1, r7, #31
  40aade:	d505      	bpl.n	40aaec <_vfiprintf_r+0x50c>
  40aae0:	2030      	movs	r0, #48	; 0x30
  40aae2:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
  40aae6:	f10d 0b5f 	add.w	fp, sp, #95	; 0x5f
  40aaea:	e001      	b.n	40aaf0 <_vfiprintf_r+0x510>
  40aaec:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
  40aaf0:	ad18      	add	r5, sp, #96	; 0x60
  40aaf2:	ebcb 0405 	rsb	r4, fp, r5
  40aaf6:	4665      	mov	r5, ip
  40aaf8:	e00f      	b.n	40ab1a <_vfiprintf_r+0x53a>
  40aafa:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40aafe:	2b00      	cmp	r3, #0
  40ab00:	f000 816c 	beq.w	40addc <_vfiprintf_r+0x7fc>
  40ab04:	2500      	movs	r5, #0
  40ab06:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40ab0a:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40ab0e:	2401      	movs	r4, #1
  40ab10:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
  40ab14:	e001      	b.n	40ab1a <_vfiprintf_r+0x53a>
  40ab16:	4664      	mov	r4, ip
  40ab18:	4605      	mov	r5, r0
  40ab1a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  40ab1e:	42ac      	cmp	r4, r5
  40ab20:	bfac      	ite	ge
  40ab22:	4621      	movge	r1, r4
  40ab24:	4629      	movlt	r1, r5
  40ab26:	9102      	str	r1, [sp, #8]
  40ab28:	b113      	cbz	r3, 40ab30 <_vfiprintf_r+0x550>
  40ab2a:	9802      	ldr	r0, [sp, #8]
  40ab2c:	1c42      	adds	r2, r0, #1
  40ab2e:	9202      	str	r2, [sp, #8]
  40ab30:	f017 0102 	ands.w	r1, r7, #2
  40ab34:	9106      	str	r1, [sp, #24]
  40ab36:	d002      	beq.n	40ab3e <_vfiprintf_r+0x55e>
  40ab38:	9b02      	ldr	r3, [sp, #8]
  40ab3a:	1c98      	adds	r0, r3, #2
  40ab3c:	9002      	str	r0, [sp, #8]
  40ab3e:	f017 0284 	ands.w	r2, r7, #132	; 0x84
  40ab42:	9207      	str	r2, [sp, #28]
  40ab44:	d13a      	bne.n	40abbc <_vfiprintf_r+0x5dc>
  40ab46:	9904      	ldr	r1, [sp, #16]
  40ab48:	9b02      	ldr	r3, [sp, #8]
  40ab4a:	1acb      	subs	r3, r1, r3
  40ab4c:	2b00      	cmp	r3, #0
  40ab4e:	dd35      	ble.n	40abbc <_vfiprintf_r+0x5dc>
  40ab50:	48a0      	ldr	r0, [pc, #640]	; (40add4 <_vfiprintf_r+0x7f4>)
  40ab52:	2b10      	cmp	r3, #16
  40ab54:	f8c8 0000 	str.w	r0, [r8]
  40ab58:	dd1a      	ble.n	40ab90 <_vfiprintf_r+0x5b0>
  40ab5a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ab5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40ab5e:	2010      	movs	r0, #16
  40ab60:	f8c8 0004 	str.w	r0, [r8, #4]
  40ab64:	1c48      	adds	r0, r1, #1
  40ab66:	3210      	adds	r2, #16
  40ab68:	2807      	cmp	r0, #7
  40ab6a:	920d      	str	r2, [sp, #52]	; 0x34
  40ab6c:	f108 0808 	add.w	r8, r8, #8
  40ab70:	900c      	str	r0, [sp, #48]	; 0x30
  40ab72:	dd0b      	ble.n	40ab8c <_vfiprintf_r+0x5ac>
  40ab74:	4650      	mov	r0, sl
  40ab76:	4649      	mov	r1, r9
  40ab78:	aa0b      	add	r2, sp, #44	; 0x2c
  40ab7a:	9300      	str	r3, [sp, #0]
  40ab7c:	f7ff fcfc 	bl	40a578 <__sprint_r>
  40ab80:	9b00      	ldr	r3, [sp, #0]
  40ab82:	2800      	cmp	r0, #0
  40ab84:	f040 8131 	bne.w	40adea <_vfiprintf_r+0x80a>
  40ab88:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40ab8c:	3b10      	subs	r3, #16
  40ab8e:	e7df      	b.n	40ab50 <_vfiprintf_r+0x570>
  40ab90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40ab92:	f8c8 3004 	str.w	r3, [r8, #4]
  40ab96:	18d1      	adds	r1, r2, r3
  40ab98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ab9a:	910d      	str	r1, [sp, #52]	; 0x34
  40ab9c:	1c58      	adds	r0, r3, #1
  40ab9e:	2807      	cmp	r0, #7
  40aba0:	f108 0808 	add.w	r8, r8, #8
  40aba4:	900c      	str	r0, [sp, #48]	; 0x30
  40aba6:	dd09      	ble.n	40abbc <_vfiprintf_r+0x5dc>
  40aba8:	4650      	mov	r0, sl
  40abaa:	4649      	mov	r1, r9
  40abac:	aa0b      	add	r2, sp, #44	; 0x2c
  40abae:	f7ff fce3 	bl	40a578 <__sprint_r>
  40abb2:	2800      	cmp	r0, #0
  40abb4:	f040 8119 	bne.w	40adea <_vfiprintf_r+0x80a>
  40abb8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40abbc:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  40abc0:	b1d2      	cbz	r2, 40abf8 <_vfiprintf_r+0x618>
  40abc2:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  40abc6:	f8c8 1000 	str.w	r1, [r8]
  40abca:	990c      	ldr	r1, [sp, #48]	; 0x30
  40abcc:	980d      	ldr	r0, [sp, #52]	; 0x34
  40abce:	2301      	movs	r3, #1
  40abd0:	f8c8 3004 	str.w	r3, [r8, #4]
  40abd4:	1c4b      	adds	r3, r1, #1
  40abd6:	1c42      	adds	r2, r0, #1
  40abd8:	2b07      	cmp	r3, #7
  40abda:	920d      	str	r2, [sp, #52]	; 0x34
  40abdc:	f108 0808 	add.w	r8, r8, #8
  40abe0:	930c      	str	r3, [sp, #48]	; 0x30
  40abe2:	dd09      	ble.n	40abf8 <_vfiprintf_r+0x618>
  40abe4:	4650      	mov	r0, sl
  40abe6:	4649      	mov	r1, r9
  40abe8:	aa0b      	add	r2, sp, #44	; 0x2c
  40abea:	f7ff fcc5 	bl	40a578 <__sprint_r>
  40abee:	2800      	cmp	r0, #0
  40abf0:	f040 80fb 	bne.w	40adea <_vfiprintf_r+0x80a>
  40abf4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40abf8:	9806      	ldr	r0, [sp, #24]
  40abfa:	b1c8      	cbz	r0, 40ac30 <_vfiprintf_r+0x650>
  40abfc:	aa0a      	add	r2, sp, #40	; 0x28
  40abfe:	f8c8 2000 	str.w	r2, [r8]
  40ac02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ac04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ac06:	2102      	movs	r1, #2
  40ac08:	f8c8 1004 	str.w	r1, [r8, #4]
  40ac0c:	1c51      	adds	r1, r2, #1
  40ac0e:	1c98      	adds	r0, r3, #2
  40ac10:	2907      	cmp	r1, #7
  40ac12:	900d      	str	r0, [sp, #52]	; 0x34
  40ac14:	f108 0808 	add.w	r8, r8, #8
  40ac18:	910c      	str	r1, [sp, #48]	; 0x30
  40ac1a:	dd09      	ble.n	40ac30 <_vfiprintf_r+0x650>
  40ac1c:	4650      	mov	r0, sl
  40ac1e:	4649      	mov	r1, r9
  40ac20:	aa0b      	add	r2, sp, #44	; 0x2c
  40ac22:	f7ff fca9 	bl	40a578 <__sprint_r>
  40ac26:	2800      	cmp	r0, #0
  40ac28:	f040 80df 	bne.w	40adea <_vfiprintf_r+0x80a>
  40ac2c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40ac30:	9b07      	ldr	r3, [sp, #28]
  40ac32:	2b80      	cmp	r3, #128	; 0x80
  40ac34:	d13a      	bne.n	40acac <_vfiprintf_r+0x6cc>
  40ac36:	9804      	ldr	r0, [sp, #16]
  40ac38:	9a02      	ldr	r2, [sp, #8]
  40ac3a:	1a83      	subs	r3, r0, r2
  40ac3c:	2b00      	cmp	r3, #0
  40ac3e:	dd35      	ble.n	40acac <_vfiprintf_r+0x6cc>
  40ac40:	4965      	ldr	r1, [pc, #404]	; (40add8 <_vfiprintf_r+0x7f8>)
  40ac42:	2b10      	cmp	r3, #16
  40ac44:	f8c8 1000 	str.w	r1, [r8]
  40ac48:	dd1a      	ble.n	40ac80 <_vfiprintf_r+0x6a0>
  40ac4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ac4c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ac4e:	2110      	movs	r1, #16
  40ac50:	f8c8 1004 	str.w	r1, [r8, #4]
  40ac54:	1c51      	adds	r1, r2, #1
  40ac56:	3010      	adds	r0, #16
  40ac58:	2907      	cmp	r1, #7
  40ac5a:	900d      	str	r0, [sp, #52]	; 0x34
  40ac5c:	f108 0808 	add.w	r8, r8, #8
  40ac60:	910c      	str	r1, [sp, #48]	; 0x30
  40ac62:	dd0b      	ble.n	40ac7c <_vfiprintf_r+0x69c>
  40ac64:	4650      	mov	r0, sl
  40ac66:	4649      	mov	r1, r9
  40ac68:	aa0b      	add	r2, sp, #44	; 0x2c
  40ac6a:	9300      	str	r3, [sp, #0]
  40ac6c:	f7ff fc84 	bl	40a578 <__sprint_r>
  40ac70:	9b00      	ldr	r3, [sp, #0]
  40ac72:	2800      	cmp	r0, #0
  40ac74:	f040 80b9 	bne.w	40adea <_vfiprintf_r+0x80a>
  40ac78:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40ac7c:	3b10      	subs	r3, #16
  40ac7e:	e7df      	b.n	40ac40 <_vfiprintf_r+0x660>
  40ac80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ac82:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ac84:	f8c8 3004 	str.w	r3, [r8, #4]
  40ac88:	1c51      	adds	r1, r2, #1
  40ac8a:	18c3      	adds	r3, r0, r3
  40ac8c:	2907      	cmp	r1, #7
  40ac8e:	930d      	str	r3, [sp, #52]	; 0x34
  40ac90:	f108 0808 	add.w	r8, r8, #8
  40ac94:	910c      	str	r1, [sp, #48]	; 0x30
  40ac96:	dd09      	ble.n	40acac <_vfiprintf_r+0x6cc>
  40ac98:	4650      	mov	r0, sl
  40ac9a:	4649      	mov	r1, r9
  40ac9c:	aa0b      	add	r2, sp, #44	; 0x2c
  40ac9e:	f7ff fc6b 	bl	40a578 <__sprint_r>
  40aca2:	2800      	cmp	r0, #0
  40aca4:	f040 80a1 	bne.w	40adea <_vfiprintf_r+0x80a>
  40aca8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40acac:	1b2d      	subs	r5, r5, r4
  40acae:	2d00      	cmp	r5, #0
  40acb0:	dd32      	ble.n	40ad18 <_vfiprintf_r+0x738>
  40acb2:	4849      	ldr	r0, [pc, #292]	; (40add8 <_vfiprintf_r+0x7f8>)
  40acb4:	2d10      	cmp	r5, #16
  40acb6:	f8c8 0000 	str.w	r0, [r8]
  40acba:	dd18      	ble.n	40acee <_vfiprintf_r+0x70e>
  40acbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40acbe:	980d      	ldr	r0, [sp, #52]	; 0x34
  40acc0:	1c53      	adds	r3, r2, #1
  40acc2:	2110      	movs	r1, #16
  40acc4:	3010      	adds	r0, #16
  40acc6:	2b07      	cmp	r3, #7
  40acc8:	f8c8 1004 	str.w	r1, [r8, #4]
  40accc:	900d      	str	r0, [sp, #52]	; 0x34
  40acce:	f108 0808 	add.w	r8, r8, #8
  40acd2:	930c      	str	r3, [sp, #48]	; 0x30
  40acd4:	dd09      	ble.n	40acea <_vfiprintf_r+0x70a>
  40acd6:	4650      	mov	r0, sl
  40acd8:	4649      	mov	r1, r9
  40acda:	aa0b      	add	r2, sp, #44	; 0x2c
  40acdc:	f7ff fc4c 	bl	40a578 <__sprint_r>
  40ace0:	2800      	cmp	r0, #0
  40ace2:	f040 8082 	bne.w	40adea <_vfiprintf_r+0x80a>
  40ace6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40acea:	3d10      	subs	r5, #16
  40acec:	e7e1      	b.n	40acb2 <_vfiprintf_r+0x6d2>
  40acee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40acf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40acf2:	f8c8 5004 	str.w	r5, [r8, #4]
  40acf6:	1c51      	adds	r1, r2, #1
  40acf8:	195d      	adds	r5, r3, r5
  40acfa:	2907      	cmp	r1, #7
  40acfc:	950d      	str	r5, [sp, #52]	; 0x34
  40acfe:	f108 0808 	add.w	r8, r8, #8
  40ad02:	910c      	str	r1, [sp, #48]	; 0x30
  40ad04:	dd08      	ble.n	40ad18 <_vfiprintf_r+0x738>
  40ad06:	4650      	mov	r0, sl
  40ad08:	4649      	mov	r1, r9
  40ad0a:	aa0b      	add	r2, sp, #44	; 0x2c
  40ad0c:	f7ff fc34 	bl	40a578 <__sprint_r>
  40ad10:	2800      	cmp	r0, #0
  40ad12:	d16a      	bne.n	40adea <_vfiprintf_r+0x80a>
  40ad14:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40ad18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ad1a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ad1c:	f8c8 4004 	str.w	r4, [r8, #4]
  40ad20:	1c51      	adds	r1, r2, #1
  40ad22:	1904      	adds	r4, r0, r4
  40ad24:	2907      	cmp	r1, #7
  40ad26:	f8c8 b000 	str.w	fp, [r8]
  40ad2a:	940d      	str	r4, [sp, #52]	; 0x34
  40ad2c:	f108 0308 	add.w	r3, r8, #8
  40ad30:	910c      	str	r1, [sp, #48]	; 0x30
  40ad32:	dd07      	ble.n	40ad44 <_vfiprintf_r+0x764>
  40ad34:	4650      	mov	r0, sl
  40ad36:	4649      	mov	r1, r9
  40ad38:	aa0b      	add	r2, sp, #44	; 0x2c
  40ad3a:	f7ff fc1d 	bl	40a578 <__sprint_r>
  40ad3e:	2800      	cmp	r0, #0
  40ad40:	d153      	bne.n	40adea <_vfiprintf_r+0x80a>
  40ad42:	ab18      	add	r3, sp, #96	; 0x60
  40ad44:	077a      	lsls	r2, r7, #29
  40ad46:	d40b      	bmi.n	40ad60 <_vfiprintf_r+0x780>
  40ad48:	9b03      	ldr	r3, [sp, #12]
  40ad4a:	9a02      	ldr	r2, [sp, #8]
  40ad4c:	9904      	ldr	r1, [sp, #16]
  40ad4e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ad50:	428a      	cmp	r2, r1
  40ad52:	bfac      	ite	ge
  40ad54:	189b      	addge	r3, r3, r2
  40ad56:	185b      	addlt	r3, r3, r1
  40ad58:	9303      	str	r3, [sp, #12]
  40ad5a:	2800      	cmp	r0, #0
  40ad5c:	d035      	beq.n	40adca <_vfiprintf_r+0x7ea>
  40ad5e:	e02e      	b.n	40adbe <_vfiprintf_r+0x7de>
  40ad60:	9c04      	ldr	r4, [sp, #16]
  40ad62:	9802      	ldr	r0, [sp, #8]
  40ad64:	1a24      	subs	r4, r4, r0
  40ad66:	2c00      	cmp	r4, #0
  40ad68:	ddee      	ble.n	40ad48 <_vfiprintf_r+0x768>
  40ad6a:	4a1a      	ldr	r2, [pc, #104]	; (40add4 <_vfiprintf_r+0x7f4>)
  40ad6c:	2c10      	cmp	r4, #16
  40ad6e:	601a      	str	r2, [r3, #0]
  40ad70:	dd14      	ble.n	40ad9c <_vfiprintf_r+0x7bc>
  40ad72:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ad74:	990d      	ldr	r1, [sp, #52]	; 0x34
  40ad76:	2210      	movs	r2, #16
  40ad78:	605a      	str	r2, [r3, #4]
  40ad7a:	1c42      	adds	r2, r0, #1
  40ad7c:	3110      	adds	r1, #16
  40ad7e:	3308      	adds	r3, #8
  40ad80:	2a07      	cmp	r2, #7
  40ad82:	910d      	str	r1, [sp, #52]	; 0x34
  40ad84:	920c      	str	r2, [sp, #48]	; 0x30
  40ad86:	dd07      	ble.n	40ad98 <_vfiprintf_r+0x7b8>
  40ad88:	4650      	mov	r0, sl
  40ad8a:	4649      	mov	r1, r9
  40ad8c:	aa0b      	add	r2, sp, #44	; 0x2c
  40ad8e:	f7ff fbf3 	bl	40a578 <__sprint_r>
  40ad92:	2800      	cmp	r0, #0
  40ad94:	d129      	bne.n	40adea <_vfiprintf_r+0x80a>
  40ad96:	ab18      	add	r3, sp, #96	; 0x60
  40ad98:	3c10      	subs	r4, #16
  40ad9a:	e7e6      	b.n	40ad6a <_vfiprintf_r+0x78a>
  40ad9c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ad9e:	605c      	str	r4, [r3, #4]
  40ada0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ada2:	1c48      	adds	r0, r1, #1
  40ada4:	191c      	adds	r4, r3, r4
  40ada6:	2807      	cmp	r0, #7
  40ada8:	940d      	str	r4, [sp, #52]	; 0x34
  40adaa:	900c      	str	r0, [sp, #48]	; 0x30
  40adac:	ddcc      	ble.n	40ad48 <_vfiprintf_r+0x768>
  40adae:	4650      	mov	r0, sl
  40adb0:	4649      	mov	r1, r9
  40adb2:	aa0b      	add	r2, sp, #44	; 0x2c
  40adb4:	f7ff fbe0 	bl	40a578 <__sprint_r>
  40adb8:	2800      	cmp	r0, #0
  40adba:	d0c5      	beq.n	40ad48 <_vfiprintf_r+0x768>
  40adbc:	e015      	b.n	40adea <_vfiprintf_r+0x80a>
  40adbe:	4650      	mov	r0, sl
  40adc0:	4649      	mov	r1, r9
  40adc2:	aa0b      	add	r2, sp, #44	; 0x2c
  40adc4:	f7ff fbd8 	bl	40a578 <__sprint_r>
  40adc8:	b978      	cbnz	r0, 40adea <_vfiprintf_r+0x80a>
  40adca:	2500      	movs	r5, #0
  40adcc:	950c      	str	r5, [sp, #48]	; 0x30
  40adce:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40add2:	e451      	b.n	40a678 <_vfiprintf_r+0x98>
  40add4:	0040fd9c 	.word	0x0040fd9c
  40add8:	0040fdac 	.word	0x0040fdac
  40addc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40adde:	b122      	cbz	r2, 40adea <_vfiprintf_r+0x80a>
  40ade0:	4650      	mov	r0, sl
  40ade2:	4649      	mov	r1, r9
  40ade4:	aa0b      	add	r2, sp, #44	; 0x2c
  40ade6:	f7ff fbc7 	bl	40a578 <__sprint_r>
  40adea:	f8b9 100c 	ldrh.w	r1, [r9, #12]
  40adee:	f001 0040 	and.w	r0, r1, #64	; 0x40
  40adf2:	b203      	sxth	r3, r0
  40adf4:	2b00      	cmp	r3, #0
  40adf6:	f47f ac26 	bne.w	40a646 <_vfiprintf_r+0x66>
  40adfa:	9803      	ldr	r0, [sp, #12]
  40adfc:	b029      	add	sp, #164	; 0xa4
  40adfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ae02 <__sbprintf>:
  40ae02:	b570      	push	{r4, r5, r6, lr}
  40ae04:	460c      	mov	r4, r1
  40ae06:	8989      	ldrh	r1, [r1, #12]
  40ae08:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40ae0c:	f021 0502 	bic.w	r5, r1, #2
  40ae10:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40ae12:	f8ad 500c 	strh.w	r5, [sp, #12]
  40ae16:	9119      	str	r1, [sp, #100]	; 0x64
  40ae18:	89e5      	ldrh	r5, [r4, #14]
  40ae1a:	69e1      	ldr	r1, [r4, #28]
  40ae1c:	f8ad 500e 	strh.w	r5, [sp, #14]
  40ae20:	9107      	str	r1, [sp, #28]
  40ae22:	6a65      	ldr	r5, [r4, #36]	; 0x24
  40ae24:	a91a      	add	r1, sp, #104	; 0x68
  40ae26:	9100      	str	r1, [sp, #0]
  40ae28:	9104      	str	r1, [sp, #16]
  40ae2a:	2100      	movs	r1, #0
  40ae2c:	9509      	str	r5, [sp, #36]	; 0x24
  40ae2e:	9106      	str	r1, [sp, #24]
  40ae30:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40ae34:	4669      	mov	r1, sp
  40ae36:	9502      	str	r5, [sp, #8]
  40ae38:	9505      	str	r5, [sp, #20]
  40ae3a:	4606      	mov	r6, r0
  40ae3c:	f7ff fbd0 	bl	40a5e0 <_vfiprintf_r>
  40ae40:	1e05      	subs	r5, r0, #0
  40ae42:	db07      	blt.n	40ae54 <__sbprintf+0x52>
  40ae44:	4630      	mov	r0, r6
  40ae46:	4669      	mov	r1, sp
  40ae48:	f000 fc9c 	bl	40b784 <_fflush_r>
  40ae4c:	2800      	cmp	r0, #0
  40ae4e:	bf18      	it	ne
  40ae50:	f04f 35ff 	movne.w	r5, #4294967295
  40ae54:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40ae58:	f003 0040 	and.w	r0, r3, #64	; 0x40
  40ae5c:	b202      	sxth	r2, r0
  40ae5e:	b11a      	cbz	r2, 40ae68 <__sbprintf+0x66>
  40ae60:	89a1      	ldrh	r1, [r4, #12]
  40ae62:	f041 0340 	orr.w	r3, r1, #64	; 0x40
  40ae66:	81a3      	strh	r3, [r4, #12]
  40ae68:	4628      	mov	r0, r5
  40ae6a:	b01a      	add	sp, #104	; 0x68
  40ae6c:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
  40ae70:	bd70      	pop	{r4, r5, r6, pc}

0040ae72 <vfiprintf>:
  40ae72:	b530      	push	{r4, r5, lr}
  40ae74:	4613      	mov	r3, r2
  40ae76:	4a05      	ldr	r2, [pc, #20]	; (40ae8c <vfiprintf+0x1a>)
  40ae78:	4605      	mov	r5, r0
  40ae7a:	460c      	mov	r4, r1
  40ae7c:	6810      	ldr	r0, [r2, #0]
  40ae7e:	4629      	mov	r1, r5
  40ae80:	4622      	mov	r2, r4
  40ae82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40ae86:	f7ff bbab 	b.w	40a5e0 <_vfiprintf_r>
  40ae8a:	bf00      	nop
  40ae8c:	200011f0 	.word	0x200011f0

0040ae90 <__svfiscanf_r>:
  40ae90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ae94:	460c      	mov	r4, r1
  40ae96:	b0d9      	sub	sp, #356	; 0x164
  40ae98:	4680      	mov	r8, r0
  40ae9a:	4616      	mov	r6, r2
  40ae9c:	461d      	mov	r5, r3
  40ae9e:	f000 fdc9 	bl	40ba34 <__sfp_lock_acquire>
  40aea2:	89a3      	ldrh	r3, [r4, #12]
  40aea4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
  40aea8:	b210      	sxth	r0, r2
  40aeaa:	b930      	cbnz	r0, 40aeba <__svfiscanf_r+0x2a>
  40aeac:	6e67      	ldr	r7, [r4, #100]	; 0x64
  40aeae:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
  40aeb2:	f427 5300 	bic.w	r3, r7, #8192	; 0x2000
  40aeb6:	81a1      	strh	r1, [r4, #12]
  40aeb8:	6663      	str	r3, [r4, #100]	; 0x64
  40aeba:	9607      	str	r6, [sp, #28]
  40aebc:	2600      	movs	r6, #0
  40aebe:	9605      	str	r6, [sp, #20]
  40aec0:	9602      	str	r6, [sp, #8]
  40aec2:	9604      	str	r6, [sp, #16]
  40aec4:	9f07      	ldr	r7, [sp, #28]
  40aec6:	f817 2b01 	ldrb.w	r2, [r7], #1
  40aeca:	9707      	str	r7, [sp, #28]
  40aecc:	9209      	str	r2, [sp, #36]	; 0x24
  40aece:	2a00      	cmp	r2, #0
  40aed0:	f000 83ab 	beq.w	40b62a <__svfiscanf_r+0x79a>
  40aed4:	489f      	ldr	r0, [pc, #636]	; (40b154 <__svfiscanf_r+0x2c4>)
  40aed6:	6801      	ldr	r1, [r0, #0]
  40aed8:	188f      	adds	r7, r1, r2
  40aeda:	f897 b001 	ldrb.w	fp, [r7, #1]
  40aede:	f00b 0b08 	and.w	fp, fp, #8
  40aee2:	fa5f f38b 	uxtb.w	r3, fp
  40aee6:	b1db      	cbz	r3, 40af20 <__svfiscanf_r+0x90>
  40aee8:	6867      	ldr	r7, [r4, #4]
  40aeea:	2f00      	cmp	r7, #0
  40aeec:	dd11      	ble.n	40af12 <__svfiscanf_r+0x82>
  40aeee:	4999      	ldr	r1, [pc, #612]	; (40b154 <__svfiscanf_r+0x2c4>)
  40aef0:	6823      	ldr	r3, [r4, #0]
  40aef2:	6808      	ldr	r0, [r1, #0]
  40aef4:	781a      	ldrb	r2, [r3, #0]
  40aef6:	1887      	adds	r7, r0, r2
  40aef8:	787a      	ldrb	r2, [r7, #1]
  40aefa:	f002 0108 	and.w	r1, r2, #8
  40aefe:	b2c8      	uxtb	r0, r1
  40af00:	2800      	cmp	r0, #0
  40af02:	d0df      	beq.n	40aec4 <__svfiscanf_r+0x34>
  40af04:	6867      	ldr	r7, [r4, #4]
  40af06:	3301      	adds	r3, #1
  40af08:	1e7a      	subs	r2, r7, #1
  40af0a:	3601      	adds	r6, #1
  40af0c:	6062      	str	r2, [r4, #4]
  40af0e:	6023      	str	r3, [r4, #0]
  40af10:	e7ea      	b.n	40aee8 <__svfiscanf_r+0x58>
  40af12:	4640      	mov	r0, r8
  40af14:	4621      	mov	r1, r4
  40af16:	f001 fdd0 	bl	40caba <__srefill_r>
  40af1a:	2800      	cmp	r0, #0
  40af1c:	d0e7      	beq.n	40aeee <__svfiscanf_r+0x5e>
  40af1e:	e7d1      	b.n	40aec4 <__svfiscanf_r+0x34>
  40af20:	2a25      	cmp	r2, #37	; 0x25
  40af22:	d151      	bne.n	40afc8 <__svfiscanf_r+0x138>
  40af24:	9a07      	ldr	r2, [sp, #28]
  40af26:	469b      	mov	fp, r3
  40af28:	469a      	mov	sl, r3
  40af2a:	9f07      	ldr	r7, [sp, #28]
  40af2c:	f817 0b01 	ldrb.w	r0, [r7], #1
  40af30:	2864      	cmp	r0, #100	; 0x64
  40af32:	9707      	str	r7, [sp, #28]
  40af34:	f000 80be 	beq.w	40b0b4 <__svfiscanf_r+0x224>
  40af38:	d827      	bhi.n	40af8a <__svfiscanf_r+0xfa>
  40af3a:	284c      	cmp	r0, #76	; 0x4c
  40af3c:	d069      	beq.n	40b012 <__svfiscanf_r+0x182>
  40af3e:	d811      	bhi.n	40af64 <__svfiscanf_r+0xd4>
  40af40:	2839      	cmp	r0, #57	; 0x39
  40af42:	d80b      	bhi.n	40af5c <__svfiscanf_r+0xcc>
  40af44:	2830      	cmp	r0, #48	; 0x30
  40af46:	d267      	bcs.n	40b018 <__svfiscanf_r+0x188>
  40af48:	2825      	cmp	r0, #37	; 0x25
  40af4a:	d03d      	beq.n	40afc8 <__svfiscanf_r+0x138>
  40af4c:	282a      	cmp	r0, #42	; 0x2a
  40af4e:	d054      	beq.n	40affa <__svfiscanf_r+0x16a>
  40af50:	2800      	cmp	r0, #0
  40af52:	f040 80a2 	bne.w	40b09a <__svfiscanf_r+0x20a>
  40af56:	f000 fd6e 	bl	40ba36 <__sfp_lock_release>
  40af5a:	e35c      	b.n	40b616 <__svfiscanf_r+0x786>
  40af5c:	2844      	cmp	r0, #68	; 0x44
  40af5e:	f040 809c 	bne.w	40b09a <__svfiscanf_r+0x20a>
  40af62:	e0a0      	b.n	40b0a6 <__svfiscanf_r+0x216>
  40af64:	2858      	cmp	r0, #88	; 0x58
  40af66:	d063      	beq.n	40b030 <__svfiscanf_r+0x1a0>
  40af68:	d805      	bhi.n	40af76 <__svfiscanf_r+0xe6>
  40af6a:	284f      	cmp	r0, #79	; 0x4f
  40af6c:	f040 8095 	bne.w	40b09a <__svfiscanf_r+0x20a>
  40af70:	f04b 0b01 	orr.w	fp, fp, #1
  40af74:	e056      	b.n	40b024 <__svfiscanf_r+0x194>
  40af76:	285b      	cmp	r0, #91	; 0x5b
  40af78:	d060      	beq.n	40b03c <__svfiscanf_r+0x1ac>
  40af7a:	2863      	cmp	r0, #99	; 0x63
  40af7c:	f040 808d 	bne.w	40b09a <__svfiscanf_r+0x20a>
  40af80:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40af84:	f04f 0900 	mov.w	r9, #0
  40af88:	e09a      	b.n	40b0c0 <__svfiscanf_r+0x230>
  40af8a:	286f      	cmp	r0, #111	; 0x6f
  40af8c:	d04a      	beq.n	40b024 <__svfiscanf_r+0x194>
  40af8e:	d80e      	bhi.n	40afae <__svfiscanf_r+0x11e>
  40af90:	2869      	cmp	r0, #105	; 0x69
  40af92:	f000 808b 	beq.w	40b0ac <__svfiscanf_r+0x21c>
  40af96:	d805      	bhi.n	40afa4 <__svfiscanf_r+0x114>
  40af98:	2868      	cmp	r0, #104	; 0x68
  40af9a:	d17e      	bne.n	40b09a <__svfiscanf_r+0x20a>
  40af9c:	f04b 0b04 	orr.w	fp, fp, #4
  40afa0:	9a07      	ldr	r2, [sp, #28]
  40afa2:	e7c2      	b.n	40af2a <__svfiscanf_r+0x9a>
  40afa4:	286c      	cmp	r0, #108	; 0x6c
  40afa6:	d02b      	beq.n	40b000 <__svfiscanf_r+0x170>
  40afa8:	286e      	cmp	r0, #110	; 0x6e
  40afaa:	d176      	bne.n	40b09a <__svfiscanf_r+0x20a>
  40afac:	e054      	b.n	40b058 <__svfiscanf_r+0x1c8>
  40afae:	2873      	cmp	r0, #115	; 0x73
  40afb0:	d041      	beq.n	40b036 <__svfiscanf_r+0x1a6>
  40afb2:	d804      	bhi.n	40afbe <__svfiscanf_r+0x12e>
  40afb4:	2870      	cmp	r0, #112	; 0x70
  40afb6:	d170      	bne.n	40b09a <__svfiscanf_r+0x20a>
  40afb8:	f44b 7b08 	orr.w	fp, fp, #544	; 0x220
  40afbc:	e048      	b.n	40b050 <__svfiscanf_r+0x1c0>
  40afbe:	2875      	cmp	r0, #117	; 0x75
  40afc0:	d034      	beq.n	40b02c <__svfiscanf_r+0x19c>
  40afc2:	2878      	cmp	r0, #120	; 0x78
  40afc4:	d169      	bne.n	40b09a <__svfiscanf_r+0x20a>
  40afc6:	e033      	b.n	40b030 <__svfiscanf_r+0x1a0>
  40afc8:	6867      	ldr	r7, [r4, #4]
  40afca:	2f00      	cmp	r7, #0
  40afcc:	dd0e      	ble.n	40afec <__svfiscanf_r+0x15c>
  40afce:	6823      	ldr	r3, [r4, #0]
  40afd0:	9f07      	ldr	r7, [sp, #28]
  40afd2:	7819      	ldrb	r1, [r3, #0]
  40afd4:	f817 2c01 	ldrb.w	r2, [r7, #-1]
  40afd8:	4291      	cmp	r1, r2
  40afda:	f040 8326 	bne.w	40b62a <__svfiscanf_r+0x79a>
  40afde:	6860      	ldr	r0, [r4, #4]
  40afe0:	3301      	adds	r3, #1
  40afe2:	1e47      	subs	r7, r0, #1
  40afe4:	6067      	str	r7, [r4, #4]
  40afe6:	6023      	str	r3, [r4, #0]
  40afe8:	3601      	adds	r6, #1
  40afea:	e76b      	b.n	40aec4 <__svfiscanf_r+0x34>
  40afec:	4640      	mov	r0, r8
  40afee:	4621      	mov	r1, r4
  40aff0:	f001 fd63 	bl	40caba <__srefill_r>
  40aff4:	2800      	cmp	r0, #0
  40aff6:	d0ea      	beq.n	40afce <__svfiscanf_r+0x13e>
  40aff8:	e309      	b.n	40b60e <__svfiscanf_r+0x77e>
  40affa:	f04b 0b10 	orr.w	fp, fp, #16
  40affe:	e7cf      	b.n	40afa0 <__svfiscanf_r+0x110>
  40b000:	7853      	ldrb	r3, [r2, #1]
  40b002:	2b6c      	cmp	r3, #108	; 0x6c
  40b004:	d102      	bne.n	40b00c <__svfiscanf_r+0x17c>
  40b006:	3202      	adds	r2, #2
  40b008:	9207      	str	r2, [sp, #28]
  40b00a:	e002      	b.n	40b012 <__svfiscanf_r+0x182>
  40b00c:	f04b 0b01 	orr.w	fp, fp, #1
  40b010:	e7c6      	b.n	40afa0 <__svfiscanf_r+0x110>
  40b012:	f04b 0b02 	orr.w	fp, fp, #2
  40b016:	e7c3      	b.n	40afa0 <__svfiscanf_r+0x110>
  40b018:	220a      	movs	r2, #10
  40b01a:	fb02 0a0a 	mla	sl, r2, sl, r0
  40b01e:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
  40b022:	e7bd      	b.n	40afa0 <__svfiscanf_r+0x110>
  40b024:	484c      	ldr	r0, [pc, #304]	; (40b158 <__svfiscanf_r+0x2c8>)
  40b026:	2708      	movs	r7, #8
  40b028:	9005      	str	r0, [sp, #20]
  40b02a:	e046      	b.n	40b0ba <__svfiscanf_r+0x22a>
  40b02c:	4f4a      	ldr	r7, [pc, #296]	; (40b158 <__svfiscanf_r+0x2c8>)
  40b02e:	e042      	b.n	40b0b6 <__svfiscanf_r+0x226>
  40b030:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
  40b034:	e00c      	b.n	40b050 <__svfiscanf_r+0x1c0>
  40b036:	f04f 0902 	mov.w	r9, #2
  40b03a:	e041      	b.n	40b0c0 <__svfiscanf_r+0x230>
  40b03c:	a818      	add	r0, sp, #96	; 0x60
  40b03e:	9907      	ldr	r1, [sp, #28]
  40b040:	f001 fdc4 	bl	40cbcc <__sccl>
  40b044:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40b048:	9007      	str	r0, [sp, #28]
  40b04a:	f04f 0901 	mov.w	r9, #1
  40b04e:	e037      	b.n	40b0c0 <__svfiscanf_r+0x230>
  40b050:	4a41      	ldr	r2, [pc, #260]	; (40b158 <__svfiscanf_r+0x2c8>)
  40b052:	2710      	movs	r7, #16
  40b054:	9205      	str	r2, [sp, #20]
  40b056:	e030      	b.n	40b0ba <__svfiscanf_r+0x22a>
  40b058:	f01b 0f10 	tst.w	fp, #16
  40b05c:	f47f af32 	bne.w	40aec4 <__svfiscanf_r+0x34>
  40b060:	f01b 0f04 	tst.w	fp, #4
  40b064:	f105 0104 	add.w	r1, r5, #4
  40b068:	d002      	beq.n	40b070 <__svfiscanf_r+0x1e0>
  40b06a:	682d      	ldr	r5, [r5, #0]
  40b06c:	802e      	strh	r6, [r5, #0]
  40b06e:	e004      	b.n	40b07a <__svfiscanf_r+0x1ea>
  40b070:	f01b 0f01 	tst.w	fp, #1
  40b074:	d003      	beq.n	40b07e <__svfiscanf_r+0x1ee>
  40b076:	682f      	ldr	r7, [r5, #0]
  40b078:	603e      	str	r6, [r7, #0]
  40b07a:	460d      	mov	r5, r1
  40b07c:	e722      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b07e:	f01b 0f02 	tst.w	fp, #2
  40b082:	f105 0704 	add.w	r7, r5, #4
  40b086:	d004      	beq.n	40b092 <__svfiscanf_r+0x202>
  40b088:	682a      	ldr	r2, [r5, #0]
  40b08a:	17f0      	asrs	r0, r6, #31
  40b08c:	6016      	str	r6, [r2, #0]
  40b08e:	6050      	str	r0, [r2, #4]
  40b090:	e001      	b.n	40b096 <__svfiscanf_r+0x206>
  40b092:	682d      	ldr	r5, [r5, #0]
  40b094:	602e      	str	r6, [r5, #0]
  40b096:	463d      	mov	r5, r7
  40b098:	e714      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b09a:	180f      	adds	r7, r1, r0
  40b09c:	787b      	ldrb	r3, [r7, #1]
  40b09e:	f003 0103 	and.w	r1, r3, #3
  40b0a2:	2901      	cmp	r1, #1
  40b0a4:	d106      	bne.n	40b0b4 <__svfiscanf_r+0x224>
  40b0a6:	f04b 0b01 	orr.w	fp, fp, #1
  40b0aa:	e003      	b.n	40b0b4 <__svfiscanf_r+0x224>
  40b0ac:	482b      	ldr	r0, [pc, #172]	; (40b15c <__svfiscanf_r+0x2cc>)
  40b0ae:	2700      	movs	r7, #0
  40b0b0:	9005      	str	r0, [sp, #20]
  40b0b2:	e002      	b.n	40b0ba <__svfiscanf_r+0x22a>
  40b0b4:	4f29      	ldr	r7, [pc, #164]	; (40b15c <__svfiscanf_r+0x2cc>)
  40b0b6:	9705      	str	r7, [sp, #20]
  40b0b8:	270a      	movs	r7, #10
  40b0ba:	9702      	str	r7, [sp, #8]
  40b0bc:	f04f 0903 	mov.w	r9, #3
  40b0c0:	6863      	ldr	r3, [r4, #4]
  40b0c2:	2b00      	cmp	r3, #0
  40b0c4:	dd03      	ble.n	40b0ce <__svfiscanf_r+0x23e>
  40b0c6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40b0ca:	d122      	bne.n	40b112 <__svfiscanf_r+0x282>
  40b0cc:	e00e      	b.n	40b0ec <__svfiscanf_r+0x25c>
  40b0ce:	4640      	mov	r0, r8
  40b0d0:	4621      	mov	r1, r4
  40b0d2:	f001 fcf2 	bl	40caba <__srefill_r>
  40b0d6:	2800      	cmp	r0, #0
  40b0d8:	d0f5      	beq.n	40b0c6 <__svfiscanf_r+0x236>
  40b0da:	e298      	b.n	40b60e <__svfiscanf_r+0x77e>
  40b0dc:	6863      	ldr	r3, [r4, #4]
  40b0de:	1e5a      	subs	r2, r3, #1
  40b0e0:	3601      	adds	r6, #1
  40b0e2:	2a00      	cmp	r2, #0
  40b0e4:	6062      	str	r2, [r4, #4]
  40b0e6:	dd0d      	ble.n	40b104 <__svfiscanf_r+0x274>
  40b0e8:	3001      	adds	r0, #1
  40b0ea:	6020      	str	r0, [r4, #0]
  40b0ec:	4919      	ldr	r1, [pc, #100]	; (40b154 <__svfiscanf_r+0x2c4>)
  40b0ee:	6820      	ldr	r0, [r4, #0]
  40b0f0:	680b      	ldr	r3, [r1, #0]
  40b0f2:	7802      	ldrb	r2, [r0, #0]
  40b0f4:	189a      	adds	r2, r3, r2
  40b0f6:	7851      	ldrb	r1, [r2, #1]
  40b0f8:	f001 0308 	and.w	r3, r1, #8
  40b0fc:	b2da      	uxtb	r2, r3
  40b0fe:	2a00      	cmp	r2, #0
  40b100:	d1ec      	bne.n	40b0dc <__svfiscanf_r+0x24c>
  40b102:	e006      	b.n	40b112 <__svfiscanf_r+0x282>
  40b104:	4640      	mov	r0, r8
  40b106:	4621      	mov	r1, r4
  40b108:	f001 fcd7 	bl	40caba <__srefill_r>
  40b10c:	2800      	cmp	r0, #0
  40b10e:	d0ed      	beq.n	40b0ec <__svfiscanf_r+0x25c>
  40b110:	e27d      	b.n	40b60e <__svfiscanf_r+0x77e>
  40b112:	f1b9 0f02 	cmp.w	r9, #2
  40b116:	f000 80e6 	beq.w	40b2e6 <__svfiscanf_r+0x456>
  40b11a:	f1b9 0f03 	cmp.w	r9, #3
  40b11e:	f000 81aa 	beq.w	40b476 <__svfiscanf_r+0x5e6>
  40b122:	f1b9 0f01 	cmp.w	r9, #1
  40b126:	f000 808a 	beq.w	40b23e <__svfiscanf_r+0x3ae>
  40b12a:	f1ba 0f00 	cmp.w	sl, #0
  40b12e:	bf08      	it	eq
  40b130:	f04f 0a01 	moveq.w	sl, #1
  40b134:	f01b 0901 	ands.w	r9, fp, #1
  40b138:	d054      	beq.n	40b1e4 <__svfiscanf_r+0x354>
  40b13a:	2100      	movs	r1, #0
  40b13c:	2208      	movs	r2, #8
  40b13e:	a80a      	add	r0, sp, #40	; 0x28
  40b140:	f7fe fc8a 	bl	409a58 <memset>
  40b144:	f01b 0710 	ands.w	r7, fp, #16
  40b148:	d10a      	bne.n	40b160 <__svfiscanf_r+0x2d0>
  40b14a:	f8d5 9000 	ldr.w	r9, [r5]
  40b14e:	3504      	adds	r5, #4
  40b150:	e008      	b.n	40b164 <__svfiscanf_r+0x2d4>
  40b152:	bf00      	nop
  40b154:	20001620 	.word	0x20001620
  40b158:	0040ce4d 	.word	0x0040ce4d
  40b15c:	00409c55 	.word	0x00409c55
  40b160:	f04f 0900 	mov.w	r9, #0
  40b164:	f04f 0b00 	mov.w	fp, #0
  40b168:	f001 f824 	bl	40c1b4 <__locale_mb_cur_max>
  40b16c:	4583      	cmp	fp, r0
  40b16e:	f000 824e 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b172:	6820      	ldr	r0, [r4, #0]
  40b174:	6863      	ldr	r3, [r4, #4]
  40b176:	f810 1b01 	ldrb.w	r1, [r0], #1
  40b17a:	aa0e      	add	r2, sp, #56	; 0x38
  40b17c:	6020      	str	r0, [r4, #0]
  40b17e:	f802 100b 	strb.w	r1, [r2, fp]
  40b182:	a80a      	add	r0, sp, #40	; 0x28
  40b184:	1e59      	subs	r1, r3, #1
  40b186:	f10b 0b01 	add.w	fp, fp, #1
  40b18a:	6061      	str	r1, [r4, #4]
  40b18c:	9000      	str	r0, [sp, #0]
  40b18e:	4649      	mov	r1, r9
  40b190:	4640      	mov	r0, r8
  40b192:	465b      	mov	r3, fp
  40b194:	f001 faaa 	bl	40c6ec <_mbrtowc_r>
  40b198:	1c42      	adds	r2, r0, #1
  40b19a:	f000 8238 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b19e:	b918      	cbnz	r0, 40b1a8 <__svfiscanf_r+0x318>
  40b1a0:	b927      	cbnz	r7, 40b1ac <__svfiscanf_r+0x31c>
  40b1a2:	f8c9 7000 	str.w	r7, [r9]
  40b1a6:	e001      	b.n	40b1ac <__svfiscanf_r+0x31c>
  40b1a8:	3002      	adds	r0, #2
  40b1aa:	d007      	beq.n	40b1bc <__svfiscanf_r+0x32c>
  40b1ac:	445e      	add	r6, fp
  40b1ae:	f10a 3aff 	add.w	sl, sl, #4294967295
  40b1b2:	b90f      	cbnz	r7, 40b1b8 <__svfiscanf_r+0x328>
  40b1b4:	f109 0904 	add.w	r9, r9, #4
  40b1b8:	f04f 0b00 	mov.w	fp, #0
  40b1bc:	6862      	ldr	r2, [r4, #4]
  40b1be:	2a00      	cmp	r2, #0
  40b1c0:	dc0c      	bgt.n	40b1dc <__svfiscanf_r+0x34c>
  40b1c2:	4640      	mov	r0, r8
  40b1c4:	4621      	mov	r1, r4
  40b1c6:	f001 fc78 	bl	40caba <__srefill_r>
  40b1ca:	b138      	cbz	r0, 40b1dc <__svfiscanf_r+0x34c>
  40b1cc:	f1bb 0f00 	cmp.w	fp, #0
  40b1d0:	f040 821d 	bne.w	40b60e <__svfiscanf_r+0x77e>
  40b1d4:	2f00      	cmp	r7, #0
  40b1d6:	f000 80fa 	beq.w	40b3ce <__svfiscanf_r+0x53e>
  40b1da:	e673      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b1dc:	f1ba 0f00 	cmp.w	sl, #0
  40b1e0:	d1c2      	bne.n	40b168 <__svfiscanf_r+0x2d8>
  40b1e2:	e7f7      	b.n	40b1d4 <__svfiscanf_r+0x344>
  40b1e4:	f01b 0f10 	tst.w	fp, #16
  40b1e8:	d01b      	beq.n	40b222 <__svfiscanf_r+0x392>
  40b1ea:	6867      	ldr	r7, [r4, #4]
  40b1ec:	6820      	ldr	r0, [r4, #0]
  40b1ee:	4557      	cmp	r7, sl
  40b1f0:	da0f      	bge.n	40b212 <__svfiscanf_r+0x382>
  40b1f2:	19c2      	adds	r2, r0, r7
  40b1f4:	6022      	str	r2, [r4, #0]
  40b1f6:	4640      	mov	r0, r8
  40b1f8:	4621      	mov	r1, r4
  40b1fa:	44b9      	add	r9, r7
  40b1fc:	ebc7 0a0a 	rsb	sl, r7, sl
  40b200:	f001 fc5b 	bl	40caba <__srefill_r>
  40b204:	2800      	cmp	r0, #0
  40b206:	d0f0      	beq.n	40b1ea <__svfiscanf_r+0x35a>
  40b208:	f1b9 0f00 	cmp.w	r9, #0
  40b20c:	f040 81fd 	bne.w	40b60a <__svfiscanf_r+0x77a>
  40b210:	e1fd      	b.n	40b60e <__svfiscanf_r+0x77e>
  40b212:	ebca 0107 	rsb	r1, sl, r7
  40b216:	eb00 030a 	add.w	r3, r0, sl
  40b21a:	44d1      	add	r9, sl
  40b21c:	6061      	str	r1, [r4, #4]
  40b21e:	6023      	str	r3, [r4, #0]
  40b220:	e1f3      	b.n	40b60a <__svfiscanf_r+0x77a>
  40b222:	9400      	str	r4, [sp, #0]
  40b224:	4640      	mov	r0, r8
  40b226:	6829      	ldr	r1, [r5, #0]
  40b228:	2201      	movs	r2, #1
  40b22a:	4653      	mov	r3, sl
  40b22c:	f105 0904 	add.w	r9, r5, #4
  40b230:	f000 fc8c 	bl	40bb4c <_fread_r>
  40b234:	2800      	cmp	r0, #0
  40b236:	f000 81ea 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b23a:	1986      	adds	r6, r0, r6
  40b23c:	e116      	b.n	40b46c <__svfiscanf_r+0x5dc>
  40b23e:	f1ba 0f00 	cmp.w	sl, #0
  40b242:	bf08      	it	eq
  40b244:	f04f 3aff 	moveq.w	sl, #4294967295
  40b248:	f01b 0f10 	tst.w	fp, #16
  40b24c:	d01e      	beq.n	40b28c <__svfiscanf_r+0x3fc>
  40b24e:	f04f 0900 	mov.w	r9, #0
  40b252:	6823      	ldr	r3, [r4, #0]
  40b254:	a818      	add	r0, sp, #96	; 0x60
  40b256:	781a      	ldrb	r2, [r3, #0]
  40b258:	5c81      	ldrb	r1, [r0, r2]
  40b25a:	b191      	cbz	r1, 40b282 <__svfiscanf_r+0x3f2>
  40b25c:	6862      	ldr	r2, [r4, #4]
  40b25e:	f109 0901 	add.w	r9, r9, #1
  40b262:	1e50      	subs	r0, r2, #1
  40b264:	3301      	adds	r3, #1
  40b266:	45ca      	cmp	sl, r9
  40b268:	6060      	str	r0, [r4, #4]
  40b26a:	6023      	str	r3, [r4, #0]
  40b26c:	f000 81cd 	beq.w	40b60a <__svfiscanf_r+0x77a>
  40b270:	2800      	cmp	r0, #0
  40b272:	dcee      	bgt.n	40b252 <__svfiscanf_r+0x3c2>
  40b274:	4640      	mov	r0, r8
  40b276:	4621      	mov	r1, r4
  40b278:	f001 fc1f 	bl	40caba <__srefill_r>
  40b27c:	2800      	cmp	r0, #0
  40b27e:	d0e8      	beq.n	40b252 <__svfiscanf_r+0x3c2>
  40b280:	e1c3      	b.n	40b60a <__svfiscanf_r+0x77a>
  40b282:	f1b9 0f00 	cmp.w	r9, #0
  40b286:	f040 81c0 	bne.w	40b60a <__svfiscanf_r+0x77a>
  40b28a:	e1ce      	b.n	40b62a <__svfiscanf_r+0x79a>
  40b28c:	f8d5 9000 	ldr.w	r9, [r5]
  40b290:	f105 0b04 	add.w	fp, r5, #4
  40b294:	464d      	mov	r5, r9
  40b296:	6823      	ldr	r3, [r4, #0]
  40b298:	a918      	add	r1, sp, #96	; 0x60
  40b29a:	7818      	ldrb	r0, [r3, #0]
  40b29c:	5c0a      	ldrb	r2, [r1, r0]
  40b29e:	b1ba      	cbz	r2, 40b2d0 <__svfiscanf_r+0x440>
  40b2a0:	6860      	ldr	r0, [r4, #4]
  40b2a2:	1e41      	subs	r1, r0, #1
  40b2a4:	6061      	str	r1, [r4, #4]
  40b2a6:	f813 2b01 	ldrb.w	r2, [r3], #1
  40b2aa:	f805 2b01 	strb.w	r2, [r5], #1
  40b2ae:	6023      	str	r3, [r4, #0]
  40b2b0:	eb09 030a 	add.w	r3, r9, sl
  40b2b4:	42ab      	cmp	r3, r5
  40b2b6:	d00b      	beq.n	40b2d0 <__svfiscanf_r+0x440>
  40b2b8:	6860      	ldr	r0, [r4, #4]
  40b2ba:	2800      	cmp	r0, #0
  40b2bc:	dceb      	bgt.n	40b296 <__svfiscanf_r+0x406>
  40b2be:	4640      	mov	r0, r8
  40b2c0:	4621      	mov	r1, r4
  40b2c2:	f001 fbfa 	bl	40caba <__srefill_r>
  40b2c6:	2800      	cmp	r0, #0
  40b2c8:	d0e5      	beq.n	40b296 <__svfiscanf_r+0x406>
  40b2ca:	454d      	cmp	r5, r9
  40b2cc:	f000 819f 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b2d0:	ebb5 0909 	subs.w	r9, r5, r9
  40b2d4:	f000 81a9 	beq.w	40b62a <__svfiscanf_r+0x79a>
  40b2d8:	2700      	movs	r7, #0
  40b2da:	702f      	strb	r7, [r5, #0]
  40b2dc:	9d04      	ldr	r5, [sp, #16]
  40b2de:	1c69      	adds	r1, r5, #1
  40b2e0:	9104      	str	r1, [sp, #16]
  40b2e2:	465d      	mov	r5, fp
  40b2e4:	e191      	b.n	40b60a <__svfiscanf_r+0x77a>
  40b2e6:	f1ba 0f00 	cmp.w	sl, #0
  40b2ea:	bf08      	it	eq
  40b2ec:	f04f 3aff 	moveq.w	sl, #4294967295
  40b2f0:	f01b 0901 	ands.w	r9, fp, #1
  40b2f4:	d06f      	beq.n	40b3d6 <__svfiscanf_r+0x546>
  40b2f6:	2100      	movs	r1, #0
  40b2f8:	2208      	movs	r2, #8
  40b2fa:	a80c      	add	r0, sp, #48	; 0x30
  40b2fc:	f7fe fbac 	bl	409a58 <memset>
  40b300:	f01b 0710 	ands.w	r7, fp, #16
  40b304:	d103      	bne.n	40b30e <__svfiscanf_r+0x47e>
  40b306:	f8d5 9000 	ldr.w	r9, [r5]
  40b30a:	3504      	adds	r5, #4
  40b30c:	e001      	b.n	40b312 <__svfiscanf_r+0x482>
  40b30e:	f10d 0924 	add.w	r9, sp, #36	; 0x24
  40b312:	f04f 0b00 	mov.w	fp, #0
  40b316:	6822      	ldr	r2, [r4, #0]
  40b318:	4990      	ldr	r1, [pc, #576]	; (40b55c <__svfiscanf_r+0x6cc>)
  40b31a:	7813      	ldrb	r3, [r2, #0]
  40b31c:	6808      	ldr	r0, [r1, #0]
  40b31e:	18c2      	adds	r2, r0, r3
  40b320:	7853      	ldrb	r3, [r2, #1]
  40b322:	f003 0108 	and.w	r1, r3, #8
  40b326:	b2c8      	uxtb	r0, r1
  40b328:	2800      	cmp	r0, #0
  40b32a:	d14b      	bne.n	40b3c4 <__svfiscanf_r+0x534>
  40b32c:	f1ba 0f00 	cmp.w	sl, #0
  40b330:	d048      	beq.n	40b3c4 <__svfiscanf_r+0x534>
  40b332:	f000 ff3f 	bl	40c1b4 <__locale_mb_cur_max>
  40b336:	4583      	cmp	fp, r0
  40b338:	f000 8169 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b33c:	6823      	ldr	r3, [r4, #0]
  40b33e:	6860      	ldr	r0, [r4, #4]
  40b340:	f813 1b01 	ldrb.w	r1, [r3], #1
  40b344:	aa0e      	add	r2, sp, #56	; 0x38
  40b346:	6023      	str	r3, [r4, #0]
  40b348:	f802 100b 	strb.w	r1, [r2, fp]
  40b34c:	ab0c      	add	r3, sp, #48	; 0x30
  40b34e:	1e41      	subs	r1, r0, #1
  40b350:	f10b 0b01 	add.w	fp, fp, #1
  40b354:	6061      	str	r1, [r4, #4]
  40b356:	9300      	str	r3, [sp, #0]
  40b358:	4640      	mov	r0, r8
  40b35a:	465b      	mov	r3, fp
  40b35c:	4649      	mov	r1, r9
  40b35e:	f001 f9c5 	bl	40c6ec <_mbrtowc_r>
  40b362:	1c43      	adds	r3, r0, #1
  40b364:	f000 8153 	beq.w	40b60e <__svfiscanf_r+0x77e>
  40b368:	b910      	cbnz	r0, 40b370 <__svfiscanf_r+0x4e0>
  40b36a:	f8c9 0000 	str.w	r0, [r9]
  40b36e:	e001      	b.n	40b374 <__svfiscanf_r+0x4e4>
  40b370:	3002      	adds	r0, #2
  40b372:	d01a      	beq.n	40b3aa <__svfiscanf_r+0x51a>
  40b374:	f8d9 0000 	ldr.w	r0, [r9]
  40b378:	f000 fee8 	bl	40c14c <iswspace>
  40b37c:	b160      	cbz	r0, 40b398 <__svfiscanf_r+0x508>
  40b37e:	f1bb 0f00 	cmp.w	fp, #0
  40b382:	d01f      	beq.n	40b3c4 <__svfiscanf_r+0x534>
  40b384:	f10b 3bff 	add.w	fp, fp, #4294967295
  40b388:	a90e      	add	r1, sp, #56	; 0x38
  40b38a:	4640      	mov	r0, r8
  40b38c:	f811 100b 	ldrb.w	r1, [r1, fp]
  40b390:	4622      	mov	r2, r4
  40b392:	f002 fb4c 	bl	40da2e <_ungetc_r>
  40b396:	e7f2      	b.n	40b37e <__svfiscanf_r+0x4ee>
  40b398:	445e      	add	r6, fp
  40b39a:	f10a 3aff 	add.w	sl, sl, #4294967295
  40b39e:	b91f      	cbnz	r7, 40b3a8 <__svfiscanf_r+0x518>
  40b3a0:	f109 0904 	add.w	r9, r9, #4
  40b3a4:	46bb      	mov	fp, r7
  40b3a6:	e000      	b.n	40b3aa <__svfiscanf_r+0x51a>
  40b3a8:	4683      	mov	fp, r0
  40b3aa:	6862      	ldr	r2, [r4, #4]
  40b3ac:	2a00      	cmp	r2, #0
  40b3ae:	dcb2      	bgt.n	40b316 <__svfiscanf_r+0x486>
  40b3b0:	4640      	mov	r0, r8
  40b3b2:	4621      	mov	r1, r4
  40b3b4:	f001 fb81 	bl	40caba <__srefill_r>
  40b3b8:	2800      	cmp	r0, #0
  40b3ba:	d0ac      	beq.n	40b316 <__svfiscanf_r+0x486>
  40b3bc:	f1bb 0f00 	cmp.w	fp, #0
  40b3c0:	f040 8125 	bne.w	40b60e <__svfiscanf_r+0x77e>
  40b3c4:	2f00      	cmp	r7, #0
  40b3c6:	f47f ad7d 	bne.w	40aec4 <__svfiscanf_r+0x34>
  40b3ca:	f8c9 7000 	str.w	r7, [r9]
  40b3ce:	9f04      	ldr	r7, [sp, #16]
  40b3d0:	1c78      	adds	r0, r7, #1
  40b3d2:	9004      	str	r0, [sp, #16]
  40b3d4:	e576      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b3d6:	f01b 0f10 	tst.w	fp, #16
  40b3da:	d01e      	beq.n	40b41a <__svfiscanf_r+0x58a>
  40b3dc:	4a5f      	ldr	r2, [pc, #380]	; (40b55c <__svfiscanf_r+0x6cc>)
  40b3de:	6820      	ldr	r0, [r4, #0]
  40b3e0:	6813      	ldr	r3, [r2, #0]
  40b3e2:	7807      	ldrb	r7, [r0, #0]
  40b3e4:	19d9      	adds	r1, r3, r7
  40b3e6:	784f      	ldrb	r7, [r1, #1]
  40b3e8:	f007 0208 	and.w	r2, r7, #8
  40b3ec:	b2d3      	uxtb	r3, r2
  40b3ee:	2b00      	cmp	r3, #0
  40b3f0:	f040 810b 	bne.w	40b60a <__svfiscanf_r+0x77a>
  40b3f4:	6861      	ldr	r1, [r4, #4]
  40b3f6:	f109 0901 	add.w	r9, r9, #1
  40b3fa:	1e4f      	subs	r7, r1, #1
  40b3fc:	3001      	adds	r0, #1
  40b3fe:	45ca      	cmp	sl, r9
  40b400:	6067      	str	r7, [r4, #4]
  40b402:	6020      	str	r0, [r4, #0]
  40b404:	f000 8101 	beq.w	40b60a <__svfiscanf_r+0x77a>
  40b408:	2f00      	cmp	r7, #0
  40b40a:	dce7      	bgt.n	40b3dc <__svfiscanf_r+0x54c>
  40b40c:	4640      	mov	r0, r8
  40b40e:	4621      	mov	r1, r4
  40b410:	f001 fb53 	bl	40caba <__srefill_r>
  40b414:	2800      	cmp	r0, #0
  40b416:	d0e1      	beq.n	40b3dc <__svfiscanf_r+0x54c>
  40b418:	e0f7      	b.n	40b60a <__svfiscanf_r+0x77a>
  40b41a:	f8d5 b000 	ldr.w	fp, [r5]
  40b41e:	f105 0904 	add.w	r9, r5, #4
  40b422:	465d      	mov	r5, fp
  40b424:	494d      	ldr	r1, [pc, #308]	; (40b55c <__svfiscanf_r+0x6cc>)
  40b426:	6820      	ldr	r0, [r4, #0]
  40b428:	680f      	ldr	r7, [r1, #0]
  40b42a:	7803      	ldrb	r3, [r0, #0]
  40b42c:	18fa      	adds	r2, r7, r3
  40b42e:	7853      	ldrb	r3, [r2, #1]
  40b430:	f003 0108 	and.w	r1, r3, #8
  40b434:	b2cf      	uxtb	r7, r1
  40b436:	b9a7      	cbnz	r7, 40b462 <__svfiscanf_r+0x5d2>
  40b438:	6862      	ldr	r2, [r4, #4]
  40b43a:	1e53      	subs	r3, r2, #1
  40b43c:	6063      	str	r3, [r4, #4]
  40b43e:	f810 1b01 	ldrb.w	r1, [r0], #1
  40b442:	f805 1b01 	strb.w	r1, [r5], #1
  40b446:	6020      	str	r0, [r4, #0]
  40b448:	eb0b 000a 	add.w	r0, fp, sl
  40b44c:	42a8      	cmp	r0, r5
  40b44e:	d008      	beq.n	40b462 <__svfiscanf_r+0x5d2>
  40b450:	6867      	ldr	r7, [r4, #4]
  40b452:	2f00      	cmp	r7, #0
  40b454:	dce6      	bgt.n	40b424 <__svfiscanf_r+0x594>
  40b456:	4640      	mov	r0, r8
  40b458:	4621      	mov	r1, r4
  40b45a:	f001 fb2e 	bl	40caba <__srefill_r>
  40b45e:	2800      	cmp	r0, #0
  40b460:	d0e0      	beq.n	40b424 <__svfiscanf_r+0x594>
  40b462:	2200      	movs	r2, #0
  40b464:	702a      	strb	r2, [r5, #0]
  40b466:	ebcb 0505 	rsb	r5, fp, r5
  40b46a:	1976      	adds	r6, r6, r5
  40b46c:	9b04      	ldr	r3, [sp, #16]
  40b46e:	1c59      	adds	r1, r3, #1
  40b470:	9104      	str	r1, [sp, #16]
  40b472:	464d      	mov	r5, r9
  40b474:	e526      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b476:	f10a 33ff 	add.w	r3, sl, #4294967295
  40b47a:	2b26      	cmp	r3, #38	; 0x26
  40b47c:	bf86      	itte	hi
  40b47e:	f1aa 0327 	subhi.w	r3, sl, #39	; 0x27
  40b482:	f04f 0a27 	movhi.w	sl, #39	; 0x27
  40b486:	2300      	movls	r3, #0
  40b488:	2700      	movs	r7, #0
  40b48a:	f44b 6b58 	orr.w	fp, fp, #3456	; 0xd80
  40b48e:	9706      	str	r7, [sp, #24]
  40b490:	f10d 0938 	add.w	r9, sp, #56	; 0x38
  40b494:	6821      	ldr	r1, [r4, #0]
  40b496:	780a      	ldrb	r2, [r1, #0]
  40b498:	2a39      	cmp	r2, #57	; 0x39
  40b49a:	d809      	bhi.n	40b4b0 <__svfiscanf_r+0x620>
  40b49c:	2a38      	cmp	r2, #56	; 0x38
  40b49e:	d235      	bcs.n	40b50c <__svfiscanf_r+0x67c>
  40b4a0:	2a30      	cmp	r2, #48	; 0x30
  40b4a2:	d014      	beq.n	40b4ce <__svfiscanf_r+0x63e>
  40b4a4:	d82c      	bhi.n	40b500 <__svfiscanf_r+0x670>
  40b4a6:	2a2b      	cmp	r2, #43	; 0x2b
  40b4a8:	d03d      	beq.n	40b526 <__svfiscanf_r+0x696>
  40b4aa:	2a2d      	cmp	r2, #45	; 0x2d
  40b4ac:	d164      	bne.n	40b578 <__svfiscanf_r+0x6e8>
  40b4ae:	e03a      	b.n	40b526 <__svfiscanf_r+0x696>
  40b4b0:	2a58      	cmp	r2, #88	; 0x58
  40b4b2:	d03e      	beq.n	40b532 <__svfiscanf_r+0x6a2>
  40b4b4:	d804      	bhi.n	40b4c0 <__svfiscanf_r+0x630>
  40b4b6:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
  40b4ba:	2805      	cmp	r0, #5
  40b4bc:	d85c      	bhi.n	40b578 <__svfiscanf_r+0x6e8>
  40b4be:	e02c      	b.n	40b51a <__svfiscanf_r+0x68a>
  40b4c0:	2a61      	cmp	r2, #97	; 0x61
  40b4c2:	d359      	bcc.n	40b578 <__svfiscanf_r+0x6e8>
  40b4c4:	2a66      	cmp	r2, #102	; 0x66
  40b4c6:	d928      	bls.n	40b51a <__svfiscanf_r+0x68a>
  40b4c8:	2a78      	cmp	r2, #120	; 0x78
  40b4ca:	d155      	bne.n	40b578 <__svfiscanf_r+0x6e8>
  40b4cc:	e031      	b.n	40b532 <__svfiscanf_r+0x6a2>
  40b4ce:	f41b 6f00 	tst.w	fp, #2048	; 0x800
  40b4d2:	d039      	beq.n	40b548 <__svfiscanf_r+0x6b8>
  40b4d4:	9f02      	ldr	r7, [sp, #8]
  40b4d6:	b91f      	cbnz	r7, 40b4e0 <__svfiscanf_r+0x650>
  40b4d8:	2708      	movs	r7, #8
  40b4da:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
  40b4de:	9702      	str	r7, [sp, #8]
  40b4e0:	f41b 6f80 	tst.w	fp, #1024	; 0x400
  40b4e4:	d002      	beq.n	40b4ec <__svfiscanf_r+0x65c>
  40b4e6:	f42b 6bb0 	bic.w	fp, fp, #1408	; 0x580
  40b4ea:	e02d      	b.n	40b548 <__svfiscanf_r+0x6b8>
  40b4ec:	f42b 7b60 	bic.w	fp, fp, #896	; 0x380
  40b4f0:	b113      	cbz	r3, 40b4f8 <__svfiscanf_r+0x668>
  40b4f2:	3b01      	subs	r3, #1
  40b4f4:	f10a 0a01 	add.w	sl, sl, #1
  40b4f8:	9f06      	ldr	r7, [sp, #24]
  40b4fa:	3701      	adds	r7, #1
  40b4fc:	9706      	str	r7, [sp, #24]
  40b4fe:	e025      	b.n	40b54c <__svfiscanf_r+0x6bc>
  40b500:	9f02      	ldr	r7, [sp, #8]
  40b502:	4817      	ldr	r0, [pc, #92]	; (40b560 <__svfiscanf_r+0x6d0>)
  40b504:	f930 0017 	ldrsh.w	r0, [r0, r7, lsl #1]
  40b508:	9002      	str	r0, [sp, #8]
  40b50a:	e009      	b.n	40b520 <__svfiscanf_r+0x690>
  40b50c:	9f02      	ldr	r7, [sp, #8]
  40b50e:	4814      	ldr	r0, [pc, #80]	; (40b560 <__svfiscanf_r+0x6d0>)
  40b510:	f930 0017 	ldrsh.w	r0, [r0, r7, lsl #1]
  40b514:	9002      	str	r0, [sp, #8]
  40b516:	2808      	cmp	r0, #8
  40b518:	e001      	b.n	40b51e <__svfiscanf_r+0x68e>
  40b51a:	9f02      	ldr	r7, [sp, #8]
  40b51c:	2f0a      	cmp	r7, #10
  40b51e:	dd2b      	ble.n	40b578 <__svfiscanf_r+0x6e8>
  40b520:	f42b 6b38 	bic.w	fp, fp, #2944	; 0xb80
  40b524:	e010      	b.n	40b548 <__svfiscanf_r+0x6b8>
  40b526:	f01b 0f80 	tst.w	fp, #128	; 0x80
  40b52a:	d025      	beq.n	40b578 <__svfiscanf_r+0x6e8>
  40b52c:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
  40b530:	e00a      	b.n	40b548 <__svfiscanf_r+0x6b8>
  40b532:	f40b 60c0 	and.w	r0, fp, #1536	; 0x600
  40b536:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  40b53a:	d11d      	bne.n	40b578 <__svfiscanf_r+0x6e8>
  40b53c:	f42b 7c00 	bic.w	ip, fp, #512	; 0x200
  40b540:	2710      	movs	r7, #16
  40b542:	f44c 6ba0 	orr.w	fp, ip, #1280	; 0x500
  40b546:	9702      	str	r7, [sp, #8]
  40b548:	f809 2b01 	strb.w	r2, [r9], #1
  40b54c:	6862      	ldr	r2, [r4, #4]
  40b54e:	1e50      	subs	r0, r2, #1
  40b550:	2800      	cmp	r0, #0
  40b552:	6060      	str	r0, [r4, #4]
  40b554:	dd06      	ble.n	40b564 <__svfiscanf_r+0x6d4>
  40b556:	3101      	adds	r1, #1
  40b558:	6021      	str	r1, [r4, #0]
  40b55a:	e00a      	b.n	40b572 <__svfiscanf_r+0x6e2>
  40b55c:	20001620 	.word	0x20001620
  40b560:	0040fdbc 	.word	0x0040fdbc
  40b564:	4640      	mov	r0, r8
  40b566:	4621      	mov	r1, r4
  40b568:	9303      	str	r3, [sp, #12]
  40b56a:	f001 faa6 	bl	40caba <__srefill_r>
  40b56e:	9b03      	ldr	r3, [sp, #12]
  40b570:	b910      	cbnz	r0, 40b578 <__svfiscanf_r+0x6e8>
  40b572:	f1ba 0a01 	subs.w	sl, sl, #1
  40b576:	d18d      	bne.n	40b494 <__svfiscanf_r+0x604>
  40b578:	f41b 7f80 	tst.w	fp, #256	; 0x100
  40b57c:	d00e      	beq.n	40b59c <__svfiscanf_r+0x70c>
  40b57e:	aa0e      	add	r2, sp, #56	; 0x38
  40b580:	4591      	cmp	r9, r2
  40b582:	d908      	bls.n	40b596 <__svfiscanf_r+0x706>
  40b584:	f819 1c01 	ldrb.w	r1, [r9, #-1]
  40b588:	4640      	mov	r0, r8
  40b58a:	4622      	mov	r2, r4
  40b58c:	f002 fa4f 	bl	40da2e <_ungetc_r>
  40b590:	f109 3aff 	add.w	sl, r9, #4294967295
  40b594:	46d1      	mov	r9, sl
  40b596:	a80e      	add	r0, sp, #56	; 0x38
  40b598:	4581      	cmp	r9, r0
  40b59a:	d046      	beq.n	40b62a <__svfiscanf_r+0x79a>
  40b59c:	f01b 0210 	ands.w	r2, fp, #16
  40b5a0:	d12e      	bne.n	40b600 <__svfiscanf_r+0x770>
  40b5a2:	9b02      	ldr	r3, [sp, #8]
  40b5a4:	9f05      	ldr	r7, [sp, #20]
  40b5a6:	f889 2000 	strb.w	r2, [r9]
  40b5aa:	4640      	mov	r0, r8
  40b5ac:	a90e      	add	r1, sp, #56	; 0x38
  40b5ae:	47b8      	blx	r7
  40b5b0:	f01b 0f20 	tst.w	fp, #32
  40b5b4:	f105 0304 	add.w	r3, r5, #4
  40b5b8:	d11c      	bne.n	40b5f4 <__svfiscanf_r+0x764>
  40b5ba:	f01b 0f04 	tst.w	fp, #4
  40b5be:	d002      	beq.n	40b5c6 <__svfiscanf_r+0x736>
  40b5c0:	682d      	ldr	r5, [r5, #0]
  40b5c2:	8028      	strh	r0, [r5, #0]
  40b5c4:	e018      	b.n	40b5f8 <__svfiscanf_r+0x768>
  40b5c6:	f01b 0201 	ands.w	r2, fp, #1
  40b5ca:	d113      	bne.n	40b5f4 <__svfiscanf_r+0x764>
  40b5cc:	f01b 0f02 	tst.w	fp, #2
  40b5d0:	d010      	beq.n	40b5f4 <__svfiscanf_r+0x764>
  40b5d2:	4b19      	ldr	r3, [pc, #100]	; (40b638 <__svfiscanf_r+0x7a8>)
  40b5d4:	9f05      	ldr	r7, [sp, #20]
  40b5d6:	429f      	cmp	r7, r3
  40b5d8:	4640      	mov	r0, r8
  40b5da:	a90e      	add	r1, sp, #56	; 0x38
  40b5dc:	9b02      	ldr	r3, [sp, #8]
  40b5de:	d102      	bne.n	40b5e6 <__svfiscanf_r+0x756>
  40b5e0:	f001 fcc0 	bl	40cf64 <_strtoull_r>
  40b5e4:	e001      	b.n	40b5ea <__svfiscanf_r+0x75a>
  40b5e6:	f001 fb69 	bl	40ccbc <_strtoll_r>
  40b5ea:	682a      	ldr	r2, [r5, #0]
  40b5ec:	3504      	adds	r5, #4
  40b5ee:	e882 0003 	stmia.w	r2, {r0, r1}
  40b5f2:	e002      	b.n	40b5fa <__svfiscanf_r+0x76a>
  40b5f4:	6829      	ldr	r1, [r5, #0]
  40b5f6:	6008      	str	r0, [r1, #0]
  40b5f8:	461d      	mov	r5, r3
  40b5fa:	9804      	ldr	r0, [sp, #16]
  40b5fc:	1c43      	adds	r3, r0, #1
  40b5fe:	9304      	str	r3, [sp, #16]
  40b600:	af0e      	add	r7, sp, #56	; 0x38
  40b602:	9a06      	ldr	r2, [sp, #24]
  40b604:	ebc7 0909 	rsb	r9, r7, r9
  40b608:	4491      	add	r9, r2
  40b60a:	444e      	add	r6, r9
  40b60c:	e45a      	b.n	40aec4 <__svfiscanf_r+0x34>
  40b60e:	f000 fa12 	bl	40ba36 <__sfp_lock_release>
  40b612:	9f04      	ldr	r7, [sp, #16]
  40b614:	b91f      	cbnz	r7, 40b61e <__svfiscanf_r+0x78e>
  40b616:	f04f 37ff 	mov.w	r7, #4294967295
  40b61a:	9704      	str	r7, [sp, #16]
  40b61c:	e007      	b.n	40b62e <__svfiscanf_r+0x79e>
  40b61e:	89a1      	ldrh	r1, [r4, #12]
  40b620:	f001 0240 	and.w	r2, r1, #64	; 0x40
  40b624:	b210      	sxth	r0, r2
  40b626:	b110      	cbz	r0, 40b62e <__svfiscanf_r+0x79e>
  40b628:	e7f5      	b.n	40b616 <__svfiscanf_r+0x786>
  40b62a:	f000 fa04 	bl	40ba36 <__sfp_lock_release>
  40b62e:	9804      	ldr	r0, [sp, #16]
  40b630:	b059      	add	sp, #356	; 0x164
  40b632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b636:	bf00      	nop
  40b638:	0040ce4d 	.word	0x0040ce4d

0040b63c <_vfiscanf_r>:
  40b63c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b640:	4688      	mov	r8, r1
  40b642:	4617      	mov	r7, r2
  40b644:	461e      	mov	r6, r3
  40b646:	4604      	mov	r4, r0
  40b648:	b118      	cbz	r0, 40b652 <_vfiscanf_r+0x16>
  40b64a:	6b85      	ldr	r5, [r0, #56]	; 0x38
  40b64c:	b90d      	cbnz	r5, 40b652 <_vfiscanf_r+0x16>
  40b64e:	f000 f98d 	bl	40b96c <__sinit>
  40b652:	4620      	mov	r0, r4
  40b654:	4641      	mov	r1, r8
  40b656:	463a      	mov	r2, r7
  40b658:	4633      	mov	r3, r6
  40b65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b65e:	f7ff bc17 	b.w	40ae90 <__svfiscanf_r>

0040b662 <__svfiscanf>:
  40b662:	b530      	push	{r4, r5, lr}
  40b664:	4613      	mov	r3, r2
  40b666:	4a05      	ldr	r2, [pc, #20]	; (40b67c <__svfiscanf+0x1a>)
  40b668:	4605      	mov	r5, r0
  40b66a:	460c      	mov	r4, r1
  40b66c:	6810      	ldr	r0, [r2, #0]
  40b66e:	4629      	mov	r1, r5
  40b670:	4622      	mov	r2, r4
  40b672:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40b676:	f7ff bc0b 	b.w	40ae90 <__svfiscanf_r>
  40b67a:	bf00      	nop
  40b67c:	200011f0 	.word	0x200011f0

0040b680 <vfiscanf>:
  40b680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b684:	4c08      	ldr	r4, [pc, #32]	; (40b6a8 <vfiscanf+0x28>)
  40b686:	4680      	mov	r8, r0
  40b688:	6820      	ldr	r0, [r4, #0]
  40b68a:	460f      	mov	r7, r1
  40b68c:	4616      	mov	r6, r2
  40b68e:	b118      	cbz	r0, 40b698 <vfiscanf+0x18>
  40b690:	6b85      	ldr	r5, [r0, #56]	; 0x38
  40b692:	b90d      	cbnz	r5, 40b698 <vfiscanf+0x18>
  40b694:	f000 f96a 	bl	40b96c <__sinit>
  40b698:	6820      	ldr	r0, [r4, #0]
  40b69a:	4641      	mov	r1, r8
  40b69c:	463a      	mov	r2, r7
  40b69e:	4633      	mov	r3, r6
  40b6a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b6a4:	f7ff bbf4 	b.w	40ae90 <__svfiscanf_r>
  40b6a8:	200011f0 	.word	0x200011f0

0040b6ac <__swsetup_r>:
  40b6ac:	b538      	push	{r3, r4, r5, lr}
  40b6ae:	4b2c      	ldr	r3, [pc, #176]	; (40b760 <__swsetup_r+0xb4>)
  40b6b0:	4605      	mov	r5, r0
  40b6b2:	6818      	ldr	r0, [r3, #0]
  40b6b4:	460c      	mov	r4, r1
  40b6b6:	b118      	cbz	r0, 40b6c0 <__swsetup_r+0x14>
  40b6b8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40b6ba:	b90a      	cbnz	r2, 40b6c0 <__swsetup_r+0x14>
  40b6bc:	f000 f956 	bl	40b96c <__sinit>
  40b6c0:	89a0      	ldrh	r0, [r4, #12]
  40b6c2:	f000 0108 	and.w	r1, r0, #8
  40b6c6:	b20b      	sxth	r3, r1
  40b6c8:	bb0b      	cbnz	r3, 40b70e <__swsetup_r+0x62>
  40b6ca:	f000 0210 	and.w	r2, r0, #16
  40b6ce:	b211      	sxth	r1, r2
  40b6d0:	b911      	cbnz	r1, 40b6d8 <__swsetup_r+0x2c>
  40b6d2:	f04f 30ff 	mov.w	r0, #4294967295
  40b6d6:	bd38      	pop	{r3, r4, r5, pc}
  40b6d8:	f000 0004 	and.w	r0, r0, #4
  40b6dc:	b203      	sxth	r3, r0
  40b6de:	b193      	cbz	r3, 40b706 <__swsetup_r+0x5a>
  40b6e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b6e2:	b141      	cbz	r1, 40b6f6 <__swsetup_r+0x4a>
  40b6e4:	f104 0240 	add.w	r2, r4, #64	; 0x40
  40b6e8:	4291      	cmp	r1, r2
  40b6ea:	d002      	beq.n	40b6f2 <__swsetup_r+0x46>
  40b6ec:	4628      	mov	r0, r5
  40b6ee:	f000 fad9 	bl	40bca4 <_free_r>
  40b6f2:	2100      	movs	r1, #0
  40b6f4:	6321      	str	r1, [r4, #48]	; 0x30
  40b6f6:	89a0      	ldrh	r0, [r4, #12]
  40b6f8:	6921      	ldr	r1, [r4, #16]
  40b6fa:	f020 0324 	bic.w	r3, r0, #36	; 0x24
  40b6fe:	2200      	movs	r2, #0
  40b700:	81a3      	strh	r3, [r4, #12]
  40b702:	6062      	str	r2, [r4, #4]
  40b704:	6021      	str	r1, [r4, #0]
  40b706:	89a0      	ldrh	r0, [r4, #12]
  40b708:	f040 0308 	orr.w	r3, r0, #8
  40b70c:	81a3      	strh	r3, [r4, #12]
  40b70e:	6922      	ldr	r2, [r4, #16]
  40b710:	b94a      	cbnz	r2, 40b726 <__swsetup_r+0x7a>
  40b712:	89a1      	ldrh	r1, [r4, #12]
  40b714:	f401 7020 	and.w	r0, r1, #640	; 0x280
  40b718:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  40b71c:	d003      	beq.n	40b726 <__swsetup_r+0x7a>
  40b71e:	4628      	mov	r0, r5
  40b720:	4621      	mov	r1, r4
  40b722:	f000 fd65 	bl	40c1f0 <__smakebuf_r>
  40b726:	89a3      	ldrh	r3, [r4, #12]
  40b728:	f013 0201 	ands.w	r2, r3, #1
  40b72c:	d005      	beq.n	40b73a <__swsetup_r+0x8e>
  40b72e:	6961      	ldr	r1, [r4, #20]
  40b730:	2200      	movs	r2, #0
  40b732:	4248      	negs	r0, r1
  40b734:	60a2      	str	r2, [r4, #8]
  40b736:	61a0      	str	r0, [r4, #24]
  40b738:	e007      	b.n	40b74a <__swsetup_r+0x9e>
  40b73a:	f003 0102 	and.w	r1, r3, #2
  40b73e:	b208      	sxth	r0, r1
  40b740:	b908      	cbnz	r0, 40b746 <__swsetup_r+0x9a>
  40b742:	6963      	ldr	r3, [r4, #20]
  40b744:	e000      	b.n	40b748 <__swsetup_r+0x9c>
  40b746:	4613      	mov	r3, r2
  40b748:	60a3      	str	r3, [r4, #8]
  40b74a:	6923      	ldr	r3, [r4, #16]
  40b74c:	b933      	cbnz	r3, 40b75c <__swsetup_r+0xb0>
  40b74e:	89a2      	ldrh	r2, [r4, #12]
  40b750:	f002 0180 	and.w	r1, r2, #128	; 0x80
  40b754:	b208      	sxth	r0, r1
  40b756:	2800      	cmp	r0, #0
  40b758:	d1bb      	bne.n	40b6d2 <__swsetup_r+0x26>
  40b75a:	bd38      	pop	{r3, r4, r5, pc}
  40b75c:	2000      	movs	r0, #0
  40b75e:	bd38      	pop	{r3, r4, r5, pc}
  40b760:	200011f0 	.word	0x200011f0

0040b764 <register_fini>:
  40b764:	4b02      	ldr	r3, [pc, #8]	; (40b770 <register_fini+0xc>)
  40b766:	b113      	cbz	r3, 40b76e <register_fini+0xa>
  40b768:	4802      	ldr	r0, [pc, #8]	; (40b774 <register_fini+0x10>)
  40b76a:	f000 b805 	b.w	40b778 <atexit>
  40b76e:	4770      	bx	lr
  40b770:	00000000 	.word	0x00000000
  40b774:	004098fd 	.word	0x004098fd

0040b778 <atexit>:
  40b778:	4601      	mov	r1, r0
  40b77a:	2000      	movs	r0, #0
  40b77c:	4602      	mov	r2, r0
  40b77e:	4603      	mov	r3, r0
  40b780:	f7fe b866 	b.w	409850 <__register_exitproc>

0040b784 <_fflush_r>:
  40b784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b788:	460c      	mov	r4, r1
  40b78a:	4605      	mov	r5, r0
  40b78c:	b118      	cbz	r0, 40b796 <_fflush_r+0x12>
  40b78e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b790:	b90b      	cbnz	r3, 40b796 <_fflush_r+0x12>
  40b792:	f000 f8eb 	bl	40b96c <__sinit>
  40b796:	89a2      	ldrh	r2, [r4, #12]
  40b798:	b332      	cbz	r2, 40b7e8 <_fflush_r+0x64>
  40b79a:	f002 0008 	and.w	r0, r2, #8
  40b79e:	b201      	sxth	r1, r0
  40b7a0:	2900      	cmp	r1, #0
  40b7a2:	d162      	bne.n	40b86a <_fflush_r+0xe6>
  40b7a4:	6861      	ldr	r1, [r4, #4]
  40b7a6:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
  40b7aa:	2900      	cmp	r1, #0
  40b7ac:	81a0      	strh	r0, [r4, #12]
  40b7ae:	dc02      	bgt.n	40b7b6 <_fflush_r+0x32>
  40b7b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40b7b2:	2b00      	cmp	r3, #0
  40b7b4:	dd18      	ble.n	40b7e8 <_fflush_r+0x64>
  40b7b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40b7b8:	b1b6      	cbz	r6, 40b7e8 <_fflush_r+0x64>
  40b7ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  40b7be:	2000      	movs	r0, #0
  40b7c0:	b212      	sxth	r2, r2
  40b7c2:	682f      	ldr	r7, [r5, #0]
  40b7c4:	6028      	str	r0, [r5, #0]
  40b7c6:	b10a      	cbz	r2, 40b7cc <_fflush_r+0x48>
  40b7c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40b7ca:	e010      	b.n	40b7ee <_fflush_r+0x6a>
  40b7cc:	2301      	movs	r3, #1
  40b7ce:	4628      	mov	r0, r5
  40b7d0:	69e1      	ldr	r1, [r4, #28]
  40b7d2:	47b0      	blx	r6
  40b7d4:	4602      	mov	r2, r0
  40b7d6:	3001      	adds	r0, #1
  40b7d8:	d109      	bne.n	40b7ee <_fflush_r+0x6a>
  40b7da:	6829      	ldr	r1, [r5, #0]
  40b7dc:	b139      	cbz	r1, 40b7ee <_fflush_r+0x6a>
  40b7de:	291d      	cmp	r1, #29
  40b7e0:	d001      	beq.n	40b7e6 <_fflush_r+0x62>
  40b7e2:	2916      	cmp	r1, #22
  40b7e4:	d14f      	bne.n	40b886 <_fflush_r+0x102>
  40b7e6:	602f      	str	r7, [r5, #0]
  40b7e8:	2000      	movs	r0, #0
  40b7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b7ee:	89a6      	ldrh	r6, [r4, #12]
  40b7f0:	f006 0104 	and.w	r1, r6, #4
  40b7f4:	b20b      	sxth	r3, r1
  40b7f6:	b12b      	cbz	r3, 40b804 <_fflush_r+0x80>
  40b7f8:	6860      	ldr	r0, [r4, #4]
  40b7fa:	6b26      	ldr	r6, [r4, #48]	; 0x30
  40b7fc:	1a12      	subs	r2, r2, r0
  40b7fe:	b10e      	cbz	r6, 40b804 <_fflush_r+0x80>
  40b800:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  40b802:	1a52      	subs	r2, r2, r1
  40b804:	69e1      	ldr	r1, [r4, #28]
  40b806:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40b808:	2300      	movs	r3, #0
  40b80a:	4628      	mov	r0, r5
  40b80c:	47b0      	blx	r6
  40b80e:	1c41      	adds	r1, r0, #1
  40b810:	d105      	bne.n	40b81e <_fflush_r+0x9a>
  40b812:	682a      	ldr	r2, [r5, #0]
  40b814:	b11a      	cbz	r2, 40b81e <_fflush_r+0x9a>
  40b816:	2a1d      	cmp	r2, #29
  40b818:	d001      	beq.n	40b81e <_fflush_r+0x9a>
  40b81a:	2a16      	cmp	r2, #22
  40b81c:	d11f      	bne.n	40b85e <_fflush_r+0xda>
  40b81e:	89a3      	ldrh	r3, [r4, #12]
  40b820:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
  40b824:	2100      	movs	r1, #0
  40b826:	81a2      	strh	r2, [r4, #12]
  40b828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40b82c:	6922      	ldr	r2, [r4, #16]
  40b82e:	6061      	str	r1, [r4, #4]
  40b830:	b219      	sxth	r1, r3
  40b832:	6022      	str	r2, [r4, #0]
  40b834:	b121      	cbz	r1, 40b840 <_fflush_r+0xbc>
  40b836:	1c42      	adds	r2, r0, #1
  40b838:	d101      	bne.n	40b83e <_fflush_r+0xba>
  40b83a:	682a      	ldr	r2, [r5, #0]
  40b83c:	b902      	cbnz	r2, 40b840 <_fflush_r+0xbc>
  40b83e:	6520      	str	r0, [r4, #80]	; 0x50
  40b840:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b842:	602f      	str	r7, [r5, #0]
  40b844:	2900      	cmp	r1, #0
  40b846:	d0cf      	beq.n	40b7e8 <_fflush_r+0x64>
  40b848:	f104 0040 	add.w	r0, r4, #64	; 0x40
  40b84c:	4281      	cmp	r1, r0
  40b84e:	d002      	beq.n	40b856 <_fflush_r+0xd2>
  40b850:	4628      	mov	r0, r5
  40b852:	f000 fa27 	bl	40bca4 <_free_r>
  40b856:	2000      	movs	r0, #0
  40b858:	6320      	str	r0, [r4, #48]	; 0x30
  40b85a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b85e:	89a3      	ldrh	r3, [r4, #12]
  40b860:	f043 0140 	orr.w	r1, r3, #64	; 0x40
  40b864:	81a1      	strh	r1, [r4, #12]
  40b866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b86a:	6926      	ldr	r6, [r4, #16]
  40b86c:	2e00      	cmp	r6, #0
  40b86e:	d0bb      	beq.n	40b7e8 <_fflush_r+0x64>
  40b870:	0792      	lsls	r2, r2, #30
  40b872:	6823      	ldr	r3, [r4, #0]
  40b874:	bf08      	it	eq
  40b876:	6962      	ldreq	r2, [r4, #20]
  40b878:	6026      	str	r6, [r4, #0]
  40b87a:	bf18      	it	ne
  40b87c:	2200      	movne	r2, #0
  40b87e:	ebc6 0803 	rsb	r8, r6, r3
  40b882:	60a2      	str	r2, [r4, #8]
  40b884:	e012      	b.n	40b8ac <_fflush_r+0x128>
  40b886:	89a3      	ldrh	r3, [r4, #12]
  40b888:	f043 0040 	orr.w	r0, r3, #64	; 0x40
  40b88c:	81a0      	strh	r0, [r4, #12]
  40b88e:	f04f 30ff 	mov.w	r0, #4294967295
  40b892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b896:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40b898:	69e1      	ldr	r1, [r4, #28]
  40b89a:	4628      	mov	r0, r5
  40b89c:	4632      	mov	r2, r6
  40b89e:	4643      	mov	r3, r8
  40b8a0:	47b8      	blx	r7
  40b8a2:	2800      	cmp	r0, #0
  40b8a4:	ddef      	ble.n	40b886 <_fflush_r+0x102>
  40b8a6:	1836      	adds	r6, r6, r0
  40b8a8:	ebc0 0808 	rsb	r8, r0, r8
  40b8ac:	f1b8 0f00 	cmp.w	r8, #0
  40b8b0:	dcf1      	bgt.n	40b896 <_fflush_r+0x112>
  40b8b2:	e799      	b.n	40b7e8 <_fflush_r+0x64>

0040b8b4 <fflush>:
  40b8b4:	4601      	mov	r1, r0
  40b8b6:	b920      	cbnz	r0, 40b8c2 <fflush+0xe>
  40b8b8:	4804      	ldr	r0, [pc, #16]	; (40b8cc <fflush+0x18>)
  40b8ba:	4905      	ldr	r1, [pc, #20]	; (40b8d0 <fflush+0x1c>)
  40b8bc:	6800      	ldr	r0, [r0, #0]
  40b8be:	f000 bc23 	b.w	40c108 <_fwalk_reent>
  40b8c2:	4b04      	ldr	r3, [pc, #16]	; (40b8d4 <fflush+0x20>)
  40b8c4:	6818      	ldr	r0, [r3, #0]
  40b8c6:	f7ff bf5d 	b.w	40b784 <_fflush_r>
  40b8ca:	bf00      	nop
  40b8cc:	0040fd54 	.word	0x0040fd54
  40b8d0:	0040b785 	.word	0x0040b785
  40b8d4:	200011f0 	.word	0x200011f0

0040b8d8 <__fp_lock>:
  40b8d8:	2000      	movs	r0, #0
  40b8da:	4770      	bx	lr

0040b8dc <__fp_unlock>:
  40b8dc:	2000      	movs	r0, #0
  40b8de:	4770      	bx	lr

0040b8e0 <_cleanup_r>:
  40b8e0:	4901      	ldr	r1, [pc, #4]	; (40b8e8 <_cleanup_r+0x8>)
  40b8e2:	f000 bbf0 	b.w	40c0c6 <_fwalk>
  40b8e6:	bf00      	nop
  40b8e8:	0040dd45 	.word	0x0040dd45

0040b8ec <std.isra.0>:
  40b8ec:	2300      	movs	r3, #0
  40b8ee:	b510      	push	{r4, lr}
  40b8f0:	4604      	mov	r4, r0
  40b8f2:	6003      	str	r3, [r0, #0]
  40b8f4:	6043      	str	r3, [r0, #4]
  40b8f6:	6083      	str	r3, [r0, #8]
  40b8f8:	8181      	strh	r1, [r0, #12]
  40b8fa:	6643      	str	r3, [r0, #100]	; 0x64
  40b8fc:	81c2      	strh	r2, [r0, #14]
  40b8fe:	6103      	str	r3, [r0, #16]
  40b900:	6143      	str	r3, [r0, #20]
  40b902:	6183      	str	r3, [r0, #24]
  40b904:	4619      	mov	r1, r3
  40b906:	2208      	movs	r2, #8
  40b908:	f100 005c 	add.w	r0, r0, #92	; 0x5c
  40b90c:	f7fe f8a4 	bl	409a58 <memset>
  40b910:	4804      	ldr	r0, [pc, #16]	; (40b924 <std.isra.0+0x38>)
  40b912:	4905      	ldr	r1, [pc, #20]	; (40b928 <std.isra.0+0x3c>)
  40b914:	4a05      	ldr	r2, [pc, #20]	; (40b92c <std.isra.0+0x40>)
  40b916:	4b06      	ldr	r3, [pc, #24]	; (40b930 <std.isra.0+0x44>)
  40b918:	61e4      	str	r4, [r4, #28]
  40b91a:	6220      	str	r0, [r4, #32]
  40b91c:	6261      	str	r1, [r4, #36]	; 0x24
  40b91e:	62a2      	str	r2, [r4, #40]	; 0x28
  40b920:	62e3      	str	r3, [r4, #44]	; 0x2c
  40b922:	bd10      	pop	{r4, pc}
  40b924:	0040cc2d 	.word	0x0040cc2d
  40b928:	0040cc53 	.word	0x0040cc53
  40b92c:	0040cc8f 	.word	0x0040cc8f
  40b930:	0040ccb3 	.word	0x0040ccb3

0040b934 <__sfmoreglue>:
  40b934:	b570      	push	{r4, r5, r6, lr}
  40b936:	2568      	movs	r5, #104	; 0x68
  40b938:	434d      	muls	r5, r1
  40b93a:	460e      	mov	r6, r1
  40b93c:	f105 010c 	add.w	r1, r5, #12
  40b940:	f000 fcd2 	bl	40c2e8 <_malloc_r>
  40b944:	4604      	mov	r4, r0
  40b946:	b140      	cbz	r0, 40b95a <__sfmoreglue+0x26>
  40b948:	f100 000c 	add.w	r0, r0, #12
  40b94c:	2100      	movs	r1, #0
  40b94e:	e884 0042 	stmia.w	r4, {r1, r6}
  40b952:	60a0      	str	r0, [r4, #8]
  40b954:	462a      	mov	r2, r5
  40b956:	f7fe f87f 	bl	409a58 <memset>
  40b95a:	4620      	mov	r0, r4
  40b95c:	bd70      	pop	{r4, r5, r6, pc}

0040b95e <_cleanup>:
  40b95e:	4b02      	ldr	r3, [pc, #8]	; (40b968 <_cleanup+0xa>)
  40b960:	6818      	ldr	r0, [r3, #0]
  40b962:	f7ff bfbd 	b.w	40b8e0 <_cleanup_r>
  40b966:	bf00      	nop
  40b968:	0040fd54 	.word	0x0040fd54

0040b96c <__sinit>:
  40b96c:	b538      	push	{r3, r4, r5, lr}
  40b96e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b970:	4604      	mov	r4, r0
  40b972:	b9eb      	cbnz	r3, 40b9b0 <__sinit+0x44>
  40b974:	4a0f      	ldr	r2, [pc, #60]	; (40b9b4 <__sinit+0x48>)
  40b976:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
  40b97a:	2501      	movs	r5, #1
  40b97c:	63c2      	str	r2, [r0, #60]	; 0x3c
  40b97e:	6385      	str	r5, [r0, #56]	; 0x38
  40b980:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
  40b984:	2003      	movs	r0, #3
  40b986:	461a      	mov	r2, r3
  40b988:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
  40b98c:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
  40b990:	6860      	ldr	r0, [r4, #4]
  40b992:	2104      	movs	r1, #4
  40b994:	f7ff ffaa 	bl	40b8ec <std.isra.0>
  40b998:	68a0      	ldr	r0, [r4, #8]
  40b99a:	2109      	movs	r1, #9
  40b99c:	462a      	mov	r2, r5
  40b99e:	f7ff ffa5 	bl	40b8ec <std.isra.0>
  40b9a2:	68e0      	ldr	r0, [r4, #12]
  40b9a4:	2112      	movs	r1, #18
  40b9a6:	2202      	movs	r2, #2
  40b9a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40b9ac:	f7ff bf9e 	b.w	40b8ec <std.isra.0>
  40b9b0:	bd38      	pop	{r3, r4, r5, pc}
  40b9b2:	bf00      	nop
  40b9b4:	0040b8e1 	.word	0x0040b8e1

0040b9b8 <__sfp>:
  40b9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b9ba:	4b1d      	ldr	r3, [pc, #116]	; (40ba30 <__sfp+0x78>)
  40b9bc:	681e      	ldr	r6, [r3, #0]
  40b9be:	4607      	mov	r7, r0
  40b9c0:	6bb0      	ldr	r0, [r6, #56]	; 0x38
  40b9c2:	b910      	cbnz	r0, 40b9ca <__sfp+0x12>
  40b9c4:	4630      	mov	r0, r6
  40b9c6:	f7ff ffd1 	bl	40b96c <__sinit>
  40b9ca:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  40b9ce:	68b4      	ldr	r4, [r6, #8]
  40b9d0:	6871      	ldr	r1, [r6, #4]
  40b9d2:	3901      	subs	r1, #1
  40b9d4:	d404      	bmi.n	40b9e0 <__sfp+0x28>
  40b9d6:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  40b9da:	b185      	cbz	r5, 40b9fe <__sfp+0x46>
  40b9dc:	3468      	adds	r4, #104	; 0x68
  40b9de:	e7f8      	b.n	40b9d2 <__sfp+0x1a>
  40b9e0:	6832      	ldr	r2, [r6, #0]
  40b9e2:	b10a      	cbz	r2, 40b9e8 <__sfp+0x30>
  40b9e4:	6836      	ldr	r6, [r6, #0]
  40b9e6:	e7f2      	b.n	40b9ce <__sfp+0x16>
  40b9e8:	4638      	mov	r0, r7
  40b9ea:	2104      	movs	r1, #4
  40b9ec:	f7ff ffa2 	bl	40b934 <__sfmoreglue>
  40b9f0:	6030      	str	r0, [r6, #0]
  40b9f2:	2800      	cmp	r0, #0
  40b9f4:	d1f6      	bne.n	40b9e4 <__sfp+0x2c>
  40b9f6:	240c      	movs	r4, #12
  40b9f8:	603c      	str	r4, [r7, #0]
  40b9fa:	4604      	mov	r4, r0
  40b9fc:	e015      	b.n	40ba2a <__sfp+0x72>
  40b9fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40ba02:	2001      	movs	r0, #1
  40ba04:	81a0      	strh	r0, [r4, #12]
  40ba06:	81e3      	strh	r3, [r4, #14]
  40ba08:	6665      	str	r5, [r4, #100]	; 0x64
  40ba0a:	6025      	str	r5, [r4, #0]
  40ba0c:	60a5      	str	r5, [r4, #8]
  40ba0e:	6065      	str	r5, [r4, #4]
  40ba10:	6125      	str	r5, [r4, #16]
  40ba12:	6165      	str	r5, [r4, #20]
  40ba14:	61a5      	str	r5, [r4, #24]
  40ba16:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  40ba1a:	4629      	mov	r1, r5
  40ba1c:	2208      	movs	r2, #8
  40ba1e:	f7fe f81b 	bl	409a58 <memset>
  40ba22:	6325      	str	r5, [r4, #48]	; 0x30
  40ba24:	6365      	str	r5, [r4, #52]	; 0x34
  40ba26:	6465      	str	r5, [r4, #68]	; 0x44
  40ba28:	64a5      	str	r5, [r4, #72]	; 0x48
  40ba2a:	4620      	mov	r0, r4
  40ba2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40ba2e:	bf00      	nop
  40ba30:	0040fd54 	.word	0x0040fd54

0040ba34 <__sfp_lock_acquire>:
  40ba34:	4770      	bx	lr

0040ba36 <__sfp_lock_release>:
  40ba36:	4770      	bx	lr

0040ba38 <__sinit_lock_acquire>:
  40ba38:	4770      	bx	lr

0040ba3a <__sinit_lock_release>:
  40ba3a:	4770      	bx	lr

0040ba3c <__fp_lock_all>:
  40ba3c:	4b02      	ldr	r3, [pc, #8]	; (40ba48 <__fp_lock_all+0xc>)
  40ba3e:	4903      	ldr	r1, [pc, #12]	; (40ba4c <__fp_lock_all+0x10>)
  40ba40:	6818      	ldr	r0, [r3, #0]
  40ba42:	f000 bb40 	b.w	40c0c6 <_fwalk>
  40ba46:	bf00      	nop
  40ba48:	200011f0 	.word	0x200011f0
  40ba4c:	0040b8d9 	.word	0x0040b8d9

0040ba50 <__fp_unlock_all>:
  40ba50:	4b02      	ldr	r3, [pc, #8]	; (40ba5c <__fp_unlock_all+0xc>)
  40ba52:	4903      	ldr	r1, [pc, #12]	; (40ba60 <__fp_unlock_all+0x10>)
  40ba54:	6818      	ldr	r0, [r3, #0]
  40ba56:	f000 bb36 	b.w	40c0c6 <_fwalk>
  40ba5a:	bf00      	nop
  40ba5c:	200011f0 	.word	0x200011f0
  40ba60:	0040b8dd 	.word	0x0040b8dd

0040ba64 <_fputwc_r>:
  40ba64:	8993      	ldrh	r3, [r2, #12]
  40ba66:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  40ba6a:	4614      	mov	r4, r2
  40ba6c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
  40ba70:	4680      	mov	r8, r0
  40ba72:	b210      	sxth	r0, r2
  40ba74:	460e      	mov	r6, r1
  40ba76:	b930      	cbnz	r0, 40ba86 <_fputwc_r+0x22>
  40ba78:	6e67      	ldr	r7, [r4, #100]	; 0x64
  40ba7a:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
  40ba7e:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
  40ba82:	81a1      	strh	r1, [r4, #12]
  40ba84:	6663      	str	r3, [r4, #100]	; 0x64
  40ba86:	f000 fb95 	bl	40c1b4 <__locale_mb_cur_max>
  40ba8a:	2801      	cmp	r0, #1
  40ba8c:	d106      	bne.n	40ba9c <_fputwc_r+0x38>
  40ba8e:	b12e      	cbz	r6, 40ba9c <_fputwc_r+0x38>
  40ba90:	2eff      	cmp	r6, #255	; 0xff
  40ba92:	d803      	bhi.n	40ba9c <_fputwc_r+0x38>
  40ba94:	f88d 6004 	strb.w	r6, [sp, #4]
  40ba98:	4607      	mov	r7, r0
  40ba9a:	e00f      	b.n	40babc <_fputwc_r+0x58>
  40ba9c:	4632      	mov	r2, r6
  40ba9e:	4640      	mov	r0, r8
  40baa0:	a901      	add	r1, sp, #4
  40baa2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40baa6:	f002 f893 	bl	40dbd0 <_wcrtomb_r>
  40baaa:	1c42      	adds	r2, r0, #1
  40baac:	4607      	mov	r7, r0
  40baae:	d105      	bne.n	40babc <_fputwc_r+0x58>
  40bab0:	89a2      	ldrh	r2, [r4, #12]
  40bab2:	f042 0040 	orr.w	r0, r2, #64	; 0x40
  40bab6:	81a0      	strh	r0, [r4, #12]
  40bab8:	4638      	mov	r0, r7
  40baba:	e031      	b.n	40bb20 <_fputwc_r+0xbc>
  40babc:	2500      	movs	r5, #0
  40babe:	42bd      	cmp	r5, r7
  40bac0:	d02a      	beq.n	40bb18 <_fputwc_r+0xb4>
  40bac2:	68a1      	ldr	r1, [r4, #8]
  40bac4:	1e4a      	subs	r2, r1, #1
  40bac6:	2a00      	cmp	r2, #0
  40bac8:	60a2      	str	r2, [r4, #8]
  40baca:	ab01      	add	r3, sp, #4
  40bacc:	da1a      	bge.n	40bb04 <_fputwc_r+0xa0>
  40bace:	69a0      	ldr	r0, [r4, #24]
  40bad0:	4282      	cmp	r2, r0
  40bad2:	db0c      	blt.n	40baee <_fputwc_r+0x8a>
  40bad4:	6821      	ldr	r1, [r4, #0]
  40bad6:	5d5a      	ldrb	r2, [r3, r5]
  40bad8:	700a      	strb	r2, [r1, #0]
  40bada:	6823      	ldr	r3, [r4, #0]
  40badc:	7819      	ldrb	r1, [r3, #0]
  40bade:	290a      	cmp	r1, #10
  40bae0:	d003      	beq.n	40baea <_fputwc_r+0x86>
  40bae2:	3301      	adds	r3, #1
  40bae4:	2200      	movs	r2, #0
  40bae6:	6023      	str	r3, [r4, #0]
  40bae8:	e013      	b.n	40bb12 <_fputwc_r+0xae>
  40baea:	4640      	mov	r0, r8
  40baec:	e001      	b.n	40baf2 <_fputwc_r+0x8e>
  40baee:	5d59      	ldrb	r1, [r3, r5]
  40baf0:	4640      	mov	r0, r8
  40baf2:	4622      	mov	r2, r4
  40baf4:	f002 f812 	bl	40db1c <__swbuf_r>
  40baf8:	f1b0 31ff 	subs.w	r1, r0, #4294967295
  40bafc:	4248      	negs	r0, r1
  40bafe:	eb50 0201 	adcs.w	r2, r0, r1
  40bb02:	e006      	b.n	40bb12 <_fputwc_r+0xae>
  40bb04:	6820      	ldr	r0, [r4, #0]
  40bb06:	5d59      	ldrb	r1, [r3, r5]
  40bb08:	7001      	strb	r1, [r0, #0]
  40bb0a:	6822      	ldr	r2, [r4, #0]
  40bb0c:	1c53      	adds	r3, r2, #1
  40bb0e:	6023      	str	r3, [r4, #0]
  40bb10:	e000      	b.n	40bb14 <_fputwc_r+0xb0>
  40bb12:	b91a      	cbnz	r2, 40bb1c <_fputwc_r+0xb8>
  40bb14:	3501      	adds	r5, #1
  40bb16:	e7d2      	b.n	40babe <_fputwc_r+0x5a>
  40bb18:	4630      	mov	r0, r6
  40bb1a:	e001      	b.n	40bb20 <_fputwc_r+0xbc>
  40bb1c:	f04f 30ff 	mov.w	r0, #4294967295
  40bb20:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

0040bb24 <fputwc>:
  40bb24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bb26:	4c08      	ldr	r4, [pc, #32]	; (40bb48 <fputwc+0x24>)
  40bb28:	4607      	mov	r7, r0
  40bb2a:	6820      	ldr	r0, [r4, #0]
  40bb2c:	460e      	mov	r6, r1
  40bb2e:	b118      	cbz	r0, 40bb38 <fputwc+0x14>
  40bb30:	6b85      	ldr	r5, [r0, #56]	; 0x38
  40bb32:	b90d      	cbnz	r5, 40bb38 <fputwc+0x14>
  40bb34:	f7ff ff1a 	bl	40b96c <__sinit>
  40bb38:	6820      	ldr	r0, [r4, #0]
  40bb3a:	4639      	mov	r1, r7
  40bb3c:	4632      	mov	r2, r6
  40bb3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40bb42:	f7ff bf8f 	b.w	40ba64 <_fputwc_r>
  40bb46:	bf00      	nop
  40bb48:	200011f0 	.word	0x200011f0

0040bb4c <_fread_r>:
  40bb4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bb50:	461e      	mov	r6, r3
  40bb52:	4613      	mov	r3, r2
  40bb54:	4373      	muls	r3, r6
  40bb56:	4682      	mov	sl, r0
  40bb58:	4688      	mov	r8, r1
  40bb5a:	4693      	mov	fp, r2
  40bb5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bb5e:	4699      	mov	r9, r3
  40bb60:	d03e      	beq.n	40bbe0 <_fread_r+0x94>
  40bb62:	b118      	cbz	r0, 40bb6c <_fread_r+0x20>
  40bb64:	6b81      	ldr	r1, [r0, #56]	; 0x38
  40bb66:	b909      	cbnz	r1, 40bb6c <_fread_r+0x20>
  40bb68:	f7ff ff00 	bl	40b96c <__sinit>
  40bb6c:	f7ff ff62 	bl	40ba34 <__sfp_lock_acquire>
  40bb70:	89a0      	ldrh	r0, [r4, #12]
  40bb72:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  40bb76:	b215      	sxth	r5, r2
  40bb78:	b935      	cbnz	r5, 40bb88 <_fread_r+0x3c>
  40bb7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bb7c:	f440 5700 	orr.w	r7, r0, #8192	; 0x2000
  40bb80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
  40bb84:	81a7      	strh	r7, [r4, #12]
  40bb86:	6661      	str	r1, [r4, #100]	; 0x64
  40bb88:	6860      	ldr	r0, [r4, #4]
  40bb8a:	2800      	cmp	r0, #0
  40bb8c:	da01      	bge.n	40bb92 <_fread_r+0x46>
  40bb8e:	2200      	movs	r2, #0
  40bb90:	6062      	str	r2, [r4, #4]
  40bb92:	464d      	mov	r5, r9
  40bb94:	6867      	ldr	r7, [r4, #4]
  40bb96:	6821      	ldr	r1, [r4, #0]
  40bb98:	42bd      	cmp	r5, r7
  40bb9a:	4640      	mov	r0, r8
  40bb9c:	d914      	bls.n	40bbc8 <_fread_r+0x7c>
  40bb9e:	463a      	mov	r2, r7
  40bba0:	f7fd ff37 	bl	409a12 <memcpy>
  40bba4:	6822      	ldr	r2, [r4, #0]
  40bba6:	19d3      	adds	r3, r2, r7
  40bba8:	6023      	str	r3, [r4, #0]
  40bbaa:	4650      	mov	r0, sl
  40bbac:	4621      	mov	r1, r4
  40bbae:	44b8      	add	r8, r7
  40bbb0:	1bed      	subs	r5, r5, r7
  40bbb2:	f000 ff82 	bl	40caba <__srefill_r>
  40bbb6:	2800      	cmp	r0, #0
  40bbb8:	d0ec      	beq.n	40bb94 <_fread_r+0x48>
  40bbba:	ebc5 0509 	rsb	r5, r5, r9
  40bbbe:	f7ff ff3a 	bl	40ba36 <__sfp_lock_release>
  40bbc2:	fbb5 f6fb 	udiv	r6, r5, fp
  40bbc6:	e00c      	b.n	40bbe2 <_fread_r+0x96>
  40bbc8:	462a      	mov	r2, r5
  40bbca:	f7fd ff22 	bl	409a12 <memcpy>
  40bbce:	6863      	ldr	r3, [r4, #4]
  40bbd0:	6820      	ldr	r0, [r4, #0]
  40bbd2:	1b59      	subs	r1, r3, r5
  40bbd4:	1945      	adds	r5, r0, r5
  40bbd6:	6061      	str	r1, [r4, #4]
  40bbd8:	6025      	str	r5, [r4, #0]
  40bbda:	f7ff ff2c 	bl	40ba36 <__sfp_lock_release>
  40bbde:	e000      	b.n	40bbe2 <_fread_r+0x96>
  40bbe0:	461e      	mov	r6, r3
  40bbe2:	4630      	mov	r0, r6
  40bbe4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040bbe8 <fread>:
  40bbe8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  40bbea:	9300      	str	r3, [sp, #0]
  40bbec:	4b05      	ldr	r3, [pc, #20]	; (40bc04 <fread+0x1c>)
  40bbee:	4606      	mov	r6, r0
  40bbf0:	460d      	mov	r5, r1
  40bbf2:	4614      	mov	r4, r2
  40bbf4:	6818      	ldr	r0, [r3, #0]
  40bbf6:	4631      	mov	r1, r6
  40bbf8:	462a      	mov	r2, r5
  40bbfa:	4623      	mov	r3, r4
  40bbfc:	f7ff ffa6 	bl	40bb4c <_fread_r>
  40bc00:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
  40bc02:	bf00      	nop
  40bc04:	200011f0 	.word	0x200011f0

0040bc08 <_malloc_trim_r>:
  40bc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bc0a:	4d23      	ldr	r5, [pc, #140]	; (40bc98 <_malloc_trim_r+0x90>)
  40bc0c:	460e      	mov	r6, r1
  40bc0e:	4604      	mov	r4, r0
  40bc10:	f000 fdda 	bl	40c7c8 <__malloc_lock>
  40bc14:	68ab      	ldr	r3, [r5, #8]
  40bc16:	685f      	ldr	r7, [r3, #4]
  40bc18:	f027 0703 	bic.w	r7, r7, #3
  40bc1c:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
  40bc20:	1b81      	subs	r1, r0, r6
  40bc22:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
  40bc26:	f022 060f 	bic.w	r6, r2, #15
  40bc2a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  40bc2e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  40bc32:	da04      	bge.n	40bc3e <_malloc_trim_r+0x36>
  40bc34:	4620      	mov	r0, r4
  40bc36:	f000 fdc8 	bl	40c7ca <__malloc_unlock>
  40bc3a:	2000      	movs	r0, #0
  40bc3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bc3e:	2100      	movs	r1, #0
  40bc40:	4620      	mov	r0, r4
  40bc42:	f000 ffb3 	bl	40cbac <_sbrk_r>
  40bc46:	68ab      	ldr	r3, [r5, #8]
  40bc48:	19d9      	adds	r1, r3, r7
  40bc4a:	4288      	cmp	r0, r1
  40bc4c:	d1f2      	bne.n	40bc34 <_malloc_trim_r+0x2c>
  40bc4e:	4271      	negs	r1, r6
  40bc50:	4620      	mov	r0, r4
  40bc52:	f000 ffab 	bl	40cbac <_sbrk_r>
  40bc56:	3001      	adds	r0, #1
  40bc58:	d110      	bne.n	40bc7c <_malloc_trim_r+0x74>
  40bc5a:	2100      	movs	r1, #0
  40bc5c:	4620      	mov	r0, r4
  40bc5e:	f000 ffa5 	bl	40cbac <_sbrk_r>
  40bc62:	68ab      	ldr	r3, [r5, #8]
  40bc64:	1ac2      	subs	r2, r0, r3
  40bc66:	2a0f      	cmp	r2, #15
  40bc68:	dde4      	ble.n	40bc34 <_malloc_trim_r+0x2c>
  40bc6a:	490c      	ldr	r1, [pc, #48]	; (40bc9c <_malloc_trim_r+0x94>)
  40bc6c:	6809      	ldr	r1, [r1, #0]
  40bc6e:	1a40      	subs	r0, r0, r1
  40bc70:	490b      	ldr	r1, [pc, #44]	; (40bca0 <_malloc_trim_r+0x98>)
  40bc72:	f042 0201 	orr.w	r2, r2, #1
  40bc76:	6008      	str	r0, [r1, #0]
  40bc78:	605a      	str	r2, [r3, #4]
  40bc7a:	e7db      	b.n	40bc34 <_malloc_trim_r+0x2c>
  40bc7c:	4b08      	ldr	r3, [pc, #32]	; (40bca0 <_malloc_trim_r+0x98>)
  40bc7e:	68a8      	ldr	r0, [r5, #8]
  40bc80:	681a      	ldr	r2, [r3, #0]
  40bc82:	1bbf      	subs	r7, r7, r6
  40bc84:	f047 0701 	orr.w	r7, r7, #1
  40bc88:	6047      	str	r7, [r0, #4]
  40bc8a:	1b96      	subs	r6, r2, r6
  40bc8c:	4620      	mov	r0, r4
  40bc8e:	601e      	str	r6, [r3, #0]
  40bc90:	f000 fd9b 	bl	40c7ca <__malloc_unlock>
  40bc94:	2001      	movs	r0, #1
  40bc96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bc98:	200016a0 	.word	0x200016a0
  40bc9c:	20001aa8 	.word	0x20001aa8
  40bca0:	20002368 	.word	0x20002368

0040bca4 <_free_r>:
  40bca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bca6:	4606      	mov	r6, r0
  40bca8:	460d      	mov	r5, r1
  40bcaa:	2900      	cmp	r1, #0
  40bcac:	f000 80a6 	beq.w	40bdfc <_free_r+0x158>
  40bcb0:	f000 fd8a 	bl	40c7c8 <__malloc_lock>
  40bcb4:	f855 cc04 	ldr.w	ip, [r5, #-4]
  40bcb8:	4f51      	ldr	r7, [pc, #324]	; (40be00 <_free_r+0x15c>)
  40bcba:	f1a5 0308 	sub.w	r3, r5, #8
  40bcbe:	f02c 0201 	bic.w	r2, ip, #1
  40bcc2:	189c      	adds	r4, r3, r2
  40bcc4:	68b9      	ldr	r1, [r7, #8]
  40bcc6:	6860      	ldr	r0, [r4, #4]
  40bcc8:	428c      	cmp	r4, r1
  40bcca:	f020 0003 	bic.w	r0, r0, #3
  40bcce:	f00c 0101 	and.w	r1, ip, #1
  40bcd2:	d11c      	bne.n	40bd0e <_free_r+0x6a>
  40bcd4:	1882      	adds	r2, r0, r2
  40bcd6:	b939      	cbnz	r1, 40bce8 <_free_r+0x44>
  40bcd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40bcdc:	1a5b      	subs	r3, r3, r1
  40bcde:	1852      	adds	r2, r2, r1
  40bce0:	6898      	ldr	r0, [r3, #8]
  40bce2:	68d9      	ldr	r1, [r3, #12]
  40bce4:	60c1      	str	r1, [r0, #12]
  40bce6:	6088      	str	r0, [r1, #8]
  40bce8:	4845      	ldr	r0, [pc, #276]	; (40be00 <_free_r+0x15c>)
  40bcea:	f042 0101 	orr.w	r1, r2, #1
  40bcee:	6059      	str	r1, [r3, #4]
  40bcf0:	6083      	str	r3, [r0, #8]
  40bcf2:	4b44      	ldr	r3, [pc, #272]	; (40be04 <_free_r+0x160>)
  40bcf4:	6819      	ldr	r1, [r3, #0]
  40bcf6:	428a      	cmp	r2, r1
  40bcf8:	d304      	bcc.n	40bd04 <_free_r+0x60>
  40bcfa:	4a43      	ldr	r2, [pc, #268]	; (40be08 <_free_r+0x164>)
  40bcfc:	4630      	mov	r0, r6
  40bcfe:	6811      	ldr	r1, [r2, #0]
  40bd00:	f7ff ff82 	bl	40bc08 <_malloc_trim_r>
  40bd04:	4630      	mov	r0, r6
  40bd06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40bd0a:	f000 bd5e 	b.w	40c7ca <__malloc_unlock>
  40bd0e:	6060      	str	r0, [r4, #4]
  40bd10:	b959      	cbnz	r1, 40bd2a <_free_r+0x86>
  40bd12:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40bd16:	1b5b      	subs	r3, r3, r5
  40bd18:	1952      	adds	r2, r2, r5
  40bd1a:	689d      	ldr	r5, [r3, #8]
  40bd1c:	3708      	adds	r7, #8
  40bd1e:	42bd      	cmp	r5, r7
  40bd20:	d005      	beq.n	40bd2e <_free_r+0x8a>
  40bd22:	68df      	ldr	r7, [r3, #12]
  40bd24:	60ef      	str	r7, [r5, #12]
  40bd26:	60bd      	str	r5, [r7, #8]
  40bd28:	e002      	b.n	40bd30 <_free_r+0x8c>
  40bd2a:	2100      	movs	r1, #0
  40bd2c:	e000      	b.n	40bd30 <_free_r+0x8c>
  40bd2e:	2101      	movs	r1, #1
  40bd30:	1825      	adds	r5, r4, r0
  40bd32:	686d      	ldr	r5, [r5, #4]
  40bd34:	f015 0f01 	tst.w	r5, #1
  40bd38:	d10f      	bne.n	40bd5a <_free_r+0xb6>
  40bd3a:	1812      	adds	r2, r2, r0
  40bd3c:	b949      	cbnz	r1, 40bd52 <_free_r+0xae>
  40bd3e:	68a0      	ldr	r0, [r4, #8]
  40bd40:	4d32      	ldr	r5, [pc, #200]	; (40be0c <_free_r+0x168>)
  40bd42:	42a8      	cmp	r0, r5
  40bd44:	d105      	bne.n	40bd52 <_free_r+0xae>
  40bd46:	60eb      	str	r3, [r5, #12]
  40bd48:	60ab      	str	r3, [r5, #8]
  40bd4a:	60d8      	str	r0, [r3, #12]
  40bd4c:	6098      	str	r0, [r3, #8]
  40bd4e:	2101      	movs	r1, #1
  40bd50:	e003      	b.n	40bd5a <_free_r+0xb6>
  40bd52:	68e0      	ldr	r0, [r4, #12]
  40bd54:	68a4      	ldr	r4, [r4, #8]
  40bd56:	60e0      	str	r0, [r4, #12]
  40bd58:	6084      	str	r4, [r0, #8]
  40bd5a:	f042 0001 	orr.w	r0, r2, #1
  40bd5e:	6058      	str	r0, [r3, #4]
  40bd60:	509a      	str	r2, [r3, r2]
  40bd62:	2900      	cmp	r1, #0
  40bd64:	d1ce      	bne.n	40bd04 <_free_r+0x60>
  40bd66:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40bd6a:	d20c      	bcs.n	40bd86 <_free_r+0xe2>
  40bd6c:	4924      	ldr	r1, [pc, #144]	; (40be00 <_free_r+0x15c>)
  40bd6e:	08d2      	lsrs	r2, r2, #3
  40bd70:	1090      	asrs	r0, r2, #2
  40bd72:	2401      	movs	r4, #1
  40bd74:	fa04 f400 	lsl.w	r4, r4, r0
  40bd78:	6848      	ldr	r0, [r1, #4]
  40bd7a:	4320      	orrs	r0, r4
  40bd7c:	6048      	str	r0, [r1, #4]
  40bd7e:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40bd82:	6881      	ldr	r1, [r0, #8]
  40bd84:	e035      	b.n	40bdf2 <_free_r+0x14e>
  40bd86:	0a54      	lsrs	r4, r2, #9
  40bd88:	2c04      	cmp	r4, #4
  40bd8a:	d802      	bhi.n	40bd92 <_free_r+0xee>
  40bd8c:	0994      	lsrs	r4, r2, #6
  40bd8e:	3438      	adds	r4, #56	; 0x38
  40bd90:	e016      	b.n	40bdc0 <_free_r+0x11c>
  40bd92:	2c14      	cmp	r4, #20
  40bd94:	d801      	bhi.n	40bd9a <_free_r+0xf6>
  40bd96:	345b      	adds	r4, #91	; 0x5b
  40bd98:	e012      	b.n	40bdc0 <_free_r+0x11c>
  40bd9a:	2c54      	cmp	r4, #84	; 0x54
  40bd9c:	d802      	bhi.n	40bda4 <_free_r+0x100>
  40bd9e:	0b14      	lsrs	r4, r2, #12
  40bda0:	346e      	adds	r4, #110	; 0x6e
  40bda2:	e00d      	b.n	40bdc0 <_free_r+0x11c>
  40bda4:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
  40bda8:	d802      	bhi.n	40bdb0 <_free_r+0x10c>
  40bdaa:	0bd4      	lsrs	r4, r2, #15
  40bdac:	3477      	adds	r4, #119	; 0x77
  40bdae:	e007      	b.n	40bdc0 <_free_r+0x11c>
  40bdb0:	f240 5554 	movw	r5, #1364	; 0x554
  40bdb4:	42ac      	cmp	r4, r5
  40bdb6:	d802      	bhi.n	40bdbe <_free_r+0x11a>
  40bdb8:	0c94      	lsrs	r4, r2, #18
  40bdba:	347c      	adds	r4, #124	; 0x7c
  40bdbc:	e000      	b.n	40bdc0 <_free_r+0x11c>
  40bdbe:	247e      	movs	r4, #126	; 0x7e
  40bdc0:	4d0f      	ldr	r5, [pc, #60]	; (40be00 <_free_r+0x15c>)
  40bdc2:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
  40bdc6:	6881      	ldr	r1, [r0, #8]
  40bdc8:	4281      	cmp	r1, r0
  40bdca:	d10c      	bne.n	40bde6 <_free_r+0x142>
  40bdcc:	6868      	ldr	r0, [r5, #4]
  40bdce:	2201      	movs	r2, #1
  40bdd0:	10a4      	asrs	r4, r4, #2
  40bdd2:	fa02 f404 	lsl.w	r4, r2, r4
  40bdd6:	ea44 0200 	orr.w	r2, r4, r0
  40bdda:	606a      	str	r2, [r5, #4]
  40bddc:	4608      	mov	r0, r1
  40bdde:	e008      	b.n	40bdf2 <_free_r+0x14e>
  40bde0:	6889      	ldr	r1, [r1, #8]
  40bde2:	4281      	cmp	r1, r0
  40bde4:	d004      	beq.n	40bdf0 <_free_r+0x14c>
  40bde6:	684c      	ldr	r4, [r1, #4]
  40bde8:	f024 0403 	bic.w	r4, r4, #3
  40bdec:	42a2      	cmp	r2, r4
  40bdee:	d3f7      	bcc.n	40bde0 <_free_r+0x13c>
  40bdf0:	68c8      	ldr	r0, [r1, #12]
  40bdf2:	60d8      	str	r0, [r3, #12]
  40bdf4:	6099      	str	r1, [r3, #8]
  40bdf6:	6083      	str	r3, [r0, #8]
  40bdf8:	60cb      	str	r3, [r1, #12]
  40bdfa:	e783      	b.n	40bd04 <_free_r+0x60>
  40bdfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bdfe:	bf00      	nop
  40be00:	200016a0 	.word	0x200016a0
  40be04:	20001aac 	.word	0x20001aac
  40be08:	20002364 	.word	0x20002364
  40be0c:	200016a8 	.word	0x200016a8

0040be10 <__sfvwrite_r>:
  40be10:	6893      	ldr	r3, [r2, #8]
  40be12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be16:	4606      	mov	r6, r0
  40be18:	460c      	mov	r4, r1
  40be1a:	4691      	mov	r9, r2
  40be1c:	b90b      	cbnz	r3, 40be22 <__sfvwrite_r+0x12>
  40be1e:	2000      	movs	r0, #0
  40be20:	e14f      	b.n	40c0c2 <__sfvwrite_r+0x2b2>
  40be22:	8988      	ldrh	r0, [r1, #12]
  40be24:	f000 0108 	and.w	r1, r0, #8
  40be28:	b20a      	sxth	r2, r1
  40be2a:	b10a      	cbz	r2, 40be30 <__sfvwrite_r+0x20>
  40be2c:	6923      	ldr	r3, [r4, #16]
  40be2e:	b95b      	cbnz	r3, 40be48 <__sfvwrite_r+0x38>
  40be30:	4630      	mov	r0, r6
  40be32:	4621      	mov	r1, r4
  40be34:	f7ff fc3a 	bl	40b6ac <__swsetup_r>
  40be38:	b130      	cbz	r0, 40be48 <__sfvwrite_r+0x38>
  40be3a:	89a1      	ldrh	r1, [r4, #12]
  40be3c:	2209      	movs	r2, #9
  40be3e:	f041 0040 	orr.w	r0, r1, #64	; 0x40
  40be42:	81a0      	strh	r0, [r4, #12]
  40be44:	6032      	str	r2, [r6, #0]
  40be46:	e13a      	b.n	40c0be <__sfvwrite_r+0x2ae>
  40be48:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  40be4c:	f8d9 8000 	ldr.w	r8, [r9]
  40be50:	f00a 0c02 	and.w	ip, sl, #2
  40be54:	fa0f f58c 	sxth.w	r5, ip
  40be58:	b315      	cbz	r5, 40bea0 <__sfvwrite_r+0x90>
  40be5a:	f04f 0a00 	mov.w	sl, #0
  40be5e:	4657      	mov	r7, sl
  40be60:	b937      	cbnz	r7, 40be70 <__sfvwrite_r+0x60>
  40be62:	f8d8 a000 	ldr.w	sl, [r8]
  40be66:	f8d8 7004 	ldr.w	r7, [r8, #4]
  40be6a:	f108 0808 	add.w	r8, r8, #8
  40be6e:	e7f7      	b.n	40be60 <__sfvwrite_r+0x50>
  40be70:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
  40be74:	bf34      	ite	cc
  40be76:	463b      	movcc	r3, r7
  40be78:	f44f 6380 	movcs.w	r3, #1024	; 0x400
  40be7c:	4630      	mov	r0, r6
  40be7e:	69e1      	ldr	r1, [r4, #28]
  40be80:	6a65      	ldr	r5, [r4, #36]	; 0x24
  40be82:	4652      	mov	r2, sl
  40be84:	47a8      	blx	r5
  40be86:	2800      	cmp	r0, #0
  40be88:	f340 8115 	ble.w	40c0b6 <__sfvwrite_r+0x2a6>
  40be8c:	f8d9 1008 	ldr.w	r1, [r9, #8]
  40be90:	4482      	add	sl, r0
  40be92:	1a3f      	subs	r7, r7, r0
  40be94:	1a08      	subs	r0, r1, r0
  40be96:	f8c9 0008 	str.w	r0, [r9, #8]
  40be9a:	2800      	cmp	r0, #0
  40be9c:	d1e0      	bne.n	40be60 <__sfvwrite_r+0x50>
  40be9e:	e7be      	b.n	40be1e <__sfvwrite_r+0xe>
  40bea0:	f01a 0a01 	ands.w	sl, sl, #1
  40bea4:	d004      	beq.n	40beb0 <__sfvwrite_r+0xa0>
  40bea6:	46ab      	mov	fp, r5
  40bea8:	9501      	str	r5, [sp, #4]
  40beaa:	462f      	mov	r7, r5
  40beac:	46aa      	mov	sl, r5
  40beae:	e0c7      	b.n	40c040 <__sfvwrite_r+0x230>
  40beb0:	4655      	mov	r5, sl
  40beb2:	b935      	cbnz	r5, 40bec2 <__sfvwrite_r+0xb2>
  40beb4:	f8d8 a000 	ldr.w	sl, [r8]
  40beb8:	f8d8 5004 	ldr.w	r5, [r8, #4]
  40bebc:	f108 0808 	add.w	r8, r8, #8
  40bec0:	e7f7      	b.n	40beb2 <__sfvwrite_r+0xa2>
  40bec2:	89a2      	ldrh	r2, [r4, #12]
  40bec4:	f8d4 b008 	ldr.w	fp, [r4, #8]
  40bec8:	f402 7000 	and.w	r0, r2, #512	; 0x200
  40becc:	b203      	sxth	r3, r0
  40bece:	2b00      	cmp	r3, #0
  40bed0:	d052      	beq.n	40bf78 <__sfvwrite_r+0x168>
  40bed2:	455d      	cmp	r5, fp
  40bed4:	d340      	bcc.n	40bf58 <__sfvwrite_r+0x148>
  40bed6:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40beda:	d03b      	beq.n	40bf54 <__sfvwrite_r+0x144>
  40bedc:	6921      	ldr	r1, [r4, #16]
  40bede:	6827      	ldr	r7, [r4, #0]
  40bee0:	6963      	ldr	r3, [r4, #20]
  40bee2:	f04f 0b03 	mov.w	fp, #3
  40bee6:	fb0b f303 	mul.w	r3, fp, r3
  40beea:	2002      	movs	r0, #2
  40beec:	1a7f      	subs	r7, r7, r1
  40beee:	fb93 fcf0 	sdiv	ip, r3, r0
  40bef2:	1c7b      	adds	r3, r7, #1
  40bef4:	1958      	adds	r0, r3, r5
  40bef6:	f402 6280 	and.w	r2, r2, #1024	; 0x400
  40befa:	4584      	cmp	ip, r0
  40befc:	bf28      	it	cs
  40befe:	4660      	movcs	r0, ip
  40bf00:	b213      	sxth	r3, r2
  40bf02:	9001      	str	r0, [sp, #4]
  40bf04:	4630      	mov	r0, r6
  40bf06:	b17b      	cbz	r3, 40bf28 <__sfvwrite_r+0x118>
  40bf08:	9901      	ldr	r1, [sp, #4]
  40bf0a:	f000 f9ed 	bl	40c2e8 <_malloc_r>
  40bf0e:	4683      	mov	fp, r0
  40bf10:	b198      	cbz	r0, 40bf3a <__sfvwrite_r+0x12a>
  40bf12:	6921      	ldr	r1, [r4, #16]
  40bf14:	463a      	mov	r2, r7
  40bf16:	f7fd fd7c 	bl	409a12 <memcpy>
  40bf1a:	89a1      	ldrh	r1, [r4, #12]
  40bf1c:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
  40bf20:	f040 0280 	orr.w	r2, r0, #128	; 0x80
  40bf24:	81a2      	strh	r2, [r4, #12]
  40bf26:	e00b      	b.n	40bf40 <__sfvwrite_r+0x130>
  40bf28:	9a01      	ldr	r2, [sp, #4]
  40bf2a:	f000 fc4f 	bl	40c7cc <_realloc_r>
  40bf2e:	4683      	mov	fp, r0
  40bf30:	b930      	cbnz	r0, 40bf40 <__sfvwrite_r+0x130>
  40bf32:	4630      	mov	r0, r6
  40bf34:	6921      	ldr	r1, [r4, #16]
  40bf36:	f7ff feb5 	bl	40bca4 <_free_r>
  40bf3a:	230c      	movs	r3, #12
  40bf3c:	6033      	str	r3, [r6, #0]
  40bf3e:	e0ba      	b.n	40c0b6 <__sfvwrite_r+0x2a6>
  40bf40:	9901      	ldr	r1, [sp, #4]
  40bf42:	f8c4 b010 	str.w	fp, [r4, #16]
  40bf46:	eb0b 0307 	add.w	r3, fp, r7
  40bf4a:	1bcf      	subs	r7, r1, r7
  40bf4c:	6023      	str	r3, [r4, #0]
  40bf4e:	6161      	str	r1, [r4, #20]
  40bf50:	46ab      	mov	fp, r5
  40bf52:	60a7      	str	r7, [r4, #8]
  40bf54:	455d      	cmp	r5, fp
  40bf56:	d200      	bcs.n	40bf5a <__sfvwrite_r+0x14a>
  40bf58:	46ab      	mov	fp, r5
  40bf5a:	465a      	mov	r2, fp
  40bf5c:	4651      	mov	r1, sl
  40bf5e:	6820      	ldr	r0, [r4, #0]
  40bf60:	f7fd fd60 	bl	409a24 <memmove>
  40bf64:	68a0      	ldr	r0, [r4, #8]
  40bf66:	6823      	ldr	r3, [r4, #0]
  40bf68:	ebcb 0200 	rsb	r2, fp, r0
  40bf6c:	eb03 010b 	add.w	r1, r3, fp
  40bf70:	60a2      	str	r2, [r4, #8]
  40bf72:	6021      	str	r1, [r4, #0]
  40bf74:	46ab      	mov	fp, r5
  40bf76:	e02a      	b.n	40bfce <__sfvwrite_r+0x1be>
  40bf78:	6820      	ldr	r0, [r4, #0]
  40bf7a:	6921      	ldr	r1, [r4, #16]
  40bf7c:	4288      	cmp	r0, r1
  40bf7e:	d90f      	bls.n	40bfa0 <__sfvwrite_r+0x190>
  40bf80:	455d      	cmp	r5, fp
  40bf82:	d90d      	bls.n	40bfa0 <__sfvwrite_r+0x190>
  40bf84:	4651      	mov	r1, sl
  40bf86:	465a      	mov	r2, fp
  40bf88:	f7fd fd4c 	bl	409a24 <memmove>
  40bf8c:	6822      	ldr	r2, [r4, #0]
  40bf8e:	eb02 000b 	add.w	r0, r2, fp
  40bf92:	6020      	str	r0, [r4, #0]
  40bf94:	4621      	mov	r1, r4
  40bf96:	4630      	mov	r0, r6
  40bf98:	f7ff fbf4 	bl	40b784 <_fflush_r>
  40bf9c:	b1b8      	cbz	r0, 40bfce <__sfvwrite_r+0x1be>
  40bf9e:	e08a      	b.n	40c0b6 <__sfvwrite_r+0x2a6>
  40bfa0:	6963      	ldr	r3, [r4, #20]
  40bfa2:	429d      	cmp	r5, r3
  40bfa4:	d308      	bcc.n	40bfb8 <__sfvwrite_r+0x1a8>
  40bfa6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bfa8:	69e1      	ldr	r1, [r4, #28]
  40bfaa:	4630      	mov	r0, r6
  40bfac:	4652      	mov	r2, sl
  40bfae:	47b8      	blx	r7
  40bfb0:	f1b0 0b00 	subs.w	fp, r0, #0
  40bfb4:	dc0b      	bgt.n	40bfce <__sfvwrite_r+0x1be>
  40bfb6:	e07e      	b.n	40c0b6 <__sfvwrite_r+0x2a6>
  40bfb8:	4651      	mov	r1, sl
  40bfba:	462a      	mov	r2, r5
  40bfbc:	f7fd fd32 	bl	409a24 <memmove>
  40bfc0:	68a2      	ldr	r2, [r4, #8]
  40bfc2:	6823      	ldr	r3, [r4, #0]
  40bfc4:	1b50      	subs	r0, r2, r5
  40bfc6:	1959      	adds	r1, r3, r5
  40bfc8:	46ab      	mov	fp, r5
  40bfca:	60a0      	str	r0, [r4, #8]
  40bfcc:	6021      	str	r1, [r4, #0]
  40bfce:	f8d9 0008 	ldr.w	r0, [r9, #8]
  40bfd2:	ebcb 0200 	rsb	r2, fp, r0
  40bfd6:	44da      	add	sl, fp
  40bfd8:	ebcb 0505 	rsb	r5, fp, r5
  40bfdc:	f8c9 2008 	str.w	r2, [r9, #8]
  40bfe0:	2a00      	cmp	r2, #0
  40bfe2:	f47f af66 	bne.w	40beb2 <__sfvwrite_r+0xa2>
  40bfe6:	e71a      	b.n	40be1e <__sfvwrite_r+0xe>
  40bfe8:	9801      	ldr	r0, [sp, #4]
  40bfea:	2800      	cmp	r0, #0
  40bfec:	d032      	beq.n	40c054 <__sfvwrite_r+0x244>
  40bfee:	6820      	ldr	r0, [r4, #0]
  40bff0:	6921      	ldr	r1, [r4, #16]
  40bff2:	68a5      	ldr	r5, [r4, #8]
  40bff4:	f8d4 e014 	ldr.w	lr, [r4, #20]
  40bff8:	45d3      	cmp	fp, sl
  40bffa:	bf34      	ite	cc
  40bffc:	465b      	movcc	r3, fp
  40bffe:	4653      	movcs	r3, sl
  40c000:	4288      	cmp	r0, r1
  40c002:	d937      	bls.n	40c074 <__sfvwrite_r+0x264>
  40c004:	4475      	add	r5, lr
  40c006:	42ab      	cmp	r3, r5
  40c008:	dd34      	ble.n	40c074 <__sfvwrite_r+0x264>
  40c00a:	4639      	mov	r1, r7
  40c00c:	462a      	mov	r2, r5
  40c00e:	f7fd fd09 	bl	409a24 <memmove>
  40c012:	6820      	ldr	r0, [r4, #0]
  40c014:	1943      	adds	r3, r0, r5
  40c016:	6023      	str	r3, [r4, #0]
  40c018:	4630      	mov	r0, r6
  40c01a:	4621      	mov	r1, r4
  40c01c:	f7ff fbb2 	bl	40b784 <_fflush_r>
  40c020:	2800      	cmp	r0, #0
  40c022:	d148      	bne.n	40c0b6 <__sfvwrite_r+0x2a6>
  40c024:	ebbb 0b05 	subs.w	fp, fp, r5
  40c028:	d03d      	beq.n	40c0a6 <__sfvwrite_r+0x296>
  40c02a:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40c02e:	197f      	adds	r7, r7, r5
  40c030:	ebc5 0a0a 	rsb	sl, r5, sl
  40c034:	1b55      	subs	r5, r2, r5
  40c036:	f8c9 5008 	str.w	r5, [r9, #8]
  40c03a:	2d00      	cmp	r5, #0
  40c03c:	f43f aeef 	beq.w	40be1e <__sfvwrite_r+0xe>
  40c040:	f1ba 0f00 	cmp.w	sl, #0
  40c044:	d1d0      	bne.n	40bfe8 <__sfvwrite_r+0x1d8>
  40c046:	2100      	movs	r1, #0
  40c048:	e898 0480 	ldmia.w	r8, {r7, sl}
  40c04c:	9101      	str	r1, [sp, #4]
  40c04e:	f108 0808 	add.w	r8, r8, #8
  40c052:	e7f5      	b.n	40c040 <__sfvwrite_r+0x230>
  40c054:	4638      	mov	r0, r7
  40c056:	210a      	movs	r1, #10
  40c058:	4652      	mov	r2, sl
  40c05a:	f000 fba7 	bl	40c7ac <memchr>
  40c05e:	b120      	cbz	r0, 40c06a <__sfvwrite_r+0x25a>
  40c060:	f100 0101 	add.w	r1, r0, #1
  40c064:	ebc7 0b01 	rsb	fp, r7, r1
  40c068:	e001      	b.n	40c06e <__sfvwrite_r+0x25e>
  40c06a:	f10a 0b01 	add.w	fp, sl, #1
  40c06e:	2201      	movs	r2, #1
  40c070:	9201      	str	r2, [sp, #4]
  40c072:	e7bc      	b.n	40bfee <__sfvwrite_r+0x1de>
  40c074:	4573      	cmp	r3, lr
  40c076:	db08      	blt.n	40c08a <__sfvwrite_r+0x27a>
  40c078:	6a65      	ldr	r5, [r4, #36]	; 0x24
  40c07a:	69e1      	ldr	r1, [r4, #28]
  40c07c:	4630      	mov	r0, r6
  40c07e:	463a      	mov	r2, r7
  40c080:	4673      	mov	r3, lr
  40c082:	47a8      	blx	r5
  40c084:	1e05      	subs	r5, r0, #0
  40c086:	dccd      	bgt.n	40c024 <__sfvwrite_r+0x214>
  40c088:	e015      	b.n	40c0b6 <__sfvwrite_r+0x2a6>
  40c08a:	461a      	mov	r2, r3
  40c08c:	4639      	mov	r1, r7
  40c08e:	9300      	str	r3, [sp, #0]
  40c090:	f7fd fcc8 	bl	409a24 <memmove>
  40c094:	9b00      	ldr	r3, [sp, #0]
  40c096:	6825      	ldr	r5, [r4, #0]
  40c098:	68a0      	ldr	r0, [r4, #8]
  40c09a:	18e9      	adds	r1, r5, r3
  40c09c:	1ac2      	subs	r2, r0, r3
  40c09e:	60a2      	str	r2, [r4, #8]
  40c0a0:	6021      	str	r1, [r4, #0]
  40c0a2:	461d      	mov	r5, r3
  40c0a4:	e7be      	b.n	40c024 <__sfvwrite_r+0x214>
  40c0a6:	4630      	mov	r0, r6
  40c0a8:	4621      	mov	r1, r4
  40c0aa:	f7ff fb6b 	bl	40b784 <_fflush_r>
  40c0ae:	b910      	cbnz	r0, 40c0b6 <__sfvwrite_r+0x2a6>
  40c0b0:	f8cd b004 	str.w	fp, [sp, #4]
  40c0b4:	e7b9      	b.n	40c02a <__sfvwrite_r+0x21a>
  40c0b6:	89a2      	ldrh	r2, [r4, #12]
  40c0b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
  40c0bc:	81a3      	strh	r3, [r4, #12]
  40c0be:	f04f 30ff 	mov.w	r0, #4294967295
  40c0c2:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c0c6 <_fwalk>:
  40c0c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c0ca:	4604      	mov	r4, r0
  40c0cc:	4688      	mov	r8, r1
  40c0ce:	f7ff fcb1 	bl	40ba34 <__sfp_lock_acquire>
  40c0d2:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
  40c0d6:	2600      	movs	r6, #0
  40c0d8:	b18c      	cbz	r4, 40c0fe <_fwalk+0x38>
  40c0da:	68a5      	ldr	r5, [r4, #8]
  40c0dc:	6867      	ldr	r7, [r4, #4]
  40c0de:	3f01      	subs	r7, #1
  40c0e0:	d40b      	bmi.n	40c0fa <_fwalk+0x34>
  40c0e2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40c0e6:	b133      	cbz	r3, 40c0f6 <_fwalk+0x30>
  40c0e8:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
  40c0ec:	1c43      	adds	r3, r0, #1
  40c0ee:	d002      	beq.n	40c0f6 <_fwalk+0x30>
  40c0f0:	4628      	mov	r0, r5
  40c0f2:	47c0      	blx	r8
  40c0f4:	4306      	orrs	r6, r0
  40c0f6:	3568      	adds	r5, #104	; 0x68
  40c0f8:	e7f1      	b.n	40c0de <_fwalk+0x18>
  40c0fa:	6824      	ldr	r4, [r4, #0]
  40c0fc:	e7ec      	b.n	40c0d8 <_fwalk+0x12>
  40c0fe:	f7ff fc9a 	bl	40ba36 <__sfp_lock_release>
  40c102:	4630      	mov	r0, r6
  40c104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c108 <_fwalk_reent>:
  40c108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c10c:	4680      	mov	r8, r0
  40c10e:	4689      	mov	r9, r1
  40c110:	f7ff fc90 	bl	40ba34 <__sfp_lock_acquire>
  40c114:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
  40c118:	2600      	movs	r6, #0
  40c11a:	b194      	cbz	r4, 40c142 <_fwalk_reent+0x3a>
  40c11c:	68a5      	ldr	r5, [r4, #8]
  40c11e:	6867      	ldr	r7, [r4, #4]
  40c120:	3f01      	subs	r7, #1
  40c122:	d40c      	bmi.n	40c13e <_fwalk_reent+0x36>
  40c124:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40c128:	b13b      	cbz	r3, 40c13a <_fwalk_reent+0x32>
  40c12a:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
  40c12e:	1c43      	adds	r3, r0, #1
  40c130:	d003      	beq.n	40c13a <_fwalk_reent+0x32>
  40c132:	4640      	mov	r0, r8
  40c134:	4629      	mov	r1, r5
  40c136:	47c8      	blx	r9
  40c138:	4306      	orrs	r6, r0
  40c13a:	3568      	adds	r5, #104	; 0x68
  40c13c:	e7f0      	b.n	40c120 <_fwalk_reent+0x18>
  40c13e:	6824      	ldr	r4, [r4, #0]
  40c140:	e7eb      	b.n	40c11a <_fwalk_reent+0x12>
  40c142:	f7ff fc78 	bl	40ba36 <__sfp_lock_release>
  40c146:	4630      	mov	r0, r6
  40c148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040c14c <iswspace>:
  40c14c:	28ff      	cmp	r0, #255	; 0xff
  40c14e:	d807      	bhi.n	40c160 <iswspace+0x14>
  40c150:	4b04      	ldr	r3, [pc, #16]	; (40c164 <iswspace+0x18>)
  40c152:	6819      	ldr	r1, [r3, #0]
  40c154:	1808      	adds	r0, r1, r0
  40c156:	7842      	ldrb	r2, [r0, #1]
  40c158:	f002 0308 	and.w	r3, r2, #8
  40c15c:	b2d8      	uxtb	r0, r3
  40c15e:	4770      	bx	lr
  40c160:	2000      	movs	r0, #0
  40c162:	4770      	bx	lr
  40c164:	20001620 	.word	0x20001620

0040c168 <_setlocale_r>:
  40c168:	b510      	push	{r4, lr}
  40c16a:	4614      	mov	r4, r2
  40c16c:	b90a      	cbnz	r2, 40c172 <_setlocale_r+0xa>
  40c16e:	480c      	ldr	r0, [pc, #48]	; (40c1a0 <_setlocale_r+0x38>)
  40c170:	bd10      	pop	{r4, pc}
  40c172:	4610      	mov	r0, r2
  40c174:	490b      	ldr	r1, [pc, #44]	; (40c1a4 <_setlocale_r+0x3c>)
  40c176:	f7fd fd59 	bl	409c2c <strcmp>
  40c17a:	2800      	cmp	r0, #0
  40c17c:	d0f7      	beq.n	40c16e <_setlocale_r+0x6>
  40c17e:	4620      	mov	r0, r4
  40c180:	4907      	ldr	r1, [pc, #28]	; (40c1a0 <_setlocale_r+0x38>)
  40c182:	f7fd fd53 	bl	409c2c <strcmp>
  40c186:	2800      	cmp	r0, #0
  40c188:	d0f1      	beq.n	40c16e <_setlocale_r+0x6>
  40c18a:	4620      	mov	r0, r4
  40c18c:	4906      	ldr	r1, [pc, #24]	; (40c1a8 <_setlocale_r+0x40>)
  40c18e:	f7fd fd4d 	bl	409c2c <strcmp>
  40c192:	4b03      	ldr	r3, [pc, #12]	; (40c1a0 <_setlocale_r+0x38>)
  40c194:	2800      	cmp	r0, #0
  40c196:	bf0c      	ite	eq
  40c198:	4618      	moveq	r0, r3
  40c19a:	2000      	movne	r0, #0
  40c19c:	bd10      	pop	{r4, pc}
  40c19e:	bf00      	nop
  40c1a0:	0040fd58 	.word	0x0040fd58
  40c1a4:	0040fedf 	.word	0x0040fedf
  40c1a8:	0040fee6 	.word	0x0040fee6

0040c1ac <__locale_charset>:
  40c1ac:	4800      	ldr	r0, [pc, #0]	; (40c1b0 <__locale_charset+0x4>)
  40c1ae:	4770      	bx	lr
  40c1b0:	20001624 	.word	0x20001624

0040c1b4 <__locale_mb_cur_max>:
  40c1b4:	4b01      	ldr	r3, [pc, #4]	; (40c1bc <__locale_mb_cur_max+0x8>)
  40c1b6:	6a18      	ldr	r0, [r3, #32]
  40c1b8:	4770      	bx	lr
  40c1ba:	bf00      	nop
  40c1bc:	20001624 	.word	0x20001624

0040c1c0 <__locale_msgcharset>:
  40c1c0:	4800      	ldr	r0, [pc, #0]	; (40c1c4 <__locale_msgcharset+0x4>)
  40c1c2:	4770      	bx	lr
  40c1c4:	20001648 	.word	0x20001648

0040c1c8 <__locale_cjk_lang>:
  40c1c8:	2000      	movs	r0, #0
  40c1ca:	4770      	bx	lr

0040c1cc <_localeconv_r>:
  40c1cc:	4800      	ldr	r0, [pc, #0]	; (40c1d0 <_localeconv_r+0x4>)
  40c1ce:	4770      	bx	lr
  40c1d0:	20001668 	.word	0x20001668

0040c1d4 <setlocale>:
  40c1d4:	460a      	mov	r2, r1
  40c1d6:	4903      	ldr	r1, [pc, #12]	; (40c1e4 <setlocale+0x10>)
  40c1d8:	4603      	mov	r3, r0
  40c1da:	6808      	ldr	r0, [r1, #0]
  40c1dc:	4619      	mov	r1, r3
  40c1de:	f7ff bfc3 	b.w	40c168 <_setlocale_r>
  40c1e2:	bf00      	nop
  40c1e4:	200011f0 	.word	0x200011f0

0040c1e8 <localeconv>:
  40c1e8:	4800      	ldr	r0, [pc, #0]	; (40c1ec <localeconv+0x4>)
  40c1ea:	4770      	bx	lr
  40c1ec:	20001668 	.word	0x20001668

0040c1f0 <__smakebuf_r>:
  40c1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c1f2:	898b      	ldrh	r3, [r1, #12]
  40c1f4:	460c      	mov	r4, r1
  40c1f6:	f003 0102 	and.w	r1, r3, #2
  40c1fa:	b20a      	sxth	r2, r1
  40c1fc:	b091      	sub	sp, #68	; 0x44
  40c1fe:	4606      	mov	r6, r0
  40c200:	2a00      	cmp	r2, #0
  40c202:	d13f      	bne.n	40c284 <__smakebuf_r+0x94>
  40c204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c208:	2900      	cmp	r1, #0
  40c20a:	da0d      	bge.n	40c228 <__smakebuf_r+0x38>
  40c20c:	89a7      	ldrh	r7, [r4, #12]
  40c20e:	f007 0280 	and.w	r2, r7, #128	; 0x80
  40c212:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
  40c216:	b210      	sxth	r0, r2
  40c218:	2800      	cmp	r0, #0
  40c21a:	bf0c      	ite	eq
  40c21c:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  40c220:	2540      	movne	r5, #64	; 0x40
  40c222:	81a3      	strh	r3, [r4, #12]
  40c224:	2700      	movs	r7, #0
  40c226:	e020      	b.n	40c26a <__smakebuf_r+0x7a>
  40c228:	aa01      	add	r2, sp, #4
  40c22a:	f001 fd93 	bl	40dd54 <_fstat_r>
  40c22e:	2800      	cmp	r0, #0
  40c230:	dbec      	blt.n	40c20c <__smakebuf_r+0x1c>
  40c232:	9802      	ldr	r0, [sp, #8]
  40c234:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
  40c238:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
  40c23c:	425f      	negs	r7, r3
  40c23e:	415f      	adcs	r7, r3
  40c240:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
  40c244:	d10b      	bne.n	40c25e <__smakebuf_r+0x6e>
  40c246:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  40c248:	4a1d      	ldr	r2, [pc, #116]	; (40c2c0 <__smakebuf_r+0xd0>)
  40c24a:	4291      	cmp	r1, r2
  40c24c:	d107      	bne.n	40c25e <__smakebuf_r+0x6e>
  40c24e:	89a3      	ldrh	r3, [r4, #12]
  40c250:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40c254:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
  40c258:	81a1      	strh	r1, [r4, #12]
  40c25a:	64e5      	str	r5, [r4, #76]	; 0x4c
  40c25c:	e005      	b.n	40c26a <__smakebuf_r+0x7a>
  40c25e:	89a0      	ldrh	r0, [r4, #12]
  40c260:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
  40c264:	81a5      	strh	r5, [r4, #12]
  40c266:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40c26a:	4630      	mov	r0, r6
  40c26c:	4629      	mov	r1, r5
  40c26e:	f000 f83b 	bl	40c2e8 <_malloc_r>
  40c272:	b970      	cbnz	r0, 40c292 <__smakebuf_r+0xa2>
  40c274:	89a3      	ldrh	r3, [r4, #12]
  40c276:	f403 7200 	and.w	r2, r3, #512	; 0x200
  40c27a:	b210      	sxth	r0, r2
  40c27c:	b9e8      	cbnz	r0, 40c2ba <__smakebuf_r+0xca>
  40c27e:	f043 0102 	orr.w	r1, r3, #2
  40c282:	81a1      	strh	r1, [r4, #12]
  40c284:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40c288:	2201      	movs	r2, #1
  40c28a:	6023      	str	r3, [r4, #0]
  40c28c:	6123      	str	r3, [r4, #16]
  40c28e:	6162      	str	r2, [r4, #20]
  40c290:	e013      	b.n	40c2ba <__smakebuf_r+0xca>
  40c292:	89a2      	ldrh	r2, [r4, #12]
  40c294:	490b      	ldr	r1, [pc, #44]	; (40c2c4 <__smakebuf_r+0xd4>)
  40c296:	f042 0380 	orr.w	r3, r2, #128	; 0x80
  40c29a:	63f1      	str	r1, [r6, #60]	; 0x3c
  40c29c:	81a3      	strh	r3, [r4, #12]
  40c29e:	6020      	str	r0, [r4, #0]
  40c2a0:	6120      	str	r0, [r4, #16]
  40c2a2:	6165      	str	r5, [r4, #20]
  40c2a4:	b14f      	cbz	r7, 40c2ba <__smakebuf_r+0xca>
  40c2a6:	4630      	mov	r0, r6
  40c2a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c2ac:	f001 fd64 	bl	40dd78 <_isatty_r>
  40c2b0:	b118      	cbz	r0, 40c2ba <__smakebuf_r+0xca>
  40c2b2:	89a0      	ldrh	r0, [r4, #12]
  40c2b4:	f040 0101 	orr.w	r1, r0, #1
  40c2b8:	81a1      	strh	r1, [r4, #12]
  40c2ba:	b011      	add	sp, #68	; 0x44
  40c2bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c2be:	bf00      	nop
  40c2c0:	0040cc8f 	.word	0x0040cc8f
  40c2c4:	0040b8e1 	.word	0x0040b8e1

0040c2c8 <malloc>:
  40c2c8:	4b02      	ldr	r3, [pc, #8]	; (40c2d4 <malloc+0xc>)
  40c2ca:	4601      	mov	r1, r0
  40c2cc:	6818      	ldr	r0, [r3, #0]
  40c2ce:	f000 b80b 	b.w	40c2e8 <_malloc_r>
  40c2d2:	bf00      	nop
  40c2d4:	200011f0 	.word	0x200011f0

0040c2d8 <free>:
  40c2d8:	4b02      	ldr	r3, [pc, #8]	; (40c2e4 <free+0xc>)
  40c2da:	4601      	mov	r1, r0
  40c2dc:	6818      	ldr	r0, [r3, #0]
  40c2de:	f7ff bce1 	b.w	40bca4 <_free_r>
  40c2e2:	bf00      	nop
  40c2e4:	200011f0 	.word	0x200011f0

0040c2e8 <_malloc_r>:
  40c2e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c2ec:	f101 040b 	add.w	r4, r1, #11
  40c2f0:	2c16      	cmp	r4, #22
  40c2f2:	4606      	mov	r6, r0
  40c2f4:	d903      	bls.n	40c2fe <_malloc_r+0x16>
  40c2f6:	f034 0407 	bics.w	r4, r4, #7
  40c2fa:	d501      	bpl.n	40c300 <_malloc_r+0x18>
  40c2fc:	e002      	b.n	40c304 <_malloc_r+0x1c>
  40c2fe:	2410      	movs	r4, #16
  40c300:	428c      	cmp	r4, r1
  40c302:	d202      	bcs.n	40c30a <_malloc_r+0x22>
  40c304:	250c      	movs	r5, #12
  40c306:	6035      	str	r5, [r6, #0]
  40c308:	e1d9      	b.n	40c6be <_malloc_r+0x3d6>
  40c30a:	4630      	mov	r0, r6
  40c30c:	f000 fa5c 	bl	40c7c8 <__malloc_lock>
  40c310:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  40c314:	d214      	bcs.n	40c340 <_malloc_r+0x58>
  40c316:	4da0      	ldr	r5, [pc, #640]	; (40c598 <_malloc_r+0x2b0>)
  40c318:	08e1      	lsrs	r1, r4, #3
  40c31a:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
  40c31e:	68c5      	ldr	r5, [r0, #12]
  40c320:	4285      	cmp	r5, r0
  40c322:	d105      	bne.n	40c330 <_malloc_r+0x48>
  40c324:	f105 0308 	add.w	r3, r5, #8
  40c328:	696d      	ldr	r5, [r5, #20]
  40c32a:	1c8a      	adds	r2, r1, #2
  40c32c:	429d      	cmp	r5, r3
  40c32e:	d044      	beq.n	40c3ba <_malloc_r+0xd2>
  40c330:	68e8      	ldr	r0, [r5, #12]
  40c332:	68a9      	ldr	r1, [r5, #8]
  40c334:	686a      	ldr	r2, [r5, #4]
  40c336:	60c8      	str	r0, [r1, #12]
  40c338:	f022 0303 	bic.w	r3, r2, #3
  40c33c:	6081      	str	r1, [r0, #8]
  40c33e:	e059      	b.n	40c3f4 <_malloc_r+0x10c>
  40c340:	0a62      	lsrs	r2, r4, #9
  40c342:	d101      	bne.n	40c348 <_malloc_r+0x60>
  40c344:	08e2      	lsrs	r2, r4, #3
  40c346:	e01b      	b.n	40c380 <_malloc_r+0x98>
  40c348:	2a04      	cmp	r2, #4
  40c34a:	d802      	bhi.n	40c352 <_malloc_r+0x6a>
  40c34c:	09a2      	lsrs	r2, r4, #6
  40c34e:	3238      	adds	r2, #56	; 0x38
  40c350:	e016      	b.n	40c380 <_malloc_r+0x98>
  40c352:	2a14      	cmp	r2, #20
  40c354:	d801      	bhi.n	40c35a <_malloc_r+0x72>
  40c356:	325b      	adds	r2, #91	; 0x5b
  40c358:	e012      	b.n	40c380 <_malloc_r+0x98>
  40c35a:	2a54      	cmp	r2, #84	; 0x54
  40c35c:	d802      	bhi.n	40c364 <_malloc_r+0x7c>
  40c35e:	0b22      	lsrs	r2, r4, #12
  40c360:	326e      	adds	r2, #110	; 0x6e
  40c362:	e00d      	b.n	40c380 <_malloc_r+0x98>
  40c364:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40c368:	d802      	bhi.n	40c370 <_malloc_r+0x88>
  40c36a:	0be2      	lsrs	r2, r4, #15
  40c36c:	3277      	adds	r2, #119	; 0x77
  40c36e:	e007      	b.n	40c380 <_malloc_r+0x98>
  40c370:	f240 5354 	movw	r3, #1364	; 0x554
  40c374:	429a      	cmp	r2, r3
  40c376:	d802      	bhi.n	40c37e <_malloc_r+0x96>
  40c378:	0ca2      	lsrs	r2, r4, #18
  40c37a:	327c      	adds	r2, #124	; 0x7c
  40c37c:	e000      	b.n	40c380 <_malloc_r+0x98>
  40c37e:	227e      	movs	r2, #126	; 0x7e
  40c380:	4885      	ldr	r0, [pc, #532]	; (40c598 <_malloc_r+0x2b0>)
  40c382:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
  40c386:	68dd      	ldr	r5, [r3, #12]
  40c388:	429d      	cmp	r5, r3
  40c38a:	d015      	beq.n	40c3b8 <_malloc_r+0xd0>
  40c38c:	6869      	ldr	r1, [r5, #4]
  40c38e:	f021 0103 	bic.w	r1, r1, #3
  40c392:	1b08      	subs	r0, r1, r4
  40c394:	280f      	cmp	r0, #15
  40c396:	dd01      	ble.n	40c39c <_malloc_r+0xb4>
  40c398:	3a01      	subs	r2, #1
  40c39a:	e00d      	b.n	40c3b8 <_malloc_r+0xd0>
  40c39c:	2800      	cmp	r0, #0
  40c39e:	db09      	blt.n	40c3b4 <_malloc_r+0xcc>
  40c3a0:	68eb      	ldr	r3, [r5, #12]
  40c3a2:	68aa      	ldr	r2, [r5, #8]
  40c3a4:	60d3      	str	r3, [r2, #12]
  40c3a6:	609a      	str	r2, [r3, #8]
  40c3a8:	186b      	adds	r3, r5, r1
  40c3aa:	685a      	ldr	r2, [r3, #4]
  40c3ac:	f042 0001 	orr.w	r0, r2, #1
  40c3b0:	6058      	str	r0, [r3, #4]
  40c3b2:	e190      	b.n	40c6d6 <_malloc_r+0x3ee>
  40c3b4:	68ed      	ldr	r5, [r5, #12]
  40c3b6:	e7e7      	b.n	40c388 <_malloc_r+0xa0>
  40c3b8:	3201      	adds	r2, #1
  40c3ba:	4977      	ldr	r1, [pc, #476]	; (40c598 <_malloc_r+0x2b0>)
  40c3bc:	690d      	ldr	r5, [r1, #16]
  40c3be:	f101 0708 	add.w	r7, r1, #8
  40c3c2:	42bd      	cmp	r5, r7
  40c3c4:	d068      	beq.n	40c498 <_malloc_r+0x1b0>
  40c3c6:	6868      	ldr	r0, [r5, #4]
  40c3c8:	f020 0303 	bic.w	r3, r0, #3
  40c3cc:	1b18      	subs	r0, r3, r4
  40c3ce:	280f      	cmp	r0, #15
  40c3d0:	dd0c      	ble.n	40c3ec <_malloc_r+0x104>
  40c3d2:	192b      	adds	r3, r5, r4
  40c3d4:	614b      	str	r3, [r1, #20]
  40c3d6:	610b      	str	r3, [r1, #16]
  40c3d8:	f044 0401 	orr.w	r4, r4, #1
  40c3dc:	f040 0101 	orr.w	r1, r0, #1
  40c3e0:	606c      	str	r4, [r5, #4]
  40c3e2:	60df      	str	r7, [r3, #12]
  40c3e4:	609f      	str	r7, [r3, #8]
  40c3e6:	6059      	str	r1, [r3, #4]
  40c3e8:	5018      	str	r0, [r3, r0]
  40c3ea:	e174      	b.n	40c6d6 <_malloc_r+0x3ee>
  40c3ec:	2800      	cmp	r0, #0
  40c3ee:	614f      	str	r7, [r1, #20]
  40c3f0:	610f      	str	r7, [r1, #16]
  40c3f2:	db01      	blt.n	40c3f8 <_malloc_r+0x110>
  40c3f4:	18eb      	adds	r3, r5, r3
  40c3f6:	e7d8      	b.n	40c3aa <_malloc_r+0xc2>
  40c3f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40c3fc:	d20f      	bcs.n	40c41e <_malloc_r+0x136>
  40c3fe:	08db      	lsrs	r3, r3, #3
  40c400:	1098      	asrs	r0, r3, #2
  40c402:	2701      	movs	r7, #1
  40c404:	fa07 f700 	lsl.w	r7, r7, r0
  40c408:	6848      	ldr	r0, [r1, #4]
  40c40a:	4307      	orrs	r7, r0
  40c40c:	604f      	str	r7, [r1, #4]
  40c40e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40c412:	60e9      	str	r1, [r5, #12]
  40c414:	688b      	ldr	r3, [r1, #8]
  40c416:	60ab      	str	r3, [r5, #8]
  40c418:	60dd      	str	r5, [r3, #12]
  40c41a:	608d      	str	r5, [r1, #8]
  40c41c:	e03c      	b.n	40c498 <_malloc_r+0x1b0>
  40c41e:	0a58      	lsrs	r0, r3, #9
  40c420:	2804      	cmp	r0, #4
  40c422:	d802      	bhi.n	40c42a <_malloc_r+0x142>
  40c424:	0998      	lsrs	r0, r3, #6
  40c426:	3038      	adds	r0, #56	; 0x38
  40c428:	e016      	b.n	40c458 <_malloc_r+0x170>
  40c42a:	2814      	cmp	r0, #20
  40c42c:	d801      	bhi.n	40c432 <_malloc_r+0x14a>
  40c42e:	305b      	adds	r0, #91	; 0x5b
  40c430:	e012      	b.n	40c458 <_malloc_r+0x170>
  40c432:	2854      	cmp	r0, #84	; 0x54
  40c434:	d802      	bhi.n	40c43c <_malloc_r+0x154>
  40c436:	0b18      	lsrs	r0, r3, #12
  40c438:	306e      	adds	r0, #110	; 0x6e
  40c43a:	e00d      	b.n	40c458 <_malloc_r+0x170>
  40c43c:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40c440:	d802      	bhi.n	40c448 <_malloc_r+0x160>
  40c442:	0bd8      	lsrs	r0, r3, #15
  40c444:	3077      	adds	r0, #119	; 0x77
  40c446:	e007      	b.n	40c458 <_malloc_r+0x170>
  40c448:	f240 5754 	movw	r7, #1364	; 0x554
  40c44c:	42b8      	cmp	r0, r7
  40c44e:	d802      	bhi.n	40c456 <_malloc_r+0x16e>
  40c450:	0c98      	lsrs	r0, r3, #18
  40c452:	307c      	adds	r0, #124	; 0x7c
  40c454:	e000      	b.n	40c458 <_malloc_r+0x170>
  40c456:	207e      	movs	r0, #126	; 0x7e
  40c458:	f8df e13c 	ldr.w	lr, [pc, #316]	; 40c598 <_malloc_r+0x2b0>
  40c45c:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
  40c460:	68b9      	ldr	r1, [r7, #8]
  40c462:	42b9      	cmp	r1, r7
  40c464:	d10e      	bne.n	40c484 <_malloc_r+0x19c>
  40c466:	1087      	asrs	r7, r0, #2
  40c468:	2301      	movs	r3, #1
  40c46a:	fa03 f007 	lsl.w	r0, r3, r7
  40c46e:	f8de 7004 	ldr.w	r7, [lr, #4]
  40c472:	ea40 0307 	orr.w	r3, r0, r7
  40c476:	f8ce 3004 	str.w	r3, [lr, #4]
  40c47a:	4608      	mov	r0, r1
  40c47c:	e008      	b.n	40c490 <_malloc_r+0x1a8>
  40c47e:	6889      	ldr	r1, [r1, #8]
  40c480:	42b9      	cmp	r1, r7
  40c482:	d004      	beq.n	40c48e <_malloc_r+0x1a6>
  40c484:	6848      	ldr	r0, [r1, #4]
  40c486:	f020 0003 	bic.w	r0, r0, #3
  40c48a:	4283      	cmp	r3, r0
  40c48c:	d3f7      	bcc.n	40c47e <_malloc_r+0x196>
  40c48e:	68c8      	ldr	r0, [r1, #12]
  40c490:	60e8      	str	r0, [r5, #12]
  40c492:	60a9      	str	r1, [r5, #8]
  40c494:	60cd      	str	r5, [r1, #12]
  40c496:	6085      	str	r5, [r0, #8]
  40c498:	4f3f      	ldr	r7, [pc, #252]	; (40c598 <_malloc_r+0x2b0>)
  40c49a:	1095      	asrs	r5, r2, #2
  40c49c:	2001      	movs	r0, #1
  40c49e:	6879      	ldr	r1, [r7, #4]
  40c4a0:	fa00 f305 	lsl.w	r3, r0, r5
  40c4a4:	428b      	cmp	r3, r1
  40c4a6:	d85d      	bhi.n	40c564 <_malloc_r+0x27c>
  40c4a8:	420b      	tst	r3, r1
  40c4aa:	d105      	bne.n	40c4b8 <_malloc_r+0x1d0>
  40c4ac:	f022 0203 	bic.w	r2, r2, #3
  40c4b0:	005b      	lsls	r3, r3, #1
  40c4b2:	3204      	adds	r2, #4
  40c4b4:	420b      	tst	r3, r1
  40c4b6:	d0fb      	beq.n	40c4b0 <_malloc_r+0x1c8>
  40c4b8:	4d37      	ldr	r5, [pc, #220]	; (40c598 <_malloc_r+0x2b0>)
  40c4ba:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
  40c4be:	4677      	mov	r7, lr
  40c4c0:	4610      	mov	r0, r2
  40c4c2:	68fd      	ldr	r5, [r7, #12]
  40c4c4:	42bd      	cmp	r5, r7
  40c4c6:	d02d      	beq.n	40c524 <_malloc_r+0x23c>
  40c4c8:	6869      	ldr	r1, [r5, #4]
  40c4ca:	f021 0c03 	bic.w	ip, r1, #3
  40c4ce:	ebc4 010c 	rsb	r1, r4, ip
  40c4d2:	290f      	cmp	r1, #15
  40c4d4:	dd13      	ble.n	40c4fe <_malloc_r+0x216>
  40c4d6:	192b      	adds	r3, r5, r4
  40c4d8:	f044 0401 	orr.w	r4, r4, #1
  40c4dc:	68ea      	ldr	r2, [r5, #12]
  40c4de:	606c      	str	r4, [r5, #4]
  40c4e0:	f855 0f08 	ldr.w	r0, [r5, #8]!
  40c4e4:	5059      	str	r1, [r3, r1]
  40c4e6:	60c2      	str	r2, [r0, #12]
  40c4e8:	6090      	str	r0, [r2, #8]
  40c4ea:	4a2b      	ldr	r2, [pc, #172]	; (40c598 <_malloc_r+0x2b0>)
  40c4ec:	f041 0001 	orr.w	r0, r1, #1
  40c4f0:	6153      	str	r3, [r2, #20]
  40c4f2:	6113      	str	r3, [r2, #16]
  40c4f4:	3208      	adds	r2, #8
  40c4f6:	60da      	str	r2, [r3, #12]
  40c4f8:	609a      	str	r2, [r3, #8]
  40c4fa:	6058      	str	r0, [r3, #4]
  40c4fc:	e00c      	b.n	40c518 <_malloc_r+0x230>
  40c4fe:	2900      	cmp	r1, #0
  40c500:	db0e      	blt.n	40c520 <_malloc_r+0x238>
  40c502:	eb05 000c 	add.w	r0, r5, ip
  40c506:	68e9      	ldr	r1, [r5, #12]
  40c508:	6842      	ldr	r2, [r0, #4]
  40c50a:	f042 0301 	orr.w	r3, r2, #1
  40c50e:	6043      	str	r3, [r0, #4]
  40c510:	f855 0f08 	ldr.w	r0, [r5, #8]!
  40c514:	60c1      	str	r1, [r0, #12]
  40c516:	6088      	str	r0, [r1, #8]
  40c518:	4630      	mov	r0, r6
  40c51a:	f000 f956 	bl	40c7ca <__malloc_unlock>
  40c51e:	e0de      	b.n	40c6de <_malloc_r+0x3f6>
  40c520:	68ed      	ldr	r5, [r5, #12]
  40c522:	e7cf      	b.n	40c4c4 <_malloc_r+0x1dc>
  40c524:	3001      	adds	r0, #1
  40c526:	0781      	lsls	r1, r0, #30
  40c528:	f105 0708 	add.w	r7, r5, #8
  40c52c:	d1c9      	bne.n	40c4c2 <_malloc_r+0x1da>
  40c52e:	4671      	mov	r1, lr
  40c530:	0795      	lsls	r5, r2, #30
  40c532:	d105      	bne.n	40c540 <_malloc_r+0x258>
  40c534:	4a18      	ldr	r2, [pc, #96]	; (40c598 <_malloc_r+0x2b0>)
  40c536:	6855      	ldr	r5, [r2, #4]
  40c538:	ea25 0503 	bic.w	r5, r5, r3
  40c53c:	6055      	str	r5, [r2, #4]
  40c53e:	e005      	b.n	40c54c <_malloc_r+0x264>
  40c540:	f1a1 0708 	sub.w	r7, r1, #8
  40c544:	6809      	ldr	r1, [r1, #0]
  40c546:	3a01      	subs	r2, #1
  40c548:	42b9      	cmp	r1, r7
  40c54a:	d0f1      	beq.n	40c530 <_malloc_r+0x248>
  40c54c:	4f12      	ldr	r7, [pc, #72]	; (40c598 <_malloc_r+0x2b0>)
  40c54e:	687f      	ldr	r7, [r7, #4]
  40c550:	005b      	lsls	r3, r3, #1
  40c552:	42bb      	cmp	r3, r7
  40c554:	d806      	bhi.n	40c564 <_malloc_r+0x27c>
  40c556:	b12b      	cbz	r3, 40c564 <_malloc_r+0x27c>
  40c558:	4602      	mov	r2, r0
  40c55a:	423b      	tst	r3, r7
  40c55c:	d1ac      	bne.n	40c4b8 <_malloc_r+0x1d0>
  40c55e:	3204      	adds	r2, #4
  40c560:	005b      	lsls	r3, r3, #1
  40c562:	e7fa      	b.n	40c55a <_malloc_r+0x272>
  40c564:	4b0c      	ldr	r3, [pc, #48]	; (40c598 <_malloc_r+0x2b0>)
  40c566:	689f      	ldr	r7, [r3, #8]
  40c568:	6878      	ldr	r0, [r7, #4]
  40c56a:	f020 0903 	bic.w	r9, r0, #3
  40c56e:	45a1      	cmp	r9, r4
  40c570:	4619      	mov	r1, r3
  40c572:	d304      	bcc.n	40c57e <_malloc_r+0x296>
  40c574:	ebc4 0009 	rsb	r0, r4, r9
  40c578:	280f      	cmp	r0, #15
  40c57a:	f300 80a2 	bgt.w	40c6c2 <_malloc_r+0x3da>
  40c57e:	4a07      	ldr	r2, [pc, #28]	; (40c59c <_malloc_r+0x2b4>)
  40c580:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
  40c584:	6815      	ldr	r5, [r2, #0]
  40c586:	3301      	adds	r3, #1
  40c588:	eb07 0a09 	add.w	sl, r7, r9
  40c58c:	eb04 0805 	add.w	r8, r4, r5
  40c590:	d106      	bne.n	40c5a0 <_malloc_r+0x2b8>
  40c592:	f108 0810 	add.w	r8, r8, #16
  40c596:	e00b      	b.n	40c5b0 <_malloc_r+0x2c8>
  40c598:	200016a0 	.word	0x200016a0
  40c59c:	20002364 	.word	0x20002364
  40c5a0:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
  40c5a4:	f100 010f 	add.w	r1, r0, #15
  40c5a8:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
  40c5ac:	f022 080f 	bic.w	r8, r2, #15
  40c5b0:	4630      	mov	r0, r6
  40c5b2:	4641      	mov	r1, r8
  40c5b4:	f000 fafa 	bl	40cbac <_sbrk_r>
  40c5b8:	1c42      	adds	r2, r0, #1
  40c5ba:	4605      	mov	r5, r0
  40c5bc:	d071      	beq.n	40c6a2 <_malloc_r+0x3ba>
  40c5be:	4550      	cmp	r0, sl
  40c5c0:	d202      	bcs.n	40c5c8 <_malloc_r+0x2e0>
  40c5c2:	4b48      	ldr	r3, [pc, #288]	; (40c6e4 <_malloc_r+0x3fc>)
  40c5c4:	429f      	cmp	r7, r3
  40c5c6:	d16c      	bne.n	40c6a2 <_malloc_r+0x3ba>
  40c5c8:	4847      	ldr	r0, [pc, #284]	; (40c6e8 <_malloc_r+0x400>)
  40c5ca:	4a46      	ldr	r2, [pc, #280]	; (40c6e4 <_malloc_r+0x3fc>)
  40c5cc:	6841      	ldr	r1, [r0, #4]
  40c5ce:	4555      	cmp	r5, sl
  40c5d0:	eb08 0301 	add.w	r3, r8, r1
  40c5d4:	6043      	str	r3, [r0, #4]
  40c5d6:	d107      	bne.n	40c5e8 <_malloc_r+0x300>
  40c5d8:	0529      	lsls	r1, r5, #20
  40c5da:	d105      	bne.n	40c5e8 <_malloc_r+0x300>
  40c5dc:	6895      	ldr	r5, [r2, #8]
  40c5de:	44c8      	add	r8, r9
  40c5e0:	f048 0001 	orr.w	r0, r8, #1
  40c5e4:	6068      	str	r0, [r5, #4]
  40c5e6:	e051      	b.n	40c68c <_malloc_r+0x3a4>
  40c5e8:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
  40c5ec:	1c42      	adds	r2, r0, #1
  40c5ee:	d103      	bne.n	40c5f8 <_malloc_r+0x310>
  40c5f0:	4a3c      	ldr	r2, [pc, #240]	; (40c6e4 <_malloc_r+0x3fc>)
  40c5f2:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
  40c5f6:	e005      	b.n	40c604 <_malloc_r+0x31c>
  40c5f8:	ebca 0a05 	rsb	sl, sl, r5
  40c5fc:	eb03 010a 	add.w	r1, r3, sl
  40c600:	4b39      	ldr	r3, [pc, #228]	; (40c6e8 <_malloc_r+0x400>)
  40c602:	6059      	str	r1, [r3, #4]
  40c604:	f015 0007 	ands.w	r0, r5, #7
  40c608:	bf1c      	itt	ne
  40c60a:	f1c0 0008 	rsbne	r0, r0, #8
  40c60e:	182d      	addne	r5, r5, r0
  40c610:	eb05 0c08 	add.w	ip, r5, r8
  40c614:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
  40c618:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
  40c61c:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
  40c620:	4641      	mov	r1, r8
  40c622:	4630      	mov	r0, r6
  40c624:	f000 fac2 	bl	40cbac <_sbrk_r>
  40c628:	4a2f      	ldr	r2, [pc, #188]	; (40c6e8 <_malloc_r+0x400>)
  40c62a:	1c43      	adds	r3, r0, #1
  40c62c:	6853      	ldr	r3, [r2, #4]
  40c62e:	bf08      	it	eq
  40c630:	f04f 0800 	moveq.w	r8, #0
  40c634:	eb08 0103 	add.w	r1, r8, r3
  40c638:	bf08      	it	eq
  40c63a:	4628      	moveq	r0, r5
  40c63c:	6051      	str	r1, [r2, #4]
  40c63e:	1b40      	subs	r0, r0, r5
  40c640:	4a28      	ldr	r2, [pc, #160]	; (40c6e4 <_malloc_r+0x3fc>)
  40c642:	eb00 0308 	add.w	r3, r0, r8
  40c646:	f043 0101 	orr.w	r1, r3, #1
  40c64a:	4297      	cmp	r7, r2
  40c64c:	6095      	str	r5, [r2, #8]
  40c64e:	6069      	str	r1, [r5, #4]
  40c650:	d01c      	beq.n	40c68c <_malloc_r+0x3a4>
  40c652:	f1b9 0f0f 	cmp.w	r9, #15
  40c656:	d802      	bhi.n	40c65e <_malloc_r+0x376>
  40c658:	2201      	movs	r2, #1
  40c65a:	606a      	str	r2, [r5, #4]
  40c65c:	e021      	b.n	40c6a2 <_malloc_r+0x3ba>
  40c65e:	687d      	ldr	r5, [r7, #4]
  40c660:	f1a9 090c 	sub.w	r9, r9, #12
  40c664:	f029 0907 	bic.w	r9, r9, #7
  40c668:	eb07 0309 	add.w	r3, r7, r9
  40c66c:	f005 0201 	and.w	r2, r5, #1
  40c670:	2105      	movs	r1, #5
  40c672:	ea49 0002 	orr.w	r0, r9, r2
  40c676:	f1b9 0f0f 	cmp.w	r9, #15
  40c67a:	6078      	str	r0, [r7, #4]
  40c67c:	6059      	str	r1, [r3, #4]
  40c67e:	6099      	str	r1, [r3, #8]
  40c680:	d904      	bls.n	40c68c <_malloc_r+0x3a4>
  40c682:	4630      	mov	r0, r6
  40c684:	f107 0108 	add.w	r1, r7, #8
  40c688:	f7ff fb0c 	bl	40bca4 <_free_r>
  40c68c:	4a16      	ldr	r2, [pc, #88]	; (40c6e8 <_malloc_r+0x400>)
  40c68e:	6853      	ldr	r3, [r2, #4]
  40c690:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  40c692:	6b15      	ldr	r5, [r2, #48]	; 0x30
  40c694:	428b      	cmp	r3, r1
  40c696:	bf88      	it	hi
  40c698:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  40c69a:	42ab      	cmp	r3, r5
  40c69c:	bf84      	itt	hi
  40c69e:	4d12      	ldrhi	r5, [pc, #72]	; (40c6e8 <_malloc_r+0x400>)
  40c6a0:	632b      	strhi	r3, [r5, #48]	; 0x30
  40c6a2:	4810      	ldr	r0, [pc, #64]	; (40c6e4 <_malloc_r+0x3fc>)
  40c6a4:	6882      	ldr	r2, [r0, #8]
  40c6a6:	6853      	ldr	r3, [r2, #4]
  40c6a8:	f023 0103 	bic.w	r1, r3, #3
  40c6ac:	42a1      	cmp	r1, r4
  40c6ae:	ebc4 0001 	rsb	r0, r4, r1
  40c6b2:	d301      	bcc.n	40c6b8 <_malloc_r+0x3d0>
  40c6b4:	280f      	cmp	r0, #15
  40c6b6:	dc04      	bgt.n	40c6c2 <_malloc_r+0x3da>
  40c6b8:	4630      	mov	r0, r6
  40c6ba:	f000 f886 	bl	40c7ca <__malloc_unlock>
  40c6be:	2500      	movs	r5, #0
  40c6c0:	e00d      	b.n	40c6de <_malloc_r+0x3f6>
  40c6c2:	4a08      	ldr	r2, [pc, #32]	; (40c6e4 <_malloc_r+0x3fc>)
  40c6c4:	6895      	ldr	r5, [r2, #8]
  40c6c6:	f044 0301 	orr.w	r3, r4, #1
  40c6ca:	192c      	adds	r4, r5, r4
  40c6cc:	f040 0101 	orr.w	r1, r0, #1
  40c6d0:	606b      	str	r3, [r5, #4]
  40c6d2:	6094      	str	r4, [r2, #8]
  40c6d4:	6061      	str	r1, [r4, #4]
  40c6d6:	4630      	mov	r0, r6
  40c6d8:	f000 f877 	bl	40c7ca <__malloc_unlock>
  40c6dc:	3508      	adds	r5, #8
  40c6de:	4628      	mov	r0, r5
  40c6e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c6e4:	200016a0 	.word	0x200016a0
  40c6e8:	20002364 	.word	0x20002364

0040c6ec <_mbrtowc_r>:
  40c6ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40c6f0:	4616      	mov	r6, r2
  40c6f2:	4a10      	ldr	r2, [pc, #64]	; (40c734 <_mbrtowc_r+0x48>)
  40c6f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40c6f6:	6817      	ldr	r7, [r2, #0]
  40c6f8:	4604      	mov	r4, r0
  40c6fa:	4689      	mov	r9, r1
  40c6fc:	4698      	mov	r8, r3
  40c6fe:	b946      	cbnz	r6, 40c712 <_mbrtowc_r+0x26>
  40c700:	f7ff fd54 	bl	40c1ac <__locale_charset>
  40c704:	4631      	mov	r1, r6
  40c706:	e88d 0021 	stmia.w	sp, {r0, r5}
  40c70a:	4a0b      	ldr	r2, [pc, #44]	; (40c738 <_mbrtowc_r+0x4c>)
  40c70c:	4620      	mov	r0, r4
  40c70e:	2301      	movs	r3, #1
  40c710:	e007      	b.n	40c722 <_mbrtowc_r+0x36>
  40c712:	f7ff fd4b 	bl	40c1ac <__locale_charset>
  40c716:	4649      	mov	r1, r9
  40c718:	e88d 0021 	stmia.w	sp, {r0, r5}
  40c71c:	4632      	mov	r2, r6
  40c71e:	4620      	mov	r0, r4
  40c720:	4643      	mov	r3, r8
  40c722:	47b8      	blx	r7
  40c724:	1c43      	adds	r3, r0, #1
  40c726:	d103      	bne.n	40c730 <_mbrtowc_r+0x44>
  40c728:	2300      	movs	r3, #0
  40c72a:	218a      	movs	r1, #138	; 0x8a
  40c72c:	602b      	str	r3, [r5, #0]
  40c72e:	6021      	str	r1, [r4, #0]
  40c730:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
  40c734:	20001ab0 	.word	0x20001ab0
  40c738:	0040fee6 	.word	0x0040fee6

0040c73c <mbrtowc>:
  40c73c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  40c73e:	9300      	str	r3, [sp, #0]
  40c740:	4b05      	ldr	r3, [pc, #20]	; (40c758 <mbrtowc+0x1c>)
  40c742:	4606      	mov	r6, r0
  40c744:	460d      	mov	r5, r1
  40c746:	4614      	mov	r4, r2
  40c748:	6818      	ldr	r0, [r3, #0]
  40c74a:	4631      	mov	r1, r6
  40c74c:	462a      	mov	r2, r5
  40c74e:	4623      	mov	r3, r4
  40c750:	f7ff ffcc 	bl	40c6ec <_mbrtowc_r>
  40c754:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
  40c756:	bf00      	nop
  40c758:	200011f0 	.word	0x200011f0

0040c75c <__ascii_mbtowc>:
  40c75c:	b082      	sub	sp, #8
  40c75e:	b901      	cbnz	r1, 40c762 <__ascii_mbtowc+0x6>
  40c760:	a901      	add	r1, sp, #4
  40c762:	b13a      	cbz	r2, 40c774 <__ascii_mbtowc+0x18>
  40c764:	b143      	cbz	r3, 40c778 <__ascii_mbtowc+0x1c>
  40c766:	7813      	ldrb	r3, [r2, #0]
  40c768:	600b      	str	r3, [r1, #0]
  40c76a:	7810      	ldrb	r0, [r2, #0]
  40c76c:	3000      	adds	r0, #0
  40c76e:	bf18      	it	ne
  40c770:	2001      	movne	r0, #1
  40c772:	e003      	b.n	40c77c <__ascii_mbtowc+0x20>
  40c774:	4610      	mov	r0, r2
  40c776:	e001      	b.n	40c77c <__ascii_mbtowc+0x20>
  40c778:	f06f 0001 	mvn.w	r0, #1
  40c77c:	b002      	add	sp, #8
  40c77e:	4770      	bx	lr

0040c780 <_mbtowc_r>:
  40c780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40c784:	461f      	mov	r7, r3
  40c786:	4b08      	ldr	r3, [pc, #32]	; (40c7a8 <_mbtowc_r+0x28>)
  40c788:	4606      	mov	r6, r0
  40c78a:	4689      	mov	r9, r1
  40c78c:	4690      	mov	r8, r2
  40c78e:	681c      	ldr	r4, [r3, #0]
  40c790:	f7ff fd0c 	bl	40c1ac <__locale_charset>
  40c794:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40c796:	9000      	str	r0, [sp, #0]
  40c798:	9501      	str	r5, [sp, #4]
  40c79a:	4630      	mov	r0, r6
  40c79c:	4649      	mov	r1, r9
  40c79e:	4642      	mov	r2, r8
  40c7a0:	463b      	mov	r3, r7
  40c7a2:	47a0      	blx	r4
  40c7a4:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
  40c7a8:	20001ab0 	.word	0x20001ab0

0040c7ac <memchr>:
  40c7ac:	b510      	push	{r4, lr}
  40c7ae:	b2c9      	uxtb	r1, r1
  40c7b0:	4603      	mov	r3, r0
  40c7b2:	1882      	adds	r2, r0, r2
  40c7b4:	4293      	cmp	r3, r2
  40c7b6:	4618      	mov	r0, r3
  40c7b8:	d004      	beq.n	40c7c4 <memchr+0x18>
  40c7ba:	7804      	ldrb	r4, [r0, #0]
  40c7bc:	3301      	adds	r3, #1
  40c7be:	428c      	cmp	r4, r1
  40c7c0:	d1f8      	bne.n	40c7b4 <memchr+0x8>
  40c7c2:	e000      	b.n	40c7c6 <memchr+0x1a>
  40c7c4:	2000      	movs	r0, #0
  40c7c6:	bd10      	pop	{r4, pc}

0040c7c8 <__malloc_lock>:
  40c7c8:	4770      	bx	lr

0040c7ca <__malloc_unlock>:
  40c7ca:	4770      	bx	lr

0040c7cc <_realloc_r>:
  40c7cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c7d0:	4681      	mov	r9, r0
  40c7d2:	4616      	mov	r6, r2
  40c7d4:	460c      	mov	r4, r1
  40c7d6:	b921      	cbnz	r1, 40c7e2 <_realloc_r+0x16>
  40c7d8:	4611      	mov	r1, r2
  40c7da:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c7de:	f7ff bd83 	b.w	40c2e8 <_malloc_r>
  40c7e2:	f7ff fff1 	bl	40c7c8 <__malloc_lock>
  40c7e6:	f106 070b 	add.w	r7, r6, #11
  40c7ea:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40c7ee:	2f16      	cmp	r7, #22
  40c7f0:	f1a4 0b08 	sub.w	fp, r4, #8
  40c7f4:	f025 0803 	bic.w	r8, r5, #3
  40c7f8:	d903      	bls.n	40c802 <_realloc_r+0x36>
  40c7fa:	f037 0707 	bics.w	r7, r7, #7
  40c7fe:	d501      	bpl.n	40c804 <_realloc_r+0x38>
  40c800:	e002      	b.n	40c808 <_realloc_r+0x3c>
  40c802:	2710      	movs	r7, #16
  40c804:	42b7      	cmp	r7, r6
  40c806:	d204      	bcs.n	40c812 <_realloc_r+0x46>
  40c808:	200c      	movs	r0, #12
  40c80a:	f8c9 0000 	str.w	r0, [r9]
  40c80e:	2600      	movs	r6, #0
  40c810:	e145      	b.n	40ca9e <_realloc_r+0x2d2>
  40c812:	45b8      	cmp	r8, r7
  40c814:	f280 811a 	bge.w	40ca4c <_realloc_r+0x280>
  40c818:	4aa2      	ldr	r2, [pc, #648]	; (40caa4 <_realloc_r+0x2d8>)
  40c81a:	6891      	ldr	r1, [r2, #8]
  40c81c:	eb0b 0308 	add.w	r3, fp, r8
  40c820:	428b      	cmp	r3, r1
  40c822:	d006      	beq.n	40c832 <_realloc_r+0x66>
  40c824:	6858      	ldr	r0, [r3, #4]
  40c826:	f020 0201 	bic.w	r2, r0, #1
  40c82a:	1898      	adds	r0, r3, r2
  40c82c:	6842      	ldr	r2, [r0, #4]
  40c82e:	07d0      	lsls	r0, r2, #31
  40c830:	d426      	bmi.n	40c880 <_realloc_r+0xb4>
  40c832:	685a      	ldr	r2, [r3, #4]
  40c834:	428b      	cmp	r3, r1
  40c836:	f022 0003 	bic.w	r0, r2, #3
  40c83a:	eb00 0a08 	add.w	sl, r0, r8
  40c83e:	d118      	bne.n	40c872 <_realloc_r+0xa6>
  40c840:	f107 0210 	add.w	r2, r7, #16
  40c844:	4592      	cmp	sl, r2
  40c846:	db1d      	blt.n	40c884 <_realloc_r+0xb8>
  40c848:	eb0b 0507 	add.w	r5, fp, r7
  40c84c:	ebc7 0a0a 	rsb	sl, r7, sl
  40c850:	f04a 0101 	orr.w	r1, sl, #1
  40c854:	6069      	str	r1, [r5, #4]
  40c856:	f854 2c04 	ldr.w	r2, [r4, #-4]
  40c85a:	4e92      	ldr	r6, [pc, #584]	; (40caa4 <_realloc_r+0x2d8>)
  40c85c:	f002 0301 	and.w	r3, r2, #1
  40c860:	431f      	orrs	r7, r3
  40c862:	60b5      	str	r5, [r6, #8]
  40c864:	f844 7c04 	str.w	r7, [r4, #-4]
  40c868:	4648      	mov	r0, r9
  40c86a:	f7ff ffae 	bl	40c7ca <__malloc_unlock>
  40c86e:	4626      	mov	r6, r4
  40c870:	e115      	b.n	40ca9e <_realloc_r+0x2d2>
  40c872:	45ba      	cmp	sl, r7
  40c874:	db06      	blt.n	40c884 <_realloc_r+0xb8>
  40c876:	68dd      	ldr	r5, [r3, #12]
  40c878:	689e      	ldr	r6, [r3, #8]
  40c87a:	60f5      	str	r5, [r6, #12]
  40c87c:	60ae      	str	r6, [r5, #8]
  40c87e:	e0e6      	b.n	40ca4e <_realloc_r+0x282>
  40c880:	2000      	movs	r0, #0
  40c882:	4603      	mov	r3, r0
  40c884:	07ea      	lsls	r2, r5, #31
  40c886:	f100 8091 	bmi.w	40c9ac <_realloc_r+0x1e0>
  40c88a:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40c88e:	ebc5 050b 	rsb	r5, r5, fp
  40c892:	686a      	ldr	r2, [r5, #4]
  40c894:	f022 0203 	bic.w	r2, r2, #3
  40c898:	2b00      	cmp	r3, #0
  40c89a:	d051      	beq.n	40c940 <_realloc_r+0x174>
  40c89c:	eb02 0a08 	add.w	sl, r2, r8
  40c8a0:	428b      	cmp	r3, r1
  40c8a2:	4482      	add	sl, r0
  40c8a4:	d145      	bne.n	40c932 <_realloc_r+0x166>
  40c8a6:	f107 0310 	add.w	r3, r7, #16
  40c8aa:	459a      	cmp	sl, r3
  40c8ac:	db48      	blt.n	40c940 <_realloc_r+0x174>
  40c8ae:	462e      	mov	r6, r5
  40c8b0:	68e9      	ldr	r1, [r5, #12]
  40c8b2:	f856 3f08 	ldr.w	r3, [r6, #8]!
  40c8b6:	f1a8 0204 	sub.w	r2, r8, #4
  40c8ba:	2a24      	cmp	r2, #36	; 0x24
  40c8bc:	60d9      	str	r1, [r3, #12]
  40c8be:	608b      	str	r3, [r1, #8]
  40c8c0:	d825      	bhi.n	40c90e <_realloc_r+0x142>
  40c8c2:	2a13      	cmp	r2, #19
  40c8c4:	d91b      	bls.n	40c8fe <_realloc_r+0x132>
  40c8c6:	6821      	ldr	r1, [r4, #0]
  40c8c8:	60a9      	str	r1, [r5, #8]
  40c8ca:	6863      	ldr	r3, [r4, #4]
  40c8cc:	2a1b      	cmp	r2, #27
  40c8ce:	60eb      	str	r3, [r5, #12]
  40c8d0:	d803      	bhi.n	40c8da <_realloc_r+0x10e>
  40c8d2:	f105 0010 	add.w	r0, r5, #16
  40c8d6:	3408      	adds	r4, #8
  40c8d8:	e012      	b.n	40c900 <_realloc_r+0x134>
  40c8da:	68a0      	ldr	r0, [r4, #8]
  40c8dc:	6128      	str	r0, [r5, #16]
  40c8de:	68e1      	ldr	r1, [r4, #12]
  40c8e0:	2a24      	cmp	r2, #36	; 0x24
  40c8e2:	6169      	str	r1, [r5, #20]
  40c8e4:	d003      	beq.n	40c8ee <_realloc_r+0x122>
  40c8e6:	f105 0018 	add.w	r0, r5, #24
  40c8ea:	3410      	adds	r4, #16
  40c8ec:	e008      	b.n	40c900 <_realloc_r+0x134>
  40c8ee:	6922      	ldr	r2, [r4, #16]
  40c8f0:	61aa      	str	r2, [r5, #24]
  40c8f2:	6963      	ldr	r3, [r4, #20]
  40c8f4:	f105 0020 	add.w	r0, r5, #32
  40c8f8:	61eb      	str	r3, [r5, #28]
  40c8fa:	3418      	adds	r4, #24
  40c8fc:	e000      	b.n	40c900 <_realloc_r+0x134>
  40c8fe:	4630      	mov	r0, r6
  40c900:	6821      	ldr	r1, [r4, #0]
  40c902:	6001      	str	r1, [r0, #0]
  40c904:	6862      	ldr	r2, [r4, #4]
  40c906:	6042      	str	r2, [r0, #4]
  40c908:	68a3      	ldr	r3, [r4, #8]
  40c90a:	6083      	str	r3, [r0, #8]
  40c90c:	e003      	b.n	40c916 <_realloc_r+0x14a>
  40c90e:	4630      	mov	r0, r6
  40c910:	4621      	mov	r1, r4
  40c912:	f7fd f887 	bl	409a24 <memmove>
  40c916:	19e8      	adds	r0, r5, r7
  40c918:	ebc7 0a0a 	rsb	sl, r7, sl
  40c91c:	f04a 0201 	orr.w	r2, sl, #1
  40c920:	6042      	str	r2, [r0, #4]
  40c922:	686b      	ldr	r3, [r5, #4]
  40c924:	495f      	ldr	r1, [pc, #380]	; (40caa4 <_realloc_r+0x2d8>)
  40c926:	6088      	str	r0, [r1, #8]
  40c928:	f003 0001 	and.w	r0, r3, #1
  40c92c:	4307      	orrs	r7, r0
  40c92e:	606f      	str	r7, [r5, #4]
  40c930:	e088      	b.n	40ca44 <_realloc_r+0x278>
  40c932:	45ba      	cmp	sl, r7
  40c934:	db04      	blt.n	40c940 <_realloc_r+0x174>
  40c936:	68d9      	ldr	r1, [r3, #12]
  40c938:	6898      	ldr	r0, [r3, #8]
  40c93a:	60c1      	str	r1, [r0, #12]
  40c93c:	6088      	str	r0, [r1, #8]
  40c93e:	e003      	b.n	40c948 <_realloc_r+0x17c>
  40c940:	eb02 0a08 	add.w	sl, r2, r8
  40c944:	45ba      	cmp	sl, r7
  40c946:	db31      	blt.n	40c9ac <_realloc_r+0x1e0>
  40c948:	4628      	mov	r0, r5
  40c94a:	68eb      	ldr	r3, [r5, #12]
  40c94c:	f850 1f08 	ldr.w	r1, [r0, #8]!
  40c950:	f1a8 0204 	sub.w	r2, r8, #4
  40c954:	2a24      	cmp	r2, #36	; 0x24
  40c956:	60cb      	str	r3, [r1, #12]
  40c958:	6099      	str	r1, [r3, #8]
  40c95a:	d823      	bhi.n	40c9a4 <_realloc_r+0x1d8>
  40c95c:	2a13      	cmp	r2, #19
  40c95e:	d91a      	bls.n	40c996 <_realloc_r+0x1ca>
  40c960:	6820      	ldr	r0, [r4, #0]
  40c962:	60a8      	str	r0, [r5, #8]
  40c964:	6866      	ldr	r6, [r4, #4]
  40c966:	2a1b      	cmp	r2, #27
  40c968:	60ee      	str	r6, [r5, #12]
  40c96a:	d803      	bhi.n	40c974 <_realloc_r+0x1a8>
  40c96c:	f105 0010 	add.w	r0, r5, #16
  40c970:	3408      	adds	r4, #8
  40c972:	e010      	b.n	40c996 <_realloc_r+0x1ca>
  40c974:	68a3      	ldr	r3, [r4, #8]
  40c976:	612b      	str	r3, [r5, #16]
  40c978:	68e1      	ldr	r1, [r4, #12]
  40c97a:	2a24      	cmp	r2, #36	; 0x24
  40c97c:	6169      	str	r1, [r5, #20]
  40c97e:	d003      	beq.n	40c988 <_realloc_r+0x1bc>
  40c980:	f105 0018 	add.w	r0, r5, #24
  40c984:	3410      	adds	r4, #16
  40c986:	e006      	b.n	40c996 <_realloc_r+0x1ca>
  40c988:	6922      	ldr	r2, [r4, #16]
  40c98a:	61aa      	str	r2, [r5, #24]
  40c98c:	6960      	ldr	r0, [r4, #20]
  40c98e:	3418      	adds	r4, #24
  40c990:	61e8      	str	r0, [r5, #28]
  40c992:	f105 0020 	add.w	r0, r5, #32
  40c996:	6826      	ldr	r6, [r4, #0]
  40c998:	6006      	str	r6, [r0, #0]
  40c99a:	6863      	ldr	r3, [r4, #4]
  40c99c:	6043      	str	r3, [r0, #4]
  40c99e:	68a1      	ldr	r1, [r4, #8]
  40c9a0:	6081      	str	r1, [r0, #8]
  40c9a2:	e055      	b.n	40ca50 <_realloc_r+0x284>
  40c9a4:	4621      	mov	r1, r4
  40c9a6:	f7fd f83d 	bl	409a24 <memmove>
  40c9aa:	e051      	b.n	40ca50 <_realloc_r+0x284>
  40c9ac:	4631      	mov	r1, r6
  40c9ae:	4648      	mov	r0, r9
  40c9b0:	f7ff fc9a 	bl	40c2e8 <_malloc_r>
  40c9b4:	4606      	mov	r6, r0
  40c9b6:	2800      	cmp	r0, #0
  40c9b8:	d044      	beq.n	40ca44 <_realloc_r+0x278>
  40c9ba:	f854 1c04 	ldr.w	r1, [r4, #-4]
  40c9be:	f021 0301 	bic.w	r3, r1, #1
  40c9c2:	f1a0 0208 	sub.w	r2, r0, #8
  40c9c6:	eb0b 0103 	add.w	r1, fp, r3
  40c9ca:	428a      	cmp	r2, r1
  40c9cc:	d106      	bne.n	40c9dc <_realloc_r+0x210>
  40c9ce:	f850 6c04 	ldr.w	r6, [r0, #-4]
  40c9d2:	f026 0503 	bic.w	r5, r6, #3
  40c9d6:	eb05 0a08 	add.w	sl, r5, r8
  40c9da:	e038      	b.n	40ca4e <_realloc_r+0x282>
  40c9dc:	f1a8 0204 	sub.w	r2, r8, #4
  40c9e0:	2a24      	cmp	r2, #36	; 0x24
  40c9e2:	d828      	bhi.n	40ca36 <_realloc_r+0x26a>
  40c9e4:	2a13      	cmp	r2, #19
  40c9e6:	d91e      	bls.n	40ca26 <_realloc_r+0x25a>
  40c9e8:	6823      	ldr	r3, [r4, #0]
  40c9ea:	6003      	str	r3, [r0, #0]
  40c9ec:	6861      	ldr	r1, [r4, #4]
  40c9ee:	2a1b      	cmp	r2, #27
  40c9f0:	6041      	str	r1, [r0, #4]
  40c9f2:	d804      	bhi.n	40c9fe <_realloc_r+0x232>
  40c9f4:	f100 0008 	add.w	r0, r0, #8
  40c9f8:	f104 0208 	add.w	r2, r4, #8
  40c9fc:	e014      	b.n	40ca28 <_realloc_r+0x25c>
  40c9fe:	68a0      	ldr	r0, [r4, #8]
  40ca00:	60b0      	str	r0, [r6, #8]
  40ca02:	68e3      	ldr	r3, [r4, #12]
  40ca04:	2a24      	cmp	r2, #36	; 0x24
  40ca06:	60f3      	str	r3, [r6, #12]
  40ca08:	d004      	beq.n	40ca14 <_realloc_r+0x248>
  40ca0a:	f106 0010 	add.w	r0, r6, #16
  40ca0e:	f104 0210 	add.w	r2, r4, #16
  40ca12:	e009      	b.n	40ca28 <_realloc_r+0x25c>
  40ca14:	6922      	ldr	r2, [r4, #16]
  40ca16:	6132      	str	r2, [r6, #16]
  40ca18:	6961      	ldr	r1, [r4, #20]
  40ca1a:	f106 0018 	add.w	r0, r6, #24
  40ca1e:	6171      	str	r1, [r6, #20]
  40ca20:	f104 0218 	add.w	r2, r4, #24
  40ca24:	e000      	b.n	40ca28 <_realloc_r+0x25c>
  40ca26:	4622      	mov	r2, r4
  40ca28:	6813      	ldr	r3, [r2, #0]
  40ca2a:	6003      	str	r3, [r0, #0]
  40ca2c:	6851      	ldr	r1, [r2, #4]
  40ca2e:	6041      	str	r1, [r0, #4]
  40ca30:	6892      	ldr	r2, [r2, #8]
  40ca32:	6082      	str	r2, [r0, #8]
  40ca34:	e002      	b.n	40ca3c <_realloc_r+0x270>
  40ca36:	4621      	mov	r1, r4
  40ca38:	f7fc fff4 	bl	409a24 <memmove>
  40ca3c:	4648      	mov	r0, r9
  40ca3e:	4621      	mov	r1, r4
  40ca40:	f7ff f930 	bl	40bca4 <_free_r>
  40ca44:	4648      	mov	r0, r9
  40ca46:	f7ff fec0 	bl	40c7ca <__malloc_unlock>
  40ca4a:	e028      	b.n	40ca9e <_realloc_r+0x2d2>
  40ca4c:	46c2      	mov	sl, r8
  40ca4e:	465d      	mov	r5, fp
  40ca50:	ebc7 000a 	rsb	r0, r7, sl
  40ca54:	280f      	cmp	r0, #15
  40ca56:	686a      	ldr	r2, [r5, #4]
  40ca58:	d911      	bls.n	40ca7e <_realloc_r+0x2b2>
  40ca5a:	19e9      	adds	r1, r5, r7
  40ca5c:	f002 0601 	and.w	r6, r2, #1
  40ca60:	4337      	orrs	r7, r6
  40ca62:	f040 0301 	orr.w	r3, r0, #1
  40ca66:	1808      	adds	r0, r1, r0
  40ca68:	606f      	str	r7, [r5, #4]
  40ca6a:	604b      	str	r3, [r1, #4]
  40ca6c:	6842      	ldr	r2, [r0, #4]
  40ca6e:	f042 0601 	orr.w	r6, r2, #1
  40ca72:	6046      	str	r6, [r0, #4]
  40ca74:	3108      	adds	r1, #8
  40ca76:	4648      	mov	r0, r9
  40ca78:	f7ff f914 	bl	40bca4 <_free_r>
  40ca7c:	e00a      	b.n	40ca94 <_realloc_r+0x2c8>
  40ca7e:	f002 0601 	and.w	r6, r2, #1
  40ca82:	eb05 010a 	add.w	r1, r5, sl
  40ca86:	ea4a 0306 	orr.w	r3, sl, r6
  40ca8a:	606b      	str	r3, [r5, #4]
  40ca8c:	6848      	ldr	r0, [r1, #4]
  40ca8e:	f040 0201 	orr.w	r2, r0, #1
  40ca92:	604a      	str	r2, [r1, #4]
  40ca94:	4648      	mov	r0, r9
  40ca96:	f7ff fe98 	bl	40c7ca <__malloc_unlock>
  40ca9a:	f105 0608 	add.w	r6, r5, #8
  40ca9e:	4630      	mov	r0, r6
  40caa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40caa4:	200016a0 	.word	0x200016a0

0040caa8 <lflush>:
  40caa8:	8983      	ldrh	r3, [r0, #12]
  40caaa:	f003 0109 	and.w	r1, r3, #9
  40caae:	2909      	cmp	r1, #9
  40cab0:	d101      	bne.n	40cab6 <lflush+0xe>
  40cab2:	f7fe beff 	b.w	40b8b4 <fflush>
  40cab6:	2000      	movs	r0, #0
  40cab8:	4770      	bx	lr

0040caba <__srefill_r>:
  40caba:	b570      	push	{r4, r5, r6, lr}
  40cabc:	460c      	mov	r4, r1
  40cabe:	4605      	mov	r5, r0
  40cac0:	b118      	cbz	r0, 40caca <__srefill_r+0x10>
  40cac2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40cac4:	b90b      	cbnz	r3, 40caca <__srefill_r+0x10>
  40cac6:	f7fe ff51 	bl	40b96c <__sinit>
  40caca:	89a0      	ldrh	r0, [r4, #12]
  40cacc:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  40cad0:	b211      	sxth	r1, r2
  40cad2:	b931      	cbnz	r1, 40cae2 <__srefill_r+0x28>
  40cad4:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
  40cad8:	6e60      	ldr	r0, [r4, #100]	; 0x64
  40cada:	81a3      	strh	r3, [r4, #12]
  40cadc:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
  40cae0:	6662      	str	r2, [r4, #100]	; 0x64
  40cae2:	89a3      	ldrh	r3, [r4, #12]
  40cae4:	f003 0020 	and.w	r0, r3, #32
  40cae8:	2100      	movs	r1, #0
  40caea:	b202      	sxth	r2, r0
  40caec:	6061      	str	r1, [r4, #4]
  40caee:	2a00      	cmp	r2, #0
  40caf0:	d152      	bne.n	40cb98 <__srefill_r+0xde>
  40caf2:	f003 0104 	and.w	r1, r3, #4
  40caf6:	b208      	sxth	r0, r1
  40caf8:	b9d8      	cbnz	r0, 40cb32 <__srefill_r+0x78>
  40cafa:	f003 0010 	and.w	r0, r3, #16
  40cafe:	b202      	sxth	r2, r0
  40cb00:	b912      	cbnz	r2, 40cb08 <__srefill_r+0x4e>
  40cb02:	2109      	movs	r1, #9
  40cb04:	6029      	str	r1, [r5, #0]
  40cb06:	e044      	b.n	40cb92 <__srefill_r+0xd8>
  40cb08:	f003 0308 	and.w	r3, r3, #8
  40cb0c:	b219      	sxth	r1, r3
  40cb0e:	b159      	cbz	r1, 40cb28 <__srefill_r+0x6e>
  40cb10:	4628      	mov	r0, r5
  40cb12:	4621      	mov	r1, r4
  40cb14:	f7fe fe36 	bl	40b784 <_fflush_r>
  40cb18:	2800      	cmp	r0, #0
  40cb1a:	d13d      	bne.n	40cb98 <__srefill_r+0xde>
  40cb1c:	89a6      	ldrh	r6, [r4, #12]
  40cb1e:	60a0      	str	r0, [r4, #8]
  40cb20:	f026 0208 	bic.w	r2, r6, #8
  40cb24:	81a2      	strh	r2, [r4, #12]
  40cb26:	61a0      	str	r0, [r4, #24]
  40cb28:	89a0      	ldrh	r0, [r4, #12]
  40cb2a:	f040 0304 	orr.w	r3, r0, #4
  40cb2e:	81a3      	strh	r3, [r4, #12]
  40cb30:	e010      	b.n	40cb54 <__srefill_r+0x9a>
  40cb32:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40cb34:	b171      	cbz	r1, 40cb54 <__srefill_r+0x9a>
  40cb36:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40cb3a:	4299      	cmp	r1, r3
  40cb3c:	d002      	beq.n	40cb44 <__srefill_r+0x8a>
  40cb3e:	4628      	mov	r0, r5
  40cb40:	f7ff f8b0 	bl	40bca4 <_free_r>
  40cb44:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40cb46:	2000      	movs	r0, #0
  40cb48:	6320      	str	r0, [r4, #48]	; 0x30
  40cb4a:	6062      	str	r2, [r4, #4]
  40cb4c:	b112      	cbz	r2, 40cb54 <__srefill_r+0x9a>
  40cb4e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
  40cb50:	6021      	str	r1, [r4, #0]
  40cb52:	bd70      	pop	{r4, r5, r6, pc}
  40cb54:	6921      	ldr	r1, [r4, #16]
  40cb56:	b919      	cbnz	r1, 40cb60 <__srefill_r+0xa6>
  40cb58:	4628      	mov	r0, r5
  40cb5a:	4621      	mov	r1, r4
  40cb5c:	f7ff fb48 	bl	40c1f0 <__smakebuf_r>
  40cb60:	89a6      	ldrh	r6, [r4, #12]
  40cb62:	07b3      	lsls	r3, r6, #30
  40cb64:	d004      	beq.n	40cb70 <__srefill_r+0xb6>
  40cb66:	4a0f      	ldr	r2, [pc, #60]	; (40cba4 <__srefill_r+0xea>)
  40cb68:	490f      	ldr	r1, [pc, #60]	; (40cba8 <__srefill_r+0xee>)
  40cb6a:	6810      	ldr	r0, [r2, #0]
  40cb6c:	f7ff faab 	bl	40c0c6 <_fwalk>
  40cb70:	6922      	ldr	r2, [r4, #16]
  40cb72:	6a26      	ldr	r6, [r4, #32]
  40cb74:	6022      	str	r2, [r4, #0]
  40cb76:	4628      	mov	r0, r5
  40cb78:	69e1      	ldr	r1, [r4, #28]
  40cb7a:	6963      	ldr	r3, [r4, #20]
  40cb7c:	47b0      	blx	r6
  40cb7e:	2800      	cmp	r0, #0
  40cb80:	6060      	str	r0, [r4, #4]
  40cb82:	dc0c      	bgt.n	40cb9e <__srefill_r+0xe4>
  40cb84:	89a3      	ldrh	r3, [r4, #12]
  40cb86:	d102      	bne.n	40cb8e <__srefill_r+0xd4>
  40cb88:	f043 0220 	orr.w	r2, r3, #32
  40cb8c:	e003      	b.n	40cb96 <__srefill_r+0xdc>
  40cb8e:	2000      	movs	r0, #0
  40cb90:	6060      	str	r0, [r4, #4]
  40cb92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
  40cb96:	81a2      	strh	r2, [r4, #12]
  40cb98:	f04f 30ff 	mov.w	r0, #4294967295
  40cb9c:	bd70      	pop	{r4, r5, r6, pc}
  40cb9e:	2000      	movs	r0, #0
  40cba0:	bd70      	pop	{r4, r5, r6, pc}
  40cba2:	bf00      	nop
  40cba4:	0040fd54 	.word	0x0040fd54
  40cba8:	0040caa9 	.word	0x0040caa9

0040cbac <_sbrk_r>:
  40cbac:	b538      	push	{r3, r4, r5, lr}
  40cbae:	4c06      	ldr	r4, [pc, #24]	; (40cbc8 <_sbrk_r+0x1c>)
  40cbb0:	2300      	movs	r3, #0
  40cbb2:	4605      	mov	r5, r0
  40cbb4:	4608      	mov	r0, r1
  40cbb6:	6023      	str	r3, [r4, #0]
  40cbb8:	f7f7 fe74 	bl	4048a4 <_sbrk>
  40cbbc:	1c43      	adds	r3, r0, #1
  40cbbe:	d102      	bne.n	40cbc6 <_sbrk_r+0x1a>
  40cbc0:	6821      	ldr	r1, [r4, #0]
  40cbc2:	b101      	cbz	r1, 40cbc6 <_sbrk_r+0x1a>
  40cbc4:	6029      	str	r1, [r5, #0]
  40cbc6:	bd38      	pop	{r3, r4, r5, pc}
  40cbc8:	20002cac 	.word	0x20002cac

0040cbcc <__sccl>:
  40cbcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40cbce:	780b      	ldrb	r3, [r1, #0]
  40cbd0:	2b5e      	cmp	r3, #94	; 0x5e
  40cbd2:	d002      	beq.n	40cbda <__sccl+0xe>
  40cbd4:	3101      	adds	r1, #1
  40cbd6:	2400      	movs	r4, #0
  40cbd8:	e002      	b.n	40cbe0 <__sccl+0x14>
  40cbda:	784b      	ldrb	r3, [r1, #1]
  40cbdc:	2401      	movs	r4, #1
  40cbde:	3102      	adds	r1, #2
  40cbe0:	2200      	movs	r2, #0
  40cbe2:	5484      	strb	r4, [r0, r2]
  40cbe4:	3201      	adds	r2, #1
  40cbe6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
  40cbea:	d1fa      	bne.n	40cbe2 <__sccl+0x16>
  40cbec:	b90b      	cbnz	r3, 40cbf2 <__sccl+0x26>
  40cbee:	1e4a      	subs	r2, r1, #1
  40cbf0:	e01a      	b.n	40cc28 <__sccl+0x5c>
  40cbf2:	f1c4 0701 	rsb	r7, r4, #1
  40cbf6:	b2fe      	uxtb	r6, r7
  40cbf8:	54c6      	strb	r6, [r0, r3]
  40cbfa:	460a      	mov	r2, r1
  40cbfc:	4611      	mov	r1, r2
  40cbfe:	f811 4b01 	ldrb.w	r4, [r1], #1
  40cc02:	2c2d      	cmp	r4, #45	; 0x2d
  40cc04:	d004      	beq.n	40cc10 <__sccl+0x44>
  40cc06:	2c5d      	cmp	r4, #93	; 0x5d
  40cc08:	d00d      	beq.n	40cc26 <__sccl+0x5a>
  40cc0a:	b16c      	cbz	r4, 40cc28 <__sccl+0x5c>
  40cc0c:	4623      	mov	r3, r4
  40cc0e:	e7f2      	b.n	40cbf6 <__sccl+0x2a>
  40cc10:	7855      	ldrb	r5, [r2, #1]
  40cc12:	2d5d      	cmp	r5, #93	; 0x5d
  40cc14:	d0fa      	beq.n	40cc0c <__sccl+0x40>
  40cc16:	429d      	cmp	r5, r3
  40cc18:	dbf8      	blt.n	40cc0c <__sccl+0x40>
  40cc1a:	3202      	adds	r2, #2
  40cc1c:	3301      	adds	r3, #1
  40cc1e:	42ab      	cmp	r3, r5
  40cc20:	54c6      	strb	r6, [r0, r3]
  40cc22:	dbfb      	blt.n	40cc1c <__sccl+0x50>
  40cc24:	e7ea      	b.n	40cbfc <__sccl+0x30>
  40cc26:	460a      	mov	r2, r1
  40cc28:	4610      	mov	r0, r2
  40cc2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0040cc2c <__sread>:
  40cc2c:	b510      	push	{r4, lr}
  40cc2e:	460c      	mov	r4, r1
  40cc30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cc34:	f001 f8c2 	bl	40ddbc <_read_r>
  40cc38:	2800      	cmp	r0, #0
  40cc3a:	db03      	blt.n	40cc44 <__sread+0x18>
  40cc3c:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40cc3e:	1813      	adds	r3, r2, r0
  40cc40:	6523      	str	r3, [r4, #80]	; 0x50
  40cc42:	bd10      	pop	{r4, pc}
  40cc44:	89a3      	ldrh	r3, [r4, #12]
  40cc46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
  40cc4a:	81a1      	strh	r1, [r4, #12]
  40cc4c:	bd10      	pop	{r4, pc}

0040cc4e <__seofread>:
  40cc4e:	2000      	movs	r0, #0
  40cc50:	4770      	bx	lr

0040cc52 <__swrite>:
  40cc52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cc56:	461d      	mov	r5, r3
  40cc58:	898b      	ldrh	r3, [r1, #12]
  40cc5a:	460c      	mov	r4, r1
  40cc5c:	f403 7180 	and.w	r1, r3, #256	; 0x100
  40cc60:	4616      	mov	r6, r2
  40cc62:	b20a      	sxth	r2, r1
  40cc64:	4607      	mov	r7, r0
  40cc66:	b12a      	cbz	r2, 40cc74 <__swrite+0x22>
  40cc68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cc6c:	2200      	movs	r2, #0
  40cc6e:	2302      	movs	r3, #2
  40cc70:	f001 f892 	bl	40dd98 <_lseek_r>
  40cc74:	89a0      	ldrh	r0, [r4, #12]
  40cc76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cc7a:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
  40cc7e:	81a3      	strh	r3, [r4, #12]
  40cc80:	4638      	mov	r0, r7
  40cc82:	4632      	mov	r2, r6
  40cc84:	462b      	mov	r3, r5
  40cc86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40cc8a:	f000 bff7 	b.w	40dc7c <_write_r>

0040cc8e <__sseek>:
  40cc8e:	b510      	push	{r4, lr}
  40cc90:	460c      	mov	r4, r1
  40cc92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cc96:	f001 f87f 	bl	40dd98 <_lseek_r>
  40cc9a:	1c43      	adds	r3, r0, #1
  40cc9c:	89a3      	ldrh	r3, [r4, #12]
  40cc9e:	d103      	bne.n	40cca8 <__sseek+0x1a>
  40cca0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  40cca4:	81a2      	strh	r2, [r4, #12]
  40cca6:	bd10      	pop	{r4, pc}
  40cca8:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
  40ccac:	81a1      	strh	r1, [r4, #12]
  40ccae:	6520      	str	r0, [r4, #80]	; 0x50
  40ccb0:	bd10      	pop	{r4, pc}

0040ccb2 <__sclose>:
  40ccb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40ccb6:	f000 bff3 	b.w	40dca0 <_close_r>
	...

0040ccbc <_strtoll_r>:
  40ccbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ccc0:	4698      	mov	r8, r3
  40ccc2:	b089      	sub	sp, #36	; 0x24
  40ccc4:	4b60      	ldr	r3, [pc, #384]	; (40ce48 <_strtoll_r+0x18c>)
  40ccc6:	9007      	str	r0, [sp, #28]
  40ccc8:	6818      	ldr	r0, [r3, #0]
  40ccca:	9104      	str	r1, [sp, #16]
  40cccc:	4694      	mov	ip, r2
  40ccce:	9005      	str	r0, [sp, #20]
  40ccd0:	460e      	mov	r6, r1
  40ccd2:	9c05      	ldr	r4, [sp, #20]
  40ccd4:	f816 7b01 	ldrb.w	r7, [r6], #1
  40ccd8:	19e2      	adds	r2, r4, r7
  40ccda:	4631      	mov	r1, r6
  40ccdc:	f892 a001 	ldrb.w	sl, [r2, #1]
  40cce0:	f00a 0508 	and.w	r5, sl, #8
  40cce4:	b2eb      	uxtb	r3, r5
  40cce6:	2b00      	cmp	r3, #0
  40cce8:	d1f2      	bne.n	40ccd0 <_strtoll_r+0x14>
  40ccea:	2f2d      	cmp	r7, #45	; 0x2d
  40ccec:	d104      	bne.n	40ccf8 <_strtoll_r+0x3c>
  40ccee:	f816 7b01 	ldrb.w	r7, [r6], #1
  40ccf2:	f04f 0a01 	mov.w	sl, #1
  40ccf6:	e006      	b.n	40cd06 <_strtoll_r+0x4a>
  40ccf8:	2f2b      	cmp	r7, #43	; 0x2b
  40ccfa:	bf08      	it	eq
  40ccfc:	4636      	moveq	r6, r6
  40ccfe:	469a      	mov	sl, r3
  40cd00:	bf08      	it	eq
  40cd02:	f816 7b01 	ldrbeq.w	r7, [r6], #1
  40cd06:	f1b8 0f00 	cmp.w	r8, #0
  40cd0a:	f000 8092 	beq.w	40ce32 <_strtoll_r+0x176>
  40cd0e:	f1b8 0f10 	cmp.w	r8, #16
  40cd12:	d108      	bne.n	40cd26 <_strtoll_r+0x6a>
  40cd14:	2f30      	cmp	r7, #48	; 0x30
  40cd16:	d106      	bne.n	40cd26 <_strtoll_r+0x6a>
  40cd18:	7837      	ldrb	r7, [r6, #0]
  40cd1a:	2f78      	cmp	r7, #120	; 0x78
  40cd1c:	d17e      	bne.n	40ce1c <_strtoll_r+0x160>
  40cd1e:	7877      	ldrb	r7, [r6, #1]
  40cd20:	f04f 0810 	mov.w	r8, #16
  40cd24:	3602      	adds	r6, #2
  40cd26:	f1ba 0f00 	cmp.w	sl, #0
  40cd2a:	d003      	beq.n	40cd34 <_strtoll_r+0x78>
  40cd2c:	2400      	movs	r4, #0
  40cd2e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  40cd32:	e003      	b.n	40cd3c <_strtoll_r+0x80>
  40cd34:	f04f 34ff 	mov.w	r4, #4294967295
  40cd38:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40cd3c:	ea4f 7be8 	mov.w	fp, r8, asr #31
  40cd40:	4620      	mov	r0, r4
  40cd42:	4629      	mov	r1, r5
  40cd44:	4642      	mov	r2, r8
  40cd46:	465b      	mov	r3, fp
  40cd48:	f8cd c004 	str.w	ip, [sp, #4]
  40cd4c:	f001 f848 	bl	40dde0 <__aeabi_uldivmod>
  40cd50:	465b      	mov	r3, fp
  40cd52:	9206      	str	r2, [sp, #24]
  40cd54:	4620      	mov	r0, r4
  40cd56:	4642      	mov	r2, r8
  40cd58:	4629      	mov	r1, r5
  40cd5a:	f001 f841 	bl	40dde0 <__aeabi_uldivmod>
  40cd5e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40cd62:	9103      	str	r1, [sp, #12]
  40cd64:	46c1      	mov	r9, r8
  40cd66:	9002      	str	r0, [sp, #8]
  40cd68:	2100      	movs	r1, #0
  40cd6a:	2200      	movs	r2, #0
  40cd6c:	2300      	movs	r3, #0
  40cd6e:	9805      	ldr	r0, [sp, #20]
  40cd70:	19c4      	adds	r4, r0, r7
  40cd72:	7860      	ldrb	r0, [r4, #1]
  40cd74:	f000 0404 	and.w	r4, r0, #4
  40cd78:	b2e4      	uxtb	r4, r4
  40cd7a:	b10c      	cbz	r4, 40cd80 <_strtoll_r+0xc4>
  40cd7c:	3f30      	subs	r7, #48	; 0x30
  40cd7e:	e007      	b.n	40cd90 <_strtoll_r+0xd4>
  40cd80:	f010 0003 	ands.w	r0, r0, #3
  40cd84:	d026      	beq.n	40cdd4 <_strtoll_r+0x118>
  40cd86:	2801      	cmp	r0, #1
  40cd88:	bf14      	ite	ne
  40cd8a:	2057      	movne	r0, #87	; 0x57
  40cd8c:	2037      	moveq	r0, #55	; 0x37
  40cd8e:	1a3f      	subs	r7, r7, r0
  40cd90:	4547      	cmp	r7, r8
  40cd92:	da1f      	bge.n	40cdd4 <_strtoll_r+0x118>
  40cd94:	1c4c      	adds	r4, r1, #1
  40cd96:	d01a      	beq.n	40cdce <_strtoll_r+0x112>
  40cd98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40cd9c:	4299      	cmp	r1, r3
  40cd9e:	bf08      	it	eq
  40cda0:	4290      	cmpeq	r0, r2
  40cda2:	d312      	bcc.n	40cdca <_strtoll_r+0x10e>
  40cda4:	428b      	cmp	r3, r1
  40cda6:	bf08      	it	eq
  40cda8:	4282      	cmpeq	r2, r0
  40cdaa:	d102      	bne.n	40cdb2 <_strtoll_r+0xf6>
  40cdac:	9906      	ldr	r1, [sp, #24]
  40cdae:	428f      	cmp	r7, r1
  40cdb0:	dc0b      	bgt.n	40cdca <_strtoll_r+0x10e>
  40cdb2:	fb02 f40b 	mul.w	r4, r2, fp
  40cdb6:	fb09 4003 	mla	r0, r9, r3, r4
  40cdba:	fba2 2309 	umull	r2, r3, r2, r9
  40cdbe:	19d2      	adds	r2, r2, r7
  40cdc0:	4403      	add	r3, r0
  40cdc2:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
  40cdc6:	2101      	movs	r1, #1
  40cdc8:	e001      	b.n	40cdce <_strtoll_r+0x112>
  40cdca:	f04f 31ff 	mov.w	r1, #4294967295
  40cdce:	f816 7b01 	ldrb.w	r7, [r6], #1
  40cdd2:	e7cc      	b.n	40cd6e <_strtoll_r+0xb2>
  40cdd4:	1c48      	adds	r0, r1, #1
  40cdd6:	d111      	bne.n	40cdfc <_strtoll_r+0x140>
  40cdd8:	f1ba 0f00 	cmp.w	sl, #0
  40cddc:	d003      	beq.n	40cde6 <_strtoll_r+0x12a>
  40cdde:	2200      	movs	r2, #0
  40cde0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  40cde4:	e003      	b.n	40cdee <_strtoll_r+0x132>
  40cde6:	f04f 32ff 	mov.w	r2, #4294967295
  40cdea:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40cdee:	9c07      	ldr	r4, [sp, #28]
  40cdf0:	2022      	movs	r0, #34	; 0x22
  40cdf2:	6020      	str	r0, [r4, #0]
  40cdf4:	f1bc 0f00 	cmp.w	ip, #0
  40cdf8:	d10a      	bne.n	40ce10 <_strtoll_r+0x154>
  40cdfa:	e020      	b.n	40ce3e <_strtoll_r+0x182>
  40cdfc:	f1ba 0f00 	cmp.w	sl, #0
  40ce00:	d002      	beq.n	40ce08 <_strtoll_r+0x14c>
  40ce02:	4252      	negs	r2, r2
  40ce04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40ce08:	f1bc 0f00 	cmp.w	ip, #0
  40ce0c:	d017      	beq.n	40ce3e <_strtoll_r+0x182>
  40ce0e:	b109      	cbz	r1, 40ce14 <_strtoll_r+0x158>
  40ce10:	3e01      	subs	r6, #1
  40ce12:	9604      	str	r6, [sp, #16]
  40ce14:	9c04      	ldr	r4, [sp, #16]
  40ce16:	f8cc 4000 	str.w	r4, [ip]
  40ce1a:	e010      	b.n	40ce3e <_strtoll_r+0x182>
  40ce1c:	2f58      	cmp	r7, #88	; 0x58
  40ce1e:	f43f af7e 	beq.w	40cd1e <_strtoll_r+0x62>
  40ce22:	2730      	movs	r7, #48	; 0x30
  40ce24:	f1b8 0f00 	cmp.w	r8, #0
  40ce28:	f47f af7d 	bne.w	40cd26 <_strtoll_r+0x6a>
  40ce2c:	f04f 0808 	mov.w	r8, #8
  40ce30:	e779      	b.n	40cd26 <_strtoll_r+0x6a>
  40ce32:	2f30      	cmp	r7, #48	; 0x30
  40ce34:	f43f af70 	beq.w	40cd18 <_strtoll_r+0x5c>
  40ce38:	f04f 080a 	mov.w	r8, #10
  40ce3c:	e773      	b.n	40cd26 <_strtoll_r+0x6a>
  40ce3e:	4610      	mov	r0, r2
  40ce40:	4619      	mov	r1, r3
  40ce42:	b009      	add	sp, #36	; 0x24
  40ce44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce48:	20001620 	.word	0x20001620

0040ce4c <_strtoul_r>:
  40ce4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ce50:	9001      	str	r0, [sp, #4]
  40ce52:	483c      	ldr	r0, [pc, #240]	; (40cf44 <_strtoul_r+0xf8>)
  40ce54:	f8d0 9000 	ldr.w	r9, [r0]
  40ce58:	4608      	mov	r0, r1
  40ce5a:	4604      	mov	r4, r0
  40ce5c:	f814 5b01 	ldrb.w	r5, [r4], #1
  40ce60:	eb09 0605 	add.w	r6, r9, r5
  40ce64:	4620      	mov	r0, r4
  40ce66:	7877      	ldrb	r7, [r6, #1]
  40ce68:	f007 0608 	and.w	r6, r7, #8
  40ce6c:	b2f7      	uxtb	r7, r6
  40ce6e:	2f00      	cmp	r7, #0
  40ce70:	d1f3      	bne.n	40ce5a <_strtoul_r+0xe>
  40ce72:	2d2d      	cmp	r5, #45	; 0x2d
  40ce74:	d103      	bne.n	40ce7e <_strtoul_r+0x32>
  40ce76:	f814 5b01 	ldrb.w	r5, [r4], #1
  40ce7a:	2701      	movs	r7, #1
  40ce7c:	e004      	b.n	40ce88 <_strtoul_r+0x3c>
  40ce7e:	2d2b      	cmp	r5, #43	; 0x2b
  40ce80:	bf04      	itt	eq
  40ce82:	4624      	moveq	r4, r4
  40ce84:	f814 5b01 	ldrbeq.w	r5, [r4], #1
  40ce88:	2b00      	cmp	r3, #0
  40ce8a:	d055      	beq.n	40cf38 <_strtoul_r+0xec>
  40ce8c:	2b10      	cmp	r3, #16
  40ce8e:	d107      	bne.n	40cea0 <_strtoul_r+0x54>
  40ce90:	2d30      	cmp	r5, #48	; 0x30
  40ce92:	d105      	bne.n	40cea0 <_strtoul_r+0x54>
  40ce94:	7825      	ldrb	r5, [r4, #0]
  40ce96:	2d78      	cmp	r5, #120	; 0x78
  40ce98:	d147      	bne.n	40cf2a <_strtoul_r+0xde>
  40ce9a:	7865      	ldrb	r5, [r4, #1]
  40ce9c:	2310      	movs	r3, #16
  40ce9e:	3402      	adds	r4, #2
  40cea0:	f04f 3aff 	mov.w	sl, #4294967295
  40cea4:	fbba faf3 	udiv	sl, sl, r3
  40cea8:	fb03 f00a 	mul.w	r0, r3, sl
  40ceac:	2600      	movs	r6, #0
  40ceae:	ea6f 0800 	mvn.w	r8, r0
  40ceb2:	4630      	mov	r0, r6
  40ceb4:	eb09 0c05 	add.w	ip, r9, r5
  40ceb8:	f89c c001 	ldrb.w	ip, [ip, #1]
  40cebc:	f00c 0b04 	and.w	fp, ip, #4
  40cec0:	fa5f fb8b 	uxtb.w	fp, fp
  40cec4:	f1bb 0f00 	cmp.w	fp, #0
  40cec8:	d001      	beq.n	40cece <_strtoul_r+0x82>
  40ceca:	3d30      	subs	r5, #48	; 0x30
  40cecc:	e00b      	b.n	40cee6 <_strtoul_r+0x9a>
  40cece:	f01c 0c03 	ands.w	ip, ip, #3
  40ced2:	d01b      	beq.n	40cf0c <_strtoul_r+0xc0>
  40ced4:	f1bc 0f01 	cmp.w	ip, #1
  40ced8:	bf14      	ite	ne
  40ceda:	f04f 0c57 	movne.w	ip, #87	; 0x57
  40cede:	f04f 0c37 	moveq.w	ip, #55	; 0x37
  40cee2:	ebcc 0505 	rsb	r5, ip, r5
  40cee6:	429d      	cmp	r5, r3
  40cee8:	da10      	bge.n	40cf0c <_strtoul_r+0xc0>
  40ceea:	f1b6 3fff 	cmp.w	r6, #4294967295
  40ceee:	d00a      	beq.n	40cf06 <_strtoul_r+0xba>
  40cef0:	4550      	cmp	r0, sl
  40cef2:	d806      	bhi.n	40cf02 <_strtoul_r+0xb6>
  40cef4:	d101      	bne.n	40cefa <_strtoul_r+0xae>
  40cef6:	4545      	cmp	r5, r8
  40cef8:	dc03      	bgt.n	40cf02 <_strtoul_r+0xb6>
  40cefa:	fb03 5000 	mla	r0, r3, r0, r5
  40cefe:	2601      	movs	r6, #1
  40cf00:	e001      	b.n	40cf06 <_strtoul_r+0xba>
  40cf02:	f04f 36ff 	mov.w	r6, #4294967295
  40cf06:	f814 5b01 	ldrb.w	r5, [r4], #1
  40cf0a:	e7d3      	b.n	40ceb4 <_strtoul_r+0x68>
  40cf0c:	1c73      	adds	r3, r6, #1
  40cf0e:	d105      	bne.n	40cf1c <_strtoul_r+0xd0>
  40cf10:	9901      	ldr	r1, [sp, #4]
  40cf12:	2322      	movs	r3, #34	; 0x22
  40cf14:	600b      	str	r3, [r1, #0]
  40cf16:	4630      	mov	r0, r6
  40cf18:	b922      	cbnz	r2, 40cf24 <_strtoul_r+0xd8>
  40cf1a:	e011      	b.n	40cf40 <_strtoul_r+0xf4>
  40cf1c:	b107      	cbz	r7, 40cf20 <_strtoul_r+0xd4>
  40cf1e:	4240      	negs	r0, r0
  40cf20:	b172      	cbz	r2, 40cf40 <_strtoul_r+0xf4>
  40cf22:	b106      	cbz	r6, 40cf26 <_strtoul_r+0xda>
  40cf24:	1e61      	subs	r1, r4, #1
  40cf26:	6011      	str	r1, [r2, #0]
  40cf28:	e00a      	b.n	40cf40 <_strtoul_r+0xf4>
  40cf2a:	2d58      	cmp	r5, #88	; 0x58
  40cf2c:	d0b5      	beq.n	40ce9a <_strtoul_r+0x4e>
  40cf2e:	2530      	movs	r5, #48	; 0x30
  40cf30:	2b00      	cmp	r3, #0
  40cf32:	d1b5      	bne.n	40cea0 <_strtoul_r+0x54>
  40cf34:	2308      	movs	r3, #8
  40cf36:	e7b3      	b.n	40cea0 <_strtoul_r+0x54>
  40cf38:	2d30      	cmp	r5, #48	; 0x30
  40cf3a:	d0ab      	beq.n	40ce94 <_strtoul_r+0x48>
  40cf3c:	230a      	movs	r3, #10
  40cf3e:	e7af      	b.n	40cea0 <_strtoul_r+0x54>
  40cf40:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf44:	20001620 	.word	0x20001620

0040cf48 <strtoul>:
  40cf48:	b530      	push	{r4, r5, lr}
  40cf4a:	4613      	mov	r3, r2
  40cf4c:	4a04      	ldr	r2, [pc, #16]	; (40cf60 <strtoul+0x18>)
  40cf4e:	4605      	mov	r5, r0
  40cf50:	460c      	mov	r4, r1
  40cf52:	6810      	ldr	r0, [r2, #0]
  40cf54:	4629      	mov	r1, r5
  40cf56:	4622      	mov	r2, r4
  40cf58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40cf5c:	f7ff bf76 	b.w	40ce4c <_strtoul_r>
  40cf60:	200011f0 	.word	0x200011f0

0040cf64 <_strtoull_r>:
  40cf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cf68:	461e      	mov	r6, r3
  40cf6a:	b087      	sub	sp, #28
  40cf6c:	4b54      	ldr	r3, [pc, #336]	; (40d0c0 <_strtoull_r+0x15c>)
  40cf6e:	9005      	str	r0, [sp, #20]
  40cf70:	6818      	ldr	r0, [r3, #0]
  40cf72:	468a      	mov	sl, r1
  40cf74:	4693      	mov	fp, r2
  40cf76:	9003      	str	r0, [sp, #12]
  40cf78:	460c      	mov	r4, r1
  40cf7a:	9a03      	ldr	r2, [sp, #12]
  40cf7c:	f814 5b01 	ldrb.w	r5, [r4], #1
  40cf80:	1957      	adds	r7, r2, r5
  40cf82:	4621      	mov	r1, r4
  40cf84:	f897 9001 	ldrb.w	r9, [r7, #1]
  40cf88:	f009 0308 	and.w	r3, r9, #8
  40cf8c:	b2d8      	uxtb	r0, r3
  40cf8e:	2800      	cmp	r0, #0
  40cf90:	d1f2      	bne.n	40cf78 <_strtoull_r+0x14>
  40cf92:	2d2d      	cmp	r5, #45	; 0x2d
  40cf94:	d104      	bne.n	40cfa0 <_strtoull_r+0x3c>
  40cf96:	f814 5b01 	ldrb.w	r5, [r4], #1
  40cf9a:	f04f 0901 	mov.w	r9, #1
  40cf9e:	e006      	b.n	40cfae <_strtoull_r+0x4a>
  40cfa0:	2d2b      	cmp	r5, #43	; 0x2b
  40cfa2:	bf08      	it	eq
  40cfa4:	4624      	moveq	r4, r4
  40cfa6:	4681      	mov	r9, r0
  40cfa8:	bf08      	it	eq
  40cfaa:	f814 5b01 	ldrbeq.w	r5, [r4], #1
  40cfae:	2e00      	cmp	r6, #0
  40cfb0:	d07d      	beq.n	40d0ae <_strtoull_r+0x14a>
  40cfb2:	2e10      	cmp	r6, #16
  40cfb4:	d107      	bne.n	40cfc6 <_strtoull_r+0x62>
  40cfb6:	2d30      	cmp	r5, #48	; 0x30
  40cfb8:	d105      	bne.n	40cfc6 <_strtoull_r+0x62>
  40cfba:	7825      	ldrb	r5, [r4, #0]
  40cfbc:	2d78      	cmp	r5, #120	; 0x78
  40cfbe:	d16f      	bne.n	40d0a0 <_strtoull_r+0x13c>
  40cfc0:	7865      	ldrb	r5, [r4, #1]
  40cfc2:	2610      	movs	r6, #16
  40cfc4:	3402      	adds	r4, #2
  40cfc6:	ea4f 78e6 	mov.w	r8, r6, asr #31
  40cfca:	4632      	mov	r2, r6
  40cfcc:	4643      	mov	r3, r8
  40cfce:	f04f 30ff 	mov.w	r0, #4294967295
  40cfd2:	f04f 31ff 	mov.w	r1, #4294967295
  40cfd6:	f000 ff03 	bl	40dde0 <__aeabi_uldivmod>
  40cfda:	4632      	mov	r2, r6
  40cfdc:	e88d 0003 	stmia.w	sp, {r0, r1}
  40cfe0:	4643      	mov	r3, r8
  40cfe2:	f04f 30ff 	mov.w	r0, #4294967295
  40cfe6:	f04f 31ff 	mov.w	r1, #4294967295
  40cfea:	f000 fef9 	bl	40dde0 <__aeabi_uldivmod>
  40cfee:	4637      	mov	r7, r6
  40cff0:	9204      	str	r2, [sp, #16]
  40cff2:	2100      	movs	r1, #0
  40cff4:	2200      	movs	r2, #0
  40cff6:	2300      	movs	r3, #0
  40cff8:	9803      	ldr	r0, [sp, #12]
  40cffa:	eb00 0c05 	add.w	ip, r0, r5
  40cffe:	f89c 0001 	ldrb.w	r0, [ip, #1]
  40d002:	f000 0e04 	and.w	lr, r0, #4
  40d006:	fa5f fc8e 	uxtb.w	ip, lr
  40d00a:	f1bc 0f00 	cmp.w	ip, #0
  40d00e:	d001      	beq.n	40d014 <_strtoull_r+0xb0>
  40d010:	3d30      	subs	r5, #48	; 0x30
  40d012:	e007      	b.n	40d024 <_strtoull_r+0xc0>
  40d014:	f010 0003 	ands.w	r0, r0, #3
  40d018:	d026      	beq.n	40d068 <_strtoull_r+0x104>
  40d01a:	2801      	cmp	r0, #1
  40d01c:	bf14      	ite	ne
  40d01e:	2057      	movne	r0, #87	; 0x57
  40d020:	2037      	moveq	r0, #55	; 0x37
  40d022:	1a2d      	subs	r5, r5, r0
  40d024:	42b5      	cmp	r5, r6
  40d026:	da1f      	bge.n	40d068 <_strtoull_r+0x104>
  40d028:	1c48      	adds	r0, r1, #1
  40d02a:	d01a      	beq.n	40d062 <_strtoull_r+0xfe>
  40d02c:	e9dd 0100 	ldrd	r0, r1, [sp]
  40d030:	4299      	cmp	r1, r3
  40d032:	bf08      	it	eq
  40d034:	4290      	cmpeq	r0, r2
  40d036:	d312      	bcc.n	40d05e <_strtoull_r+0xfa>
  40d038:	428b      	cmp	r3, r1
  40d03a:	bf08      	it	eq
  40d03c:	4282      	cmpeq	r2, r0
  40d03e:	d102      	bne.n	40d046 <_strtoull_r+0xe2>
  40d040:	9904      	ldr	r1, [sp, #16]
  40d042:	428d      	cmp	r5, r1
  40d044:	dc0b      	bgt.n	40d05e <_strtoull_r+0xfa>
  40d046:	fb02 f008 	mul.w	r0, r2, r8
  40d04a:	fb07 0103 	mla	r1, r7, r3, r0
  40d04e:	fba2 2307 	umull	r2, r3, r2, r7
  40d052:	18cb      	adds	r3, r1, r3
  40d054:	1952      	adds	r2, r2, r5
  40d056:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
  40d05a:	2101      	movs	r1, #1
  40d05c:	e001      	b.n	40d062 <_strtoull_r+0xfe>
  40d05e:	f04f 31ff 	mov.w	r1, #4294967295
  40d062:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d066:	e7c7      	b.n	40cff8 <_strtoull_r+0x94>
  40d068:	1c48      	adds	r0, r1, #1
  40d06a:	d10a      	bne.n	40d082 <_strtoull_r+0x11e>
  40d06c:	9a05      	ldr	r2, [sp, #20]
  40d06e:	2022      	movs	r0, #34	; 0x22
  40d070:	6010      	str	r0, [r2, #0]
  40d072:	f04f 33ff 	mov.w	r3, #4294967295
  40d076:	f04f 32ff 	mov.w	r2, #4294967295
  40d07a:	f1bb 0f00 	cmp.w	fp, #0
  40d07e:	d10a      	bne.n	40d096 <_strtoull_r+0x132>
  40d080:	e019      	b.n	40d0b6 <_strtoull_r+0x152>
  40d082:	f1b9 0f00 	cmp.w	r9, #0
  40d086:	d002      	beq.n	40d08e <_strtoull_r+0x12a>
  40d088:	4252      	negs	r2, r2
  40d08a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40d08e:	f1bb 0f00 	cmp.w	fp, #0
  40d092:	d010      	beq.n	40d0b6 <_strtoull_r+0x152>
  40d094:	b109      	cbz	r1, 40d09a <_strtoull_r+0x136>
  40d096:	f104 3aff 	add.w	sl, r4, #4294967295
  40d09a:	f8cb a000 	str.w	sl, [fp]
  40d09e:	e00a      	b.n	40d0b6 <_strtoull_r+0x152>
  40d0a0:	2d58      	cmp	r5, #88	; 0x58
  40d0a2:	d08d      	beq.n	40cfc0 <_strtoull_r+0x5c>
  40d0a4:	2530      	movs	r5, #48	; 0x30
  40d0a6:	2e00      	cmp	r6, #0
  40d0a8:	d18d      	bne.n	40cfc6 <_strtoull_r+0x62>
  40d0aa:	2608      	movs	r6, #8
  40d0ac:	e78b      	b.n	40cfc6 <_strtoull_r+0x62>
  40d0ae:	2d30      	cmp	r5, #48	; 0x30
  40d0b0:	d083      	beq.n	40cfba <_strtoull_r+0x56>
  40d0b2:	260a      	movs	r6, #10
  40d0b4:	e787      	b.n	40cfc6 <_strtoull_r+0x62>
  40d0b6:	4610      	mov	r0, r2
  40d0b8:	4619      	mov	r1, r3
  40d0ba:	b007      	add	sp, #28
  40d0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d0c0:	20001620 	.word	0x20001620

0040d0c4 <__ssprint_r>:
  40d0c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d0c8:	4607      	mov	r7, r0
  40d0ca:	6890      	ldr	r0, [r2, #8]
  40d0cc:	f8d2 8000 	ldr.w	r8, [r2]
  40d0d0:	460c      	mov	r4, r1
  40d0d2:	4615      	mov	r5, r2
  40d0d4:	b908      	cbnz	r0, 40d0da <__ssprint_r+0x16>
  40d0d6:	6050      	str	r0, [r2, #4]
  40d0d8:	e06f      	b.n	40d1ba <__ssprint_r+0xf6>
  40d0da:	f04f 0b00 	mov.w	fp, #0
  40d0de:	465e      	mov	r6, fp
  40d0e0:	b936      	cbnz	r6, 40d0f0 <__ssprint_r+0x2c>
  40d0e2:	f8d8 b000 	ldr.w	fp, [r8]
  40d0e6:	f8d8 6004 	ldr.w	r6, [r8, #4]
  40d0ea:	f108 0808 	add.w	r8, r8, #8
  40d0ee:	e7f7      	b.n	40d0e0 <__ssprint_r+0x1c>
  40d0f0:	68a3      	ldr	r3, [r4, #8]
  40d0f2:	429e      	cmp	r6, r3
  40d0f4:	d34c      	bcc.n	40d190 <__ssprint_r+0xcc>
  40d0f6:	89a2      	ldrh	r2, [r4, #12]
  40d0f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40d0fc:	d046      	beq.n	40d18c <__ssprint_r+0xc8>
  40d0fe:	6823      	ldr	r3, [r4, #0]
  40d100:	6960      	ldr	r0, [r4, #20]
  40d102:	6921      	ldr	r1, [r4, #16]
  40d104:	f04f 0a03 	mov.w	sl, #3
  40d108:	ebc1 0903 	rsb	r9, r1, r3
  40d10c:	fb0a f300 	mul.w	r3, sl, r0
  40d110:	2002      	movs	r0, #2
  40d112:	fb93 faf0 	sdiv	sl, r3, r0
  40d116:	f402 6280 	and.w	r2, r2, #1024	; 0x400
  40d11a:	f109 0301 	add.w	r3, r9, #1
  40d11e:	1998      	adds	r0, r3, r6
  40d120:	b213      	sxth	r3, r2
  40d122:	4582      	cmp	sl, r0
  40d124:	bf38      	it	cc
  40d126:	4682      	movcc	sl, r0
  40d128:	4638      	mov	r0, r7
  40d12a:	b183      	cbz	r3, 40d14e <__ssprint_r+0x8a>
  40d12c:	4651      	mov	r1, sl
  40d12e:	f7ff f8db 	bl	40c2e8 <_malloc_r>
  40d132:	b1a8      	cbz	r0, 40d160 <__ssprint_r+0x9c>
  40d134:	6921      	ldr	r1, [r4, #16]
  40d136:	9001      	str	r0, [sp, #4]
  40d138:	464a      	mov	r2, r9
  40d13a:	f7fc fc6a 	bl	409a12 <memcpy>
  40d13e:	89a0      	ldrh	r0, [r4, #12]
  40d140:	f420 6290 	bic.w	r2, r0, #1152	; 0x480
  40d144:	f042 0180 	orr.w	r1, r2, #128	; 0x80
  40d148:	81a1      	strh	r1, [r4, #12]
  40d14a:	9901      	ldr	r1, [sp, #4]
  40d14c:	e014      	b.n	40d178 <__ssprint_r+0xb4>
  40d14e:	4652      	mov	r2, sl
  40d150:	f7ff fb3c 	bl	40c7cc <_realloc_r>
  40d154:	4601      	mov	r1, r0
  40d156:	b978      	cbnz	r0, 40d178 <__ssprint_r+0xb4>
  40d158:	4638      	mov	r0, r7
  40d15a:	6921      	ldr	r1, [r4, #16]
  40d15c:	f7fe fda2 	bl	40bca4 <_free_r>
  40d160:	89a3      	ldrh	r3, [r4, #12]
  40d162:	200c      	movs	r0, #12
  40d164:	2100      	movs	r1, #0
  40d166:	f043 0240 	orr.w	r2, r3, #64	; 0x40
  40d16a:	6038      	str	r0, [r7, #0]
  40d16c:	81a2      	strh	r2, [r4, #12]
  40d16e:	f04f 30ff 	mov.w	r0, #4294967295
  40d172:	60a9      	str	r1, [r5, #8]
  40d174:	6069      	str	r1, [r5, #4]
  40d176:	e020      	b.n	40d1ba <__ssprint_r+0xf6>
  40d178:	eb01 0309 	add.w	r3, r1, r9
  40d17c:	ebc9 000a 	rsb	r0, r9, sl
  40d180:	6023      	str	r3, [r4, #0]
  40d182:	6121      	str	r1, [r4, #16]
  40d184:	f8c4 a014 	str.w	sl, [r4, #20]
  40d188:	4633      	mov	r3, r6
  40d18a:	60a0      	str	r0, [r4, #8]
  40d18c:	429e      	cmp	r6, r3
  40d18e:	d200      	bcs.n	40d192 <__ssprint_r+0xce>
  40d190:	4633      	mov	r3, r6
  40d192:	461a      	mov	r2, r3
  40d194:	4659      	mov	r1, fp
  40d196:	6820      	ldr	r0, [r4, #0]
  40d198:	9301      	str	r3, [sp, #4]
  40d19a:	f7fc fc43 	bl	409a24 <memmove>
  40d19e:	68a2      	ldr	r2, [r4, #8]
  40d1a0:	9901      	ldr	r1, [sp, #4]
  40d1a2:	6823      	ldr	r3, [r4, #0]
  40d1a4:	1a50      	subs	r0, r2, r1
  40d1a6:	185a      	adds	r2, r3, r1
  40d1a8:	68a9      	ldr	r1, [r5, #8]
  40d1aa:	60a0      	str	r0, [r4, #8]
  40d1ac:	1b8e      	subs	r6, r1, r6
  40d1ae:	6022      	str	r2, [r4, #0]
  40d1b0:	60ae      	str	r6, [r5, #8]
  40d1b2:	2e00      	cmp	r6, #0
  40d1b4:	d195      	bne.n	40d0e2 <__ssprint_r+0x1e>
  40d1b6:	606e      	str	r6, [r5, #4]
  40d1b8:	4630      	mov	r0, r6
  40d1ba:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040d1be <_svfiprintf_r>:
  40d1be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d1c2:	461e      	mov	r6, r3
  40d1c4:	898b      	ldrh	r3, [r1, #12]
  40d1c6:	4689      	mov	r9, r1
  40d1c8:	f003 0180 	and.w	r1, r3, #128	; 0x80
  40d1cc:	4614      	mov	r4, r2
  40d1ce:	b20a      	sxth	r2, r1
  40d1d0:	b0a9      	sub	sp, #164	; 0xa4
  40d1d2:	4683      	mov	fp, r0
  40d1d4:	b19a      	cbz	r2, 40d1fe <_svfiprintf_r+0x40>
  40d1d6:	f8d9 3010 	ldr.w	r3, [r9, #16]
  40d1da:	b983      	cbnz	r3, 40d1fe <_svfiprintf_r+0x40>
  40d1dc:	2140      	movs	r1, #64	; 0x40
  40d1de:	f7ff f883 	bl	40c2e8 <_malloc_r>
  40d1e2:	f8c9 0000 	str.w	r0, [r9]
  40d1e6:	f8c9 0010 	str.w	r0, [r9, #16]
  40d1ea:	b928      	cbnz	r0, 40d1f8 <_svfiprintf_r+0x3a>
  40d1ec:	220c      	movs	r2, #12
  40d1ee:	f8cb 2000 	str.w	r2, [fp]
  40d1f2:	f04f 30ff 	mov.w	r0, #4294967295
  40d1f6:	e3db      	b.n	40d9b0 <_svfiprintf_r+0x7f2>
  40d1f8:	2040      	movs	r0, #64	; 0x40
  40d1fa:	f8c9 0014 	str.w	r0, [r9, #20]
  40d1fe:	2100      	movs	r1, #0
  40d200:	ad18      	add	r5, sp, #96	; 0x60
  40d202:	950b      	str	r5, [sp, #44]	; 0x2c
  40d204:	910d      	str	r1, [sp, #52]	; 0x34
  40d206:	910c      	str	r1, [sp, #48]	; 0x30
  40d208:	9401      	str	r4, [sp, #4]
  40d20a:	9105      	str	r1, [sp, #20]
  40d20c:	9104      	str	r1, [sp, #16]
  40d20e:	46a8      	mov	r8, r5
  40d210:	9b01      	ldr	r3, [sp, #4]
  40d212:	461c      	mov	r4, r3
  40d214:	f813 2b01 	ldrb.w	r2, [r3], #1
  40d218:	b91a      	cbnz	r2, 40d222 <_svfiprintf_r+0x64>
  40d21a:	9801      	ldr	r0, [sp, #4]
  40d21c:	1a25      	subs	r5, r4, r0
  40d21e:	d103      	bne.n	40d228 <_svfiprintf_r+0x6a>
  40d220:	e01d      	b.n	40d25e <_svfiprintf_r+0xa0>
  40d222:	2a25      	cmp	r2, #37	; 0x25
  40d224:	d1f5      	bne.n	40d212 <_svfiprintf_r+0x54>
  40d226:	e7f8      	b.n	40d21a <_svfiprintf_r+0x5c>
  40d228:	9a01      	ldr	r2, [sp, #4]
  40d22a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40d22c:	e888 0024 	stmia.w	r8, {r2, r5}
  40d230:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d232:	1c50      	adds	r0, r2, #1
  40d234:	194b      	adds	r3, r1, r5
  40d236:	2807      	cmp	r0, #7
  40d238:	930d      	str	r3, [sp, #52]	; 0x34
  40d23a:	900c      	str	r0, [sp, #48]	; 0x30
  40d23c:	dc02      	bgt.n	40d244 <_svfiprintf_r+0x86>
  40d23e:	f108 0808 	add.w	r8, r8, #8
  40d242:	e009      	b.n	40d258 <_svfiprintf_r+0x9a>
  40d244:	4658      	mov	r0, fp
  40d246:	4649      	mov	r1, r9
  40d248:	aa0b      	add	r2, sp, #44	; 0x2c
  40d24a:	f7ff ff3b 	bl	40d0c4 <__ssprint_r>
  40d24e:	2800      	cmp	r0, #0
  40d250:	f040 83a3 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d254:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d258:	9904      	ldr	r1, [sp, #16]
  40d25a:	194b      	adds	r3, r1, r5
  40d25c:	9304      	str	r3, [sp, #16]
  40d25e:	7822      	ldrb	r2, [r4, #0]
  40d260:	2a00      	cmp	r2, #0
  40d262:	f000 8393 	beq.w	40d98c <_svfiprintf_r+0x7ce>
  40d266:	2200      	movs	r2, #0
  40d268:	3401      	adds	r4, #1
  40d26a:	9401      	str	r4, [sp, #4]
  40d26c:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d270:	f04f 3cff 	mov.w	ip, #4294967295
  40d274:	9203      	str	r2, [sp, #12]
  40d276:	4617      	mov	r7, r2
  40d278:	9801      	ldr	r0, [sp, #4]
  40d27a:	f810 3b01 	ldrb.w	r3, [r0], #1
  40d27e:	9001      	str	r0, [sp, #4]
  40d280:	2b63      	cmp	r3, #99	; 0x63
  40d282:	f000 80b3 	beq.w	40d3ec <_svfiprintf_r+0x22e>
  40d286:	dc33      	bgt.n	40d2f0 <_svfiprintf_r+0x132>
  40d288:	2b39      	cmp	r3, #57	; 0x39
  40d28a:	dc1a      	bgt.n	40d2c2 <_svfiprintf_r+0x104>
  40d28c:	2b31      	cmp	r3, #49	; 0x31
  40d28e:	f280 8091 	bge.w	40d3b4 <_svfiprintf_r+0x1f6>
  40d292:	2b2b      	cmp	r3, #43	; 0x2b
  40d294:	d101      	bne.n	40d29a <_svfiprintf_r+0xdc>
  40d296:	461a      	mov	r2, r3
  40d298:	e7ee      	b.n	40d278 <_svfiprintf_r+0xba>
  40d29a:	dc0a      	bgt.n	40d2b2 <_svfiprintf_r+0xf4>
  40d29c:	2b23      	cmp	r3, #35	; 0x23
  40d29e:	d055      	beq.n	40d34c <_svfiprintf_r+0x18e>
  40d2a0:	2b2a      	cmp	r3, #42	; 0x2a
  40d2a2:	d056      	beq.n	40d352 <_svfiprintf_r+0x194>
  40d2a4:	2b20      	cmp	r3, #32
  40d2a6:	f040 81f6 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d2aa:	2a00      	cmp	r2, #0
  40d2ac:	bf08      	it	eq
  40d2ae:	2220      	moveq	r2, #32
  40d2b0:	e7e2      	b.n	40d278 <_svfiprintf_r+0xba>
  40d2b2:	2b2e      	cmp	r3, #46	; 0x2e
  40d2b4:	d058      	beq.n	40d368 <_svfiprintf_r+0x1aa>
  40d2b6:	2b30      	cmp	r3, #48	; 0x30
  40d2b8:	d079      	beq.n	40d3ae <_svfiprintf_r+0x1f0>
  40d2ba:	2b2d      	cmp	r3, #45	; 0x2d
  40d2bc:	f040 81eb 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d2c0:	e04f      	b.n	40d362 <_svfiprintf_r+0x1a4>
  40d2c2:	2b4f      	cmp	r3, #79	; 0x4f
  40d2c4:	f000 80de 	beq.w	40d484 <_svfiprintf_r+0x2c6>
  40d2c8:	dc07      	bgt.n	40d2da <_svfiprintf_r+0x11c>
  40d2ca:	2b44      	cmp	r3, #68	; 0x44
  40d2cc:	f040 81e3 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d2d0:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d2d4:	f047 0710 	orr.w	r7, r7, #16
  40d2d8:	e090      	b.n	40d3fc <_svfiprintf_r+0x23e>
  40d2da:	2b55      	cmp	r3, #85	; 0x55
  40d2dc:	f000 811f 	beq.w	40d51e <_svfiprintf_r+0x360>
  40d2e0:	2b58      	cmp	r3, #88	; 0x58
  40d2e2:	f040 81d8 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d2e6:	4daf      	ldr	r5, [pc, #700]	; (40d5a4 <_svfiprintf_r+0x3e6>)
  40d2e8:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d2ec:	9505      	str	r5, [sp, #20]
  40d2ee:	e131      	b.n	40d554 <_svfiprintf_r+0x396>
  40d2f0:	2b6f      	cmp	r3, #111	; 0x6f
  40d2f2:	f000 80c9 	beq.w	40d488 <_svfiprintf_r+0x2ca>
  40d2f6:	dc10      	bgt.n	40d31a <_svfiprintf_r+0x15c>
  40d2f8:	2b69      	cmp	r3, #105	; 0x69
  40d2fa:	d024      	beq.n	40d346 <_svfiprintf_r+0x188>
  40d2fc:	dc07      	bgt.n	40d30e <_svfiprintf_r+0x150>
  40d2fe:	2b64      	cmp	r3, #100	; 0x64
  40d300:	d021      	beq.n	40d346 <_svfiprintf_r+0x188>
  40d302:	2b68      	cmp	r3, #104	; 0x68
  40d304:	f040 81c7 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d308:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40d30c:	e7b4      	b.n	40d278 <_svfiprintf_r+0xba>
  40d30e:	2b6c      	cmp	r3, #108	; 0x6c
  40d310:	d05f      	beq.n	40d3d2 <_svfiprintf_r+0x214>
  40d312:	2b6e      	cmp	r3, #110	; 0x6e
  40d314:	f040 81bf 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d318:	e096      	b.n	40d448 <_svfiprintf_r+0x28a>
  40d31a:	2b73      	cmp	r3, #115	; 0x73
  40d31c:	f000 80df 	beq.w	40d4de <_svfiprintf_r+0x320>
  40d320:	dc06      	bgt.n	40d330 <_svfiprintf_r+0x172>
  40d322:	2b70      	cmp	r3, #112	; 0x70
  40d324:	f000 80cd 	beq.w	40d4c2 <_svfiprintf_r+0x304>
  40d328:	2b71      	cmp	r3, #113	; 0x71
  40d32a:	f040 81b4 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d32e:	e05a      	b.n	40d3e6 <_svfiprintf_r+0x228>
  40d330:	2b75      	cmp	r3, #117	; 0x75
  40d332:	f000 80f6 	beq.w	40d522 <_svfiprintf_r+0x364>
  40d336:	2b78      	cmp	r3, #120	; 0x78
  40d338:	f040 81ad 	bne.w	40d696 <_svfiprintf_r+0x4d8>
  40d33c:	4d9a      	ldr	r5, [pc, #616]	; (40d5a8 <_svfiprintf_r+0x3ea>)
  40d33e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d342:	9505      	str	r5, [sp, #20]
  40d344:	e106      	b.n	40d554 <_svfiprintf_r+0x396>
  40d346:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d34a:	e057      	b.n	40d3fc <_svfiprintf_r+0x23e>
  40d34c:	f047 0701 	orr.w	r7, r7, #1
  40d350:	e792      	b.n	40d278 <_svfiprintf_r+0xba>
  40d352:	1d33      	adds	r3, r6, #4
  40d354:	6836      	ldr	r6, [r6, #0]
  40d356:	2e00      	cmp	r6, #0
  40d358:	9603      	str	r6, [sp, #12]
  40d35a:	da15      	bge.n	40d388 <_svfiprintf_r+0x1ca>
  40d35c:	4270      	negs	r0, r6
  40d35e:	9003      	str	r0, [sp, #12]
  40d360:	461e      	mov	r6, r3
  40d362:	f047 0704 	orr.w	r7, r7, #4
  40d366:	e787      	b.n	40d278 <_svfiprintf_r+0xba>
  40d368:	9901      	ldr	r1, [sp, #4]
  40d36a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40d36e:	2b2a      	cmp	r3, #42	; 0x2a
  40d370:	9101      	str	r1, [sp, #4]
  40d372:	d10b      	bne.n	40d38c <_svfiprintf_r+0x1ce>
  40d374:	f8d6 c000 	ldr.w	ip, [r6]
  40d378:	1d33      	adds	r3, r6, #4
  40d37a:	f1bc 0f00 	cmp.w	ip, #0
  40d37e:	da03      	bge.n	40d388 <_svfiprintf_r+0x1ca>
  40d380:	461e      	mov	r6, r3
  40d382:	f04f 3cff 	mov.w	ip, #4294967295
  40d386:	e777      	b.n	40d278 <_svfiprintf_r+0xba>
  40d388:	461e      	mov	r6, r3
  40d38a:	e775      	b.n	40d278 <_svfiprintf_r+0xba>
  40d38c:	f04f 0c00 	mov.w	ip, #0
  40d390:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40d394:	2809      	cmp	r0, #9
  40d396:	d807      	bhi.n	40d3a8 <_svfiprintf_r+0x1ea>
  40d398:	9901      	ldr	r1, [sp, #4]
  40d39a:	230a      	movs	r3, #10
  40d39c:	fb03 0c0c 	mla	ip, r3, ip, r0
  40d3a0:	f811 3b01 	ldrb.w	r3, [r1], #1
  40d3a4:	9101      	str	r1, [sp, #4]
  40d3a6:	e7f3      	b.n	40d390 <_svfiprintf_r+0x1d2>
  40d3a8:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
  40d3ac:	e768      	b.n	40d280 <_svfiprintf_r+0xc2>
  40d3ae:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40d3b2:	e761      	b.n	40d278 <_svfiprintf_r+0xba>
  40d3b4:	9801      	ldr	r0, [sp, #4]
  40d3b6:	2100      	movs	r1, #0
  40d3b8:	3b30      	subs	r3, #48	; 0x30
  40d3ba:	240a      	movs	r4, #10
  40d3bc:	fb04 3101 	mla	r1, r4, r1, r3
  40d3c0:	f810 3b01 	ldrb.w	r3, [r0], #1
  40d3c4:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
  40d3c8:	2c09      	cmp	r4, #9
  40d3ca:	9001      	str	r0, [sp, #4]
  40d3cc:	d9f4      	bls.n	40d3b8 <_svfiprintf_r+0x1fa>
  40d3ce:	9103      	str	r1, [sp, #12]
  40d3d0:	e756      	b.n	40d280 <_svfiprintf_r+0xc2>
  40d3d2:	9901      	ldr	r1, [sp, #4]
  40d3d4:	780b      	ldrb	r3, [r1, #0]
  40d3d6:	2b6c      	cmp	r3, #108	; 0x6c
  40d3d8:	d102      	bne.n	40d3e0 <_svfiprintf_r+0x222>
  40d3da:	1c48      	adds	r0, r1, #1
  40d3dc:	9001      	str	r0, [sp, #4]
  40d3de:	e002      	b.n	40d3e6 <_svfiprintf_r+0x228>
  40d3e0:	f047 0710 	orr.w	r7, r7, #16
  40d3e4:	e748      	b.n	40d278 <_svfiprintf_r+0xba>
  40d3e6:	f047 0720 	orr.w	r7, r7, #32
  40d3ea:	e745      	b.n	40d278 <_svfiprintf_r+0xba>
  40d3ec:	6832      	ldr	r2, [r6, #0]
  40d3ee:	2500      	movs	r5, #0
  40d3f0:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  40d3f4:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40d3f8:	3604      	adds	r6, #4
  40d3fa:	e156      	b.n	40d6aa <_svfiprintf_r+0x4ec>
  40d3fc:	06ba      	lsls	r2, r7, #26
  40d3fe:	d507      	bpl.n	40d410 <_svfiprintf_r+0x252>
  40d400:	3607      	adds	r6, #7
  40d402:	f026 0507 	bic.w	r5, r6, #7
  40d406:	f105 0608 	add.w	r6, r5, #8
  40d40a:	e9d5 4500 	ldrd	r4, r5, [r5]
  40d40e:	e00f      	b.n	40d430 <_svfiprintf_r+0x272>
  40d410:	f017 0f10 	tst.w	r7, #16
  40d414:	f106 0104 	add.w	r1, r6, #4
  40d418:	d001      	beq.n	40d41e <_svfiprintf_r+0x260>
  40d41a:	6832      	ldr	r2, [r6, #0]
  40d41c:	e005      	b.n	40d42a <_svfiprintf_r+0x26c>
  40d41e:	f017 0f40 	tst.w	r7, #64	; 0x40
  40d422:	6832      	ldr	r2, [r6, #0]
  40d424:	d001      	beq.n	40d42a <_svfiprintf_r+0x26c>
  40d426:	b214      	sxth	r4, r2
  40d428:	e000      	b.n	40d42c <_svfiprintf_r+0x26e>
  40d42a:	4614      	mov	r4, r2
  40d42c:	17e5      	asrs	r5, r4, #31
  40d42e:	460e      	mov	r6, r1
  40d430:	2c00      	cmp	r4, #0
  40d432:	f175 0200 	sbcs.w	r2, r5, #0
  40d436:	f280 80b9 	bge.w	40d5ac <_svfiprintf_r+0x3ee>
  40d43a:	232d      	movs	r3, #45	; 0x2d
  40d43c:	4264      	negs	r4, r4
  40d43e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40d442:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
  40d446:	e0b1      	b.n	40d5ac <_svfiprintf_r+0x3ee>
  40d448:	f017 0f20 	tst.w	r7, #32
  40d44c:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d450:	f106 0204 	add.w	r2, r6, #4
  40d454:	d005      	beq.n	40d462 <_svfiprintf_r+0x2a4>
  40d456:	9c04      	ldr	r4, [sp, #16]
  40d458:	6835      	ldr	r5, [r6, #0]
  40d45a:	17e0      	asrs	r0, r4, #31
  40d45c:	602c      	str	r4, [r5, #0]
  40d45e:	6068      	str	r0, [r5, #4]
  40d460:	e004      	b.n	40d46c <_svfiprintf_r+0x2ae>
  40d462:	06fb      	lsls	r3, r7, #27
  40d464:	d504      	bpl.n	40d470 <_svfiprintf_r+0x2b2>
  40d466:	6833      	ldr	r3, [r6, #0]
  40d468:	9904      	ldr	r1, [sp, #16]
  40d46a:	6019      	str	r1, [r3, #0]
  40d46c:	4616      	mov	r6, r2
  40d46e:	e6cf      	b.n	40d210 <_svfiprintf_r+0x52>
  40d470:	6830      	ldr	r0, [r6, #0]
  40d472:	9c04      	ldr	r4, [sp, #16]
  40d474:	f017 0f40 	tst.w	r7, #64	; 0x40
  40d478:	f106 0604 	add.w	r6, r6, #4
  40d47c:	bf14      	ite	ne
  40d47e:	8004      	strhne	r4, [r0, #0]
  40d480:	6004      	streq	r4, [r0, #0]
  40d482:	e6c5      	b.n	40d210 <_svfiprintf_r+0x52>
  40d484:	f047 0710 	orr.w	r7, r7, #16
  40d488:	f017 0020 	ands.w	r0, r7, #32
  40d48c:	d008      	beq.n	40d4a0 <_svfiprintf_r+0x2e2>
  40d48e:	1df3      	adds	r3, r6, #7
  40d490:	f023 0507 	bic.w	r5, r3, #7
  40d494:	f105 0608 	add.w	r6, r5, #8
  40d498:	e9d5 4500 	ldrd	r4, r5, [r5]
  40d49c:	2000      	movs	r0, #0
  40d49e:	e07d      	b.n	40d59c <_svfiprintf_r+0x3de>
  40d4a0:	f017 0110 	ands.w	r1, r7, #16
  40d4a4:	f106 0204 	add.w	r2, r6, #4
  40d4a8:	d106      	bne.n	40d4b8 <_svfiprintf_r+0x2fa>
  40d4aa:	f017 0040 	ands.w	r0, r7, #64	; 0x40
  40d4ae:	d003      	beq.n	40d4b8 <_svfiprintf_r+0x2fa>
  40d4b0:	8834      	ldrh	r4, [r6, #0]
  40d4b2:	2500      	movs	r5, #0
  40d4b4:	4616      	mov	r6, r2
  40d4b6:	e7f1      	b.n	40d49c <_svfiprintf_r+0x2de>
  40d4b8:	6836      	ldr	r6, [r6, #0]
  40d4ba:	2500      	movs	r5, #0
  40d4bc:	4634      	mov	r4, r6
  40d4be:	4616      	mov	r6, r2
  40d4c0:	e06c      	b.n	40d59c <_svfiprintf_r+0x3de>
  40d4c2:	4b39      	ldr	r3, [pc, #228]	; (40d5a8 <_svfiprintf_r+0x3ea>)
  40d4c4:	6834      	ldr	r4, [r6, #0]
  40d4c6:	9305      	str	r3, [sp, #20]
  40d4c8:	2130      	movs	r1, #48	; 0x30
  40d4ca:	2278      	movs	r2, #120	; 0x78
  40d4cc:	2500      	movs	r5, #0
  40d4ce:	f047 0702 	orr.w	r7, r7, #2
  40d4d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  40d4d6:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
  40d4da:	3604      	adds	r6, #4
  40d4dc:	e05d      	b.n	40d59a <_svfiprintf_r+0x3dc>
  40d4de:	4631      	mov	r1, r6
  40d4e0:	2500      	movs	r5, #0
  40d4e2:	f8d1 a000 	ldr.w	sl, [r1]
  40d4e6:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40d4ea:	3604      	adds	r6, #4
  40d4ec:	45ac      	cmp	ip, r5
  40d4ee:	4650      	mov	r0, sl
  40d4f0:	db11      	blt.n	40d516 <_svfiprintf_r+0x358>
  40d4f2:	4662      	mov	r2, ip
  40d4f4:	4629      	mov	r1, r5
  40d4f6:	f8cd c000 	str.w	ip, [sp]
  40d4fa:	f7ff f957 	bl	40c7ac <memchr>
  40d4fe:	f8dd c000 	ldr.w	ip, [sp]
  40d502:	2800      	cmp	r0, #0
  40d504:	f000 80d5 	beq.w	40d6b2 <_svfiprintf_r+0x4f4>
  40d508:	ebca 0400 	rsb	r4, sl, r0
  40d50c:	4564      	cmp	r4, ip
  40d50e:	f340 80d2 	ble.w	40d6b6 <_svfiprintf_r+0x4f8>
  40d512:	4664      	mov	r4, ip
  40d514:	e0cf      	b.n	40d6b6 <_svfiprintf_r+0x4f8>
  40d516:	f7fc fb94 	bl	409c42 <strlen>
  40d51a:	4604      	mov	r4, r0
  40d51c:	e0cb      	b.n	40d6b6 <_svfiprintf_r+0x4f8>
  40d51e:	f047 0710 	orr.w	r7, r7, #16
  40d522:	06bd      	lsls	r5, r7, #26
  40d524:	d507      	bpl.n	40d536 <_svfiprintf_r+0x378>
  40d526:	1df0      	adds	r0, r6, #7
  40d528:	f020 0407 	bic.w	r4, r0, #7
  40d52c:	f104 0608 	add.w	r6, r4, #8
  40d530:	e9d4 4500 	ldrd	r4, r5, [r4]
  40d534:	e00c      	b.n	40d550 <_svfiprintf_r+0x392>
  40d536:	f017 0f10 	tst.w	r7, #16
  40d53a:	f106 0304 	add.w	r3, r6, #4
  40d53e:	d103      	bne.n	40d548 <_svfiprintf_r+0x38a>
  40d540:	067c      	lsls	r4, r7, #25
  40d542:	d501      	bpl.n	40d548 <_svfiprintf_r+0x38a>
  40d544:	8834      	ldrh	r4, [r6, #0]
  40d546:	e001      	b.n	40d54c <_svfiprintf_r+0x38e>
  40d548:	6835      	ldr	r5, [r6, #0]
  40d54a:	462c      	mov	r4, r5
  40d54c:	2500      	movs	r5, #0
  40d54e:	461e      	mov	r6, r3
  40d550:	2001      	movs	r0, #1
  40d552:	e023      	b.n	40d59c <_svfiprintf_r+0x3de>
  40d554:	06b8      	lsls	r0, r7, #26
  40d556:	d507      	bpl.n	40d568 <_svfiprintf_r+0x3aa>
  40d558:	1df4      	adds	r4, r6, #7
  40d55a:	f024 0107 	bic.w	r1, r4, #7
  40d55e:	f101 0608 	add.w	r6, r1, #8
  40d562:	e9d1 4500 	ldrd	r4, r5, [r1]
  40d566:	e00c      	b.n	40d582 <_svfiprintf_r+0x3c4>
  40d568:	f017 0f10 	tst.w	r7, #16
  40d56c:	f106 0004 	add.w	r0, r6, #4
  40d570:	d103      	bne.n	40d57a <_svfiprintf_r+0x3bc>
  40d572:	0679      	lsls	r1, r7, #25
  40d574:	d501      	bpl.n	40d57a <_svfiprintf_r+0x3bc>
  40d576:	8834      	ldrh	r4, [r6, #0]
  40d578:	e001      	b.n	40d57e <_svfiprintf_r+0x3c0>
  40d57a:	6836      	ldr	r6, [r6, #0]
  40d57c:	4634      	mov	r4, r6
  40d57e:	2500      	movs	r5, #0
  40d580:	4606      	mov	r6, r0
  40d582:	07fa      	lsls	r2, r7, #31
  40d584:	d509      	bpl.n	40d59a <_svfiprintf_r+0x3dc>
  40d586:	ea54 0205 	orrs.w	r2, r4, r5
  40d58a:	d006      	beq.n	40d59a <_svfiprintf_r+0x3dc>
  40d58c:	2230      	movs	r2, #48	; 0x30
  40d58e:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
  40d592:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40d596:	f047 0702 	orr.w	r7, r7, #2
  40d59a:	2002      	movs	r0, #2
  40d59c:	2100      	movs	r1, #0
  40d59e:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  40d5a2:	e004      	b.n	40d5ae <_svfiprintf_r+0x3f0>
  40d5a4:	0040fd7a 	.word	0x0040fd7a
  40d5a8:	0040fd8b 	.word	0x0040fd8b
  40d5ac:	2001      	movs	r0, #1
  40d5ae:	f1bc 0f00 	cmp.w	ip, #0
  40d5b2:	bfa8      	it	ge
  40d5b4:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40d5b8:	ea54 0105 	orrs.w	r1, r4, r5
  40d5bc:	d102      	bne.n	40d5c4 <_svfiprintf_r+0x406>
  40d5be:	f1bc 0f00 	cmp.w	ip, #0
  40d5c2:	d058      	beq.n	40d676 <_svfiprintf_r+0x4b8>
  40d5c4:	2801      	cmp	r0, #1
  40d5c6:	d01d      	beq.n	40d604 <_svfiprintf_r+0x446>
  40d5c8:	2802      	cmp	r0, #2
  40d5ca:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40d5ce:	d041      	beq.n	40d654 <_svfiprintf_r+0x496>
  40d5d0:	f004 0207 	and.w	r2, r4, #7
  40d5d4:	08e4      	lsrs	r4, r4, #3
  40d5d6:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
  40d5da:	08e9      	lsrs	r1, r5, #3
  40d5dc:	4604      	mov	r4, r0
  40d5de:	460d      	mov	r5, r1
  40d5e0:	3230      	adds	r2, #48	; 0x30
  40d5e2:	ea54 0105 	orrs.w	r1, r4, r5
  40d5e6:	469a      	mov	sl, r3
  40d5e8:	701a      	strb	r2, [r3, #0]
  40d5ea:	f103 33ff 	add.w	r3, r3, #4294967295
  40d5ee:	d1ef      	bne.n	40d5d0 <_svfiprintf_r+0x412>
  40d5f0:	07f8      	lsls	r0, r7, #31
  40d5f2:	4655      	mov	r5, sl
  40d5f4:	d54a      	bpl.n	40d68c <_svfiprintf_r+0x4ce>
  40d5f6:	2a30      	cmp	r2, #48	; 0x30
  40d5f8:	d048      	beq.n	40d68c <_svfiprintf_r+0x4ce>
  40d5fa:	2230      	movs	r2, #48	; 0x30
  40d5fc:	469a      	mov	sl, r3
  40d5fe:	f805 2c01 	strb.w	r2, [r5, #-1]
  40d602:	e043      	b.n	40d68c <_svfiprintf_r+0x4ce>
  40d604:	2d00      	cmp	r5, #0
  40d606:	bf08      	it	eq
  40d608:	2c0a      	cmpeq	r4, #10
  40d60a:	d203      	bcs.n	40d614 <_svfiprintf_r+0x456>
  40d60c:	3430      	adds	r4, #48	; 0x30
  40d60e:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
  40d612:	e036      	b.n	40d682 <_svfiprintf_r+0x4c4>
  40d614:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
  40d618:	9302      	str	r3, [sp, #8]
  40d61a:	4620      	mov	r0, r4
  40d61c:	4629      	mov	r1, r5
  40d61e:	220a      	movs	r2, #10
  40d620:	2300      	movs	r3, #0
  40d622:	f8cd c000 	str.w	ip, [sp]
  40d626:	f000 fbdb 	bl	40dde0 <__aeabi_uldivmod>
  40d62a:	9802      	ldr	r0, [sp, #8]
  40d62c:	f8dd a008 	ldr.w	sl, [sp, #8]
  40d630:	3230      	adds	r2, #48	; 0x30
  40d632:	f800 2901 	strb.w	r2, [r0], #-1
  40d636:	4629      	mov	r1, r5
  40d638:	9002      	str	r0, [sp, #8]
  40d63a:	220a      	movs	r2, #10
  40d63c:	4620      	mov	r0, r4
  40d63e:	2300      	movs	r3, #0
  40d640:	f000 fbce 	bl	40dde0 <__aeabi_uldivmod>
  40d644:	4604      	mov	r4, r0
  40d646:	460d      	mov	r5, r1
  40d648:	ea54 0105 	orrs.w	r1, r4, r5
  40d64c:	f8dd c000 	ldr.w	ip, [sp]
  40d650:	d1e3      	bne.n	40d61a <_svfiprintf_r+0x45c>
  40d652:	e01b      	b.n	40d68c <_svfiprintf_r+0x4ce>
  40d654:	f004 000f 	and.w	r0, r4, #15
  40d658:	9905      	ldr	r1, [sp, #20]
  40d65a:	0924      	lsrs	r4, r4, #4
  40d65c:	5c0a      	ldrb	r2, [r1, r0]
  40d65e:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
  40d662:	0929      	lsrs	r1, r5, #4
  40d664:	4604      	mov	r4, r0
  40d666:	460d      	mov	r5, r1
  40d668:	469a      	mov	sl, r3
  40d66a:	f803 2901 	strb.w	r2, [r3], #-1
  40d66e:	ea54 0205 	orrs.w	r2, r4, r5
  40d672:	d1ef      	bne.n	40d654 <_svfiprintf_r+0x496>
  40d674:	e00a      	b.n	40d68c <_svfiprintf_r+0x4ce>
  40d676:	b938      	cbnz	r0, 40d688 <_svfiprintf_r+0x4ca>
  40d678:	07f9      	lsls	r1, r7, #31
  40d67a:	d505      	bpl.n	40d688 <_svfiprintf_r+0x4ca>
  40d67c:	2030      	movs	r0, #48	; 0x30
  40d67e:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
  40d682:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
  40d686:	e001      	b.n	40d68c <_svfiprintf_r+0x4ce>
  40d688:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
  40d68c:	ad18      	add	r5, sp, #96	; 0x60
  40d68e:	ebca 0405 	rsb	r4, sl, r5
  40d692:	4665      	mov	r5, ip
  40d694:	e00f      	b.n	40d6b6 <_svfiprintf_r+0x4f8>
  40d696:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
  40d69a:	2b00      	cmp	r3, #0
  40d69c:	f000 8176 	beq.w	40d98c <_svfiprintf_r+0x7ce>
  40d6a0:	2500      	movs	r5, #0
  40d6a2:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40d6a6:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  40d6aa:	2401      	movs	r4, #1
  40d6ac:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
  40d6b0:	e001      	b.n	40d6b6 <_svfiprintf_r+0x4f8>
  40d6b2:	4664      	mov	r4, ip
  40d6b4:	4605      	mov	r5, r0
  40d6b6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  40d6ba:	42ac      	cmp	r4, r5
  40d6bc:	bfac      	ite	ge
  40d6be:	4621      	movge	r1, r4
  40d6c0:	4629      	movlt	r1, r5
  40d6c2:	9102      	str	r1, [sp, #8]
  40d6c4:	b113      	cbz	r3, 40d6cc <_svfiprintf_r+0x50e>
  40d6c6:	9802      	ldr	r0, [sp, #8]
  40d6c8:	1c42      	adds	r2, r0, #1
  40d6ca:	9202      	str	r2, [sp, #8]
  40d6cc:	f017 0102 	ands.w	r1, r7, #2
  40d6d0:	9106      	str	r1, [sp, #24]
  40d6d2:	d002      	beq.n	40d6da <_svfiprintf_r+0x51c>
  40d6d4:	9b02      	ldr	r3, [sp, #8]
  40d6d6:	1c98      	adds	r0, r3, #2
  40d6d8:	9002      	str	r0, [sp, #8]
  40d6da:	f017 0284 	ands.w	r2, r7, #132	; 0x84
  40d6de:	9207      	str	r2, [sp, #28]
  40d6e0:	d13c      	bne.n	40d75c <_svfiprintf_r+0x59e>
  40d6e2:	9903      	ldr	r1, [sp, #12]
  40d6e4:	9b02      	ldr	r3, [sp, #8]
  40d6e6:	1acb      	subs	r3, r1, r3
  40d6e8:	2b00      	cmp	r3, #0
  40d6ea:	dd37      	ble.n	40d75c <_svfiprintf_r+0x59e>
  40d6ec:	48a5      	ldr	r0, [pc, #660]	; (40d984 <_svfiprintf_r+0x7c6>)
  40d6ee:	2b10      	cmp	r3, #16
  40d6f0:	f8c8 0000 	str.w	r0, [r8]
  40d6f4:	dd1b      	ble.n	40d72e <_svfiprintf_r+0x570>
  40d6f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d6f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d6fa:	2110      	movs	r1, #16
  40d6fc:	f8c8 1004 	str.w	r1, [r8, #4]
  40d700:	1c51      	adds	r1, r2, #1
  40d702:	3010      	adds	r0, #16
  40d704:	2907      	cmp	r1, #7
  40d706:	900d      	str	r0, [sp, #52]	; 0x34
  40d708:	910c      	str	r1, [sp, #48]	; 0x30
  40d70a:	dc02      	bgt.n	40d712 <_svfiprintf_r+0x554>
  40d70c:	f108 0808 	add.w	r8, r8, #8
  40d710:	e00b      	b.n	40d72a <_svfiprintf_r+0x56c>
  40d712:	4658      	mov	r0, fp
  40d714:	4649      	mov	r1, r9
  40d716:	aa0b      	add	r2, sp, #44	; 0x2c
  40d718:	9300      	str	r3, [sp, #0]
  40d71a:	f7ff fcd3 	bl	40d0c4 <__ssprint_r>
  40d71e:	9b00      	ldr	r3, [sp, #0]
  40d720:	2800      	cmp	r0, #0
  40d722:	f040 813a 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d726:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d72a:	3b10      	subs	r3, #16
  40d72c:	e7de      	b.n	40d6ec <_svfiprintf_r+0x52e>
  40d72e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d730:	f8c8 3004 	str.w	r3, [r8, #4]
  40d734:	18d1      	adds	r1, r2, r3
  40d736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d738:	910d      	str	r1, [sp, #52]	; 0x34
  40d73a:	1c58      	adds	r0, r3, #1
  40d73c:	2807      	cmp	r0, #7
  40d73e:	900c      	str	r0, [sp, #48]	; 0x30
  40d740:	dc02      	bgt.n	40d748 <_svfiprintf_r+0x58a>
  40d742:	f108 0808 	add.w	r8, r8, #8
  40d746:	e009      	b.n	40d75c <_svfiprintf_r+0x59e>
  40d748:	4658      	mov	r0, fp
  40d74a:	4649      	mov	r1, r9
  40d74c:	aa0b      	add	r2, sp, #44	; 0x2c
  40d74e:	f7ff fcb9 	bl	40d0c4 <__ssprint_r>
  40d752:	2800      	cmp	r0, #0
  40d754:	f040 8121 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d758:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d75c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  40d760:	b1da      	cbz	r2, 40d79a <_svfiprintf_r+0x5dc>
  40d762:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  40d766:	f8c8 1000 	str.w	r1, [r8]
  40d76a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d76c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d76e:	2301      	movs	r3, #1
  40d770:	f8c8 3004 	str.w	r3, [r8, #4]
  40d774:	1c4b      	adds	r3, r1, #1
  40d776:	1c42      	adds	r2, r0, #1
  40d778:	2b07      	cmp	r3, #7
  40d77a:	920d      	str	r2, [sp, #52]	; 0x34
  40d77c:	930c      	str	r3, [sp, #48]	; 0x30
  40d77e:	dc02      	bgt.n	40d786 <_svfiprintf_r+0x5c8>
  40d780:	f108 0808 	add.w	r8, r8, #8
  40d784:	e009      	b.n	40d79a <_svfiprintf_r+0x5dc>
  40d786:	4658      	mov	r0, fp
  40d788:	4649      	mov	r1, r9
  40d78a:	aa0b      	add	r2, sp, #44	; 0x2c
  40d78c:	f7ff fc9a 	bl	40d0c4 <__ssprint_r>
  40d790:	2800      	cmp	r0, #0
  40d792:	f040 8102 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d796:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d79a:	9806      	ldr	r0, [sp, #24]
  40d79c:	b1d0      	cbz	r0, 40d7d4 <_svfiprintf_r+0x616>
  40d79e:	aa0a      	add	r2, sp, #40	; 0x28
  40d7a0:	f8c8 2000 	str.w	r2, [r8]
  40d7a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d7a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d7a8:	2102      	movs	r1, #2
  40d7aa:	f8c8 1004 	str.w	r1, [r8, #4]
  40d7ae:	1c51      	adds	r1, r2, #1
  40d7b0:	1c98      	adds	r0, r3, #2
  40d7b2:	2907      	cmp	r1, #7
  40d7b4:	900d      	str	r0, [sp, #52]	; 0x34
  40d7b6:	910c      	str	r1, [sp, #48]	; 0x30
  40d7b8:	dc02      	bgt.n	40d7c0 <_svfiprintf_r+0x602>
  40d7ba:	f108 0808 	add.w	r8, r8, #8
  40d7be:	e009      	b.n	40d7d4 <_svfiprintf_r+0x616>
  40d7c0:	4658      	mov	r0, fp
  40d7c2:	4649      	mov	r1, r9
  40d7c4:	aa0b      	add	r2, sp, #44	; 0x2c
  40d7c6:	f7ff fc7d 	bl	40d0c4 <__ssprint_r>
  40d7ca:	2800      	cmp	r0, #0
  40d7cc:	f040 80e5 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d7d0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d7d4:	9b07      	ldr	r3, [sp, #28]
  40d7d6:	2b80      	cmp	r3, #128	; 0x80
  40d7d8:	d13c      	bne.n	40d854 <_svfiprintf_r+0x696>
  40d7da:	9803      	ldr	r0, [sp, #12]
  40d7dc:	9a02      	ldr	r2, [sp, #8]
  40d7de:	1a83      	subs	r3, r0, r2
  40d7e0:	2b00      	cmp	r3, #0
  40d7e2:	dd37      	ble.n	40d854 <_svfiprintf_r+0x696>
  40d7e4:	4968      	ldr	r1, [pc, #416]	; (40d988 <_svfiprintf_r+0x7ca>)
  40d7e6:	2b10      	cmp	r3, #16
  40d7e8:	f8c8 1000 	str.w	r1, [r8]
  40d7ec:	dd1b      	ble.n	40d826 <_svfiprintf_r+0x668>
  40d7ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  40d7f0:	990d      	ldr	r1, [sp, #52]	; 0x34
  40d7f2:	2210      	movs	r2, #16
  40d7f4:	f8c8 2004 	str.w	r2, [r8, #4]
  40d7f8:	1c42      	adds	r2, r0, #1
  40d7fa:	3110      	adds	r1, #16
  40d7fc:	2a07      	cmp	r2, #7
  40d7fe:	910d      	str	r1, [sp, #52]	; 0x34
  40d800:	920c      	str	r2, [sp, #48]	; 0x30
  40d802:	dc02      	bgt.n	40d80a <_svfiprintf_r+0x64c>
  40d804:	f108 0808 	add.w	r8, r8, #8
  40d808:	e00b      	b.n	40d822 <_svfiprintf_r+0x664>
  40d80a:	4658      	mov	r0, fp
  40d80c:	4649      	mov	r1, r9
  40d80e:	aa0b      	add	r2, sp, #44	; 0x2c
  40d810:	9300      	str	r3, [sp, #0]
  40d812:	f7ff fc57 	bl	40d0c4 <__ssprint_r>
  40d816:	9b00      	ldr	r3, [sp, #0]
  40d818:	2800      	cmp	r0, #0
  40d81a:	f040 80be 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d81e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d822:	3b10      	subs	r3, #16
  40d824:	e7de      	b.n	40d7e4 <_svfiprintf_r+0x626>
  40d826:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d828:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d82a:	f8c8 3004 	str.w	r3, [r8, #4]
  40d82e:	1c51      	adds	r1, r2, #1
  40d830:	18c3      	adds	r3, r0, r3
  40d832:	2907      	cmp	r1, #7
  40d834:	930d      	str	r3, [sp, #52]	; 0x34
  40d836:	910c      	str	r1, [sp, #48]	; 0x30
  40d838:	dc02      	bgt.n	40d840 <_svfiprintf_r+0x682>
  40d83a:	f108 0808 	add.w	r8, r8, #8
  40d83e:	e009      	b.n	40d854 <_svfiprintf_r+0x696>
  40d840:	4658      	mov	r0, fp
  40d842:	4649      	mov	r1, r9
  40d844:	aa0b      	add	r2, sp, #44	; 0x2c
  40d846:	f7ff fc3d 	bl	40d0c4 <__ssprint_r>
  40d84a:	2800      	cmp	r0, #0
  40d84c:	f040 80a5 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d850:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d854:	1b2d      	subs	r5, r5, r4
  40d856:	2d00      	cmp	r5, #0
  40d858:	dd34      	ble.n	40d8c4 <_svfiprintf_r+0x706>
  40d85a:	484b      	ldr	r0, [pc, #300]	; (40d988 <_svfiprintf_r+0x7ca>)
  40d85c:	2d10      	cmp	r5, #16
  40d85e:	f8c8 0000 	str.w	r0, [r8]
  40d862:	dd19      	ble.n	40d898 <_svfiprintf_r+0x6da>
  40d864:	980c      	ldr	r0, [sp, #48]	; 0x30
  40d866:	990d      	ldr	r1, [sp, #52]	; 0x34
  40d868:	1c43      	adds	r3, r0, #1
  40d86a:	2210      	movs	r2, #16
  40d86c:	3110      	adds	r1, #16
  40d86e:	2b07      	cmp	r3, #7
  40d870:	f8c8 2004 	str.w	r2, [r8, #4]
  40d874:	910d      	str	r1, [sp, #52]	; 0x34
  40d876:	930c      	str	r3, [sp, #48]	; 0x30
  40d878:	dc02      	bgt.n	40d880 <_svfiprintf_r+0x6c2>
  40d87a:	f108 0808 	add.w	r8, r8, #8
  40d87e:	e009      	b.n	40d894 <_svfiprintf_r+0x6d6>
  40d880:	4658      	mov	r0, fp
  40d882:	4649      	mov	r1, r9
  40d884:	aa0b      	add	r2, sp, #44	; 0x2c
  40d886:	f7ff fc1d 	bl	40d0c4 <__ssprint_r>
  40d88a:	2800      	cmp	r0, #0
  40d88c:	f040 8085 	bne.w	40d99a <_svfiprintf_r+0x7dc>
  40d890:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d894:	3d10      	subs	r5, #16
  40d896:	e7e0      	b.n	40d85a <_svfiprintf_r+0x69c>
  40d898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d89a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d89c:	f8c8 5004 	str.w	r5, [r8, #4]
  40d8a0:	1c51      	adds	r1, r2, #1
  40d8a2:	195d      	adds	r5, r3, r5
  40d8a4:	2907      	cmp	r1, #7
  40d8a6:	950d      	str	r5, [sp, #52]	; 0x34
  40d8a8:	910c      	str	r1, [sp, #48]	; 0x30
  40d8aa:	dc02      	bgt.n	40d8b2 <_svfiprintf_r+0x6f4>
  40d8ac:	f108 0808 	add.w	r8, r8, #8
  40d8b0:	e008      	b.n	40d8c4 <_svfiprintf_r+0x706>
  40d8b2:	4658      	mov	r0, fp
  40d8b4:	4649      	mov	r1, r9
  40d8b6:	aa0b      	add	r2, sp, #44	; 0x2c
  40d8b8:	f7ff fc04 	bl	40d0c4 <__ssprint_r>
  40d8bc:	2800      	cmp	r0, #0
  40d8be:	d16c      	bne.n	40d99a <_svfiprintf_r+0x7dc>
  40d8c0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d8c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d8c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d8c8:	f8c8 4004 	str.w	r4, [r8, #4]
  40d8cc:	1c5a      	adds	r2, r3, #1
  40d8ce:	1904      	adds	r4, r0, r4
  40d8d0:	2a07      	cmp	r2, #7
  40d8d2:	f8c8 a000 	str.w	sl, [r8]
  40d8d6:	940d      	str	r4, [sp, #52]	; 0x34
  40d8d8:	920c      	str	r2, [sp, #48]	; 0x30
  40d8da:	dc02      	bgt.n	40d8e2 <_svfiprintf_r+0x724>
  40d8dc:	f108 0308 	add.w	r3, r8, #8
  40d8e0:	e007      	b.n	40d8f2 <_svfiprintf_r+0x734>
  40d8e2:	4658      	mov	r0, fp
  40d8e4:	4649      	mov	r1, r9
  40d8e6:	aa0b      	add	r2, sp, #44	; 0x2c
  40d8e8:	f7ff fbec 	bl	40d0c4 <__ssprint_r>
  40d8ec:	2800      	cmp	r0, #0
  40d8ee:	d154      	bne.n	40d99a <_svfiprintf_r+0x7dc>
  40d8f0:	ab18      	add	r3, sp, #96	; 0x60
  40d8f2:	077a      	lsls	r2, r7, #29
  40d8f4:	d40b      	bmi.n	40d90e <_svfiprintf_r+0x750>
  40d8f6:	9804      	ldr	r0, [sp, #16]
  40d8f8:	9b02      	ldr	r3, [sp, #8]
  40d8fa:	9a03      	ldr	r2, [sp, #12]
  40d8fc:	990d      	ldr	r1, [sp, #52]	; 0x34
  40d8fe:	4293      	cmp	r3, r2
  40d900:	bfac      	ite	ge
  40d902:	18c0      	addge	r0, r0, r3
  40d904:	1880      	addlt	r0, r0, r2
  40d906:	9004      	str	r0, [sp, #16]
  40d908:	2900      	cmp	r1, #0
  40d90a:	d036      	beq.n	40d97a <_svfiprintf_r+0x7bc>
  40d90c:	e02f      	b.n	40d96e <_svfiprintf_r+0x7b0>
  40d90e:	9c03      	ldr	r4, [sp, #12]
  40d910:	9902      	ldr	r1, [sp, #8]
  40d912:	1a64      	subs	r4, r4, r1
  40d914:	2c00      	cmp	r4, #0
  40d916:	ddee      	ble.n	40d8f6 <_svfiprintf_r+0x738>
  40d918:	481a      	ldr	r0, [pc, #104]	; (40d984 <_svfiprintf_r+0x7c6>)
  40d91a:	2c10      	cmp	r4, #16
  40d91c:	6018      	str	r0, [r3, #0]
  40d91e:	dd15      	ble.n	40d94c <_svfiprintf_r+0x78e>
  40d920:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d922:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d924:	2010      	movs	r0, #16
  40d926:	6058      	str	r0, [r3, #4]
  40d928:	1c48      	adds	r0, r1, #1
  40d92a:	3210      	adds	r2, #16
  40d92c:	2807      	cmp	r0, #7
  40d92e:	920d      	str	r2, [sp, #52]	; 0x34
  40d930:	900c      	str	r0, [sp, #48]	; 0x30
  40d932:	dc01      	bgt.n	40d938 <_svfiprintf_r+0x77a>
  40d934:	3308      	adds	r3, #8
  40d936:	e007      	b.n	40d948 <_svfiprintf_r+0x78a>
  40d938:	4658      	mov	r0, fp
  40d93a:	4649      	mov	r1, r9
  40d93c:	aa0b      	add	r2, sp, #44	; 0x2c
  40d93e:	f7ff fbc1 	bl	40d0c4 <__ssprint_r>
  40d942:	2800      	cmp	r0, #0
  40d944:	d129      	bne.n	40d99a <_svfiprintf_r+0x7dc>
  40d946:	ab18      	add	r3, sp, #96	; 0x60
  40d948:	3c10      	subs	r4, #16
  40d94a:	e7e5      	b.n	40d918 <_svfiprintf_r+0x75a>
  40d94c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d94e:	605c      	str	r4, [r3, #4]
  40d950:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d952:	1c51      	adds	r1, r2, #1
  40d954:	191c      	adds	r4, r3, r4
  40d956:	2907      	cmp	r1, #7
  40d958:	940d      	str	r4, [sp, #52]	; 0x34
  40d95a:	910c      	str	r1, [sp, #48]	; 0x30
  40d95c:	ddcb      	ble.n	40d8f6 <_svfiprintf_r+0x738>
  40d95e:	4658      	mov	r0, fp
  40d960:	4649      	mov	r1, r9
  40d962:	aa0b      	add	r2, sp, #44	; 0x2c
  40d964:	f7ff fbae 	bl	40d0c4 <__ssprint_r>
  40d968:	2800      	cmp	r0, #0
  40d96a:	d0c4      	beq.n	40d8f6 <_svfiprintf_r+0x738>
  40d96c:	e015      	b.n	40d99a <_svfiprintf_r+0x7dc>
  40d96e:	4658      	mov	r0, fp
  40d970:	4649      	mov	r1, r9
  40d972:	aa0b      	add	r2, sp, #44	; 0x2c
  40d974:	f7ff fba6 	bl	40d0c4 <__ssprint_r>
  40d978:	b978      	cbnz	r0, 40d99a <_svfiprintf_r+0x7dc>
  40d97a:	2500      	movs	r5, #0
  40d97c:	950c      	str	r5, [sp, #48]	; 0x30
  40d97e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  40d982:	e445      	b.n	40d210 <_svfiprintf_r+0x52>
  40d984:	0040fee7 	.word	0x0040fee7
  40d988:	0040fef7 	.word	0x0040fef7
  40d98c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d98e:	b120      	cbz	r0, 40d99a <_svfiprintf_r+0x7dc>
  40d990:	4658      	mov	r0, fp
  40d992:	4649      	mov	r1, r9
  40d994:	aa0b      	add	r2, sp, #44	; 0x2c
  40d996:	f7ff fb95 	bl	40d0c4 <__ssprint_r>
  40d99a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40d99e:	9b04      	ldr	r3, [sp, #16]
  40d9a0:	f002 0140 	and.w	r1, r2, #64	; 0x40
  40d9a4:	b208      	sxth	r0, r1
  40d9a6:	2800      	cmp	r0, #0
  40d9a8:	bf18      	it	ne
  40d9aa:	f04f 33ff 	movne.w	r3, #4294967295
  40d9ae:	4618      	mov	r0, r3
  40d9b0:	b029      	add	sp, #164	; 0xa4
  40d9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d9b6:	bf00      	nop

0040d9b8 <__submore>:
  40d9b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d9bc:	460c      	mov	r4, r1
  40d9be:	6b09      	ldr	r1, [r1, #48]	; 0x30
  40d9c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40d9c4:	4299      	cmp	r1, r3
  40d9c6:	d11c      	bne.n	40da02 <__submore+0x4a>
  40d9c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40d9cc:	f7fe fc8c 	bl	40c2e8 <_malloc_r>
  40d9d0:	b918      	cbnz	r0, 40d9da <__submore+0x22>
  40d9d2:	f04f 30ff 	mov.w	r0, #4294967295
  40d9d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d9da:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
  40d9de:	6320      	str	r0, [r4, #48]	; 0x30
  40d9e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40d9e4:	6361      	str	r1, [r4, #52]	; 0x34
  40d9e6:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
  40d9ea:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  40d9ee:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  40d9f2:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
  40d9f6:	f880 13fd 	strb.w	r1, [r0, #1021]	; 0x3fd
  40d9fa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  40d9fe:	6020      	str	r0, [r4, #0]
  40da00:	e012      	b.n	40da28 <__submore+0x70>
  40da02:	6b66      	ldr	r6, [r4, #52]	; 0x34
  40da04:	0077      	lsls	r7, r6, #1
  40da06:	463a      	mov	r2, r7
  40da08:	f7fe fee0 	bl	40c7cc <_realloc_r>
  40da0c:	4605      	mov	r5, r0
  40da0e:	2800      	cmp	r0, #0
  40da10:	d0df      	beq.n	40d9d2 <__submore+0x1a>
  40da12:	eb00 0806 	add.w	r8, r0, r6
  40da16:	4640      	mov	r0, r8
  40da18:	4629      	mov	r1, r5
  40da1a:	4632      	mov	r2, r6
  40da1c:	f7fb fff9 	bl	409a12 <memcpy>
  40da20:	f8c4 8000 	str.w	r8, [r4]
  40da24:	6325      	str	r5, [r4, #48]	; 0x30
  40da26:	6367      	str	r7, [r4, #52]	; 0x34
  40da28:	2000      	movs	r0, #0
  40da2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040da2e <_ungetc_r>:
  40da2e:	1c4b      	adds	r3, r1, #1
  40da30:	b570      	push	{r4, r5, r6, lr}
  40da32:	4606      	mov	r6, r0
  40da34:	460d      	mov	r5, r1
  40da36:	4614      	mov	r4, r2
  40da38:	d102      	bne.n	40da40 <_ungetc_r+0x12>
  40da3a:	f04f 35ff 	mov.w	r5, #4294967295
  40da3e:	e062      	b.n	40db06 <_ungetc_r+0xd8>
  40da40:	b118      	cbz	r0, 40da4a <_ungetc_r+0x1c>
  40da42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40da44:	b90b      	cbnz	r3, 40da4a <_ungetc_r+0x1c>
  40da46:	f7fd ff91 	bl	40b96c <__sinit>
  40da4a:	89a0      	ldrh	r0, [r4, #12]
  40da4c:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  40da50:	b211      	sxth	r1, r2
  40da52:	b931      	cbnz	r1, 40da62 <_ungetc_r+0x34>
  40da54:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
  40da58:	6e60      	ldr	r0, [r4, #100]	; 0x64
  40da5a:	81a3      	strh	r3, [r4, #12]
  40da5c:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
  40da60:	6662      	str	r2, [r4, #100]	; 0x64
  40da62:	89a1      	ldrh	r1, [r4, #12]
  40da64:	f001 0004 	and.w	r0, r1, #4
  40da68:	f021 0320 	bic.w	r3, r1, #32
  40da6c:	b202      	sxth	r2, r0
  40da6e:	81a3      	strh	r3, [r4, #12]
  40da70:	b9c2      	cbnz	r2, 40daa4 <_ungetc_r+0x76>
  40da72:	f001 0310 	and.w	r3, r1, #16
  40da76:	b218      	sxth	r0, r3
  40da78:	2800      	cmp	r0, #0
  40da7a:	d0de      	beq.n	40da3a <_ungetc_r+0xc>
  40da7c:	f001 0108 	and.w	r1, r1, #8
  40da80:	b20a      	sxth	r2, r1
  40da82:	b15a      	cbz	r2, 40da9c <_ungetc_r+0x6e>
  40da84:	4630      	mov	r0, r6
  40da86:	4621      	mov	r1, r4
  40da88:	f7fd fe7c 	bl	40b784 <_fflush_r>
  40da8c:	2800      	cmp	r0, #0
  40da8e:	d1d4      	bne.n	40da3a <_ungetc_r+0xc>
  40da90:	89a3      	ldrh	r3, [r4, #12]
  40da92:	60a0      	str	r0, [r4, #8]
  40da94:	f023 0108 	bic.w	r1, r3, #8
  40da98:	81a1      	strh	r1, [r4, #12]
  40da9a:	61a0      	str	r0, [r4, #24]
  40da9c:	89a0      	ldrh	r0, [r4, #12]
  40da9e:	f040 0204 	orr.w	r2, r0, #4
  40daa2:	81a2      	strh	r2, [r4, #12]
  40daa4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40daa6:	b2ed      	uxtb	r5, r5
  40daa8:	b183      	cbz	r3, 40dacc <_ungetc_r+0x9e>
  40daaa:	6862      	ldr	r2, [r4, #4]
  40daac:	6b63      	ldr	r3, [r4, #52]	; 0x34
  40daae:	429a      	cmp	r2, r3
  40dab0:	da05      	bge.n	40dabe <_ungetc_r+0x90>
  40dab2:	6821      	ldr	r1, [r4, #0]
  40dab4:	1e48      	subs	r0, r1, #1
  40dab6:	6020      	str	r0, [r4, #0]
  40dab8:	f801 5c01 	strb.w	r5, [r1, #-1]
  40dabc:	e011      	b.n	40dae2 <_ungetc_r+0xb4>
  40dabe:	4630      	mov	r0, r6
  40dac0:	4621      	mov	r1, r4
  40dac2:	f7ff ff79 	bl	40d9b8 <__submore>
  40dac6:	2800      	cmp	r0, #0
  40dac8:	d0f3      	beq.n	40dab2 <_ungetc_r+0x84>
  40daca:	e7b6      	b.n	40da3a <_ungetc_r+0xc>
  40dacc:	6921      	ldr	r1, [r4, #16]
  40dace:	b159      	cbz	r1, 40dae8 <_ungetc_r+0xba>
  40dad0:	6820      	ldr	r0, [r4, #0]
  40dad2:	4288      	cmp	r0, r1
  40dad4:	d908      	bls.n	40dae8 <_ungetc_r+0xba>
  40dad6:	f810 2c01 	ldrb.w	r2, [r0, #-1]
  40dada:	42aa      	cmp	r2, r5
  40dadc:	d104      	bne.n	40dae8 <_ungetc_r+0xba>
  40dade:	3801      	subs	r0, #1
  40dae0:	6020      	str	r0, [r4, #0]
  40dae2:	6862      	ldr	r2, [r4, #4]
  40dae4:	1c51      	adds	r1, r2, #1
  40dae6:	e00d      	b.n	40db04 <_ungetc_r+0xd6>
  40dae8:	6863      	ldr	r3, [r4, #4]
  40daea:	6821      	ldr	r1, [r4, #0]
  40daec:	63e3      	str	r3, [r4, #60]	; 0x3c
  40daee:	4623      	mov	r3, r4
  40daf0:	f104 0040 	add.w	r0, r4, #64	; 0x40
  40daf4:	f803 5f42 	strb.w	r5, [r3, #66]!
  40daf8:	2203      	movs	r2, #3
  40dafa:	63a1      	str	r1, [r4, #56]	; 0x38
  40dafc:	6320      	str	r0, [r4, #48]	; 0x30
  40dafe:	6362      	str	r2, [r4, #52]	; 0x34
  40db00:	6023      	str	r3, [r4, #0]
  40db02:	2101      	movs	r1, #1
  40db04:	6061      	str	r1, [r4, #4]
  40db06:	4628      	mov	r0, r5
  40db08:	bd70      	pop	{r4, r5, r6, pc}

0040db0a <ungetc>:
  40db0a:	460a      	mov	r2, r1
  40db0c:	4902      	ldr	r1, [pc, #8]	; (40db18 <ungetc+0xe>)
  40db0e:	4603      	mov	r3, r0
  40db10:	6808      	ldr	r0, [r1, #0]
  40db12:	4619      	mov	r1, r3
  40db14:	f7ff bf8b 	b.w	40da2e <_ungetc_r>
  40db18:	200011f0 	.word	0x200011f0

0040db1c <__swbuf_r>:
  40db1c:	b570      	push	{r4, r5, r6, lr}
  40db1e:	460d      	mov	r5, r1
  40db20:	4614      	mov	r4, r2
  40db22:	4606      	mov	r6, r0
  40db24:	b118      	cbz	r0, 40db2e <__swbuf_r+0x12>
  40db26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40db28:	b90b      	cbnz	r3, 40db2e <__swbuf_r+0x12>
  40db2a:	f7fd ff1f 	bl	40b96c <__sinit>
  40db2e:	89a1      	ldrh	r1, [r4, #12]
  40db30:	69a0      	ldr	r0, [r4, #24]
  40db32:	f001 0208 	and.w	r2, r1, #8
  40db36:	b213      	sxth	r3, r2
  40db38:	60a0      	str	r0, [r4, #8]
  40db3a:	b10b      	cbz	r3, 40db40 <__swbuf_r+0x24>
  40db3c:	6920      	ldr	r0, [r4, #16]
  40db3e:	b958      	cbnz	r0, 40db58 <__swbuf_r+0x3c>
  40db40:	4630      	mov	r0, r6
  40db42:	4621      	mov	r1, r4
  40db44:	f7fd fdb2 	bl	40b6ac <__swsetup_r>
  40db48:	b130      	cbz	r0, 40db58 <__swbuf_r+0x3c>
  40db4a:	89a5      	ldrh	r5, [r4, #12]
  40db4c:	2009      	movs	r0, #9
  40db4e:	f045 0140 	orr.w	r1, r5, #64	; 0x40
  40db52:	81a1      	strh	r1, [r4, #12]
  40db54:	6030      	str	r0, [r6, #0]
  40db56:	e017      	b.n	40db88 <__swbuf_r+0x6c>
  40db58:	89a1      	ldrh	r1, [r4, #12]
  40db5a:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
  40db5e:	b213      	sxth	r3, r2
  40db60:	b2ed      	uxtb	r5, r5
  40db62:	b933      	cbnz	r3, 40db72 <__swbuf_r+0x56>
  40db64:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
  40db68:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40db6a:	81a0      	strh	r0, [r4, #12]
  40db6c:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
  40db70:	6662      	str	r2, [r4, #100]	; 0x64
  40db72:	6820      	ldr	r0, [r4, #0]
  40db74:	6923      	ldr	r3, [r4, #16]
  40db76:	6961      	ldr	r1, [r4, #20]
  40db78:	1ac0      	subs	r0, r0, r3
  40db7a:	4288      	cmp	r0, r1
  40db7c:	db07      	blt.n	40db8e <__swbuf_r+0x72>
  40db7e:	4630      	mov	r0, r6
  40db80:	4621      	mov	r1, r4
  40db82:	f7fd fdff 	bl	40b784 <_fflush_r>
  40db86:	b110      	cbz	r0, 40db8e <__swbuf_r+0x72>
  40db88:	f04f 35ff 	mov.w	r5, #4294967295
  40db8c:	e015      	b.n	40dbba <__swbuf_r+0x9e>
  40db8e:	68a2      	ldr	r2, [r4, #8]
  40db90:	6821      	ldr	r1, [r4, #0]
  40db92:	1e53      	subs	r3, r2, #1
  40db94:	60a3      	str	r3, [r4, #8]
  40db96:	f801 5b01 	strb.w	r5, [r1], #1
  40db9a:	6962      	ldr	r2, [r4, #20]
  40db9c:	6021      	str	r1, [r4, #0]
  40db9e:	3001      	adds	r0, #1
  40dba0:	4290      	cmp	r0, r2
  40dba2:	d004      	beq.n	40dbae <__swbuf_r+0x92>
  40dba4:	89a3      	ldrh	r3, [r4, #12]
  40dba6:	07db      	lsls	r3, r3, #31
  40dba8:	d507      	bpl.n	40dbba <__swbuf_r+0x9e>
  40dbaa:	2d0a      	cmp	r5, #10
  40dbac:	d105      	bne.n	40dbba <__swbuf_r+0x9e>
  40dbae:	4630      	mov	r0, r6
  40dbb0:	4621      	mov	r1, r4
  40dbb2:	f7fd fde7 	bl	40b784 <_fflush_r>
  40dbb6:	2800      	cmp	r0, #0
  40dbb8:	d1e6      	bne.n	40db88 <__swbuf_r+0x6c>
  40dbba:	4628      	mov	r0, r5
  40dbbc:	bd70      	pop	{r4, r5, r6, pc}

0040dbbe <__swbuf>:
  40dbbe:	460a      	mov	r2, r1
  40dbc0:	4902      	ldr	r1, [pc, #8]	; (40dbcc <__swbuf+0xe>)
  40dbc2:	4603      	mov	r3, r0
  40dbc4:	6808      	ldr	r0, [r1, #0]
  40dbc6:	4619      	mov	r1, r3
  40dbc8:	f7ff bfa8 	b.w	40db1c <__swbuf_r>
  40dbcc:	200011f0 	.word	0x200011f0

0040dbd0 <_wcrtomb_r>:
  40dbd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40dbd4:	461d      	mov	r5, r3
  40dbd6:	4b10      	ldr	r3, [pc, #64]	; (40dc18 <_wcrtomb_r+0x48>)
  40dbd8:	b086      	sub	sp, #24
  40dbda:	4604      	mov	r4, r0
  40dbdc:	4690      	mov	r8, r2
  40dbde:	460e      	mov	r6, r1
  40dbe0:	681f      	ldr	r7, [r3, #0]
  40dbe2:	b939      	cbnz	r1, 40dbf4 <_wcrtomb_r+0x24>
  40dbe4:	f7fe fae2 	bl	40c1ac <__locale_charset>
  40dbe8:	9500      	str	r5, [sp, #0]
  40dbea:	4603      	mov	r3, r0
  40dbec:	a903      	add	r1, sp, #12
  40dbee:	4620      	mov	r0, r4
  40dbf0:	4632      	mov	r2, r6
  40dbf2:	e006      	b.n	40dc02 <_wcrtomb_r+0x32>
  40dbf4:	f7fe fada 	bl	40c1ac <__locale_charset>
  40dbf8:	9500      	str	r5, [sp, #0]
  40dbfa:	4603      	mov	r3, r0
  40dbfc:	4631      	mov	r1, r6
  40dbfe:	4620      	mov	r0, r4
  40dc00:	4642      	mov	r2, r8
  40dc02:	47b8      	blx	r7
  40dc04:	1c43      	adds	r3, r0, #1
  40dc06:	d103      	bne.n	40dc10 <_wcrtomb_r+0x40>
  40dc08:	2100      	movs	r1, #0
  40dc0a:	228a      	movs	r2, #138	; 0x8a
  40dc0c:	6029      	str	r1, [r5, #0]
  40dc0e:	6022      	str	r2, [r4, #0]
  40dc10:	b006      	add	sp, #24
  40dc12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dc16:	bf00      	nop
  40dc18:	20001ab4 	.word	0x20001ab4

0040dc1c <wcrtomb>:
  40dc1c:	b530      	push	{r4, r5, lr}
  40dc1e:	4613      	mov	r3, r2
  40dc20:	4a04      	ldr	r2, [pc, #16]	; (40dc34 <wcrtomb+0x18>)
  40dc22:	4605      	mov	r5, r0
  40dc24:	460c      	mov	r4, r1
  40dc26:	6810      	ldr	r0, [r2, #0]
  40dc28:	4629      	mov	r1, r5
  40dc2a:	4622      	mov	r2, r4
  40dc2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40dc30:	f7ff bfce 	b.w	40dbd0 <_wcrtomb_r>
  40dc34:	200011f0 	.word	0x200011f0

0040dc38 <__ascii_wctomb>:
  40dc38:	b149      	cbz	r1, 40dc4e <__ascii_wctomb+0x16>
  40dc3a:	2aff      	cmp	r2, #255	; 0xff
  40dc3c:	d904      	bls.n	40dc48 <__ascii_wctomb+0x10>
  40dc3e:	238a      	movs	r3, #138	; 0x8a
  40dc40:	6003      	str	r3, [r0, #0]
  40dc42:	f04f 30ff 	mov.w	r0, #4294967295
  40dc46:	4770      	bx	lr
  40dc48:	700a      	strb	r2, [r1, #0]
  40dc4a:	2001      	movs	r0, #1
  40dc4c:	4770      	bx	lr
  40dc4e:	4608      	mov	r0, r1
  40dc50:	4770      	bx	lr

0040dc52 <_wctomb_r>:
  40dc52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  40dc56:	4698      	mov	r8, r3
  40dc58:	4b07      	ldr	r3, [pc, #28]	; (40dc78 <_wctomb_r+0x26>)
  40dc5a:	4605      	mov	r5, r0
  40dc5c:	460f      	mov	r7, r1
  40dc5e:	4616      	mov	r6, r2
  40dc60:	681c      	ldr	r4, [r3, #0]
  40dc62:	f7fe faa3 	bl	40c1ac <__locale_charset>
  40dc66:	f8cd 8000 	str.w	r8, [sp]
  40dc6a:	4603      	mov	r3, r0
  40dc6c:	4639      	mov	r1, r7
  40dc6e:	4628      	mov	r0, r5
  40dc70:	4632      	mov	r2, r6
  40dc72:	47a0      	blx	r4
  40dc74:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
  40dc78:	20001ab4 	.word	0x20001ab4

0040dc7c <_write_r>:
  40dc7c:	b538      	push	{r3, r4, r5, lr}
  40dc7e:	4c07      	ldr	r4, [pc, #28]	; (40dc9c <_write_r+0x20>)
  40dc80:	4605      	mov	r5, r0
  40dc82:	2000      	movs	r0, #0
  40dc84:	6020      	str	r0, [r4, #0]
  40dc86:	4608      	mov	r0, r1
  40dc88:	4611      	mov	r1, r2
  40dc8a:	461a      	mov	r2, r3
  40dc8c:	f7f3 fcc8 	bl	401620 <_write>
  40dc90:	1c43      	adds	r3, r0, #1
  40dc92:	d102      	bne.n	40dc9a <_write_r+0x1e>
  40dc94:	6823      	ldr	r3, [r4, #0]
  40dc96:	b103      	cbz	r3, 40dc9a <_write_r+0x1e>
  40dc98:	602b      	str	r3, [r5, #0]
  40dc9a:	bd38      	pop	{r3, r4, r5, pc}
  40dc9c:	20002cac 	.word	0x20002cac

0040dca0 <_close_r>:
  40dca0:	b538      	push	{r3, r4, r5, lr}
  40dca2:	4c06      	ldr	r4, [pc, #24]	; (40dcbc <_close_r+0x1c>)
  40dca4:	2300      	movs	r3, #0
  40dca6:	4605      	mov	r5, r0
  40dca8:	4608      	mov	r0, r1
  40dcaa:	6023      	str	r3, [r4, #0]
  40dcac:	f7f6 fe20 	bl	4048f0 <_close>
  40dcb0:	1c43      	adds	r3, r0, #1
  40dcb2:	d102      	bne.n	40dcba <_close_r+0x1a>
  40dcb4:	6821      	ldr	r1, [r4, #0]
  40dcb6:	b101      	cbz	r1, 40dcba <_close_r+0x1a>
  40dcb8:	6029      	str	r1, [r5, #0]
  40dcba:	bd38      	pop	{r3, r4, r5, pc}
  40dcbc:	20002cac 	.word	0x20002cac

0040dcc0 <_fclose_r>:
  40dcc0:	b570      	push	{r4, r5, r6, lr}
  40dcc2:	4605      	mov	r5, r0
  40dcc4:	460c      	mov	r4, r1
  40dcc6:	2900      	cmp	r1, #0
  40dcc8:	d039      	beq.n	40dd3e <_fclose_r+0x7e>
  40dcca:	f7fd feb3 	bl	40ba34 <__sfp_lock_acquire>
  40dcce:	b125      	cbz	r5, 40dcda <_fclose_r+0x1a>
  40dcd0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40dcd2:	b913      	cbnz	r3, 40dcda <_fclose_r+0x1a>
  40dcd4:	4628      	mov	r0, r5
  40dcd6:	f7fd fe49 	bl	40b96c <__sinit>
  40dcda:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
  40dcde:	b35e      	cbz	r6, 40dd38 <_fclose_r+0x78>
  40dce0:	4628      	mov	r0, r5
  40dce2:	4621      	mov	r1, r4
  40dce4:	f7fd fd4e 	bl	40b784 <_fflush_r>
  40dce8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40dcea:	4606      	mov	r6, r0
  40dcec:	b13a      	cbz	r2, 40dcfe <_fclose_r+0x3e>
  40dcee:	4628      	mov	r0, r5
  40dcf0:	69e1      	ldr	r1, [r4, #28]
  40dcf2:	4790      	blx	r2
  40dcf4:	ea36 0620 	bics.w	r6, r6, r0, asr #32
  40dcf8:	bf28      	it	cs
  40dcfa:	f04f 36ff 	movcs.w	r6, #4294967295
  40dcfe:	89a0      	ldrh	r0, [r4, #12]
  40dd00:	f000 0180 	and.w	r1, r0, #128	; 0x80
  40dd04:	b20b      	sxth	r3, r1
  40dd06:	b11b      	cbz	r3, 40dd10 <_fclose_r+0x50>
  40dd08:	4628      	mov	r0, r5
  40dd0a:	6921      	ldr	r1, [r4, #16]
  40dd0c:	f7fd ffca 	bl	40bca4 <_free_r>
  40dd10:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40dd12:	b141      	cbz	r1, 40dd26 <_fclose_r+0x66>
  40dd14:	f104 0240 	add.w	r2, r4, #64	; 0x40
  40dd18:	4291      	cmp	r1, r2
  40dd1a:	d002      	beq.n	40dd22 <_fclose_r+0x62>
  40dd1c:	4628      	mov	r0, r5
  40dd1e:	f7fd ffc1 	bl	40bca4 <_free_r>
  40dd22:	2000      	movs	r0, #0
  40dd24:	6320      	str	r0, [r4, #48]	; 0x30
  40dd26:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40dd28:	b121      	cbz	r1, 40dd34 <_fclose_r+0x74>
  40dd2a:	4628      	mov	r0, r5
  40dd2c:	f7fd ffba 	bl	40bca4 <_free_r>
  40dd30:	2100      	movs	r1, #0
  40dd32:	6461      	str	r1, [r4, #68]	; 0x44
  40dd34:	2300      	movs	r3, #0
  40dd36:	81a3      	strh	r3, [r4, #12]
  40dd38:	f7fd fe7d 	bl	40ba36 <__sfp_lock_release>
  40dd3c:	e000      	b.n	40dd40 <_fclose_r+0x80>
  40dd3e:	460e      	mov	r6, r1
  40dd40:	4630      	mov	r0, r6
  40dd42:	bd70      	pop	{r4, r5, r6, pc}

0040dd44 <fclose>:
  40dd44:	4b02      	ldr	r3, [pc, #8]	; (40dd50 <fclose+0xc>)
  40dd46:	4601      	mov	r1, r0
  40dd48:	6818      	ldr	r0, [r3, #0]
  40dd4a:	f7ff bfb9 	b.w	40dcc0 <_fclose_r>
  40dd4e:	bf00      	nop
  40dd50:	200011f0 	.word	0x200011f0

0040dd54 <_fstat_r>:
  40dd54:	b538      	push	{r3, r4, r5, lr}
  40dd56:	4c07      	ldr	r4, [pc, #28]	; (40dd74 <_fstat_r+0x20>)
  40dd58:	2300      	movs	r3, #0
  40dd5a:	4605      	mov	r5, r0
  40dd5c:	4608      	mov	r0, r1
  40dd5e:	4611      	mov	r1, r2
  40dd60:	6023      	str	r3, [r4, #0]
  40dd62:	f7f6 fdc9 	bl	4048f8 <_fstat>
  40dd66:	1c43      	adds	r3, r0, #1
  40dd68:	d102      	bne.n	40dd70 <_fstat_r+0x1c>
  40dd6a:	6821      	ldr	r1, [r4, #0]
  40dd6c:	b101      	cbz	r1, 40dd70 <_fstat_r+0x1c>
  40dd6e:	6029      	str	r1, [r5, #0]
  40dd70:	bd38      	pop	{r3, r4, r5, pc}
  40dd72:	bf00      	nop
  40dd74:	20002cac 	.word	0x20002cac

0040dd78 <_isatty_r>:
  40dd78:	b538      	push	{r3, r4, r5, lr}
  40dd7a:	4c06      	ldr	r4, [pc, #24]	; (40dd94 <_isatty_r+0x1c>)
  40dd7c:	2300      	movs	r3, #0
  40dd7e:	4605      	mov	r5, r0
  40dd80:	4608      	mov	r0, r1
  40dd82:	6023      	str	r3, [r4, #0]
  40dd84:	f7f6 fdbe 	bl	404904 <_isatty>
  40dd88:	1c43      	adds	r3, r0, #1
  40dd8a:	d102      	bne.n	40dd92 <_isatty_r+0x1a>
  40dd8c:	6821      	ldr	r1, [r4, #0]
  40dd8e:	b101      	cbz	r1, 40dd92 <_isatty_r+0x1a>
  40dd90:	6029      	str	r1, [r5, #0]
  40dd92:	bd38      	pop	{r3, r4, r5, pc}
  40dd94:	20002cac 	.word	0x20002cac

0040dd98 <_lseek_r>:
  40dd98:	b538      	push	{r3, r4, r5, lr}
  40dd9a:	4c07      	ldr	r4, [pc, #28]	; (40ddb8 <_lseek_r+0x20>)
  40dd9c:	4605      	mov	r5, r0
  40dd9e:	2000      	movs	r0, #0
  40dda0:	6020      	str	r0, [r4, #0]
  40dda2:	4608      	mov	r0, r1
  40dda4:	4611      	mov	r1, r2
  40dda6:	461a      	mov	r2, r3
  40dda8:	f7f6 fdb0 	bl	40490c <_lseek>
  40ddac:	1c43      	adds	r3, r0, #1
  40ddae:	d102      	bne.n	40ddb6 <_lseek_r+0x1e>
  40ddb0:	6823      	ldr	r3, [r4, #0]
  40ddb2:	b103      	cbz	r3, 40ddb6 <_lseek_r+0x1e>
  40ddb4:	602b      	str	r3, [r5, #0]
  40ddb6:	bd38      	pop	{r3, r4, r5, pc}
  40ddb8:	20002cac 	.word	0x20002cac

0040ddbc <_read_r>:
  40ddbc:	b538      	push	{r3, r4, r5, lr}
  40ddbe:	4c07      	ldr	r4, [pc, #28]	; (40dddc <_read_r+0x20>)
  40ddc0:	4605      	mov	r5, r0
  40ddc2:	2000      	movs	r0, #0
  40ddc4:	6020      	str	r0, [r4, #0]
  40ddc6:	4608      	mov	r0, r1
  40ddc8:	4611      	mov	r1, r2
  40ddca:	461a      	mov	r2, r3
  40ddcc:	f7f3 fb7c 	bl	4014c8 <_read>
  40ddd0:	1c43      	adds	r3, r0, #1
  40ddd2:	d102      	bne.n	40ddda <_read_r+0x1e>
  40ddd4:	6823      	ldr	r3, [r4, #0]
  40ddd6:	b103      	cbz	r3, 40ddda <_read_r+0x1e>
  40ddd8:	602b      	str	r3, [r5, #0]
  40ddda:	bd38      	pop	{r3, r4, r5, pc}
  40dddc:	20002cac 	.word	0x20002cac

0040dde0 <__aeabi_uldivmod>:
  40dde0:	b94b      	cbnz	r3, 40ddf6 <__aeabi_uldivmod+0x16>
  40dde2:	b942      	cbnz	r2, 40ddf6 <__aeabi_uldivmod+0x16>
  40dde4:	2900      	cmp	r1, #0
  40dde6:	bf08      	it	eq
  40dde8:	2800      	cmpeq	r0, #0
  40ddea:	d002      	beq.n	40ddf2 <__aeabi_uldivmod+0x12>
  40ddec:	f04f 31ff 	mov.w	r1, #4294967295
  40ddf0:	4608      	mov	r0, r1
  40ddf2:	f000 b837 	b.w	40de64 <__aeabi_idiv0>
  40ddf6:	b082      	sub	sp, #8
  40ddf8:	46ec      	mov	ip, sp
  40ddfa:	e92d 5000 	stmdb	sp!, {ip, lr}
  40ddfe:	f000 f81b 	bl	40de38 <__gnu_uldivmod_helper>
  40de02:	f8dd e004 	ldr.w	lr, [sp, #4]
  40de06:	b002      	add	sp, #8
  40de08:	bc0c      	pop	{r2, r3}
  40de0a:	4770      	bx	lr

0040de0c <__gnu_ldivmod_helper>:
  40de0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40de0e:	4616      	mov	r6, r2
  40de10:	4604      	mov	r4, r0
  40de12:	460d      	mov	r5, r1
  40de14:	461f      	mov	r7, r3
  40de16:	f000 f827 	bl	40de68 <__divdi3>
  40de1a:	fb06 f301 	mul.w	r3, r6, r1
  40de1e:	fb00 3707 	mla	r7, r0, r7, r3
  40de22:	fba6 2300 	umull	r2, r3, r6, r0
  40de26:	18fb      	adds	r3, r7, r3
  40de28:	1aa2      	subs	r2, r4, r2
  40de2a:	eb65 0303 	sbc.w	r3, r5, r3
  40de2e:	9c06      	ldr	r4, [sp, #24]
  40de30:	e9c4 2300 	strd	r2, r3, [r4]
  40de34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40de36:	bf00      	nop

0040de38 <__gnu_uldivmod_helper>:
  40de38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40de3a:	4616      	mov	r6, r2
  40de3c:	4604      	mov	r4, r0
  40de3e:	460d      	mov	r5, r1
  40de40:	461f      	mov	r7, r3
  40de42:	f000 f96f 	bl	40e124 <__udivdi3>
  40de46:	fb00 f707 	mul.w	r7, r0, r7
  40de4a:	fba0 2306 	umull	r2, r3, r0, r6
  40de4e:	fb06 7701 	mla	r7, r6, r1, r7
  40de52:	18fb      	adds	r3, r7, r3
  40de54:	1aa2      	subs	r2, r4, r2
  40de56:	eb65 0303 	sbc.w	r3, r5, r3
  40de5a:	9c06      	ldr	r4, [sp, #24]
  40de5c:	e9c4 2300 	strd	r2, r3, [r4]
  40de60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40de62:	bf00      	nop

0040de64 <__aeabi_idiv0>:
  40de64:	4770      	bx	lr
  40de66:	bf00      	nop

0040de68 <__divdi3>:
  40de68:	2900      	cmp	r1, #0
  40de6a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40de6e:	461d      	mov	r5, r3
  40de70:	f2c0 809d 	blt.w	40dfae <__divdi3+0x146>
  40de74:	2400      	movs	r4, #0
  40de76:	2d00      	cmp	r5, #0
  40de78:	f2c0 8094 	blt.w	40dfa4 <__divdi3+0x13c>
  40de7c:	4680      	mov	r8, r0
  40de7e:	460f      	mov	r7, r1
  40de80:	4694      	mov	ip, r2
  40de82:	461e      	mov	r6, r3
  40de84:	bbe3      	cbnz	r3, 40df00 <__divdi3+0x98>
  40de86:	428a      	cmp	r2, r1
  40de88:	d955      	bls.n	40df36 <__divdi3+0xce>
  40de8a:	fab2 f782 	clz	r7, r2
  40de8e:	b147      	cbz	r7, 40dea2 <__divdi3+0x3a>
  40de90:	f1c7 0520 	rsb	r5, r7, #32
  40de94:	fa20 f605 	lsr.w	r6, r0, r5
  40de98:	fa01 f107 	lsl.w	r1, r1, r7
  40de9c:	40ba      	lsls	r2, r7
  40de9e:	4331      	orrs	r1, r6
  40dea0:	40b8      	lsls	r0, r7
  40dea2:	0c17      	lsrs	r7, r2, #16
  40dea4:	fbb1 f6f7 	udiv	r6, r1, r7
  40dea8:	0c03      	lsrs	r3, r0, #16
  40deaa:	fa1f fc82 	uxth.w	ip, r2
  40deae:	fb07 1116 	mls	r1, r7, r6, r1
  40deb2:	fb0c f506 	mul.w	r5, ip, r6
  40deb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40deba:	429d      	cmp	r5, r3
  40debc:	d908      	bls.n	40ded0 <__divdi3+0x68>
  40debe:	1e71      	subs	r1, r6, #1
  40dec0:	189b      	adds	r3, r3, r2
  40dec2:	f080 8113 	bcs.w	40e0ec <__divdi3+0x284>
  40dec6:	429d      	cmp	r5, r3
  40dec8:	f240 8110 	bls.w	40e0ec <__divdi3+0x284>
  40decc:	3e02      	subs	r6, #2
  40dece:	189b      	adds	r3, r3, r2
  40ded0:	1b59      	subs	r1, r3, r5
  40ded2:	fbb1 f5f7 	udiv	r5, r1, r7
  40ded6:	fb07 1315 	mls	r3, r7, r5, r1
  40deda:	b280      	uxth	r0, r0
  40dedc:	fb0c fc05 	mul.w	ip, ip, r5
  40dee0:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
  40dee4:	458c      	cmp	ip, r1
  40dee6:	d907      	bls.n	40def8 <__divdi3+0x90>
  40dee8:	1e6b      	subs	r3, r5, #1
  40deea:	188a      	adds	r2, r1, r2
  40deec:	f080 8100 	bcs.w	40e0f0 <__divdi3+0x288>
  40def0:	4594      	cmp	ip, r2
  40def2:	f240 80fd 	bls.w	40e0f0 <__divdi3+0x288>
  40def6:	3d02      	subs	r5, #2
  40def8:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
  40defc:	2500      	movs	r5, #0
  40defe:	e003      	b.n	40df08 <__divdi3+0xa0>
  40df00:	428b      	cmp	r3, r1
  40df02:	d90c      	bls.n	40df1e <__divdi3+0xb6>
  40df04:	2500      	movs	r5, #0
  40df06:	4629      	mov	r1, r5
  40df08:	460a      	mov	r2, r1
  40df0a:	462b      	mov	r3, r5
  40df0c:	b114      	cbz	r4, 40df14 <__divdi3+0xac>
  40df0e:	4252      	negs	r2, r2
  40df10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40df14:	4610      	mov	r0, r2
  40df16:	4619      	mov	r1, r3
  40df18:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40df1c:	4770      	bx	lr
  40df1e:	fab3 f583 	clz	r5, r3
  40df22:	2d00      	cmp	r5, #0
  40df24:	f040 8087 	bne.w	40e036 <__divdi3+0x1ce>
  40df28:	428b      	cmp	r3, r1
  40df2a:	d301      	bcc.n	40df30 <__divdi3+0xc8>
  40df2c:	4282      	cmp	r2, r0
  40df2e:	d8ea      	bhi.n	40df06 <__divdi3+0x9e>
  40df30:	2500      	movs	r5, #0
  40df32:	2101      	movs	r1, #1
  40df34:	e7e8      	b.n	40df08 <__divdi3+0xa0>
  40df36:	b912      	cbnz	r2, 40df3e <__divdi3+0xd6>
  40df38:	2601      	movs	r6, #1
  40df3a:	fbb6 f2f2 	udiv	r2, r6, r2
  40df3e:	fab2 f682 	clz	r6, r2
  40df42:	2e00      	cmp	r6, #0
  40df44:	d139      	bne.n	40dfba <__divdi3+0x152>
  40df46:	1a8e      	subs	r6, r1, r2
  40df48:	0c13      	lsrs	r3, r2, #16
  40df4a:	fa1f fc82 	uxth.w	ip, r2
  40df4e:	2501      	movs	r5, #1
  40df50:	fbb6 f7f3 	udiv	r7, r6, r3
  40df54:	fb03 6117 	mls	r1, r3, r7, r6
  40df58:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40df5c:	fb0c f807 	mul.w	r8, ip, r7
  40df60:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
  40df64:	45b0      	cmp	r8, r6
  40df66:	d906      	bls.n	40df76 <__divdi3+0x10e>
  40df68:	1e79      	subs	r1, r7, #1
  40df6a:	18b6      	adds	r6, r6, r2
  40df6c:	d202      	bcs.n	40df74 <__divdi3+0x10c>
  40df6e:	45b0      	cmp	r8, r6
  40df70:	f200 80d3 	bhi.w	40e11a <__divdi3+0x2b2>
  40df74:	460f      	mov	r7, r1
  40df76:	ebc8 0606 	rsb	r6, r8, r6
  40df7a:	fbb6 f1f3 	udiv	r1, r6, r3
  40df7e:	fb03 6311 	mls	r3, r3, r1, r6
  40df82:	b280      	uxth	r0, r0
  40df84:	fb0c fc01 	mul.w	ip, ip, r1
  40df88:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  40df8c:	459c      	cmp	ip, r3
  40df8e:	d906      	bls.n	40df9e <__divdi3+0x136>
  40df90:	1e4e      	subs	r6, r1, #1
  40df92:	189a      	adds	r2, r3, r2
  40df94:	d202      	bcs.n	40df9c <__divdi3+0x134>
  40df96:	4594      	cmp	ip, r2
  40df98:	f200 80c2 	bhi.w	40e120 <__divdi3+0x2b8>
  40df9c:	4631      	mov	r1, r6
  40df9e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
  40dfa2:	e7b1      	b.n	40df08 <__divdi3+0xa0>
  40dfa4:	43e4      	mvns	r4, r4
  40dfa6:	4252      	negs	r2, r2
  40dfa8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40dfac:	e766      	b.n	40de7c <__divdi3+0x14>
  40dfae:	4240      	negs	r0, r0
  40dfb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40dfb4:	f04f 34ff 	mov.w	r4, #4294967295
  40dfb8:	e75d      	b.n	40de76 <__divdi3+0xe>
  40dfba:	40b2      	lsls	r2, r6
  40dfbc:	f1c6 0920 	rsb	r9, r6, #32
  40dfc0:	fa21 f709 	lsr.w	r7, r1, r9
  40dfc4:	fa20 f509 	lsr.w	r5, r0, r9
  40dfc8:	0c13      	lsrs	r3, r2, #16
  40dfca:	fa01 f106 	lsl.w	r1, r1, r6
  40dfce:	fbb7 f8f3 	udiv	r8, r7, r3
  40dfd2:	ea45 0901 	orr.w	r9, r5, r1
  40dfd6:	fa1f fc82 	uxth.w	ip, r2
  40dfda:	fb03 7718 	mls	r7, r3, r8, r7
  40dfde:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40dfe2:	fb0c f508 	mul.w	r5, ip, r8
  40dfe6:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  40dfea:	40b0      	lsls	r0, r6
  40dfec:	42bd      	cmp	r5, r7
  40dfee:	d90a      	bls.n	40e006 <__divdi3+0x19e>
  40dff0:	18bf      	adds	r7, r7, r2
  40dff2:	f108 36ff 	add.w	r6, r8, #4294967295
  40dff6:	f080 808e 	bcs.w	40e116 <__divdi3+0x2ae>
  40dffa:	42bd      	cmp	r5, r7
  40dffc:	f240 808b 	bls.w	40e116 <__divdi3+0x2ae>
  40e000:	f1a8 0802 	sub.w	r8, r8, #2
  40e004:	18bf      	adds	r7, r7, r2
  40e006:	1b79      	subs	r1, r7, r5
  40e008:	fbb1 f5f3 	udiv	r5, r1, r3
  40e00c:	fb03 1715 	mls	r7, r3, r5, r1
  40e010:	fa1f f989 	uxth.w	r9, r9
  40e014:	fb0c f605 	mul.w	r6, ip, r5
  40e018:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
  40e01c:	428e      	cmp	r6, r1
  40e01e:	d906      	bls.n	40e02e <__divdi3+0x1c6>
  40e020:	1e6f      	subs	r7, r5, #1
  40e022:	1889      	adds	r1, r1, r2
  40e024:	d271      	bcs.n	40e10a <__divdi3+0x2a2>
  40e026:	428e      	cmp	r6, r1
  40e028:	d96f      	bls.n	40e10a <__divdi3+0x2a2>
  40e02a:	3d02      	subs	r5, #2
  40e02c:	1889      	adds	r1, r1, r2
  40e02e:	1b8e      	subs	r6, r1, r6
  40e030:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
  40e034:	e78c      	b.n	40df50 <__divdi3+0xe8>
  40e036:	f1c5 0120 	rsb	r1, r5, #32
  40e03a:	fa22 f301 	lsr.w	r3, r2, r1
  40e03e:	fa06 f605 	lsl.w	r6, r6, r5
  40e042:	431e      	orrs	r6, r3
  40e044:	fa27 f201 	lsr.w	r2, r7, r1
  40e048:	ea4f 4916 	mov.w	r9, r6, lsr #16
  40e04c:	fa07 f705 	lsl.w	r7, r7, r5
  40e050:	fa20 f101 	lsr.w	r1, r0, r1
  40e054:	fbb2 f8f9 	udiv	r8, r2, r9
  40e058:	430f      	orrs	r7, r1
  40e05a:	0c3b      	lsrs	r3, r7, #16
  40e05c:	fa1f fa86 	uxth.w	sl, r6
  40e060:	fb09 2218 	mls	r2, r9, r8, r2
  40e064:	fb0a fb08 	mul.w	fp, sl, r8
  40e068:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40e06c:	4593      	cmp	fp, r2
  40e06e:	fa0c fc05 	lsl.w	ip, ip, r5
  40e072:	d908      	bls.n	40e086 <__divdi3+0x21e>
  40e074:	1992      	adds	r2, r2, r6
  40e076:	f108 31ff 	add.w	r1, r8, #4294967295
  40e07a:	d24a      	bcs.n	40e112 <__divdi3+0x2aa>
  40e07c:	4593      	cmp	fp, r2
  40e07e:	d948      	bls.n	40e112 <__divdi3+0x2aa>
  40e080:	f1a8 0802 	sub.w	r8, r8, #2
  40e084:	1992      	adds	r2, r2, r6
  40e086:	ebcb 0302 	rsb	r3, fp, r2
  40e08a:	fbb3 f1f9 	udiv	r1, r3, r9
  40e08e:	fb09 3211 	mls	r2, r9, r1, r3
  40e092:	b2bf      	uxth	r7, r7
  40e094:	fb0a fa01 	mul.w	sl, sl, r1
  40e098:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
  40e09c:	459a      	cmp	sl, r3
  40e09e:	d906      	bls.n	40e0ae <__divdi3+0x246>
  40e0a0:	1e4a      	subs	r2, r1, #1
  40e0a2:	199b      	adds	r3, r3, r6
  40e0a4:	d233      	bcs.n	40e10e <__divdi3+0x2a6>
  40e0a6:	459a      	cmp	sl, r3
  40e0a8:	d931      	bls.n	40e10e <__divdi3+0x2a6>
  40e0aa:	3902      	subs	r1, #2
  40e0ac:	199b      	adds	r3, r3, r6
  40e0ae:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
  40e0b2:	0c0f      	lsrs	r7, r1, #16
  40e0b4:	fa1f f88c 	uxth.w	r8, ip
  40e0b8:	fb08 f607 	mul.w	r6, r8, r7
  40e0bc:	b28a      	uxth	r2, r1
  40e0be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  40e0c2:	fb08 f802 	mul.w	r8, r8, r2
  40e0c6:	fb0c 6202 	mla	r2, ip, r2, r6
  40e0ca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
  40e0ce:	fb0c fc07 	mul.w	ip, ip, r7
  40e0d2:	4296      	cmp	r6, r2
  40e0d4:	bf88      	it	hi
  40e0d6:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
  40e0da:	ebca 0303 	rsb	r3, sl, r3
  40e0de:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
  40e0e2:	4563      	cmp	r3, ip
  40e0e4:	d30e      	bcc.n	40e104 <__divdi3+0x29c>
  40e0e6:	d005      	beq.n	40e0f4 <__divdi3+0x28c>
  40e0e8:	2500      	movs	r5, #0
  40e0ea:	e70d      	b.n	40df08 <__divdi3+0xa0>
  40e0ec:	460e      	mov	r6, r1
  40e0ee:	e6ef      	b.n	40ded0 <__divdi3+0x68>
  40e0f0:	461d      	mov	r5, r3
  40e0f2:	e701      	b.n	40def8 <__divdi3+0x90>
  40e0f4:	fa1f f888 	uxth.w	r8, r8
  40e0f8:	fa00 f005 	lsl.w	r0, r0, r5
  40e0fc:	eb08 4502 	add.w	r5, r8, r2, lsl #16
  40e100:	42a8      	cmp	r0, r5
  40e102:	d2f1      	bcs.n	40e0e8 <__divdi3+0x280>
  40e104:	3901      	subs	r1, #1
  40e106:	2500      	movs	r5, #0
  40e108:	e6fe      	b.n	40df08 <__divdi3+0xa0>
  40e10a:	463d      	mov	r5, r7
  40e10c:	e78f      	b.n	40e02e <__divdi3+0x1c6>
  40e10e:	4611      	mov	r1, r2
  40e110:	e7cd      	b.n	40e0ae <__divdi3+0x246>
  40e112:	4688      	mov	r8, r1
  40e114:	e7b7      	b.n	40e086 <__divdi3+0x21e>
  40e116:	46b0      	mov	r8, r6
  40e118:	e775      	b.n	40e006 <__divdi3+0x19e>
  40e11a:	3f02      	subs	r7, #2
  40e11c:	18b6      	adds	r6, r6, r2
  40e11e:	e72a      	b.n	40df76 <__divdi3+0x10e>
  40e120:	3902      	subs	r1, #2
  40e122:	e73c      	b.n	40df9e <__divdi3+0x136>

0040e124 <__udivdi3>:
  40e124:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  40e128:	4614      	mov	r4, r2
  40e12a:	4605      	mov	r5, r0
  40e12c:	460e      	mov	r6, r1
  40e12e:	2b00      	cmp	r3, #0
  40e130:	d13d      	bne.n	40e1ae <__udivdi3+0x8a>
  40e132:	428a      	cmp	r2, r1
  40e134:	d949      	bls.n	40e1ca <__udivdi3+0xa6>
  40e136:	fab2 f782 	clz	r7, r2
  40e13a:	b147      	cbz	r7, 40e14e <__udivdi3+0x2a>
  40e13c:	f1c7 0120 	rsb	r1, r7, #32
  40e140:	fa20 f201 	lsr.w	r2, r0, r1
  40e144:	fa06 f607 	lsl.w	r6, r6, r7
  40e148:	40bc      	lsls	r4, r7
  40e14a:	4316      	orrs	r6, r2
  40e14c:	40bd      	lsls	r5, r7
  40e14e:	0c22      	lsrs	r2, r4, #16
  40e150:	fbb6 f0f2 	udiv	r0, r6, r2
  40e154:	0c2f      	lsrs	r7, r5, #16
  40e156:	b2a1      	uxth	r1, r4
  40e158:	fb02 6610 	mls	r6, r2, r0, r6
  40e15c:	fb01 f300 	mul.w	r3, r1, r0
  40e160:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40e164:	42b3      	cmp	r3, r6
  40e166:	d908      	bls.n	40e17a <__udivdi3+0x56>
  40e168:	1e47      	subs	r7, r0, #1
  40e16a:	1936      	adds	r6, r6, r4
  40e16c:	f080 80f8 	bcs.w	40e360 <__udivdi3+0x23c>
  40e170:	42b3      	cmp	r3, r6
  40e172:	f240 80f5 	bls.w	40e360 <__udivdi3+0x23c>
  40e176:	3802      	subs	r0, #2
  40e178:	1936      	adds	r6, r6, r4
  40e17a:	1af6      	subs	r6, r6, r3
  40e17c:	fbb6 f3f2 	udiv	r3, r6, r2
  40e180:	fb02 6213 	mls	r2, r2, r3, r6
  40e184:	b2ad      	uxth	r5, r5
  40e186:	fb01 f103 	mul.w	r1, r1, r3
  40e18a:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
  40e18e:	4291      	cmp	r1, r2
  40e190:	d907      	bls.n	40e1a2 <__udivdi3+0x7e>
  40e192:	1e5e      	subs	r6, r3, #1
  40e194:	1912      	adds	r2, r2, r4
  40e196:	f080 80e5 	bcs.w	40e364 <__udivdi3+0x240>
  40e19a:	4291      	cmp	r1, r2
  40e19c:	f240 80e2 	bls.w	40e364 <__udivdi3+0x240>
  40e1a0:	3b02      	subs	r3, #2
  40e1a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40e1a6:	2100      	movs	r1, #0
  40e1a8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  40e1ac:	4770      	bx	lr
  40e1ae:	428b      	cmp	r3, r1
  40e1b0:	d843      	bhi.n	40e23a <__udivdi3+0x116>
  40e1b2:	fab3 f483 	clz	r4, r3
  40e1b6:	2c00      	cmp	r4, #0
  40e1b8:	d142      	bne.n	40e240 <__udivdi3+0x11c>
  40e1ba:	428b      	cmp	r3, r1
  40e1bc:	d302      	bcc.n	40e1c4 <__udivdi3+0xa0>
  40e1be:	4282      	cmp	r2, r0
  40e1c0:	f200 80df 	bhi.w	40e382 <__udivdi3+0x25e>
  40e1c4:	2100      	movs	r1, #0
  40e1c6:	2001      	movs	r0, #1
  40e1c8:	e7ee      	b.n	40e1a8 <__udivdi3+0x84>
  40e1ca:	b912      	cbnz	r2, 40e1d2 <__udivdi3+0xae>
  40e1cc:	2701      	movs	r7, #1
  40e1ce:	fbb7 f4f2 	udiv	r4, r7, r2
  40e1d2:	fab4 f284 	clz	r2, r4
  40e1d6:	2a00      	cmp	r2, #0
  40e1d8:	f040 8088 	bne.w	40e2ec <__udivdi3+0x1c8>
  40e1dc:	1b0a      	subs	r2, r1, r4
  40e1de:	0c23      	lsrs	r3, r4, #16
  40e1e0:	b2a7      	uxth	r7, r4
  40e1e2:	2101      	movs	r1, #1
  40e1e4:	fbb2 f6f3 	udiv	r6, r2, r3
  40e1e8:	fb03 2216 	mls	r2, r3, r6, r2
  40e1ec:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40e1f0:	fb07 f006 	mul.w	r0, r7, r6
  40e1f4:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
  40e1f8:	4290      	cmp	r0, r2
  40e1fa:	d907      	bls.n	40e20c <__udivdi3+0xe8>
  40e1fc:	1912      	adds	r2, r2, r4
  40e1fe:	f106 3cff 	add.w	ip, r6, #4294967295
  40e202:	d202      	bcs.n	40e20a <__udivdi3+0xe6>
  40e204:	4290      	cmp	r0, r2
  40e206:	f200 80ce 	bhi.w	40e3a6 <__udivdi3+0x282>
  40e20a:	4666      	mov	r6, ip
  40e20c:	1a12      	subs	r2, r2, r0
  40e20e:	fbb2 f0f3 	udiv	r0, r2, r3
  40e212:	fb03 2310 	mls	r3, r3, r0, r2
  40e216:	b2ad      	uxth	r5, r5
  40e218:	fb07 f700 	mul.w	r7, r7, r0
  40e21c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40e220:	429f      	cmp	r7, r3
  40e222:	d907      	bls.n	40e234 <__udivdi3+0x110>
  40e224:	1e42      	subs	r2, r0, #1
  40e226:	191b      	adds	r3, r3, r4
  40e228:	f080 809e 	bcs.w	40e368 <__udivdi3+0x244>
  40e22c:	429f      	cmp	r7, r3
  40e22e:	f240 809b 	bls.w	40e368 <__udivdi3+0x244>
  40e232:	3802      	subs	r0, #2
  40e234:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
  40e238:	e7b6      	b.n	40e1a8 <__udivdi3+0x84>
  40e23a:	2100      	movs	r1, #0
  40e23c:	4608      	mov	r0, r1
  40e23e:	e7b3      	b.n	40e1a8 <__udivdi3+0x84>
  40e240:	f1c4 0620 	rsb	r6, r4, #32
  40e244:	fa22 f506 	lsr.w	r5, r2, r6
  40e248:	fa03 f304 	lsl.w	r3, r3, r4
  40e24c:	432b      	orrs	r3, r5
  40e24e:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40e252:	fa21 f506 	lsr.w	r5, r1, r6
  40e256:	fa01 f104 	lsl.w	r1, r1, r4
  40e25a:	fa20 f606 	lsr.w	r6, r0, r6
  40e25e:	fbb5 f7fc 	udiv	r7, r5, ip
  40e262:	ea46 0a01 	orr.w	sl, r6, r1
  40e266:	fa1f f883 	uxth.w	r8, r3
  40e26a:	fb0c 5517 	mls	r5, ip, r7, r5
  40e26e:	ea4f 411a 	mov.w	r1, sl, lsr #16
  40e272:	fb08 f907 	mul.w	r9, r8, r7
  40e276:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40e27a:	45a9      	cmp	r9, r5
  40e27c:	fa02 f204 	lsl.w	r2, r2, r4
  40e280:	d903      	bls.n	40e28a <__udivdi3+0x166>
  40e282:	1e7e      	subs	r6, r7, #1
  40e284:	18ed      	adds	r5, r5, r3
  40e286:	d37f      	bcc.n	40e388 <__udivdi3+0x264>
  40e288:	4637      	mov	r7, r6
  40e28a:	ebc9 0105 	rsb	r1, r9, r5
  40e28e:	fbb1 f6fc 	udiv	r6, r1, ip
  40e292:	fb0c 1516 	mls	r5, ip, r6, r1
  40e296:	fa1f fa8a 	uxth.w	sl, sl
  40e29a:	fb08 f806 	mul.w	r8, r8, r6
  40e29e:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
  40e2a2:	4588      	cmp	r8, r1
  40e2a4:	d903      	bls.n	40e2ae <__udivdi3+0x18a>
  40e2a6:	1e75      	subs	r5, r6, #1
  40e2a8:	18c9      	adds	r1, r1, r3
  40e2aa:	d373      	bcc.n	40e394 <__udivdi3+0x270>
  40e2ac:	462e      	mov	r6, r5
  40e2ae:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
  40e2b2:	0c37      	lsrs	r7, r6, #16
  40e2b4:	fa1f fc82 	uxth.w	ip, r2
  40e2b8:	fb0c f507 	mul.w	r5, ip, r7
  40e2bc:	0c12      	lsrs	r2, r2, #16
  40e2be:	b2b3      	uxth	r3, r6
  40e2c0:	fb0c fc03 	mul.w	ip, ip, r3
  40e2c4:	fb02 5303 	mla	r3, r2, r3, r5
  40e2c8:	eb03 431c 	add.w	r3, r3, ip, lsr #16
  40e2cc:	fb02 f207 	mul.w	r2, r2, r7
  40e2d0:	429d      	cmp	r5, r3
  40e2d2:	bf88      	it	hi
  40e2d4:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
  40e2d8:	ebc8 0101 	rsb	r1, r8, r1
  40e2dc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
  40e2e0:	4291      	cmp	r1, r2
  40e2e2:	d34b      	bcc.n	40e37c <__udivdi3+0x258>
  40e2e4:	d042      	beq.n	40e36c <__udivdi3+0x248>
  40e2e6:	4630      	mov	r0, r6
  40e2e8:	2100      	movs	r1, #0
  40e2ea:	e75d      	b.n	40e1a8 <__udivdi3+0x84>
  40e2ec:	4094      	lsls	r4, r2
  40e2ee:	f1c2 0520 	rsb	r5, r2, #32
  40e2f2:	fa21 f605 	lsr.w	r6, r1, r5
  40e2f6:	0c23      	lsrs	r3, r4, #16
  40e2f8:	fa20 f705 	lsr.w	r7, r0, r5
  40e2fc:	fa01 f102 	lsl.w	r1, r1, r2
  40e300:	fbb6 fcf3 	udiv	ip, r6, r3
  40e304:	4339      	orrs	r1, r7
  40e306:	0c0d      	lsrs	r5, r1, #16
  40e308:	b2a7      	uxth	r7, r4
  40e30a:	fb03 661c 	mls	r6, r3, ip, r6
  40e30e:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
  40e312:	fb07 f80c 	mul.w	r8, r7, ip
  40e316:	45b0      	cmp	r8, r6
  40e318:	fa00 f502 	lsl.w	r5, r0, r2
  40e31c:	d908      	bls.n	40e330 <__udivdi3+0x20c>
  40e31e:	1936      	adds	r6, r6, r4
  40e320:	f10c 30ff 	add.w	r0, ip, #4294967295
  40e324:	d23d      	bcs.n	40e3a2 <__udivdi3+0x27e>
  40e326:	45b0      	cmp	r8, r6
  40e328:	d93b      	bls.n	40e3a2 <__udivdi3+0x27e>
  40e32a:	f1ac 0c02 	sub.w	ip, ip, #2
  40e32e:	1936      	adds	r6, r6, r4
  40e330:	ebc8 0206 	rsb	r2, r8, r6
  40e334:	fbb2 f0f3 	udiv	r0, r2, r3
  40e338:	fb03 2610 	mls	r6, r3, r0, r2
  40e33c:	b28a      	uxth	r2, r1
  40e33e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  40e342:	fb07 f100 	mul.w	r1, r7, r0
  40e346:	4291      	cmp	r1, r2
  40e348:	d906      	bls.n	40e358 <__udivdi3+0x234>
  40e34a:	1e46      	subs	r6, r0, #1
  40e34c:	1912      	adds	r2, r2, r4
  40e34e:	d226      	bcs.n	40e39e <__udivdi3+0x27a>
  40e350:	4291      	cmp	r1, r2
  40e352:	d924      	bls.n	40e39e <__udivdi3+0x27a>
  40e354:	3802      	subs	r0, #2
  40e356:	1912      	adds	r2, r2, r4
  40e358:	1a52      	subs	r2, r2, r1
  40e35a:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  40e35e:	e741      	b.n	40e1e4 <__udivdi3+0xc0>
  40e360:	4638      	mov	r0, r7
  40e362:	e70a      	b.n	40e17a <__udivdi3+0x56>
  40e364:	4633      	mov	r3, r6
  40e366:	e71c      	b.n	40e1a2 <__udivdi3+0x7e>
  40e368:	4610      	mov	r0, r2
  40e36a:	e763      	b.n	40e234 <__udivdi3+0x110>
  40e36c:	fa1f fc8c 	uxth.w	ip, ip
  40e370:	fa00 f004 	lsl.w	r0, r0, r4
  40e374:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
  40e378:	4298      	cmp	r0, r3
  40e37a:	d2b4      	bcs.n	40e2e6 <__udivdi3+0x1c2>
  40e37c:	1e70      	subs	r0, r6, #1
  40e37e:	2100      	movs	r1, #0
  40e380:	e712      	b.n	40e1a8 <__udivdi3+0x84>
  40e382:	4621      	mov	r1, r4
  40e384:	4620      	mov	r0, r4
  40e386:	e70f      	b.n	40e1a8 <__udivdi3+0x84>
  40e388:	45a9      	cmp	r9, r5
  40e38a:	f67f af7d 	bls.w	40e288 <__udivdi3+0x164>
  40e38e:	3f02      	subs	r7, #2
  40e390:	18ed      	adds	r5, r5, r3
  40e392:	e77a      	b.n	40e28a <__udivdi3+0x166>
  40e394:	4588      	cmp	r8, r1
  40e396:	d989      	bls.n	40e2ac <__udivdi3+0x188>
  40e398:	3e02      	subs	r6, #2
  40e39a:	18c9      	adds	r1, r1, r3
  40e39c:	e787      	b.n	40e2ae <__udivdi3+0x18a>
  40e39e:	4630      	mov	r0, r6
  40e3a0:	e7da      	b.n	40e358 <__udivdi3+0x234>
  40e3a2:	4684      	mov	ip, r0
  40e3a4:	e7c4      	b.n	40e330 <__udivdi3+0x20c>
  40e3a6:	3e02      	subs	r6, #2
  40e3a8:	1912      	adds	r2, r2, r4
  40e3aa:	e72f      	b.n	40e20c <__udivdi3+0xe8>
  40e3ac:	00006325 	.word	0x00006325
  40e3b0:	6e650a0d 	.word	0x6e650a0d
  40e3b4:	74754163 	.word	0x74754163
  40e3b8:	6e614868 	.word	0x6e614868
  40e3bc:	72656c64 	.word	0x72656c64
  40e3c0:	2e2e2e20 	.word	0x2e2e2e20
  40e3c4:	00000000 	.word	0x00000000
  40e3c8:	20200a0d 	.word	0x20200a0d
  40e3cc:	6f6e2020 	.word	0x6f6e2020
  40e3d0:	3a65636e 	.word	0x3a65636e
  40e3d4:	20202020 	.word	0x20202020
  40e3d8:	00202020 	.word	0x00202020
  40e3dc:	58323025 	.word	0x58323025
  40e3e0:	00000020 	.word	0x00000020
  40e3e4:	20200a0d 	.word	0x20200a0d
  40e3e8:	65732020 	.word	0x65732020
  40e3ec:	74657263 	.word	0x74657263
  40e3f0:	2020203a 	.word	0x2020203a
  40e3f4:	00202020 	.word	0x00202020
  40e3f8:	20200a0d 	.word	0x20200a0d
  40e3fc:	6f782020 	.word	0x6f782020
  40e400:	616d2072 	.word	0x616d2072
  40e404:	203a6b73 	.word	0x203a6b73
  40e408:	00202020 	.word	0x00202020
  40e40c:	20200a0d 	.word	0x20200a0d
  40e410:	6e652020 	.word	0x6e652020
  40e414:	74754163 	.word	0x74754163
  40e418:	6e692068 	.word	0x6e692068
  40e41c:	0020203a 	.word	0x0020203a
  40e420:	20200a0d 	.word	0x20200a0d
  40e424:	6e652020 	.word	0x6e652020
  40e428:	74754163 	.word	0x74754163
  40e42c:	756f2068 	.word	0x756f2068
  40e430:	00203a74 	.word	0x00203a74
  40e434:	20200a0d 	.word	0x20200a0d
  40e438:	75612020 	.word	0x75612020
  40e43c:	65536874 	.word	0x65536874
  40e440:	6f697373 	.word	0x6f697373
  40e444:	64255b6e 	.word	0x64255b6e
  40e448:	4d48205d 	.word	0x4d48205d
  40e44c:	63204341 	.word	0x63204341
  40e450:	75636c61 	.word	0x75636c61
  40e454:	6974616c 	.word	0x6974616c
  40e458:	003a6e6f 	.word	0x003a6e6f
  40e45c:	20200a0d 	.word	0x20200a0d
  40e460:	61702020 	.word	0x61702020
  40e464:	206d6172 	.word	0x206d6172
  40e468:	65676964 	.word	0x65676964
  40e46c:	203a7473 	.word	0x203a7473
  40e470:	00000020 	.word	0x00000020
  40e474:	20200a0d 	.word	0x20200a0d
  40e478:	6f6e2020 	.word	0x6f6e2020
  40e47c:	4565636e 	.word	0x4565636e
  40e480:	3a6e6576 	.word	0x3a6e6576
  40e484:	20202020 	.word	0x20202020
  40e488:	00000020 	.word	0x00000020
  40e48c:	20200a0d 	.word	0x20200a0d
  40e490:	6f6e2020 	.word	0x6f6e2020
  40e494:	4f65636e 	.word	0x4f65636e
  40e498:	203a6464 	.word	0x203a6464
  40e49c:	20202020 	.word	0x20202020
  40e4a0:	00000020 	.word	0x00000020
  40e4a4:	20200a0d 	.word	0x20200a0d
  40e4a8:	6f632020 	.word	0x6f632020
  40e4ac:	7541746e 	.word	0x7541746e
  40e4b0:	203a6874 	.word	0x203a6874
  40e4b4:	20202020 	.word	0x20202020
  40e4b8:	00000020 	.word	0x00000020
  40e4bc:	20200a0d 	.word	0x20200a0d
  40e4c0:	4d482020 	.word	0x4d482020
  40e4c4:	654b4341 	.word	0x654b4341
  40e4c8:	20203a79 	.word	0x20203a79
  40e4cc:	20202020 	.word	0x20202020
  40e4d0:	00000020 	.word	0x00000020
  40e4d4:	20200a0d 	.word	0x20200a0d
  40e4d8:	4d482020 	.word	0x4d482020
  40e4dc:	6f204341 	.word	0x6f204341
  40e4e0:	75707475 	.word	0x75707475
  40e4e4:	20203a74 	.word	0x20203a74
  40e4e8:	00000020 	.word	0x00000020
  40e4ec:	756f0a0d 	.word	0x756f0a0d
  40e4f0:	74754174 	.word	0x74754174
  40e4f4:	6e614868 	.word	0x6e614868
  40e4f8:	72656c64 	.word	0x72656c64
  40e4fc:	002e2e2e 	.word	0x002e2e2e
  40e500:	20200a0d 	.word	0x20200a0d
  40e504:	756e2020 	.word	0x756e2020
  40e508:	7475416d 	.word	0x7475416d
  40e50c:	203a7368 	.word	0x203a7368
  40e510:	00006425 	.word	0x00006425
  40e514:	20200a0d 	.word	0x20200a0d
  40e518:	756e2020 	.word	0x756e2020
  40e51c:	74754f6d 	.word	0x74754f6d
  40e520:	646e6148 	.word	0x646e6148
  40e524:	3a73656c 	.word	0x3a73656c
  40e528:	00642520 	.word	0x00642520
  40e52c:	20200a0d 	.word	0x20200a0d
  40e530:	6c692020 	.word	0x6c692020
  40e534:	6167656c 	.word	0x6167656c
  40e538:	756e206c 	.word	0x756e206c
  40e53c:	74754f6d 	.word	0x74754f6d
  40e540:	646e6148 	.word	0x646e6148
  40e544:	3a73656c 	.word	0x3a73656c
  40e548:	00642520 	.word	0x00642520
  40e54c:	20200a0d 	.word	0x20200a0d
  40e550:	61702020 	.word	0x61702020
  40e554:	616f6c79 	.word	0x616f6c79
  40e558:	61745364 	.word	0x61745364
  40e55c:	6f5f7472 	.word	0x6f5f7472
  40e560:	65736666 	.word	0x65736666
  40e564:	25203a74 	.word	0x25203a74
  40e568:	00000064 	.word	0x00000064
  40e56c:	20200a0d 	.word	0x20200a0d
  40e570:	79622020 	.word	0x79622020
  40e574:	54736574 	.word	0x54736574
  40e578:	7361486f 	.word	0x7361486f
  40e57c:	29322868 	.word	0x29322868
  40e580:	6425203a 	.word	0x6425203a
  40e584:	00000a0d 	.word	0x00000a0d
  40e588:	75610a0d 	.word	0x75610a0d
  40e58c:	65536874 	.word	0x65536874
  40e590:	6f697373 	.word	0x6f697373
  40e594:	5d305b6e 	.word	0x5d305b6e
  40e598:	414d4820 	.word	0x414d4820
  40e59c:	61762043 	.word	0x61762043
  40e5a0:	6164696c 	.word	0x6164696c
  40e5a4:	6e6f6974 	.word	0x6e6f6974
  40e5a8:	00000020 	.word	0x00000020
  40e5ac:	6c696166 	.word	0x6c696166
  40e5b0:	00006465 	.word	0x00006465
  40e5b4:	73736170 	.word	0x73736170
  40e5b8:	00006465 	.word	0x00006465
  40e5bc:	75610a0d 	.word	0x75610a0d
  40e5c0:	65536874 	.word	0x65536874
  40e5c4:	6f697373 	.word	0x6f697373
  40e5c8:	5d315b6e 	.word	0x5d315b6e
  40e5cc:	414d4820 	.word	0x414d4820
  40e5d0:	61762043 	.word	0x61762043
  40e5d4:	6164696c 	.word	0x6164696c
  40e5d8:	6e6f6974 	.word	0x6e6f6974
  40e5dc:	00000020 	.word	0x00000020
  40e5e0:	0a0d0a0d 	.word	0x0a0d0a0d
  40e5e4:	75416e69 	.word	0x75416e69
  40e5e8:	61486874 	.word	0x61486874
  40e5ec:	656c646e 	.word	0x656c646e
  40e5f0:	2e2e2e72 	.word	0x2e2e2e72
  40e5f4:	00000000 	.word	0x00000000
  40e5f8:	20200a0d 	.word	0x20200a0d
  40e5fc:	756e2020 	.word	0x756e2020
  40e600:	486e496d 	.word	0x486e496d
  40e604:	6c646e61 	.word	0x6c646e61
  40e608:	203a7365 	.word	0x203a7365
  40e60c:	00006425 	.word	0x00006425
  40e610:	20200a0d 	.word	0x20200a0d
  40e614:	75612020 	.word	0x75612020
  40e618:	61486874 	.word	0x61486874
  40e61c:	656c646e 	.word	0x656c646e
  40e620:	666f5f31 	.word	0x666f5f31
  40e624:	74657366 	.word	0x74657366
  40e628:	6425203a 	.word	0x6425203a
  40e62c:	00000000 	.word	0x00000000
  40e630:	20200a0d 	.word	0x20200a0d
  40e634:	75612020 	.word	0x75612020
  40e638:	61486874 	.word	0x61486874
  40e63c:	656c646e 	.word	0x656c646e
  40e640:	666f5f32 	.word	0x666f5f32
  40e644:	74657366 	.word	0x74657366
  40e648:	6425203a 	.word	0x6425203a
  40e64c:	00000000 	.word	0x00000000
  40e650:	20200a0d 	.word	0x20200a0d
  40e654:	6c692020 	.word	0x6c692020
  40e658:	6167656c 	.word	0x6167656c
  40e65c:	756e206c 	.word	0x756e206c
  40e660:	7475416d 	.word	0x7475416d
  40e664:	203a7368 	.word	0x203a7368
  40e668:	00006425 	.word	0x00006425
  40e66c:	20200a0d 	.word	0x20200a0d
  40e670:	6c692020 	.word	0x6c692020
  40e674:	6167656c 	.word	0x6167656c
  40e678:	756e206c 	.word	0x756e206c
  40e67c:	486e496d 	.word	0x486e496d
  40e680:	6c646e61 	.word	0x6c646e61
  40e684:	203a7365 	.word	0x203a7365
  40e688:	00006425 	.word	0x00006425
  40e68c:	20200a0d 	.word	0x20200a0d
  40e690:	79622020 	.word	0x79622020
  40e694:	54736574 	.word	0x54736574
  40e698:	7361486f 	.word	0x7361486f
  40e69c:	29312868 	.word	0x29312868
  40e6a0:	6425203a 	.word	0x6425203a
  40e6a4:	00000a0d 	.word	0x00000a0d
  40e6a8:	73250a0d 	.word	0x73250a0d
  40e6ac:	00000000 	.word	0x00000000
  40e6b0:	6f630a0d 	.word	0x6f630a0d
  40e6b4:	6e616d6d 	.word	0x6e616d6d
  40e6b8:	7a695364 	.word	0x7a695364
  40e6bc:	25203a65 	.word	0x25203a65
  40e6c0:	00000064 	.word	0x00000064
  40e6c4:	756e0a0d 	.word	0x756e0a0d
  40e6c8:	7475416d 	.word	0x7475416d
  40e6cc:	203a7368 	.word	0x203a7368
  40e6d0:	00006425 	.word	0x00006425
  40e6d4:	756e0a0d 	.word	0x756e0a0d
  40e6d8:	486e496d 	.word	0x486e496d
  40e6dc:	6c646e61 	.word	0x6c646e61
  40e6e0:	203a7365 	.word	0x203a7365
  40e6e4:	00006425 	.word	0x00006425
  40e6e8:	756e0a0d 	.word	0x756e0a0d
  40e6ec:	74754f6d 	.word	0x74754f6d
  40e6f0:	646e6148 	.word	0x646e6148
  40e6f4:	3a73656c 	.word	0x3a73656c
  40e6f8:	00642520 	.word	0x00642520
  40e6fc:	6e750a0d 	.word	0x6e750a0d
  40e700:	776f6e6b 	.word	0x776f6e6b
  40e704:	6f63206e 	.word	0x6f63206e
  40e708:	6e616d6d 	.word	0x6e616d6d
  40e70c:	25203a64 	.word	0x25203a64
  40e710:	000a0d73 	.word	0x000a0d73
  40e714:	20200a0d 	.word	0x20200a0d
  40e718:	625f2020 	.word	0x625f2020
  40e71c:	56646e69 	.word	0x56646e69
  40e720:	75463032 	.word	0x75463032
  40e724:	6320636e 	.word	0x6320636e
  40e728:	656c6c61 	.word	0x656c6c61
  40e72c:	00000064 	.word	0x00000064
  40e730:	20200a0d 	.word	0x20200a0d
  40e734:	494f2020 	.word	0x494f2020
  40e738:	75465041 	.word	0x75465041
  40e73c:	6320636e 	.word	0x6320636e
  40e740:	656c6c61 	.word	0x656c6c61
  40e744:	00000064 	.word	0x00000064
  40e748:	6f630a0d 	.word	0x6f630a0d
  40e74c:	20646c75 	.word	0x20646c75
  40e750:	20746f6e 	.word	0x20746f6e
  40e754:	72617473 	.word	0x72617473
  40e758:	75612074 	.word	0x75612074
  40e75c:	65536874 	.word	0x65536874
  40e760:	6f697373 	.word	0x6f697373
  40e764:	0000006e 	.word	0x0000006e
  40e768:	62610a0d 	.word	0x62610a0d
  40e76c:	6974726f 	.word	0x6974726f
  40e770:	2e2e676e 	.word	0x2e2e676e
  40e774:	000a0d2e 	.word	0x000a0d2e
  40e778:	20200a0d 	.word	0x20200a0d
  40e77c:	73252020 	.word	0x73252020
  40e780:	00000a0d 	.word	0x00000a0d
  40e784:	20200a0d 	.word	0x20200a0d
  40e788:	6c662020 	.word	0x6c662020
  40e78c:	4b687375 	.word	0x4b687375
  40e790:	75467965 	.word	0x75467965
  40e794:	6320636e 	.word	0x6320636e
  40e798:	656c6c61 	.word	0x656c6c61
  40e79c:	00000064 	.word	0x00000064
  40e7a0:	20200a0d 	.word	0x20200a0d
  40e7a4:	6e6b2020 	.word	0x6e6b2020
  40e7a8:	206e776f 	.word	0x206e776f
  40e7ac:	4879656b 	.word	0x4879656b
  40e7b0:	6c646e61 	.word	0x6c646e61
  40e7b4:	003a7365 	.word	0x003a7365
  40e7b8:	20200a0d 	.word	0x20200a0d
  40e7bc:	20202020 	.word	0x20202020
  40e7c0:	64252020 	.word	0x64252020
  40e7c4:	0000203a 	.word	0x0000203a
  40e7c8:	0a0d0a0d 	.word	0x0a0d0a0d
  40e7cc:	20202020 	.word	0x20202020
  40e7d0:	6b636970 	.word	0x6b636970
  40e7d4:	6b206120 	.word	0x6b206120
  40e7d8:	74207965 	.word	0x74207965
  40e7dc:	6c66206f 	.word	0x6c66206f
  40e7e0:	3a687375 	.word	0x3a687375
  40e7e4:	00000020 	.word	0x00000020
  40e7e8:	6e490a0d 	.word	0x6e490a0d
  40e7ec:	696c6176 	.word	0x696c6176
  40e7f0:	61632064 	.word	0x61632064
  40e7f4:	53656873 	.word	0x53656873
  40e7f8:	20746f6c 	.word	0x20746f6c
  40e7fc:	00000000 	.word	0x00000000
  40e800:	20200a0d 	.word	0x20200a0d
  40e804:	6f6e2020 	.word	0x6f6e2020
  40e808:	6f6e6b20 	.word	0x6f6e6b20
  40e80c:	6b206e77 	.word	0x6b206e77
  40e810:	21737965 	.word	0x21737965
  40e814:	00000a0d 	.word	0x00000a0d
  40e818:	20200a0d 	.word	0x20200a0d
  40e81c:	62612020 	.word	0x62612020
  40e820:	6974726f 	.word	0x6974726f
  40e824:	2e2e676e 	.word	0x2e2e676e
  40e828:	000a0d2e 	.word	0x000a0d2e
  40e82c:	20200a0d 	.word	0x20200a0d
  40e830:	6e692020 	.word	0x6e692020
  40e834:	696c6176 	.word	0x696c6176
  40e838:	61682064 	.word	0x61682064
  40e83c:	656c646e 	.word	0x656c646e
  40e840:	6d756e20 	.word	0x6d756e20
  40e844:	00726562 	.word	0x00726562
  40e848:	20200a0d 	.word	0x20200a0d
  40e84c:	50542020 	.word	0x50542020
  40e850:	6c465f4d 	.word	0x6c465f4d
  40e854:	53687375 	.word	0x53687375
  40e858:	69636570 	.word	0x69636570
  40e85c:	20636966 	.word	0x20636966
  40e860:	6c696166 	.word	0x6c696166
  40e864:	00216465 	.word	0x00216465
  40e868:	50540a0d 	.word	0x50540a0d
  40e86c:	4f505f4d 	.word	0x4f505f4d
  40e870:	4e495453 	.word	0x4e495453
  40e874:	65205449 	.word	0x65205449
  40e878:	726f7272 	.word	0x726f7272
  40e87c:	540a0d2e 	.word	0x540a0d2e
  40e880:	535f4d50 	.word	0x535f4d50
  40e884:	74726174 	.word	0x74726174
  40e888:	435f7075 	.word	0x435f7075
  40e88c:	7261656c 	.word	0x7261656c
  40e890:	6d6f6320 	.word	0x6d6f6320
  40e894:	646e616d 	.word	0x646e616d
  40e898:	6e616320 	.word	0x6e616320
  40e89c:	6c6e6f20 	.word	0x6c6e6f20
  40e8a0:	65622079 	.word	0x65622079
  40e8a4:	65786520 	.word	0x65786520
  40e8a8:	65747563 	.word	0x65747563
  40e8ac:	6e6f2064 	.word	0x6e6f2064
  40e8b0:	70206563 	.word	0x70206563
  40e8b4:	50207265 	.word	0x50207265
  40e8b8:	0000524f 	.word	0x0000524f
  40e8bc:	50540a0d 	.word	0x50540a0d
  40e8c0:	41425f4d 	.word	0x41425f4d
  40e8c4:	41505f44 	.word	0x41505f44
  40e8c8:	454d4152 	.word	0x454d4152
  40e8cc:	20524554 	.word	0x20524554
  40e8d0:	6f727265 	.word	0x6f727265
  40e8d4:	0a0d2e72 	.word	0x0a0d2e72
  40e8d8:	73796850 	.word	0x73796850
  40e8dc:	6c616369 	.word	0x6c616369
  40e8e0:	65725020 	.word	0x65725020
  40e8e4:	636e6573 	.word	0x636e6573
  40e8e8:	6f632065 	.word	0x6f632065
  40e8ec:	6e616d6d 	.word	0x6e616d6d
  40e8f0:	61632064 	.word	0x61632064
  40e8f4:	6f6e206e 	.word	0x6f6e206e
  40e8f8:	65622074 	.word	0x65622074
  40e8fc:	65786520 	.word	0x65786520
  40e900:	65747563 	.word	0x65747563
  40e904:	00002e64 	.word	0x00002e64
  40e908:	50540a0d 	.word	0x50540a0d
  40e90c:	4d435f4d 	.word	0x4d435f4d
  40e910:	49445f44 	.word	0x49445f44
  40e914:	4c424153 	.word	0x4c424153
  40e918:	65204445 	.word	0x65204445
  40e91c:	726f7272 	.word	0x726f7272
  40e920:	450a0d2e 	.word	0x450a0d2e
  40e924:	726f646e 	.word	0x726f646e
  40e928:	656d6573 	.word	0x656d6573
  40e92c:	4b20746e 	.word	0x4b20746e
  40e930:	61207965 	.word	0x61207965
  40e934:	6165726c 	.word	0x6165726c
  40e938:	43207964 	.word	0x43207964
  40e93c:	74616572 	.word	0x74616572
  40e940:	002e6465 	.word	0x002e6465
  40e944:	50540a0d 	.word	0x50540a0d
  40e948:	4f505f4d 	.word	0x4f505f4d
  40e94c:	4e495453 	.word	0x4e495453
  40e950:	65205449 	.word	0x65205449
  40e954:	726f7272 	.word	0x726f7272
  40e958:	540a0d2e 	.word	0x540a0d2e
  40e95c:	535f4d50 	.word	0x535f4d50
  40e960:	74726174 	.word	0x74726174
  40e964:	435f7075 	.word	0x435f7075
  40e968:	7261656c 	.word	0x7261656c
  40e96c:	6d6f6320 	.word	0x6d6f6320
  40e970:	646e616d 	.word	0x646e616d
  40e974:	73756d20 	.word	0x73756d20
  40e978:	65622074 	.word	0x65622074
  40e97c:	72696620 	.word	0x72696620
  40e980:	63207473 	.word	0x63207473
  40e984:	616d6d6f 	.word	0x616d6d6f
  40e988:	6520646e 	.word	0x6520646e
  40e98c:	75636578 	.word	0x75636578
  40e990:	2e646574 	.word	0x2e646574
  40e994:	00000000 	.word	0x00000000
  40e998:	50540a0d 	.word	0x50540a0d
  40e99c:	6576204d 	.word	0x6576204d
  40e9a0:	6f697372 	.word	0x6f697372
  40e9a4:	25203a6e 	.word	0x25203a6e
  40e9a8:	2e583230 	.word	0x2e583230
  40e9ac:	58323025 	.word	0x58323025
  40e9b0:	3230252e 	.word	0x3230252e
  40e9b4:	30252e58 	.word	0x30252e58
  40e9b8:	00005832 	.word	0x00005832
  40e9bc:	5f4d5054 	.word	0x5f4d5054
  40e9c0:	43746547 	.word	0x43746547
  40e9c4:	505f7061 	.word	0x505f7061
  40e9c8:	5f504f52 	.word	0x5f504f52
  40e9cc:	454e574f 	.word	0x454e574f
  40e9d0:	00000052 	.word	0x00000052
  40e9d4:	0a0d0a0d 	.word	0x0a0d0a0d
  40e9d8:	6d6d6f43 	.word	0x6d6d6f43
  40e9dc:	20646e61 	.word	0x20646e61
  40e9e0:	6c6c6163 	.word	0x6c6c6163
  40e9e4:	203a6465 	.word	0x203a6465
  40e9e8:	5f4d5054 	.word	0x5f4d5054
  40e9ec:	43746547 	.word	0x43746547
  40e9f0:	50287061 	.word	0x50287061
  40e9f4:	5f504f52 	.word	0x5f504f52
  40e9f8:	454e574f 	.word	0x454e574f
  40e9fc:	00002952 	.word	0x00002952
  40ea00:	746e6f63 	.word	0x746e6f63
  40ea04:	666c6553 	.word	0x666c6553
  40ea08:	74736554 	.word	0x74736554
  40ea0c:	00000000 	.word	0x00000000
  40ea10:	0a0d0a0d 	.word	0x0a0d0a0d
  40ea14:	6d6d6f43 	.word	0x6d6d6f43
  40ea18:	20646e61 	.word	0x20646e61
  40ea1c:	6c6c6163 	.word	0x6c6c6163
  40ea20:	203a6465 	.word	0x203a6465
  40ea24:	5f4d5054 	.word	0x5f4d5054
  40ea28:	746e6f43 	.word	0x746e6f43
  40ea2c:	65756e69 	.word	0x65756e69
  40ea30:	666c6553 	.word	0x666c6553
  40ea34:	74736554 	.word	0x74736554
  40ea38:	00000000 	.word	0x00000000
  40ea3c:	61657263 	.word	0x61657263
  40ea40:	4b456574 	.word	0x4b456574
  40ea44:	72696150 	.word	0x72696150
  40ea48:	00000000 	.word	0x00000000
  40ea4c:	0a0d0a0d 	.word	0x0a0d0a0d
  40ea50:	6d6d6f43 	.word	0x6d6d6f43
  40ea54:	20646e61 	.word	0x20646e61
  40ea58:	6c6c6163 	.word	0x6c6c6163
  40ea5c:	203a6465 	.word	0x203a6465
  40ea60:	5f4d5054 	.word	0x5f4d5054
  40ea64:	61657243 	.word	0x61657243
  40ea68:	6e456574 	.word	0x6e456574
  40ea6c:	73726f64 	.word	0x73726f64
  40ea70:	6e656d65 	.word	0x6e656d65
  40ea74:	79654b74 	.word	0x79654b74
  40ea78:	72696150 	.word	0x72696150
  40ea7c:	00000000 	.word	0x00000000
  40ea80:	64616572 	.word	0x64616572
  40ea84:	00004b45 	.word	0x00004b45
  40ea88:	0a0d0a0d 	.word	0x0a0d0a0d
  40ea8c:	6d6d6f43 	.word	0x6d6d6f43
  40ea90:	20646e61 	.word	0x20646e61
  40ea94:	6c6c6163 	.word	0x6c6c6163
  40ea98:	203a6465 	.word	0x203a6465
  40ea9c:	5f4d5054 	.word	0x5f4d5054
  40eaa0:	64616552 	.word	0x64616552
  40eaa4:	45627550 	.word	0x45627550
  40eaa8:	0000004b 	.word	0x0000004b
  40eaac:	0a0d0a0d 	.word	0x0a0d0a0d
  40eab0:	6d6d6f43 	.word	0x6d6d6f43
  40eab4:	20646e61 	.word	0x20646e61
  40eab8:	6c6c6163 	.word	0x6c6c6163
  40eabc:	203a6465 	.word	0x203a6465
  40eac0:	5f4d5054 	.word	0x5f4d5054
  40eac4:	5041494f 	.word	0x5041494f
  40eac8:	00000000 	.word	0x00000000
  40eacc:	656b6174 	.word	0x656b6174
  40ead0:	656e774f 	.word	0x656e774f
  40ead4:	69687372 	.word	0x69687372
  40ead8:	00000070 	.word	0x00000070
  40eadc:	0a0d0a0d 	.word	0x0a0d0a0d
  40eae0:	6d6d6f43 	.word	0x6d6d6f43
  40eae4:	20646e61 	.word	0x20646e61
  40eae8:	6c6c6163 	.word	0x6c6c6163
  40eaec:	203a6465 	.word	0x203a6465
  40eaf0:	5f4d5054 	.word	0x5f4d5054
  40eaf4:	656b6154 	.word	0x656b6154
  40eaf8:	656e774f 	.word	0x656e774f
  40eafc:	70696873 	.word	0x70696873
  40eb00:	00000000 	.word	0x00000000
  40eb04:	61540a0d 	.word	0x61540a0d
  40eb08:	676e696b 	.word	0x676e696b
  40eb0c:	6e774f20 	.word	0x6e774f20
  40eb10:	68737265 	.word	0x68737265
  40eb14:	202e7069 	.word	0x202e7069
  40eb18:	61656c50 	.word	0x61656c50
  40eb1c:	77206573 	.word	0x77206573
  40eb20:	2e746961 	.word	0x2e746961
  40eb24:	00202e2e 	.word	0x00202e2e
  40eb28:	0a0d0a0d 	.word	0x0a0d0a0d
  40eb2c:	6d6d6f43 	.word	0x6d6d6f43
  40eb30:	20646e61 	.word	0x20646e61
  40eb34:	6c6c6163 	.word	0x6c6c6163
  40eb38:	203a6465 	.word	0x203a6465
  40eb3c:	00007325 	.word	0x00007325
  40eb40:	6f630a0d 	.word	0x6f630a0d
  40eb44:	6e616d6d 	.word	0x6e616d6d
  40eb48:	6f6e2064 	.word	0x6f6e2064
  40eb4c:	6f662074 	.word	0x6f662074
  40eb50:	3a646e75 	.word	0x3a646e75
  40eb54:	00732520 	.word	0x00732520
  40eb58:	73250a0d 	.word	0x73250a0d
  40eb5c:	69616620 	.word	0x69616620
  40eb60:	2164656c 	.word	0x2164656c
  40eb64:	00000000 	.word	0x00000000
  40eb68:	50540a0d 	.word	0x50540a0d
  40eb6c:	55535f4d 	.word	0x55535f4d
  40eb70:	53454343 	.word	0x53454343
  40eb74:	00000053 	.word	0x00000053
  40eb78:	72700a0d 	.word	0x72700a0d
  40eb7c:	20737365 	.word	0x20737365
  40eb80:	20796e61 	.word	0x20796e61
  40eb84:	2079656b 	.word	0x2079656b
  40eb88:	63206f74 	.word	0x63206f74
  40eb8c:	69746e6f 	.word	0x69746e6f
  40eb90:	2e65756e 	.word	0x2e65756e
  40eb94:	00002e2e 	.word	0x00002e2e
  40eb98:	50746567 	.word	0x50746567
  40eb9c:	654b6275 	.word	0x654b6275
  40eba0:	00000079 	.word	0x00000079
  40eba4:	0a0d0a0d 	.word	0x0a0d0a0d
  40eba8:	20202020 	.word	0x20202020
  40ebac:	6f727265 	.word	0x6f727265
  40ebb0:	65722072 	.word	0x65722072
  40ebb4:	65697274 	.word	0x65697274
  40ebb8:	676e6976 	.word	0x676e6976
  40ebbc:	62757020 	.word	0x62757020
  40ebc0:	2063696c 	.word	0x2063696c
  40ebc4:	2179656b 	.word	0x2179656b
  40ebc8:	00000000 	.word	0x00000000
  40ebcc:	0a0d0a0d 	.word	0x0a0d0a0d
  40ebd0:	20202020 	.word	0x20202020
  40ebd4:	65746e65 	.word	0x65746e65
  40ebd8:	69732072 	.word	0x69732072
  40ebdc:	74616e67 	.word	0x74616e67
  40ebe0:	20657275 	.word	0x20657275
  40ebe4:	69726576 	.word	0x69726576
  40ebe8:	61636966 	.word	0x61636966
  40ebec:	6e6f6974 	.word	0x6e6f6974
  40ebf0:	74616420 	.word	0x74616420
  40ebf4:	34282061 	.word	0x34282061
  40ebf8:	68632030 	.word	0x68632030
  40ebfc:	20737261 	.word	0x20737261
  40ec00:	2978616d 	.word	0x2978616d
  40ec04:	0000203a 	.word	0x0000203a
  40ec08:	20200a0d 	.word	0x20200a0d
  40ec0c:	65762020 	.word	0x65762020
  40ec10:	79666972 	.word	0x79666972
  40ec14:	67697320 	.word	0x67697320
  40ec18:	7375206e 	.word	0x7375206e
  40ec1c:	20676e69 	.word	0x20676e69
  40ec20:	6e676973 	.word	0x6e676973
  40ec24:	72757461 	.word	0x72757461
  40ec28:	72662065 	.word	0x72662065
  40ec2c:	77206d6f 	.word	0x77206d6f
  40ec30:	68636968 	.word	0x68636968
  40ec34:	63616320 	.word	0x63616320
  40ec38:	6c536568 	.word	0x6c536568
  40ec3c:	2820746f 	.word	0x2820746f
  40ec40:	29352d31 	.word	0x29352d31
  40ec44:	0000203f 	.word	0x0000203f
  40ec48:	61630a0d 	.word	0x61630a0d
  40ec4c:	53656863 	.word	0x53656863
  40ec50:	20746f6c 	.word	0x20746f6c
  40ec54:	64206425 	.word	0x64206425
  40ec58:	2073656f 	.word	0x2073656f
  40ec5c:	20746f6e 	.word	0x20746f6e
  40ec60:	65766168 	.word	0x65766168
  40ec64:	76206120 	.word	0x76206120
  40ec68:	64696c61 	.word	0x64696c61
  40ec6c:	67697320 	.word	0x67697320
  40ec70:	7574616e 	.word	0x7574616e
  40ec74:	00216572 	.word	0x00216572
  40ec78:	72650a0d 	.word	0x72650a0d
  40ec7c:	20726f72 	.word	0x20726f72
  40ec80:	64616572 	.word	0x64616572
  40ec84:	20676e69 	.word	0x20676e69
  40ec88:	6e676973 	.word	0x6e676973
  40ec8c:	72757461 	.word	0x72757461
  40ec90:	72662065 	.word	0x72662065
  40ec94:	63206d6f 	.word	0x63206d6f
  40ec98:	65686361 	.word	0x65686361
  40ec9c:	746f6c53 	.word	0x746f6c53
  40eca0:	21642520 	.word	0x21642520
  40eca4:	00000000 	.word	0x00000000
  40eca8:	20200a0d 	.word	0x20200a0d
  40ecac:	65762020 	.word	0x65762020
  40ecb0:	79666972 	.word	0x79666972
  40ecb4:	6e676953 	.word	0x6e676953
  40ecb8:	636e7546 	.word	0x636e7546
  40ecbc:	6c616320 	.word	0x6c616320
  40ecc0:	3a64656c 	.word	0x3a64656c
  40ecc4:	00000000 	.word	0x00000000
  40ecc8:	20200a0d 	.word	0x20200a0d
  40eccc:	72652020 	.word	0x72652020
  40ecd0:	20726f72 	.word	0x20726f72
  40ecd4:	69726576 	.word	0x69726576
  40ecd8:	6e697966 	.word	0x6e697966
  40ecdc:	69732067 	.word	0x69732067
  40ece0:	74616e67 	.word	0x74616e67
  40ece4:	21657275 	.word	0x21657275
  40ece8:	00000000 	.word	0x00000000
  40ecec:	20200a0d 	.word	0x20200a0d
  40ecf0:	69732020 	.word	0x69732020
  40ecf4:	74616e67 	.word	0x74616e67
  40ecf8:	20657275 	.word	0x20657275
  40ecfc:	69726576 	.word	0x69726576
  40ed00:	61636966 	.word	0x61636966
  40ed04:	6e6f6974 	.word	0x6e6f6974
  40ed08:	6d6f6320 	.word	0x6d6f6320
  40ed0c:	74656c70 	.word	0x74656c70
  40ed10:	00002165 	.word	0x00002165
  40ed14:	20200a0d 	.word	0x20200a0d
  40ed18:	69732020 	.word	0x69732020
  40ed1c:	73206e67 	.word	0x73206e67
  40ed20:	65757165 	.word	0x65757165
  40ed24:	3a65636e 	.word	0x3a65636e
  40ed28:	00000000 	.word	0x00000000
  40ed2c:	0a0d0a0d 	.word	0x0a0d0a0d
  40ed30:	20202020 	.word	0x20202020
  40ed34:	6f727265 	.word	0x6f727265
  40ed38:	72632072 	.word	0x72632072
  40ed3c:	69746165 	.word	0x69746165
  40ed40:	6120676e 	.word	0x6120676e
  40ed44:	53687475 	.word	0x53687475
  40ed48:	69737365 	.word	0x69737365
  40ed4c:	00006e6f 	.word	0x00006e6f
  40ed50:	0a0d0a0d 	.word	0x0a0d0a0d
  40ed54:	20202020 	.word	0x20202020
  40ed58:	6b636970 	.word	0x6b636970
  40ed5c:	73206120 	.word	0x73206120
  40ed60:	696e6769 	.word	0x696e6769
  40ed64:	6b20676e 	.word	0x6b20676e
  40ed68:	203a7965 	.word	0x203a7965
  40ed6c:	00000000 	.word	0x00000000
  40ed70:	0a0d0a0d 	.word	0x0a0d0a0d
  40ed74:	20202020 	.word	0x20202020
  40ed78:	65746e65 	.word	0x65746e65
  40ed7c:	61642072 	.word	0x61642072
  40ed80:	74206174 	.word	0x74206174
  40ed84:	6973206f 	.word	0x6973206f
  40ed88:	28206e67 	.word	0x28206e67
  40ed8c:	63203034 	.word	0x63203034
  40ed90:	73726168 	.word	0x73726168
  40ed94:	78616d20 	.word	0x78616d20
  40ed98:	00203a29 	.word	0x00203a29
  40ed9c:	20200a0d 	.word	0x20200a0d
  40eda0:	69732020 	.word	0x69732020
  40eda4:	65206e67 	.word	0x65206e67
  40eda8:	726f7272 	.word	0x726f7272
  40edac:	00000021 	.word	0x00000021
  40edb0:	756f0a0d 	.word	0x756f0a0d
  40edb4:	74757074 	.word	0x74757074
  40edb8:	74756120 	.word	0x74756120
  40edbc:	61762068 	.word	0x61762068
  40edc0:	6164696c 	.word	0x6164696c
  40edc4:	6e6f6974 	.word	0x6e6f6974
  40edc8:	72726520 	.word	0x72726520
  40edcc:	0d21726f 	.word	0x0d21726f
  40edd0:	0000000a 	.word	0x0000000a
  40edd4:	62610a0d 	.word	0x62610a0d
  40edd8:	6974726f 	.word	0x6974726f
  40eddc:	2121676e 	.word	0x2121676e
  40ede0:	00000a0d 	.word	0x00000a0d
  40ede4:	74730a0d 	.word	0x74730a0d
  40ede8:	2065726f 	.word	0x2065726f
  40edec:	6e676973 	.word	0x6e676973
  40edf0:	72757461 	.word	0x72757461
  40edf4:	6e692065 	.word	0x6e692065
  40edf8:	69687720 	.word	0x69687720
  40edfc:	63206863 	.word	0x63206863
  40ee00:	65686361 	.word	0x65686361
  40ee04:	746f6c53 	.word	0x746f6c53
  40ee08:	2d312820 	.word	0x2d312820
  40ee0c:	203f2935 	.word	0x203f2935
  40ee10:	00000000 	.word	0x00000000
  40ee14:	20200a0d 	.word	0x20200a0d
  40ee18:	50542020 	.word	0x50542020
  40ee1c:	6953204d 	.word	0x6953204d
  40ee20:	43206e67 	.word	0x43206e67
  40ee24:	6c706d6f 	.word	0x6c706d6f
  40ee28:	64657465 	.word	0x64657465
  40ee2c:	63755320 	.word	0x63755320
  40ee30:	73736563 	.word	0x73736563
  40ee34:	6c6c7566 	.word	0x6c6c7566
  40ee38:	0a0d2179 	.word	0x0a0d2179
  40ee3c:	00000000 	.word	0x00000000
  40ee40:	0a0d0a0d 	.word	0x0a0d0a0d
  40ee44:	20202020 	.word	0x20202020
  40ee48:	656c6573 	.word	0x656c6573
  40ee4c:	61207463 	.word	0x61207463
  40ee50:	79656b20 	.word	0x79656b20
  40ee54:	646e6148 	.word	0x646e6148
  40ee58:	203a656c 	.word	0x203a656c
  40ee5c:	00000000 	.word	0x00000000
  40ee60:	0a0d0a0d 	.word	0x0a0d0a0d
  40ee64:	20202020 	.word	0x20202020
  40ee68:	50746567 	.word	0x50746567
  40ee6c:	654b6275 	.word	0x654b6275
  40ee70:	69203a79 	.word	0x69203a79
  40ee74:	6c61766e 	.word	0x6c61766e
  40ee78:	6b206469 	.word	0x6b206469
  40ee7c:	61487965 	.word	0x61487965
  40ee80:	656c646e 	.word	0x656c646e
  40ee84:	6f6c7320 	.word	0x6f6c7320
  40ee88:	00000074 	.word	0x00000074
  40ee8c:	20200a0d 	.word	0x20200a0d
  40ee90:	65672020 	.word	0x65672020
  40ee94:	62755074 	.word	0x62755074
  40ee98:	4679654b 	.word	0x4679654b
  40ee9c:	20636e75 	.word	0x20636e75
  40eea0:	6c6c6163 	.word	0x6c6c6163
  40eea4:	003a6465 	.word	0x003a6465
  40eea8:	20200a0d 	.word	0x20200a0d
  40eeac:	50542020 	.word	0x50542020
  40eeb0:	65475f4d 	.word	0x65475f4d
  40eeb4:	62755074 	.word	0x62755074
  40eeb8:	2079654b 	.word	0x2079654b
  40eebc:	6c696166 	.word	0x6c696166
  40eec0:	00216465 	.word	0x00216465
  40eec4:	20200a0d 	.word	0x20200a0d
  40eec8:	50542020 	.word	0x50542020
  40eecc:	6f465f4d 	.word	0x6f465f4d
  40eed0:	43656372 	.word	0x43656372
  40eed4:	7261656c 	.word	0x7261656c
  40eed8:	71657320 	.word	0x71657320
  40eedc:	636e6575 	.word	0x636e6575
  40eee0:	61632065 	.word	0x61632065
  40eee4:	64656c6c 	.word	0x64656c6c
  40eee8:	00000000 	.word	0x00000000
  40eeec:	73796870 	.word	0x73796870
  40eef0:	73657250 	.word	0x73657250
  40eef4:	6572705f 	.word	0x6572705f
  40eef8:	746e6573 	.word	0x746e6573
  40eefc:	00000000 	.word	0x00000000
  40ef00:	6f630a0d 	.word	0x6f630a0d
  40ef04:	20646c75 	.word	0x20646c75
  40ef08:	20746f6e 	.word	0x20746f6e
  40ef0c:	20746573 	.word	0x20746573
  40ef10:	73796870 	.word	0x73796870
  40ef14:	6c616369 	.word	0x6c616369
  40ef18:	65727020 	.word	0x65727020
  40ef1c:	636e6573 	.word	0x636e6573
  40ef20:	74732065 	.word	0x74732065
  40ef24:	00657461 	.word	0x00657461
  40ef28:	73796870 	.word	0x73796870
  40ef2c:	73657250 	.word	0x73657250
  40ef30:	746f6e5f 	.word	0x746f6e5f
  40ef34:	73657270 	.word	0x73657270
  40ef38:	00746e65 	.word	0x00746e65
  40ef3c:	6f630a0d 	.word	0x6f630a0d
  40ef40:	20646c75 	.word	0x20646c75
  40ef44:	20746f6e 	.word	0x20746f6e
  40ef48:	6e727574 	.word	0x6e727574
  40ef4c:	66666f20 	.word	0x66666f20
  40ef50:	79687020 	.word	0x79687020
  40ef54:	61636973 	.word	0x61636973
  40ef58:	7270206c 	.word	0x7270206c
  40ef5c:	6e657365 	.word	0x6e657365
  40ef60:	73206563 	.word	0x73206563
  40ef64:	65746174 	.word	0x65746174
  40ef68:	00000000 	.word	0x00000000
  40ef6c:	20200a0d 	.word	0x20200a0d
  40ef70:	6f6e2020 	.word	0x6f6e2020
  40ef74:	203a6574 	.word	0x203a6574
  40ef78:	204d5054 	.word	0x204d5054
  40ef7c:	6e207369 	.word	0x6e207369
  40ef80:	6420776f 	.word	0x6420776f
  40ef84:	62617369 	.word	0x62617369
  40ef88:	2064656c 	.word	0x2064656c
  40ef8c:	6564202f 	.word	0x6564202f
  40ef90:	69746361 	.word	0x69746361
  40ef94:	65746176 	.word	0x65746176
  40ef98:	0a0d2164 	.word	0x0a0d2164
  40ef9c:	00000000 	.word	0x00000000
  40efa0:	20200a0d 	.word	0x20200a0d
  40efa4:	50542020 	.word	0x50542020
  40efa8:	6f46204d 	.word	0x6f46204d
  40efac:	20656372 	.word	0x20656372
  40efb0:	61656c43 	.word	0x61656c43
  40efb4:	6f432072 	.word	0x6f432072
  40efb8:	656c706d 	.word	0x656c706d
  40efbc:	20646574 	.word	0x20646574
  40efc0:	63637553 	.word	0x63637553
  40efc4:	66737365 	.word	0x66737365
  40efc8:	796c6c75 	.word	0x796c6c75
  40efcc:	000a0d21 	.word	0x000a0d21
  40efd0:	20200a0d 	.word	0x20200a0d
  40efd4:	50542020 	.word	0x50542020
  40efd8:	6f4c5f4d 	.word	0x6f4c5f4d
  40efdc:	654b6461 	.word	0x654b6461
  40efe0:	65732079 	.word	0x65732079
  40efe4:	6e657571 	.word	0x6e657571
  40efe8:	003a6563 	.word	0x003a6563
  40efec:	0a0d0a0d 	.word	0x0a0d0a0d
  40eff0:	64616f6c 	.word	0x64616f6c
  40eff4:	79656b20 	.word	0x79656b20
  40eff8:	6f726620 	.word	0x6f726620
  40effc:	6877206d 	.word	0x6877206d
  40f000:	20686369 	.word	0x20686369
  40f004:	68636163 	.word	0x68636163
  40f008:	6f6c5365 	.word	0x6f6c5365
  40f00c:	31282074 	.word	0x31282074
  40f010:	3f29352d 	.word	0x3f29352d
  40f014:	00000020 	.word	0x00000020
  40f018:	61630a0d 	.word	0x61630a0d
  40f01c:	53656863 	.word	0x53656863
  40f020:	20746f6c 	.word	0x20746f6c
  40f024:	64206425 	.word	0x64206425
  40f028:	2073656f 	.word	0x2073656f
  40f02c:	20746f6e 	.word	0x20746f6e
  40f030:	65766168 	.word	0x65766168
  40f034:	76206120 	.word	0x76206120
  40f038:	64696c61 	.word	0x64696c61
  40f03c:	79656b20 	.word	0x79656b20
  40f040:	00000021 	.word	0x00000021
  40f044:	72650a0d 	.word	0x72650a0d
  40f048:	20726f72 	.word	0x20726f72
  40f04c:	64616572 	.word	0x64616572
  40f050:	20676e69 	.word	0x20676e69
  40f054:	2079656b 	.word	0x2079656b
  40f058:	6d6f7266 	.word	0x6d6f7266
  40f05c:	63616320 	.word	0x63616320
  40f060:	6c536568 	.word	0x6c536568
  40f064:	2520746f 	.word	0x2520746f
  40f068:	00002164 	.word	0x00002164
  40f06c:	0a0d0a0d 	.word	0x0a0d0a0d
  40f070:	20202020 	.word	0x20202020
  40f074:	6b636970 	.word	0x6b636970
  40f078:	70206120 	.word	0x70206120
  40f07c:	6e657261 	.word	0x6e657261
  40f080:	656b2074 	.word	0x656b2074
  40f084:	30282079 	.word	0x30282079
  40f088:	4b52533d 	.word	0x4b52533d
  40f08c:	00203a29 	.word	0x00203a29
  40f090:	20200a0d 	.word	0x20200a0d
  40f094:	72652020 	.word	0x72652020
  40f098:	20726f72 	.word	0x20726f72
  40f09c:	64616f6c 	.word	0x64616f6c
  40f0a0:	20676e69 	.word	0x20676e69
  40f0a4:	2179656b 	.word	0x2179656b
  40f0a8:	00000000 	.word	0x00000000
  40f0ac:	20200a0d 	.word	0x20200a0d
  40f0b0:	50542020 	.word	0x50542020
  40f0b4:	6f4c204d 	.word	0x6f4c204d
  40f0b8:	4b206461 	.word	0x4b206461
  40f0bc:	43207965 	.word	0x43207965
  40f0c0:	6c706d6f 	.word	0x6c706d6f
  40f0c4:	64657465 	.word	0x64657465
  40f0c8:	63755320 	.word	0x63755320
  40f0cc:	73736563 	.word	0x73736563
  40f0d0:	6c6c7566 	.word	0x6c6c7566
  40f0d4:	0a0d2179 	.word	0x0a0d2179
  40f0d8:	00000000 	.word	0x00000000
  40f0dc:	20200a0d 	.word	0x20200a0d
  40f0e0:	50542020 	.word	0x50542020
  40f0e4:	72435f4d 	.word	0x72435f4d
  40f0e8:	65746165 	.word	0x65746165
  40f0ec:	70617257 	.word	0x70617257
  40f0f0:	2079654b 	.word	0x2079654b
  40f0f4:	75716573 	.word	0x75716573
  40f0f8:	65636e65 	.word	0x65636e65
  40f0fc:	000a0d3a 	.word	0x000a0d3a
  40f100:	5041534f 	.word	0x5041534f
  40f104:	00000000 	.word	0x00000000
  40f108:	20200a0d 	.word	0x20200a0d
  40f10c:	72632020 	.word	0x72632020
  40f110:	65746165 	.word	0x65746165
  40f114:	70617257 	.word	0x70617257
  40f118:	636e7546 	.word	0x636e7546
  40f11c:	6c616320 	.word	0x6c616320
  40f120:	0064656c 	.word	0x0064656c
  40f124:	20200a0d 	.word	0x20200a0d
  40f128:	6e652020 	.word	0x6e652020
  40f12c:	20726574 	.word	0x20726574
  40f130:	2079656b 	.word	0x2079656b
  40f134:	7267696d 	.word	0x7267696d
  40f138:	6f697461 	.word	0x6f697461
  40f13c:	7541206e 	.word	0x7541206e
  40f140:	203a6874 	.word	0x203a6874
  40f144:	00000000 	.word	0x00000000
  40f148:	20200a0d 	.word	0x20200a0d
  40f14c:	6e652020 	.word	0x6e652020
  40f150:	20726574 	.word	0x20726574
  40f154:	2079656b 	.word	0x2079656b
  40f158:	67617375 	.word	0x67617375
  40f15c:	75412065 	.word	0x75412065
  40f160:	203a6874 	.word	0x203a6874
  40f164:	00000000 	.word	0x00000000
  40f168:	0a0d0a0d 	.word	0x0a0d0a0d
  40f16c:	20202020 	.word	0x20202020
  40f170:	61657375 	.word	0x61657375
  40f174:	75416567 	.word	0x75416567
  40f178:	63206874 	.word	0x63206874
  40f17c:	75636c61 	.word	0x75636c61
  40f180:	6974616c 	.word	0x6974616c
  40f184:	003a6e6f 	.word	0x003a6e6f
  40f188:	0a0d0a0d 	.word	0x0a0d0a0d
  40f18c:	20202020 	.word	0x20202020
  40f190:	7267696d 	.word	0x7267696d
  40f194:	6f697461 	.word	0x6f697461
  40f198:	7475416e 	.word	0x7475416e
  40f19c:	61632068 	.word	0x61632068
  40f1a0:	6c75636c 	.word	0x6c75636c
  40f1a4:	6f697461 	.word	0x6f697461
  40f1a8:	00003a6e 	.word	0x00003a6e
  40f1ac:	20200a0d 	.word	0x20200a0d
  40f1b0:	3a312020 	.word	0x3a312020
  40f1b4:	6f747320 	.word	0x6f747320
  40f1b8:	65676172 	.word	0x65676172
  40f1bc:	00000000 	.word	0x00000000
  40f1c0:	20200a0d 	.word	0x20200a0d
  40f1c4:	3a322020 	.word	0x3a322020
  40f1c8:	67697320 	.word	0x67697320
  40f1cc:	676e696e 	.word	0x676e696e
  40f1d0:	20202020 	.word	0x20202020
  40f1d4:	00000000 	.word	0x00000000
  40f1d8:	0a0d0a0d 	.word	0x0a0d0a0d
  40f1dc:	20202020 	.word	0x20202020
  40f1e0:	61656c70 	.word	0x61656c70
  40f1e4:	70206573 	.word	0x70206573
  40f1e8:	206b6369 	.word	0x206b6369
  40f1ec:	656b2061 	.word	0x656b2061
  40f1f0:	79742079 	.word	0x79742079
  40f1f4:	203a6570 	.word	0x203a6570
  40f1f8:	00000000 	.word	0x00000000
  40f1fc:	6e690a0d 	.word	0x6e690a0d
  40f200:	696c6176 	.word	0x696c6176
  40f204:	706f2064 	.word	0x706f2064
  40f208:	6e6f6974 	.word	0x6e6f6974
  40f20c:	00000000 	.word	0x00000000
  40f210:	20200a0d 	.word	0x20200a0d
  40f214:	3a312020 	.word	0x3a312020
  40f218:	67696d20 	.word	0x67696d20
  40f21c:	61746172 	.word	0x61746172
  40f220:	00656c62 	.word	0x00656c62
  40f224:	20200a0d 	.word	0x20200a0d
  40f228:	3a322020 	.word	0x3a322020
  40f22c:	6e6f6e20 	.word	0x6e6f6e20
  40f230:	67696d2d 	.word	0x67696d2d
  40f234:	61746172 	.word	0x61746172
  40f238:	00656c62 	.word	0x00656c62
  40f23c:	0a0d0a0d 	.word	0x0a0d0a0d
  40f240:	20202020 	.word	0x20202020
  40f244:	61656c70 	.word	0x61656c70
  40f248:	70206573 	.word	0x70206573
  40f24c:	206b6369 	.word	0x206b6369
  40f250:	656b2061 	.word	0x656b2061
  40f254:	706f2079 	.word	0x706f2079
  40f258:	6e6f6974 	.word	0x6e6f6974
  40f25c:	0000203a 	.word	0x0000203a
  40f260:	20200a0d 	.word	0x20200a0d
  40f264:	3a312020 	.word	0x3a312020
  40f268:	74756120 	.word	0x74756120
  40f26c:	74614468 	.word	0x74614468
  40f270:	61735561 	.word	0x61735561
  40f274:	3d206567 	.word	0x3d206567
  40f278:	4d505420 	.word	0x4d505420
  40f27c:	5455415f 	.word	0x5455415f
  40f280:	4c415f48 	.word	0x4c415f48
  40f284:	53594157 	.word	0x53594157
  40f288:	00000000 	.word	0x00000000
  40f28c:	20200a0d 	.word	0x20200a0d
  40f290:	3a322020 	.word	0x3a322020
  40f294:	74756120 	.word	0x74756120
  40f298:	74614468 	.word	0x74614468
  40f29c:	61735561 	.word	0x61735561
  40f2a0:	3d206567 	.word	0x3d206567
  40f2a4:	4d505420 	.word	0x4d505420
  40f2a8:	5455415f 	.word	0x5455415f
  40f2ac:	454e5f48 	.word	0x454e5f48
  40f2b0:	00524556 	.word	0x00524556
  40f2b4:	20200a0d 	.word	0x20200a0d
  40f2b8:	72652020 	.word	0x72652020
  40f2bc:	20726f72 	.word	0x20726f72
  40f2c0:	61657263 	.word	0x61657263
  40f2c4:	676e6974 	.word	0x676e6974
  40f2c8:	79656b20 	.word	0x79656b20
  40f2cc:	00000021 	.word	0x00000021
  40f2d0:	74730a0d 	.word	0x74730a0d
  40f2d4:	2065726f 	.word	0x2065726f
  40f2d8:	2079656b 	.word	0x2079656b
  40f2dc:	77206e69 	.word	0x77206e69
  40f2e0:	68636968 	.word	0x68636968
  40f2e4:	63616320 	.word	0x63616320
  40f2e8:	6c536568 	.word	0x6c536568
  40f2ec:	2820746f 	.word	0x2820746f
  40f2f0:	29352d31 	.word	0x29352d31
  40f2f4:	0000203f 	.word	0x0000203f
  40f2f8:	20200a0d 	.word	0x20200a0d
  40f2fc:	50542020 	.word	0x50542020
  40f300:	7243204d 	.word	0x7243204d
  40f304:	65746165 	.word	0x65746165
  40f308:	61725720 	.word	0x61725720
  40f30c:	79654b70 	.word	0x79654b70
  40f310:	6d6f4320 	.word	0x6d6f4320
  40f314:	74656c70 	.word	0x74656c70
  40f318:	53206465 	.word	0x53206465
  40f31c:	65636375 	.word	0x65636375
  40f320:	75667373 	.word	0x75667373
  40f324:	21796c6c 	.word	0x21796c6c
  40f328:	00000a0d 	.word	0x00000a0d
  40f32c:	20200a0d 	.word	0x20200a0d
  40f330:	69642020 	.word	0x69642020
  40f334:	6c626173 	.word	0x6c626173
  40f338:	65642f65 	.word	0x65642f65
  40f33c:	69746361 	.word	0x69746361
  40f340:	65746176 	.word	0x65746176
  40f344:	71657320 	.word	0x71657320
  40f348:	636e6575 	.word	0x636e6575
  40f34c:	00003a65 	.word	0x00003a65
  40f350:	73796870 	.word	0x73796870
  40f354:	44746553 	.word	0x44746553
  40f358:	74636165 	.word	0x74636165
  40f35c:	7572745f 	.word	0x7572745f
  40f360:	00000065 	.word	0x00000065
  40f364:	20200a0d 	.word	0x20200a0d
  40f368:	68702020 	.word	0x68702020
  40f36c:	63697379 	.word	0x63697379
  40f370:	69446c61 	.word	0x69446c61
  40f374:	6c626173 	.word	0x6c626173
  40f378:	61632065 	.word	0x61632065
  40f37c:	64656c6c 	.word	0x64656c6c
  40f380:	00000000 	.word	0x00000000
  40f384:	20200a0d 	.word	0x20200a0d
  40f388:	50542020 	.word	0x50542020
  40f38c:	6964204d 	.word	0x6964204d
  40f390:	6c626173 	.word	0x6c626173
  40f394:	65642f65 	.word	0x65642f65
  40f398:	69746361 	.word	0x69746361
  40f39c:	65746176 	.word	0x65746176
  40f3a0:	6d6f4320 	.word	0x6d6f4320
  40f3a4:	74656c70 	.word	0x74656c70
  40f3a8:	53206465 	.word	0x53206465
  40f3ac:	65636375 	.word	0x65636375
  40f3b0:	75667373 	.word	0x75667373
  40f3b4:	21796c6c 	.word	0x21796c6c
  40f3b8:	00000a0d 	.word	0x00000a0d
  40f3bc:	20200a0d 	.word	0x20200a0d
  40f3c0:	6f792020 	.word	0x6f792020
  40f3c4:	616d2075 	.word	0x616d2075
  40f3c8:	656e2079 	.word	0x656e2079
  40f3cc:	74206465 	.word	0x74206465
  40f3d0:	6572206f 	.word	0x6572206f
  40f3d4:	20746573 	.word	0x20746573
  40f3d8:	20656874 	.word	0x20656874
  40f3dc:	204d5054 	.word	0x204d5054
  40f3e0:	63206f74 	.word	0x63206f74
  40f3e4:	6c706d6f 	.word	0x6c706d6f
  40f3e8:	20657465 	.word	0x20657465
  40f3ec:	73696874 	.word	0x73696874
  40f3f0:	74636120 	.word	0x74636120
  40f3f4:	216e6f69 	.word	0x216e6f69
  40f3f8:	0a0d2121 	.word	0x0a0d2121
  40f3fc:	00000000 	.word	0x00000000
  40f400:	20200a0d 	.word	0x20200a0d
  40f404:	63612020 	.word	0x63612020
  40f408:	61766974 	.word	0x61766974
  40f40c:	652f6574 	.word	0x652f6574
  40f410:	6c62616e 	.word	0x6c62616e
  40f414:	65732065 	.word	0x65732065
  40f418:	6e657571 	.word	0x6e657571
  40f41c:	003a6563 	.word	0x003a6563
  40f420:	73796870 	.word	0x73796870
  40f424:	62616e45 	.word	0x62616e45
  40f428:	0000656c 	.word	0x0000656c
  40f42c:	20200a0d 	.word	0x20200a0d
  40f430:	68702020 	.word	0x68702020
  40f434:	63697379 	.word	0x63697379
  40f438:	65536c61 	.word	0x65536c61
  40f43c:	61654474 	.word	0x61654474
  40f440:	76697463 	.word	0x76697463
  40f444:	64657461 	.word	0x64657461
  40f448:	6c61665f 	.word	0x6c61665f
  40f44c:	63206573 	.word	0x63206573
  40f450:	656c6c61 	.word	0x656c6c61
  40f454:	00000064 	.word	0x00000064
  40f458:	20200a0d 	.word	0x20200a0d
  40f45c:	50542020 	.word	0x50542020
  40f460:	6e65204d 	.word	0x6e65204d
  40f464:	656c6261 	.word	0x656c6261
  40f468:	7463612f 	.word	0x7463612f
  40f46c:	74617669 	.word	0x74617669
  40f470:	6f432065 	.word	0x6f432065
  40f474:	656c706d 	.word	0x656c706d
  40f478:	20646574 	.word	0x20646574
  40f47c:	63637553 	.word	0x63637553
  40f480:	66737365 	.word	0x66737365
  40f484:	796c6c75 	.word	0x796c6c75
  40f488:	000a0d21 	.word	0x000a0d21
  40f48c:	20200a0d 	.word	0x20200a0d
  40f490:	6e752020 	.word	0x6e752020
  40f494:	6c616553 	.word	0x6c616553
  40f498:	636e7546 	.word	0x636e7546
  40f49c:	71657320 	.word	0x71657320
  40f4a0:	636e6575 	.word	0x636e6575
  40f4a4:	00003a65 	.word	0x00003a65
  40f4a8:	0a0d0a0d 	.word	0x0a0d0a0d
  40f4ac:	20202020 	.word	0x20202020
  40f4b0:	6b636970 	.word	0x6b636970
  40f4b4:	73206120 	.word	0x73206120
  40f4b8:	696c6165 	.word	0x696c6165
  40f4bc:	6b20676e 	.word	0x6b20676e
  40f4c0:	28207965 	.word	0x28207965
  40f4c4:	52533d30 	.word	0x52533d30
  40f4c8:	203a294b 	.word	0x203a294b
  40f4cc:	00000000 	.word	0x00000000
  40f4d0:	20200a0d 	.word	0x20200a0d
  40f4d4:	6e652020 	.word	0x6e652020
  40f4d8:	20726574 	.word	0x20726574
  40f4dc:	68747561 	.word	0x68747561
  40f4e0:	6c617620 	.word	0x6c617620
  40f4e4:	66206575 	.word	0x66206575
  40f4e8:	7320726f 	.word	0x7320726f
  40f4ec:	656c6165 	.word	0x656c6165
  40f4f0:	6c622064 	.word	0x6c622064
  40f4f4:	203a626f 	.word	0x203a626f
  40f4f8:	00000000 	.word	0x00000000
  40f4fc:	20200a0d 	.word	0x20200a0d
  40f500:	6e752020 	.word	0x6e752020
  40f504:	6c616573 	.word	0x6c616573
  40f508:	6f6c6220 	.word	0x6f6c6220
  40f50c:	72662062 	.word	0x72662062
  40f510:	77206d6f 	.word	0x77206d6f
  40f514:	68636968 	.word	0x68636968
  40f518:	6f6c5320 	.word	0x6f6c5320
  40f51c:	31282074 	.word	0x31282074
  40f520:	3f29352d 	.word	0x3f29352d
  40f524:	00000020 	.word	0x00000020
  40f528:	6c730a0d 	.word	0x6c730a0d
  40f52c:	2520746f 	.word	0x2520746f
  40f530:	6f642064 	.word	0x6f642064
  40f534:	6e207365 	.word	0x6e207365
  40f538:	6820746f 	.word	0x6820746f
  40f53c:	20657661 	.word	0x20657661
  40f540:	61762061 	.word	0x61762061
  40f544:	2064696c 	.word	0x2064696c
  40f548:	626f6c62 	.word	0x626f6c62
  40f54c:	00000021 	.word	0x00000021
  40f550:	20200a0d 	.word	0x20200a0d
  40f554:	6e752020 	.word	0x6e752020
  40f558:	6c616553 	.word	0x6c616553
  40f55c:	636e7546 	.word	0x636e7546
  40f560:	6c616320 	.word	0x6c616320
  40f564:	0064656c 	.word	0x0064656c
  40f568:	6e750a0d 	.word	0x6e750a0d
  40f56c:	6c616553 	.word	0x6c616553
  40f570:	64206465 	.word	0x64206465
  40f574:	3a617461 	.word	0x3a617461
  40f578:	00732520 	.word	0x00732520
  40f57c:	20200a0d 	.word	0x20200a0d
  40f580:	50542020 	.word	0x50542020
  40f584:	6e55204d 	.word	0x6e55204d
  40f588:	6c616553 	.word	0x6c616553
  40f58c:	6d6f4320 	.word	0x6d6f4320
  40f590:	74656c70 	.word	0x74656c70
  40f594:	53206465 	.word	0x53206465
  40f598:	65636375 	.word	0x65636375
  40f59c:	75667373 	.word	0x75667373
  40f5a0:	21796c6c 	.word	0x21796c6c
  40f5a4:	00000a0d 	.word	0x00000a0d
  40f5a8:	20200a0d 	.word	0x20200a0d
  40f5ac:	65732020 	.word	0x65732020
  40f5b0:	75466c61 	.word	0x75466c61
  40f5b4:	7320636e 	.word	0x7320636e
  40f5b8:	65757165 	.word	0x65757165
  40f5bc:	3a65636e 	.word	0x3a65636e
  40f5c0:	00000000 	.word	0x00000000
  40f5c4:	20200a0d 	.word	0x20200a0d
  40f5c8:	6f632020 	.word	0x6f632020
  40f5cc:	20646c75 	.word	0x20646c75
  40f5d0:	20746f6e 	.word	0x20746f6e
  40f5d4:	61657263 	.word	0x61657263
  40f5d8:	61206574 	.word	0x61206574
  40f5dc:	53687475 	.word	0x53687475
  40f5e0:	69737365 	.word	0x69737365
  40f5e4:	00216e6f 	.word	0x00216e6f
  40f5e8:	20200a0d 	.word	0x20200a0d
  40f5ec:	65732020 	.word	0x65732020
  40f5f0:	75466c61 	.word	0x75466c61
  40f5f4:	6320636e 	.word	0x6320636e
  40f5f8:	656c6c61 	.word	0x656c6c61
  40f5fc:	00000064 	.word	0x00000064
  40f600:	0a0d0a0d 	.word	0x0a0d0a0d
  40f604:	20202020 	.word	0x20202020
  40f608:	41636e65 	.word	0x41636e65
  40f60c:	20687475 	.word	0x20687475
  40f610:	636c6163 	.word	0x636c6163
  40f614:	74616c75 	.word	0x74616c75
  40f618:	3a6e6f69 	.word	0x3a6e6f69
  40f61c:	00000000 	.word	0x00000000
  40f620:	0a0d0a0d 	.word	0x0a0d0a0d
  40f624:	20202020 	.word	0x20202020
  40f628:	65746e65 	.word	0x65746e65
  40f62c:	61642072 	.word	0x61642072
  40f630:	74206174 	.word	0x74206174
  40f634:	6573206f 	.word	0x6573206f
  40f638:	28206c61 	.word	0x28206c61
  40f63c:	63203034 	.word	0x63203034
  40f640:	73726168 	.word	0x73726168
  40f644:	78616d20 	.word	0x78616d20
  40f648:	00203a29 	.word	0x00203a29
  40f64c:	6f630a0d 	.word	0x6f630a0d
  40f650:	20646c75 	.word	0x20646c75
  40f654:	20746f6e 	.word	0x20746f6e
  40f658:	20746567 	.word	0x20746567
  40f65c:	6c616573 	.word	0x6c616573
  40f660:	64206465 	.word	0x64206465
  40f664:	00617461 	.word	0x00617461
  40f668:	74730a0d 	.word	0x74730a0d
  40f66c:	2065726f 	.word	0x2065726f
  40f670:	61746164 	.word	0x61746164
  40f674:	6f6c6220 	.word	0x6f6c6220
  40f678:	6e692062 	.word	0x6e692062
  40f67c:	69687720 	.word	0x69687720
  40f680:	63206863 	.word	0x63206863
  40f684:	65686361 	.word	0x65686361
  40f688:	746f6c53 	.word	0x746f6c53
  40f68c:	2d312820 	.word	0x2d312820
  40f690:	203f2935 	.word	0x203f2935
  40f694:	00000000 	.word	0x00000000
  40f698:	20200a0d 	.word	0x20200a0d
  40f69c:	50542020 	.word	0x50542020
  40f6a0:	6553204d 	.word	0x6553204d
  40f6a4:	43206c61 	.word	0x43206c61
  40f6a8:	6c706d6f 	.word	0x6c706d6f
  40f6ac:	64657465 	.word	0x64657465
  40f6b0:	63755320 	.word	0x63755320
  40f6b4:	73736563 	.word	0x73736563
  40f6b8:	6c6c7566 	.word	0x6c6c7566
  40f6bc:	0a0d2179 	.word	0x0a0d2179
  40f6c0:	00000000 	.word	0x00000000
  40f6c4:	20200a0d 	.word	0x20200a0d
  40f6c8:	61742020 	.word	0x61742020
  40f6cc:	774f656b 	.word	0x774f656b
  40f6d0:	6e75466e 	.word	0x6e75466e
  40f6d4:	65732063 	.word	0x65732063
  40f6d8:	6e657571 	.word	0x6e657571
  40f6dc:	003a6563 	.word	0x003a6563
  40f6e0:	20200a0d 	.word	0x20200a0d
  40f6e4:	6e616320 	.word	0x6e616320
  40f6e8:	67207427 	.word	0x67207427
  40f6ec:	74207465 	.word	0x74207465
  40f6f0:	63206d70 	.word	0x63206d70
  40f6f4:	62617061 	.word	0x62617061
  40f6f8:	74696c69 	.word	0x74696c69
  40f6fc:	000a0d79 	.word	0x000a0d79
  40f700:	50540a0d 	.word	0x50540a0d
  40f704:	756d204d 	.word	0x756d204d
  40f708:	62207473 	.word	0x62207473
  40f70c:	6c632065 	.word	0x6c632065
  40f710:	65726165 	.word	0x65726165
  40f714:	65622064 	.word	0x65622064
  40f718:	65726f66 	.word	0x65726f66
  40f71c:	4d505420 	.word	0x4d505420
  40f720:	6b61545f 	.word	0x6b61545f
  40f724:	6e774f65 	.word	0x6e774f65
  40f728:	68737265 	.word	0x68737265
  40f72c:	63207069 	.word	0x63207069
  40f730:	616d6d6f 	.word	0x616d6d6f
  40f734:	0000646e 	.word	0x0000646e
  40f738:	20200a0d 	.word	0x20200a0d
  40f73c:	61632020 	.word	0x61632020
  40f740:	2074276e 	.word	0x2074276e
  40f744:	20746567 	.word	0x20746567
  40f748:	6c627570 	.word	0x6c627570
  40f74c:	45206369 	.word	0x45206369
  40f750:	726f646e 	.word	0x726f646e
  40f754:	656d6573 	.word	0x656d6573
  40f758:	4b20746e 	.word	0x4b20746e
  40f75c:	00007965 	.word	0x00007965
  40f760:	646e6962 	.word	0x646e6962
  40f764:	00303256 	.word	0x00303256
  40f768:	20200a0d 	.word	0x20200a0d
  40f76c:	6e652020 	.word	0x6e652020
  40f770:	20726574 	.word	0x20726574
  40f774:	656e776f 	.word	0x656e776f
  40f778:	75412072 	.word	0x75412072
  40f77c:	203a6874 	.word	0x203a6874
  40f780:	00000000 	.word	0x00000000
  40f784:	20200a0d 	.word	0x20200a0d
  40f788:	6e652020 	.word	0x6e652020
  40f78c:	20726574 	.word	0x20726574
  40f790:	204b5253 	.word	0x204b5253
  40f794:	68747541 	.word	0x68747541
  40f798:	0000203a 	.word	0x0000203a
  40f79c:	20200a0d 	.word	0x20200a0d
  40f7a0:	61742020 	.word	0x61742020
  40f7a4:	774f656b 	.word	0x774f656b
  40f7a8:	6e75466e 	.word	0x6e75466e
  40f7ac:	61632063 	.word	0x61632063
  40f7b0:	64656c6c 	.word	0x64656c6c
  40f7b4:	00000000 	.word	0x00000000

0040f7b8 <hashContext_h_init>:
  40f7b8:	67452301 efcdab89 98badcfe 10325476     .#Eg........vT2.
  40f7c8:	c3d2e1f0 656b0a0d 7a695379 73692065     ......keySize is
  40f7d8:	00642520 72770a0d 6e697469 656b2067      %d...writing ke
  40f7e8:	6f742079 4d564e20 6f6c7320 64252074     y to NVM slot %d
  40f7f8:	002e2e2e 72770a0d 6e697469 6f642067     ......writing do
  40f808:	0021656e 69730a0d 74616e67 53657275     ne!...signatureS
  40f818:	20657a69 25207369 00000064 72770a0d     ize is %d.....wr
  40f828:	6e697469 69732067 74616e67 20657275     iting signature 
  40f838:	45206f74 4f525045 6c73204d 2520746f     to EEPROM slot %
  40f848:	2e2e2e64 00000000 6c620a0d 6953626f     d.........blobSi
  40f858:	6920657a 64252073 00000000 72770a0d     ze is %d......wr
  40f868:	6e697469 6c622067 7420626f 564e206f     iting blob to NV
  40f878:	6c73204d 2520746f 2e2e2e64 00000000     M slot %d.......
  40f888:	74206425 73656972 00000a0d 6f740a0d     %d tries......to
  40f898:	4d505420 0000003a 6c500a0d 65736165      TPM:.....Please
  40f8a8:	69617720 47202e74 72656e65 6e697461      wait. Generatin
  40f8b8:	52532067 2e2e204b 0000002e 6c500a0d     g SRK ........Pl
  40f8c8:	65736165 69617720 47202e74 72656e65     ease wait. Gener
  40f8d8:	6e697461 656b2067 2e2e2079 0000002e     ating key ......
  40f8e8:	69660a0d 20747372 74697277 74732065     ..first write st
  40f8f8:	42747261 74207469 206b6f6f 00000000     artBit took ....
  40f908:	726f6261 676e6974 6d782820 41207469     aborting (xmit A
  40f918:	31204b43 000a0d29 20646162 61726170     CK 1)...bad para
  40f928:	7a69536d 64252865 000a0d29 72660a0d     mSize(%d).....fr
  40f938:	54206d6f 003a4d50 4a325b1b 00000000     om TPM:..[2J....
  40f948:	00485b1b 20200a0d 57542020 65442049     .[H...    TWI De
  40f958:	66206f6d 5420726f 2d204d50 72655620     mo for TPM - Ver
  40f968:	6e6f6973 302e3220 00000000 20200a0d     sion 2.0......  
  40f978:	6f662820 32332072 332f3430 20353032      (for 3204/3205 
  40f988:	20495754 746f7270 6c6f636f 6c6e6f20     TWI protocol onl
  40f998:	00002979 76610a0d 616c6961 20656c62     y)....available 
  40f9a8:	6d6d6f63 73646e61 0000003a 0a0d0a0d     commands:.......
  40f9b8:	00000000 20310a0d 4d505420 6174535f     ......1  TPM_Sta
  40f9c8:	70757472 5f545328 41454c43 00002952     rtup(ST_CLEAR)..
  40f9d8:	20320a0d 4d505420 6e6f435f 756e6974     ..2  TPM_Continu
  40f9e8:	6c655365 73655466 00000074 20330a0d     eSelfTest.....3 
  40f9f8:	4d505420 6572435f 45657461 6961504b      TPM_CreateEKPai
  40fa08:	00000072 20340a0d 4d505420 6b61545f     r.....4  TPM_Tak
  40fa18:	6e774f65 68537265 28207069 75716573     eOwnerShip (sequ
  40fa28:	65636e65 00000029 20350a0d 4d505420     ence).....5  TPM
  40fa38:	6572435f 57657461 4b706172 28207965     _CreateWrapKey (
  40fa48:	75716573 65636e65 00000029 20360a0d     sequence).....6 
  40fa58:	4d505420 616f4c5f 79656b64 65732820      TPM_Loadkey (se
  40fa68:	6e657571 00296563 20370a0d 4d505420     quence)...7  TPM
  40fa78:	6165535f 7328206c 65757165 2965636e     _Seal (sequence)
  40fa88:	00000000 20610a0d 4d505420 536e555f     ......a  TPM_UnS
  40fa98:	206c6165 71657328 636e6575 00002965     eal (sequence)..
  40faa8:	20620a0d 4d505420 6769535f 7328206e     ..b  TPM_Sign (s
  40fab8:	65757165 2965636e 00000000 20630a0d     equence)......c 
  40fac8:	4d505420 7265565f 53796669 206e6769      TPM_VerifySign 
  40fad8:	71657328 636e6575 00002965 20640a0d     (sequence)....d 
  40fae8:	4d505420 7465475f 4b627550 00007965      TPM_GetPubKey..
  40faf8:	20740a0d 4d505420 7465475f 61706143     ..t  TPM_GetCapa
  40fb08:	696c6962 28207974 73726576 566e6f69     bility (versionV
  40fb18:	00296c61 20750a0d 4d505420 7365525f     al)...u  TPM_Res
  40fb28:	28207465 61656c63 61207372 53687475     et (clears authS
  40fb38:	69737365 29736e6f 00000000 20760a0d     essions)......v 
  40fb48:	4d505420 756c465f 70536873 66696365      TPM_FlushSpecif
  40fb58:	202d2063 4879656b 6c646e61 00000065     c - keyHandle...
  40fb68:	20770a0d 4d505420 726f465f 6c436563     ..w  TPM_ForceCl
  40fb78:	20726165 71657328 636e6575 00002965     ear (sequence)..
  40fb88:	20780a0d 616e6520 2f656c62 69746361     ..x  enable/acti
  40fb98:	65746176 4d505420 65732820 6e657571     vate TPM (sequen
  40fba8:	00296563 20790a0d 73696420 656c6261     ce)...y  disable
  40fbb8:	6165642f 76697463 20657461 204d5054     /deactivate TPM 
  40fbc8:	71657328 636e6575 00002965 207a0a0d     (sequence)....z 
  40fbd8:	73696420 79616c70 6f6e6b20 6b206e77      display known k
  40fbe8:	00737965 0a0d0a0d 61656c70 70206573     eys.....please p
  40fbf8:	206b6369 6f632061 6e616d6d 00203a64     ick a command: .
  40fc08:	00632520 5f4d5054 72617453 5f707574      %c.TPM_Startup_
  40fc18:	61656c43 00000072 61657263 72576574     Clear...createWr
  40fc28:	654b7061 00000079 64616f6c 0079654b     apKey...loadKey.
  40fc38:	6c616573 00000000 65536e75 00006c61     seal....unSeal..
  40fc48:	6e676973 00000000 69726576 69537966     sign....verifySi
  40fc58:	00006e67 43746567 765f7061 56737265     gn..getCap_versV
  40fc68:	00006c61 65736572 00000074 73756c66     al..reset...flus
  40fc78:	79654b68 00000000 63726f66 656c4365     hKey....forceCle
  40fc88:	00007261 73796870 44746553 74636165     ar..physSetDeact
  40fc98:	6c61665f 00006573 73796870 61736944     _false..physDisa
  40fca8:	00656c62 6e490a0d 696c6176 706f2064     ble...Invalid op
  40fcb8:	6e6f6974 6325203a 00000000 0a0d0a0d     tion: %c........
  40fcc8:	20202020 776f6e6b 656b206e 6e614879         known keyHan
  40fcd8:	73656c64 0000003a 58323025 32302520     dles:...%02X %02
  40fce8:	30252058 25205832 00583230 0a0d0a0d     X %02X %02X.....
  40fcf8:	6c206f4e 6564616f 656b2064 74207379     No loaded keys t
  40fd08:	6964206f 616c7073 00000079 0a0d0a0d     o display.......
  40fd18:	73657270 6e612073 656b2079 6f742079     press any key to
  40fd28:	6e6f6320 756e6974 2e2e2e65 00000000      continue.......
  40fd38:	20200a0d 6e692020 696c6176 656b2064     ..    invalid ke
  40fd48:	756e2079 7265626d 00000000              y number....

0040fd54 <_global_impure_ptr>:
  40fd54:	200011f8 20200043                                ... C.

0040fd5a <blanks.6650>:
  40fd5a:	20202020 20202020 20202020 20202020                     

0040fd6a <zeroes.6651>:
  40fd6a:	30303030 30303030 30303030 30303030     0000000000000000
  40fd7a:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40fd8a:	32313000 36353433 61393837 65646362     .0123456789abcde
  40fd9a:	20200066                                         f.

0040fd9c <blanks.6678>:
  40fd9c:	20202020 20202020 20202020 20202020                     

0040fdac <zeroes.6679>:
  40fdac:	30303030 30303030 30303030 30303030     0000000000000000

0040fdbc <basefix.6143>:
  40fdbc:	0001000a 00030002 00050004 00070006     ................
  40fdcc:	00090008 000b000a 000d000c 000f000e     ................
  40fddc:	20000010                                         ..

0040fdde <_ctype_>:
  40fdde:	20202000 20202020 28282020 20282828     .         ((((( 
  40fdee:	20202020 20202020 20202020 20202020                     
  40fdfe:	10108820 10101010 10101010 10101010      ...............
  40fe0e:	04040410 04040404 10040404 10101010     ................
  40fe1e:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40fe2e:	01010101 01010101 01010101 10101010     ................
  40fe3e:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40fe4e:	02020202 02020202 02020202 10101010     ................
  40fe5e:	00000020 00000000 00000000 00000000      ...............
	...
  40fede:	534f5000 2e005849 20202000                       .POSIX...

0040fee7 <blanks.6664>:
  40fee7:	20202020 20202020 20202020 20202020                     

0040fef7 <zeroes.6665>:
  40fef7:	30303030 30303030 30303030 30303030     0000000000000000
	...

0040ff08 <_init>:
  40ff08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ff0a:	bf00      	nop
  40ff0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ff0e:	bc08      	pop	{r3}
  40ff10:	469e      	mov	lr, r3
  40ff12:	4770      	bx	lr

0040ff14 <__init_array_start>:
  40ff14:	0040b765 	.word	0x0040b765

0040ff18 <__frame_dummy_init_array_entry>:
  40ff18:	00400145                                E.@.

0040ff1c <_fini>:
  40ff1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ff1e:	bf00      	nop
  40ff20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ff22:	bc08      	pop	{r3}
  40ff24:	469e      	mov	lr, r3
  40ff26:	4770      	bx	lr

0040ff28 <__fini_array_start>:
  40ff28:	0040011d 	.word	0x0040011d

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <efc_perform_read_sequence>:
 */
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
2000000c:	b4f0      	push	{r4, r5, r6, r7}
2000000e:	b082      	sub	sp, #8
20000010:	9e06      	ldr	r6, [sp, #24]
	volatile uint32_t ul_status;
	uint32_t ul_cnt;

#if (SAM3U4 || SAM3XA || SAM4SD16 || SAM4SD32)
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
20000012:	f44f 6520 	mov.w	r5, #2560	; 0xa00
20000016:	f2c4 050e 	movt	r5, #16398	; 0x400e
2000001a:	42a8      	cmp	r0, r5
2000001c:	bf14      	ite	ne
2000001e:	f44f 05a0 	movne.w	r5, #5242880	; 0x500000
20000022:	f44f 0580 	moveq.w	r5, #4194304	; 0x400000
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000026:	461c      	mov	r4, r3
20000028:	2b00      	cmp	r3, #0
2000002a:	d038      	beq.n	2000009e <efc_perform_read_sequence+0x92>
		return EFC_RC_INVALID;
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000002c:	6803      	ldr	r3, [r0, #0]
2000002e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
20000032:	6003      	str	r3, [r0, #0]

	/* Send the Start Read command */
#if (SAM4S || SAM4E)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000034:	b2c9      	uxtb	r1, r1
20000036:	f041 43b4 	orr.w	r3, r1, #1509949440	; 0x5a000000

	p_efc->EEFC_FMR |= (0x1u << 16);

	/* Send the Start Read command */
#if (SAM4S || SAM4E)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
2000003a:	6043      	str	r3, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000003c:	6881      	ldr	r1, [r0, #8]
2000003e:	9101      	str	r1, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
20000040:	9b01      	ldr	r3, [sp, #4]
20000042:	f013 0f01 	tst.w	r3, #1
20000046:	d1f9      	bne.n	2000003c <efc_perform_read_sequence+0x30>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000048:	b1c6      	cbz	r6, 2000007c <efc_perform_read_sequence+0x70>
 * \param ul_size Buffer size.
 *
 * \return 0 if successful, otherwise returns an error code.
 */
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
2000004a:	ea4f 0686 	mov.w	r6, r6, lsl #2
2000004e:	f04f 0100 	mov.w	r1, #0
20000052:	f1a6 0704 	sub.w	r7, r6, #4
20000056:	f3c7 0780 	ubfx	r7, r7, #2, #1

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
2000005a:	586b      	ldr	r3, [r5, r1]
2000005c:	5063      	str	r3, [r4, r1]
2000005e:	f101 0104 	add.w	r1, r1, #4
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000062:	42b1      	cmp	r1, r6
20000064:	d120      	bne.n	200000a8 <efc_perform_read_sequence+0x9c>
20000066:	e009      	b.n	2000007c <efc_perform_read_sequence+0x70>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000068:	586b      	ldr	r3, [r5, r1]
2000006a:	5063      	str	r3, [r4, r1]
2000006c:	f101 0104 	add.w	r1, r1, #4
20000070:	586b      	ldr	r3, [r5, r1]
20000072:	5063      	str	r3, [r4, r1]
20000074:	f101 0104 	add.w	r1, r1, #4
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000078:	42b1      	cmp	r1, r6
2000007a:	d1f5      	bne.n	20000068 <efc_perform_read_sequence+0x5c>

	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000007c:	b2d2      	uxtb	r2, r2
	}

	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
2000007e:	f042 41b4 	orr.w	r1, r2, #1509949440	; 0x5a000000
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
	}

	/* To stop the read mode */
	p_efc->EEFC_FCR =
20000082:	6041      	str	r1, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000084:	6883      	ldr	r3, [r0, #8]
20000086:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000088:	9a01      	ldr	r2, [sp, #4]
2000008a:	f012 0f01 	tst.w	r2, #1
2000008e:	d0f9      	beq.n	20000084 <efc_perform_read_sequence+0x78>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000090:	6801      	ldr	r1, [r0, #0]
20000092:	f421 3380 	bic.w	r3, r1, #65536	; 0x10000
20000096:	6003      	str	r3, [r0, #0]

	return EFC_RC_OK;
20000098:	f04f 0000 	mov.w	r0, #0
2000009c:	e001      	b.n	200000a2 <efc_perform_read_sequence+0x96>
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
		return EFC_RC_INVALID;
2000009e:	f04f 0002 	mov.w	r0, #2
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);

	p_efc->EEFC_FMR &= ~(0x1u << 16);

	return EFC_RC_OK;
}
200000a2:	b002      	add	sp, #8
200000a4:	bcf0      	pop	{r4, r5, r6, r7}
200000a6:	4770      	bx	lr
200000a8:	2f00      	cmp	r7, #0
200000aa:	d0dd      	beq.n	20000068 <efc_perform_read_sequence+0x5c>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
200000ac:	586b      	ldr	r3, [r5, r1]
200000ae:	5063      	str	r3, [r4, r1]
200000b0:	f101 0104 	add.w	r1, r1, #4
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
200000b4:	42b1      	cmp	r1, r6
200000b6:	d1d7      	bne.n	20000068 <efc_perform_read_sequence+0x5c>
200000b8:	e7e0      	b.n	2000007c <efc_perform_read_sequence+0x70>
200000ba:	bf00      	nop

200000bc <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
200000bc:	6001      	str	r1, [r0, #0]
200000be:	4770      	bx	lr

200000c0 <efc_perform_fcr>:
 *
 * \return The current status.
 */
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000c0:	b082      	sub	sp, #8
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000c2:	6041      	str	r1, [r0, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000c4:	6883      	ldr	r3, [r0, #8]
200000c6:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000c8:	9901      	ldr	r1, [sp, #4]
200000ca:	f011 0f01 	tst.w	r1, #1
200000ce:	d0f9      	beq.n	200000c4 <efc_perform_fcr+0x4>

	return (ul_status & EEFC_ERROR_FLAGS);
200000d0:	9801      	ldr	r0, [sp, #4]
}
200000d2:	f000 000e 	and.w	r0, r0, #14
200000d6:	b002      	add	sp, #8
200000d8:	4770      	bx	lr
200000da:	bf00      	nop

200000dc <udi_api_cdc_data>:
200000dc:	0809 0040 0581 0040 0271 0040 0279 0040     ..@...@.q.@.y.@.
200000ec:	0529 0040                                   ).@.

200000f0 <udi_api_cdc_comm>:
200000f0:	05b1 0040 025d 0040 0281 0040 0279 0040     ..@.].@...@.y.@.
20000100:	0000 0000                                   ....

20000104 <udc_config>:
20000104:	0120 2000 0118 2000 0000 0000                .. ... ....

20000110 <udi_apis>:
20000110:	00f0 2000 00dc 2000                         ... ... 

20000118 <udc_config_fs>:
20000118:	0134 2000 0110 2000                         4.. ... 

20000120 <udc_device_desc>:
20000120:	0112 0200 0002 4000 03eb 2440 0100 0201     .......@..@$....
20000130:	0100 0000                                   ....

20000134 <udc_desc_fs>:
20000134:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
20000144:	0001 2405 1000 0401 0224 0502 0624 0100     ...$....$...$...
20000154:	2405 0301 0701 8305 4003 1000 0409 0001     .$.......@......
20000164:	0a02 0000 0700 8105 4002 0000 0507 0202     .........@......
20000174:	0040 0000                                   @...

20000178 <udc_string_product_name>:
20000178:	4443 0043                                   CDC.

2000017c <udc_string_manufacturer_name>:
2000017c:	5441 454d 204c 5341 0046 0000               ATMEL ASF...

20000188 <udc_string_desc>:
20000188:	0300 0000 0000 0000 0000 0000 0000 0000     ................
20000198:	0000 0000                                   ....

2000019c <udc_string_desc_languageid>:
2000019c:	0304 0409                                   ....

200001a0 <g_interrupt_enabled>:
200001a0:	0001 0000                                   ....

200001a4 <SystemCoreClock>:
200001a4:	0900 003d                                   ..=.

200001a8 <_bindV20_g>:
200001a8:	6962 646e 3256 5f30 0067 0000               bindV20_g...

200001b4 <_verifySign>:
200001b4:	6576 6972 7966 6953 6e67 0000               verifySign..

200001c0 <_physSetDeact_false>:
200001c0:	6870 7379 6553 4474 6165 7463 665f 6c61     physSetDeact_fal
200001d0:	6573 0000                                   se..

200001d4 <__getCap_version>:
200001d4:	c100 0000 1200 0000 6500 0000 0600 0000     .........e......
200001e4:	0000 0000                                   ....

200001e8 <_terminateHandle0>:
200001e8:	6574 6d72 6e69 7461 4865 6e61 6c64 3065     terminateHandle0
200001f8:	0000 0000                                   ....

200001fc <_terminateHandle1>:
200001fc:	6574 6d72 6e69 7461 4865 6e61 6c64 3165     terminateHandle1
2000020c:	0000 0000                                   ....

20000210 <__contSelfTest>:
20000210:	c100 0000 0a00 0000 5300 0000               .........S..

2000021c <__loadKey>:
2000021c:	c200 0000 6a02 0000 4100 0040 0000 0000     .....j...A@.....

2000022c <__TPM_Startup_Clear>:
2000022c:	c100 0000 0c00 0000 9900 0100               ............

20000238 <_createWrapKey_PCR>:
20000238:	7263 6165 6574 7257 7061 654b 5f79 4350     createWrapKey_PC
20000248:	0052 0000                                   R...

2000024c <__physSetDeact_true>:
2000024c:	c100 0000 0b00 0000 7200 0001               .........r..

20000258 <__flushKey>:
20000258:	c100 0000 1200 0000 ba00 0000 0000 0000     ................
20000268:	0100 0000                                   ....

2000026c <_readEK>:
2000026c:	6572 6461 4b45 0000                         readEK..

20000274 <_OIAP>:
20000274:	494f 5041 0000 0000                         OIAP....

2000027c <_sign>:
2000027c:	6973 6e67 0000 0000                         sign....

20000284 <__OIAP>:
20000284:	c100 0000 0a00 0000 0a00 0000               ............

20000290 <__createWrapKey_PCR>:
20000290:	c200 0000 c800 0000 1f00 0040 0000 1c76     ..........@...v.
200002a0:	e137 8632 d1b9 273e 0884 ae37 c1c8 11f3     7.2...>'..7.....
200002b0:	a79c d5d2 242a 06a5 cb78 57bd 0d4d e616     ....*$..x..WM...
200002c0:	a8a6 7d10 f170 2800 0000 1100 0000 0000     ...}p..(........
200002d0:	0001 0000 0001 0003 0001 0000 000c 0800     ................
200002e0:	0000 0000 0002 0000 0000 0000 0036 0106     ............6...
200002f0:	001f 0103 0000 0300 0001 cd00 3145 fb66     ............E1f.
20000300:	c04d 3f20 3500 f942 b944 69d4 b1dd cdf9     M. ?.5B.D..i....
20000310:	3145 fb66 c04d 3f20 3500 f942 b944 69d4     E1f.M. ?.5B.D..i
20000320:	b1dd 00f9 0000 0000 0000 0000 0000 b900     ................
20000330:	0573 dbfa 4de3 46c5 1065 0a00 0455 3f2e     s....M.Fe...U..?
20000340:	bfea 0027 c251 a9d4 7ab4 1d8b bfba d615     ..'.Q....z......
20000350:	2e20 097c 572a df5a                          .|.*WZ.

20000358 <commandTable>:
20000358:	0df0 2000 022c 2000 000c 0000 0000 0000     ... ,.. ........
20000368:	09ac 2000 05f4 2000 000c 0001 0000 0000     ... ... ........
20000378:	0684 2000 0210 2000 000a 0001 0000 0000     ... ... ........
20000388:	1060 2000 0b1c 2000 000a 0014 0000 0000     `.. ... ........
20000398:	0274 2000 0284 2000 000a 0004 0000 0000     t.. ... ........
200003a8:	0b0c 2000 0ab0 2000 0024 0006 0000 0000     ... ... $.......
200003b8:	0e28 2000 0694 2000 0024 0007 0000 0000     (.. ... $.......
200003c8:	09d4 2000 0a48 2000 0024 0005 0000 0000     ... H.. $.......
200003d8:	0ae0 2000 0824 2000 0036 0002 0000 0000     ... $.. 6.......
200003e8:	026c 2000 06b8 2000 001e 000a 0000 0000     l.. ... ........
200003f8:	0e38 2000 0fbc 2000 0092 0108 0001 0000     8.. ... ........
20000408:	0238 2000 0290 2000 00c8 011c 0001 0000     8.. ... ........
20000418:	0b28 2000 021c 2000 000e 0109 0101 0000     (.. ... ........
20000428:	0888 2000 0258 2000 0012 0013 0000 0000     ... X.. ........
20000438:	0650 2000 0b44 2000 0270 0103 0000 0000     P.. D.. p.......
20000448:	0678 2000 106c 2000 003b 010f 0001 0000     x.. l.. ;.......
20000458:	0800 2000 06d8 2000 0126 0010 0000 0000     ... ... &.......
20000468:	09cc 2000 09dc 2000 006b 010b 0001 0000     ... ... k.......
20000478:	0a84 2000 0e48 2000 0174 020c 0001 0000     ... H.. t.......
20000488:	027c 2000 0588 2000 0053 010d 0001 0000     |.. ... S.......
20000498:	01b4 2000 0db4 2000 0026 000e 0000 0000     ... ... &.......
200004a8:	0868 2000 0ad4 2000 000c 0019 0000 0000     h.. ... ........
200004b8:	087c 2000 0818 2000 000a 0017 0000 0000     |.. ... ........
200004c8:	085c 2000 060c 2000 000a 0016 0000 0000     \.. ... ........
200004d8:	01c0 2000 0600 2000 000b 0015 0000 0000     ... ... ........
200004e8:	0a9c 2000 024c 2000 000b 001a 0000 0000     ... L.. ........
200004f8:	0628 2000 0644 2000 000a 0012 0000 0000     (.. D.. ........
20000508:	0e04 2000 0a8c 2000 000f 001f 0000 0000     ... ... ........
20000518:	09bc 2000 0e10 2000 0016 0011 0000 0000     ... ... ........
20000528:	0af0 2000 01d4 2000 0012 0018 0000 0000     ... ... ........
20000538:	01e8 2000 0618 2000 000e 001e 0000 0000     ... ... ........
20000548:	01fc 2000 0808 2000 000e 001d 0000 0000     ... ... ........
20000558:	05dc 2000 0a6c 2000 0016 0020 0000 0000     ... l.. .. .....
20000568:	0ddc 2000 0b00 2000 000c 0021 0000 0000     ... ... ..!.....
20000578:	01a8 2000 06d8 2000 0126 0000 0000 0000     ... ... &.......

20000588 <__sign>:
20000588:	c200 0000 5300 0000 3c00 9a8c eb2f 0000     .....S...<../...
20000598:	1400 e3c7 87e1 7fa5 cfc8 0d22 900b 6710     .........."....g
200005a8:	f895 12d9 a625 fd3b efee 2e69 5e03 7d4f     ....%.;...i..^O}
200005b8:	0dca 1a24 b5ab 49bb 55ee d90a 7654 9b00     ..$....I.U..Tv..
200005c8:	4794 8937 5590 0961 c16c 9376 1f70 7923     .G7..Ua.l.v.p.#y
200005d8:	13b7 00aa                                   ....

200005dc <_TPM_GetCap_PROP_OWNER>:
200005dc:	5054 5f4d 6547 4374 7061 505f 4f52 5f50     TPM_GetCap_PROP_
200005ec:	574f 454e 0052 0000                         OWNER...

200005f4 <__startupState>:
200005f4:	c100 0000 0c00 0000 9900 0200               ............

20000600 <__physSetDeact_false>:
20000600:	c100 0000 0b00 0000 7200 0000               .........r..

2000060c <__physDisable>:
2000060c:	c100 0000 0a00 0000 7000 0000               .........p..

20000618 <__terminateHandle0>:
20000618:	c100 0000 0e00 0000 9600 0000 0000 0000     ................

20000628 <_reset>:
20000628:	6572 6573 0074 0000                         reset...

20000630 <ownAuth>:
20000630:	18a2 b208 3818 06a2 1650 e2e6 5c00 5ccd     .....8..P....\.\
20000640:	3f80 b925                                   .?%.

20000644 <__reset>:
20000644:	c100 0000 0a00 0000 5a00 0000               .........Z..

20000650 <_takeOwnership>:
20000650:	6174 656b 774f 656e 7372 6968 0070 0000     takeOwnership...

20000660 <nonceC>:
20000660:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
20000670:	ea3f 27bf                                   ?..'

20000674 <numCommands>:
20000674:	0023 0000                                   #...

20000678 <_getPubKey>:
20000678:	6567 5074 6275 654b 0079 0000               getPubKey...

20000684 <_contSelfTest>:
20000684:	6f63 746e 6553 666c 6554 7473 0000 0000     contSelfTest....

20000694 <__OSAP_ET_Key_SRK>:
20000694:	c100 0000 2400 0000 0b00 0500 0040 0000     .....$......@...
200006a4:	891f 11ff aef6 5dbe f59b a9f3 9e5d 0ecb     .......]....]...
200006b4:	d079 bae9                                   y...

200006b8 <__readEK>:
200006b8:	c100 0000 1e00 0000 7c00 73b9 fa05 e3db     .........|.s....
200006c8:	c54d 6546 0010 550a 2e04 ea3f 27bf 0000     M.Fe...U..?..'..

200006d8 <__bindV20>:
200006d8:	c100 0000 2601 0020 0600 0000 0001 56ab     .....& ........V
200006e8:	0e7c 8c60 185c 909e 372c cf32 fee3 a74f     |.`.\...,72...O.
200006f8:	0cb5 a178 a75d eb39 06c0 0587 1fdb abe4     ..x.].9.........
20000708:	9a2a e368 b65b 27fb 5a69 e24b 6590 b204     *.h.[..'iZK..e..
20000718:	cf78 0244 167c fb4c f0f5 25f6 317d 2ef1     x.D.|.L....%}1..
20000728:	67d8 5a93 b248 4cc1 fd16 e597 6586 2e4a     .g.ZH..L.....eJ.
20000738:	4b07 7814 66f7 6683 b005 ecea 161e f9cf     .K.x.f.f........
20000748:	c5f9 bc5c 427b a124 1ba7 d755 b14b 7f62     ..\.{B$...U.K.b.
20000758:	8890 fbee 26fb 4fb1 9756 d08c 0512 efa6     .....&.OV.......
20000768:	c909 1008 1bf2 9c65 05f2 cc7b 6a4e 0c65     ......e...{.Nje.
20000778:	e11c 3eb5 7d86 0bf8 6f8b 72e3 cb2b 3dc9     ...>.}...o.r+..=
20000788:	61f8 83f4 b174 a638 dece 7f18 c48d a18f     .a..t.8.........
20000798:	a68e 71ac 89a4 d360 5f3e 183d 325c 966c     ...q..`.>_=.\2l.
200007a8:	841d 508b 5bc3 5c68 2d16 bb9c 79f1 6e60     ...P.[h\.-...y`n
200007b8:	25c9 ecaa 9e26 d49e 89d6 fff3 aa23 4675     .%..&.......#.uF
200007c8:	4a3b 1dea 03e5 acb9 f86d 882d 84ff b812     ;J......m.-.....
200007d8:	cf47 323a 66c9 e3c6 1f2c 307d 99d8 0000     G.:2.f..,.}0....
200007e8:	1400 0100 0302 0504 0706 0908 0b0a 0d0c     ................
200007f8:	0f0e 1110 1312 0000                         ........

20000800 <_bindV20>:
20000800:	6962 646e 3256 0030                         bindV20.

20000808 <__terminateHandle1>:
20000808:	c100 0000 0e00 0000 9600 0000 0100 0000     ................

20000818 <__physEnable>:
20000818:	c100 0000 0a00 0000 6f00 0000               .........o..

20000824 <__createEKPair>:
20000824:	c100 0000 3600 0000 7800 0cec d3c4 ed26     .....6...x....&.
20000834:	a55f b1f5 1b78 5d37 a324 3636 42e5 0000     _...x.7]$.66.B..
20000844:	0100 0300 0100 0000 0c00 0000 0008 0000     ................
20000854:	0200 0000 0000 0000                         ........

2000085c <_physDisable>:
2000085c:	6870 7379 6944 6173 6c62 0065               physDisable.

20000868 <_physPres_present>:
20000868:	6870 7379 7250 7365 705f 6572 6573 746e     physPres_present
20000878:	0000 0000                                   ....

2000087c <_physEnable>:
2000087c:	6870 7379 6e45 6261 656c 0000               physEnable..

20000888 <_flushKey>:
20000888:	6c66 7375 4b68 7965 0000 0000               flushKey....

20000894 <FuncPtrTable>:
20000894:	0df0 2000 55c1 0040 09ac 2000 5645 0040     ... .U@.... EV@.
200008a4:	0684 2000 55c1 0040 1060 2000 629d 0040     ... .U@.`.. .b@.
200008b4:	0274 2000 5645 0040 0b0c 2000 55c1 0040     t.. EV@.... .U@.
200008c4:	0e28 2000 55c1 0040 09d4 2000 9515 0040     (.. .U@.... ..@.
200008d4:	0ae0 2000 55c1 0040 026c 2000 55c1 0040     ... .U@.l.. .U@.
200008e4:	0e38 2000 6685 0040 0238 2000 6685 0040     8.. .f@.8.. .f@.
200008f4:	0b28 2000 638d 0040 0888 2000 57c5 0040     (.. .c@.... .W@.
20000904:	0650 2000 73ad 0040 0678 2000 611d 0040     P.. .s@.x.. .a@.
20000914:	0800 2000 55d5 0040 09cc 2000 7091 0040     ... .U@.... .p@.
20000924:	0a84 2000 6d71 0040 027c 2000 5ea5 0040     ... qm@.|.. .^@.
20000934:	01b4 2000 5c89 0040 0868 2000 55c1 0040     ... .\@.h.. .U@.
20000944:	0ddc 2000 55c1 0040 087c 2000 55c1 0040     ... .U@.|.. .U@.
20000954:	085c 2000 6be1 0040 01c0 2000 6ca9 0040     \.. .k@.... .l@.
20000964:	0a9c 2000 55c1 0040 0628 2000 55c1 0040     ... .U@.(.. .U@.
20000974:	0e04 2000 55c1 0040 09bc 2000 55c1 0040     ... .U@.... .U@.
20000984:	0af0 2000 55c1 0040 01e8 2000 55c1 0040     ... .U@.... .U@.
20000994:	01fc 2000 55c1 0040 05dc 2000 55c1 0040     ... .U@.... .U@.
200009a4:	01a8 2000 55c1 0040                         ... .U@.

200009ac <_startupState>:
200009ac:	7473 7261 7574 5370 6174 6574 0000 0000     startupState....

200009bc <_getCap_versVal>:
200009bc:	6567 4374 7061 765f 7265 5673 6c61 0000     getCap_versVal..

200009cc <_seal>:
200009cc:	6573 6c61 0000 0000                         seal....

200009d4 <_OSAP>:
200009d4:	534f 5041 0000 0000                         OSAP....

200009dc <__seal>:
200009dc:	c200 0000 6b00 0000 1700 0040 0000 9183     .....k....@.....
200009ec:	d4e5 c46f 7c36 f9db bb01 d80d 2aa5 bcd0     ..o.6|.......*..
200009fc:	e7d9 0000 0000 0000 1400 2821 7f88 f10f     ..........!(....
20000a0c:	0f12 7b91 592e 4741 63f4 677e ad37 0000     ...{.YAG.c~g7...
20000a1c:	0000 b100 2926 53c0 0766 39b5 017d ae93     ....&).Sf..9}...
20000a2c:	23ae 0e02 1e76 7300 f6d1 63e6 98c1 1712     .#..v..s...c....
20000a3c:	1065 8a71 95f3 0af5 8e08 008b               e.q.........

20000a48 <__OSAP>:
20000a48:	c100 0000 2400 0000 0b00 0100 0040 0000     .....$......@...
20000a58:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
20000a68:	ea3f 27bf                                   ?..'

20000a6c <__TPM_GetCap_PROP_OWNER>:
20000a6c:	c100 0000 1600 0000 6500 0000 0500 0000     .........e......
20000a7c:	0400 0000 1101 0000                         ........

20000a84 <_unSeal>:
20000a84:	6e75 6553 6c61 0000                         unSeal..

20000a8c <__getSetMem>:
20000a8c:	c100 0000 0f00 0020 0900 0180 4f00 0003     ...... ......O..

20000a9c <_physSetDeact_true>:
20000a9c:	6870 7379 6553 4474 6165 7463 745f 7572     physSetDeact_tru
20000aac:	0065 0000                                   e...

20000ab0 <__OSAP_ET_KH_SRK>:
20000ab0:	c100 0000 2400 0000 0b00 0100 0040 0000     .....$......@...
20000ac0:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
20000ad0:	ea3f 27bf                                   ?..'

20000ad4 <__physPres_present>:
20000ad4:	c100 0000 0c00 0040 0a00 0800               ......@.....

20000ae0 <_createEKPair>:
20000ae0:	7263 6165 6574 4b45 6150 7269 0000 0000     createEKPair....

20000af0 <_getCap_version>:
20000af0:	6567 4374 7061 765f 7265 6973 6e6f 0000     getCap_version..

20000b00 <__physPres_notpresent>:
20000b00:	c100 0000 0c00 0040 0a00 1000               ......@.....

20000b0c <_OSAP_ET_KH_SRK>:
20000b0c:	534f 5041 455f 5f54 484b 535f 4b52 0000     OSAP_ET_KH_SRK..

20000b1c <__forceClear>:
20000b1c:	c100 0000 0a00 0000 5d00 0000               .........]..

20000b28 <_loadKey>:
20000b28:	6f6c 6461 654b 0079                         loadKey.

20000b30 <SRKAuth>:
20000b30:	f736 6056 73e9 8af8 80c0 95cd c065 5d3d     6.V`.s......e.=]
20000b40:	aa8f 94ce                                   ....

20000b44 <__takeOwnership>:
20000b44:	c200 0000 7002 0000 0d00 0500 0000 0001     .....p..........
	...
20000c54:	0000 0001 ffff ffff ffff ffff ffff ffff     ................
20000c64:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000c74:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000c84:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000c94:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000ca4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cb4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cc4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cd4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000ce4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cf4:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d04:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d14:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d24:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d34:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d44:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d54:	ffff ffff 0101 0000 1100 0000 0000 0001     ................
20000d64:	0000 0001 0003 0001 0000 000c 0800 0000     ................
20000d74:	0000 0002 0000 0000 0000 0000 0000 0000     ................
20000d84:	0000 aa00 aaaa b9aa 0573 dbfa 4de3 46c5     ........s....M.F
20000d94:	1065 0a00 0455 3f2e bfea 0027 cccc cccc     e...U..?..'.....
20000da4:	cccc cccc cccc cccc cccc cccc cccc cccc     ................

20000db4 <__verifySign>:
20000db4:	c100 0000 4202 0020 0500 0000 1400 e3c7     .....B .........
20000dc4:	87e1 7fa5 cfc8 0d22 900b 6710 f895 12d9     ......"....g....
20000dd4:	a625 0000 0001 0000                         %.......

20000ddc <_physPres_notpresent>:
20000ddc:	6870 7379 7250 7365 6e5f 746f 7270 7365     physPres_notpres
20000dec:	6e65 0074                                   ent.

20000df0 <_TPM_Startup_Clear>:
20000df0:	5054 5f4d 7453 7261 7574 5f70 6c43 6165     TPM_Startup_Clea
20000e00:	0072 0000                                   r...

20000e04 <_getSetMem>:
20000e04:	6567 5374 7465 654d 006d 0000               getSetMem...

20000e10 <__getCap_versVal>:
20000e10:	c100 0000 1600 0000 6500 0000 1a00 0000     .........e......
20000e20:	0400 0000 0000 0000                         ........

20000e28 <_OSAP_ET_Key_SRK>:
20000e28:	534f 5041 455f 5f54 654b 5f79 5253 004b     OSAP_ET_Key_SRK.

20000e38 <_createWrapKey>:
20000e38:	7263 6165 6574 7257 7061 654b 0079 0000     createWrapKey...

20000e48 <__unSeal>:
20000e48:	c300 0000 7401 0000 1800 0040 0000 0101     .....t....@.....
	...
20000e60:	0001 1fa6 6ee8 9702 0efa 8361 2cd8 ae85     .....n....a..,..
20000e70:	f9ac 92d9 8229 8a79 d888 dfcb f785 675b     ....).y.......[g
20000e80:	427c 75d5 7d55 23a9 b829 7386 d812 1e4b     |B.uU}.#)..s..K.
20000e90:	70c8 372c 86f2 cd76 74a0 d1f8 9dbc 9f4e     .p,7..v..t....N.
20000ea0:	e2c0 e292 8029 8f40 e11f 5e39 8361 4fe9     ....).@...9^a..O
20000eb0:	f5a2 d2b6 543c 2756 d76c e587 c4f8 e01a     ....<TV'l.......
20000ec0:	ebc1 d8f6 bd02 eafb 02f3 fd73 b0eb d700     ..........s.....
20000ed0:	cad4 d7a7 1eb8 d03b 5c8e b24c 6049 2b21     ......;..\L.I`!+
20000ee0:	f572 30b0 a29b e5e5 4356 a549 7bdb fd99     r..0....VCI..{..
20000ef0:	808d b8da 3605 5782 c8d4 a76e e9f4 43de     .....6.W..n....C
20000f00:	c6e3 1fbd 6a8f 97a8 1a95 d5b2 8ed0 be31     .....j........1.
20000f10:	49b9 2687 bfa5 b40f 5190 f6c7 69e4 8ce0     .I.&.....Q...i..
20000f20:	4fdb addb 14f6 4512 e915 e833 1ab5 9c41     .O.....E..3...A.
20000f30:	801c a7c2 0d46 5ed9 ee81 396f 7765 8441     ....F..^..o9ewA.
20000f40:	133c 2411 6409 ed91 91e6 df3f bd3a 2572     <..$.d....?.:.r%
20000f50:	5557 fbfc 3959 d876 9f00 3913 8729 a41d     WU..Y9v....9)...
20000f60:	3d4f 0000 0000 3a52 a1e6 5414 2aa8 63ca     O=....R:...T.*.c
20000f70:	5ae4 7719 bd4d 258a fefd c300 914a 41d9     .Z.wM..%....J..A
20000f80:	a85f 5aed be6b 8bc6 2e47 8c05 7cb1 00d5     _..Zk...G....|..
20000f90:	0000 1f01 490b 13e3 cd82 81da 08b6 46ec     .....I.........F
20000fa0:	84ef f894 d554 00d8 81f3 6139 036c 5380     ....T.....9al..S
20000fb0:	badf 88c4 978f 42d6 8742 bf0c               .......BB...

20000fbc <__createWrapKey>:
20000fbc:	c200 0000 9200 0000 1f00 0040 0000 1c76     ..........@...v.
20000fcc:	e137 8632 d1b9 273e 0884 ae37 c1c8 11f3     7.2...>'..7.....
20000fdc:	a79c d5d2 242a 06a5 cb78 57bd 0d4d e616     ....*$..x..WM...
20000fec:	a8a6 7d10 f170 2800 0000 1000 0000 0000     ...}p..(........
20000ffc:	0001 0000 0001 0001 0002 0000 000c 0800     ................
2000100c:	0000 0000 0002 0000 0000 0000 0000 0000     ................
	...
20001024:	b900 0573 dbfa 4de3 46c5 1065 0a00 0455     ..s....M.Fe...U.
20001034:	3f2e bfea 0027 c251 a9d4 7ab4 1d8b bfba     .?..'.Q....z....
20001044:	d615 2e20 097c 572a df5a 0000               .. .|.*WZ...

20001050 <compPubEK>:
20001050:	56ab 0e7c 8c60 185c 909e 372c cf32 fee3     .V|.`.\...,72...

20001060 <_forceClear>:
20001060:	6f66 6372 4365 656c 7261 0000               forceClear..

2000106c <__getPubKey>:
2000106c:	c200 0000 3b00 0000 2100 0000 0000 0000     .....;...!......
2000107c:	0000 c0bc 8d48 3986 f3cf fc2b 2f5f af7c     ....H..9..+._/|.
2000108c:	9744 a975 2328 9a00 5c6a 44de b9f4 8bbb     D.u.(#..j\.D....
2000109c:	e90d 7850 870d 8c91 5046 003e               ..Px....FP>.

200010a8 <nvmAddr_loadedKeyStore_t>:
200010a8:	ea20 005f ea24 005f ea28 005f ea2c 005f      ._.$._.(._.,._.
200010b8:	ea30 005f ea34 005f ea38 005f ea3c 005f     0._.4._.8._.<._.
200010c8:	ea40 005f ea44 005f ea48 005f ea4c 005f     @._.D._.H._.L._.
200010d8:	ea50 005f ea54 005f ea58 005f ea5c 005f     P._.T._.X._.\._.
200010e8:	ea60 005f ea64 005f ea68 005f ea6c 005f     `._.d._.h._.l._.
200010f8:	ea70 005f ea84 005f ea98 005f eaac 005f     p._..._..._..._.
20001108:	eac0 005f ead4 005f eae8 005f eafc 005f     .._..._..._..._.
20001118:	eb10 005f eb24 005f eb38 005f eb4c 005f     .._.$._.8._.L._.
20001128:	eb60 005f eb74 005f eb88 005f eb9c 005f     `._.t._..._..._.
20001138:	ebb0 005f ebc4 005f ebd8 005f ebec 005f     .._..._..._..._.
20001148:	ebf0 005f ebf4 005f ebf8 005f ebfc 005f     .._..._..._..._.
20001158:	ec00 005f ec04 005f ec08 005f ec0c 005f     .._..._..._..._.
20001168:	ec10 005f ec14 005f ec18 005f ec1c 005f     .._..._..._..._.
20001178:	ec20 005f ec24 005f ec28 005f ec2c 005f      ._.$._.(._.,._.
20001188:	ec30 005f ec34 005f ec38 005f ec3c 005f     0._.4._.8._.<._.

20001198 <nvmAddr_var_t>:
20001198:	ec40 005f ec54 005f                         @._.T._.

200011a0 <nvmAddr_KeyStore_t>:
200011a0:	e000 005f e004 005f e008 005f e00c 005f     .._..._..._..._.
200011b0:	e010 005f e014 005f e018 005f e01c 005f     .._..._..._..._.
200011c0:	e020 005f e024 005f e028 005f e03c 005f      ._.$._.(._.<._.
200011d0:	e050 005f e064 005f e078 005f e07c 005f     P._.d._.x._.|._.
200011e0:	e2e4 005f e54c 005f e7b4 005f ea1c 005f     .._.L._..._..._.

200011f0 <_impure_ptr>:
200011f0:	11f8 2000 0000 0000                         ... ....

200011f8 <impure_data>:
200011f8:	0000 0000 14e4 2000 154c 2000 15b4 2000     ....... L.. ... 
	...
2000122c:	fd58 0040 0000 0000 0000 0000 0000 0000     X.@.............
	...
200012a0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200012b0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20001620 <__ctype_ptr__>:
20001620:	fdde 0040                                   ..@.

20001624 <lc_ctype_charset>:
20001624:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20001644 <__mb_cur_max>:
20001644:	0001 0000                                   ....

20001648 <lc_message_charset>:
20001648:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20001668 <lconv>:
20001668:	fee5 0040 fee6 0040 fee6 0040 fee6 0040     ..@...@...@...@.
20001678:	fee6 0040 fee6 0040 fee6 0040 fee6 0040     ..@...@...@...@.
20001688:	fee6 0040 fee6 0040 ffff ffff ffff ffff     ..@...@.........
20001698:	ffff ffff ffff 0000                         ........

200016a0 <__malloc_av_>:
	...
200016a8:	16a0 2000 16a0 2000 16a8 2000 16a8 2000     ... ... ... ... 
200016b8:	16b0 2000 16b0 2000 16b8 2000 16b8 2000     ... ... ... ... 
200016c8:	16c0 2000 16c0 2000 16c8 2000 16c8 2000     ... ... ... ... 
200016d8:	16d0 2000 16d0 2000 16d8 2000 16d8 2000     ... ... ... ... 
200016e8:	16e0 2000 16e0 2000 16e8 2000 16e8 2000     ... ... ... ... 
200016f8:	16f0 2000 16f0 2000 16f8 2000 16f8 2000     ... ... ... ... 
20001708:	1700 2000 1700 2000 1708 2000 1708 2000     ... ... ... ... 
20001718:	1710 2000 1710 2000 1718 2000 1718 2000     ... ... ... ... 
20001728:	1720 2000 1720 2000 1728 2000 1728 2000      ..  .. (.. (.. 
20001738:	1730 2000 1730 2000 1738 2000 1738 2000     0.. 0.. 8.. 8.. 
20001748:	1740 2000 1740 2000 1748 2000 1748 2000     @.. @.. H.. H.. 
20001758:	1750 2000 1750 2000 1758 2000 1758 2000     P.. P.. X.. X.. 
20001768:	1760 2000 1760 2000 1768 2000 1768 2000     `.. `.. h.. h.. 
20001778:	1770 2000 1770 2000 1778 2000 1778 2000     p.. p.. x.. x.. 
20001788:	1780 2000 1780 2000 1788 2000 1788 2000     ... ... ... ... 
20001798:	1790 2000 1790 2000 1798 2000 1798 2000     ... ... ... ... 
200017a8:	17a0 2000 17a0 2000 17a8 2000 17a8 2000     ... ... ... ... 
200017b8:	17b0 2000 17b0 2000 17b8 2000 17b8 2000     ... ... ... ... 
200017c8:	17c0 2000 17c0 2000 17c8 2000 17c8 2000     ... ... ... ... 
200017d8:	17d0 2000 17d0 2000 17d8 2000 17d8 2000     ... ... ... ... 
200017e8:	17e0 2000 17e0 2000 17e8 2000 17e8 2000     ... ... ... ... 
200017f8:	17f0 2000 17f0 2000 17f8 2000 17f8 2000     ... ... ... ... 
20001808:	1800 2000 1800 2000 1808 2000 1808 2000     ... ... ... ... 
20001818:	1810 2000 1810 2000 1818 2000 1818 2000     ... ... ... ... 
20001828:	1820 2000 1820 2000 1828 2000 1828 2000      ..  .. (.. (.. 
20001838:	1830 2000 1830 2000 1838 2000 1838 2000     0.. 0.. 8.. 8.. 
20001848:	1840 2000 1840 2000 1848 2000 1848 2000     @.. @.. H.. H.. 
20001858:	1850 2000 1850 2000 1858 2000 1858 2000     P.. P.. X.. X.. 
20001868:	1860 2000 1860 2000 1868 2000 1868 2000     `.. `.. h.. h.. 
20001878:	1870 2000 1870 2000 1878 2000 1878 2000     p.. p.. x.. x.. 
20001888:	1880 2000 1880 2000 1888 2000 1888 2000     ... ... ... ... 
20001898:	1890 2000 1890 2000 1898 2000 1898 2000     ... ... ... ... 
200018a8:	18a0 2000 18a0 2000 18a8 2000 18a8 2000     ... ... ... ... 
200018b8:	18b0 2000 18b0 2000 18b8 2000 18b8 2000     ... ... ... ... 
200018c8:	18c0 2000 18c0 2000 18c8 2000 18c8 2000     ... ... ... ... 
200018d8:	18d0 2000 18d0 2000 18d8 2000 18d8 2000     ... ... ... ... 
200018e8:	18e0 2000 18e0 2000 18e8 2000 18e8 2000     ... ... ... ... 
200018f8:	18f0 2000 18f0 2000 18f8 2000 18f8 2000     ... ... ... ... 
20001908:	1900 2000 1900 2000 1908 2000 1908 2000     ... ... ... ... 
20001918:	1910 2000 1910 2000 1918 2000 1918 2000     ... ... ... ... 
20001928:	1920 2000 1920 2000 1928 2000 1928 2000      ..  .. (.. (.. 
20001938:	1930 2000 1930 2000 1938 2000 1938 2000     0.. 0.. 8.. 8.. 
20001948:	1940 2000 1940 2000 1948 2000 1948 2000     @.. @.. H.. H.. 
20001958:	1950 2000 1950 2000 1958 2000 1958 2000     P.. P.. X.. X.. 
20001968:	1960 2000 1960 2000 1968 2000 1968 2000     `.. `.. h.. h.. 
20001978:	1970 2000 1970 2000 1978 2000 1978 2000     p.. p.. x.. x.. 
20001988:	1980 2000 1980 2000 1988 2000 1988 2000     ... ... ... ... 
20001998:	1990 2000 1990 2000 1998 2000 1998 2000     ... ... ... ... 
200019a8:	19a0 2000 19a0 2000 19a8 2000 19a8 2000     ... ... ... ... 
200019b8:	19b0 2000 19b0 2000 19b8 2000 19b8 2000     ... ... ... ... 
200019c8:	19c0 2000 19c0 2000 19c8 2000 19c8 2000     ... ... ... ... 
200019d8:	19d0 2000 19d0 2000 19d8 2000 19d8 2000     ... ... ... ... 
200019e8:	19e0 2000 19e0 2000 19e8 2000 19e8 2000     ... ... ... ... 
200019f8:	19f0 2000 19f0 2000 19f8 2000 19f8 2000     ... ... ... ... 
20001a08:	1a00 2000 1a00 2000 1a08 2000 1a08 2000     ... ... ... ... 
20001a18:	1a10 2000 1a10 2000 1a18 2000 1a18 2000     ... ... ... ... 
20001a28:	1a20 2000 1a20 2000 1a28 2000 1a28 2000      ..  .. (.. (.. 
20001a38:	1a30 2000 1a30 2000 1a38 2000 1a38 2000     0.. 0.. 8.. 8.. 
20001a48:	1a40 2000 1a40 2000 1a48 2000 1a48 2000     @.. @.. H.. H.. 
20001a58:	1a50 2000 1a50 2000 1a58 2000 1a58 2000     P.. P.. X.. X.. 
20001a68:	1a60 2000 1a60 2000 1a68 2000 1a68 2000     `.. `.. h.. h.. 
20001a78:	1a70 2000 1a70 2000 1a78 2000 1a78 2000     p.. p.. x.. x.. 
20001a88:	1a80 2000 1a80 2000 1a88 2000 1a88 2000     ... ... ... ... 
20001a98:	1a90 2000 1a90 2000 1a98 2000 1a98 2000     ... ... ... ... 

20001aa8 <__malloc_sbrk_base>:
20001aa8:	ffff ffff                                   ....

20001aac <__malloc_trim_threshold>:
20001aac:	0000 0002                                   ....

20001ab0 <__mbtowc>:
20001ab0:	c75d 0040                                   ].@.

20001ab4 <__wctomb>:
20001ab4:	dc39 0040                                   9.@.
