{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707162700339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707162700344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 20:51:40 2024 " "Processing started: Mon Feb 05 20:51:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707162700344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162700344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162700344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707162700944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-behavior " "Found design unit 1: SPI-behavior" {  } { { "../../file.vhd/SPI.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/SPI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706974 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../../file.vhd/SPI.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/SPI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/shift_register_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/shift_register_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_load-Behavior " "Found design unit 1: reg_load-Behavior" {  } { { "../../file.vhd/shift_register_load.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/shift_register_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706977 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_load " "Found entity 1: reg_load" {  } { { "../../file.vhd/shift_register_load.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/shift_register_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "../../file.vhd/shift_register.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/shift_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706980 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../file.vhd/shift_register.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706983 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706986 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "../../file.vhd/datapath.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706989 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../file.vhd/datapath.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-Behavioral " "Found design unit 1: cu-Behavioral" {  } { { "../../file.vhd/cu.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/cu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706993 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../../file.vhd/cu.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/desktop/progetti_sdi/spi/file.vhd/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/desktop/progetti_sdi/spi/file.vhd/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "../../file.vhd/counter.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706996 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../file.vhd/counter.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707162706996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162706996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707162707043 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-user.vhd(19) " "VHDL Signal Declaration warning at fpga-user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707162707044 "|user"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[3..1\] fpga-user.vhd(27) " "Using initial value X (don't care) for net \"leds\[3..1\]\" at fpga-user.vhd(27)" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707044 "|user"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "../../file.vhd/fpga-user.vhd" "mem" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707048 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memory.vhd(31) " "VHDL Process Statement warning at memory.vhd(31): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707162707052 "|user|memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memory.vhd(31) " "VHDL Process Statement warning at memory.vhd(31): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707162707052 "|user|memory:mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(22) " "VHDL Process Statement warning at memory.vhd(22): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707162707072 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory.vhd(22) " "Inferred latch for \"data_out\[0\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory.vhd(22) " "Inferred latch for \"data_out\[1\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory.vhd(22) " "Inferred latch for \"data_out\[2\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory.vhd(22) " "Inferred latch for \"data_out\[3\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory.vhd(22) " "Inferred latch for \"data_out\[4\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory.vhd(22) " "Inferred latch for \"data_out\[5\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory.vhd(22) " "Inferred latch for \"data_out\[6\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory.vhd(22) " "Inferred latch for \"data_out\[7\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory.vhd(22) " "Inferred latch for \"data_out\[8\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory.vhd(22) " "Inferred latch for \"data_out\[9\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory.vhd(22) " "Inferred latch for \"data_out\[10\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory.vhd(22) " "Inferred latch for \"data_out\[11\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory.vhd(22) " "Inferred latch for \"data_out\[12\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory.vhd(22) " "Inferred latch for \"data_out\[13\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory.vhd(22) " "Inferred latch for \"data_out\[14\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory.vhd(22) " "Inferred latch for \"data_out\[15\]\" at memory.vhd(22)" {  } { { "../../file.vhd/memory.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162707102 "|user|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:slv " "Elaborating entity \"SPI\" for hierarchy \"SPI:slv\"" {  } { { "../../file.vhd/fpga-user.vhd" "slv" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath SPI:slv\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"SPI:slv\|datapath:DP\"" {  } { { "../../file.vhd/SPI.vhd" "DP" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/SPI.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:slv\|datapath:DP\|reg:shift_register_state " "Elaborating entity \"reg\" for hierarchy \"SPI:slv\|datapath:DP\|reg:shift_register_state\"" {  } { { "../../file.vhd/datapath.vhd" "shift_register_state" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:slv\|datapath:DP\|reg:shift_register_din " "Elaborating entity \"reg\" for hierarchy \"SPI:slv\|datapath:DP\|reg:shift_register_din\"" {  } { { "../../file.vhd/datapath.vhd" "shift_register_din" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_load SPI:slv\|datapath:DP\|reg_load:shift_register_load_dout " "Elaborating entity \"reg_load\" for hierarchy \"SPI:slv\|datapath:DP\|reg_load:shift_register_load_dout\"" {  } { { "../../file.vhd/datapath.vhd" "shift_register_load_dout" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter SPI:slv\|datapath:DP\|counter:contatore " "Elaborating entity \"counter\" for hierarchy \"SPI:slv\|datapath:DP\|counter:contatore\"" {  } { { "../../file.vhd/datapath.vhd" "contatore" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu SPI:slv\|cu:control_unit " "Elaborating entity \"cu\" for hierarchy \"SPI:slv\|cu:control_unit\"" {  } { { "../../file.vhd/SPI.vhd" "control_unit" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/SPI.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162707261 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707162708607 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1707162708607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707162709013 "|user|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707162709013 "|user|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707162709013 "|user|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707162709013 "|user|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707162709013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707162709136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707162712083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707162712083 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../../file.vhd/fpga-user.vhd" "" { Text "C:/Users/manue/Desktop/progetti_sdi/SPI/file.vhd/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707162712873 "|user|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707162712873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7253 " "Implemented 7253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707162712874 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707162712874 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707162712874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7202 " "Implemented 7202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707162712874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707162712874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707162712884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 20:51:52 2024 " "Processing ended: Mon Feb 05 20:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707162712884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707162712884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707162712884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707162712884 ""}
