--------------------------------------------------------------------
|                      Xilinx XPower Analyzer                      |
--------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt64)                |
| Command Line           | Generated from Graphical User Interface |
--------------------------------------------------------------------

1.  Settings
1.1.  Project
--------------------------------------
|              Project               |
--------------------------------------
| Design File               | WS.ncd |
| Settings File             | NA     |
| Physical Constraints File | WS.pcf |
| Simulation Activity File  | NA     |
| Design Nets Matched       | NA     |
| Simulation Nets Matched   | NA     |
--------------------------------------

1.2.  Device
--------------------------------------------------
|                     Device                     |
--------------------------------------------------
| Family           | Artix7                      |
| Part             | xa7a100t                    |
| Package          | csg324                      |
| Temp Grade       | Industrial                  |
| Process          | Typical                     |
| Speed Grade      | -2I                         |
| Characterization | Preliminary,v1.0,2012-07-11 |
--------------------------------------------------

1.3.  Environment
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 25.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 12 to 15         |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.00 |      1 |    ---    |       ---       |
| Logic                 |       0.00 |      1 |     63400 |               0 |
| Signals               |       0.00 |      7 |    ---    |       ---       |
| IOs                   |       0.00 |     21 |       210 |              10 |
| Static Power          |      82.16 |        |           |                 |
| Total                 |      82.16 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 4.6  |
| Max Ambient (C)     | 99.6 |
| Junction Temp (C)   | 25.4 |
------------------------------

2.3.  Power Supply Summary
---------------------------------------------------------
|                 Power Supply Summary                  |
---------------------------------------------------------
|                      | Total | Dynamic | Static Power |
---------------------------------------------------------
| Supply Power (mW)    | 82.16 | 0.00    | 82.16        |
---------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.000 |              16.74 |                 0.00 |                  16.74 |
| Vccaux                |          1.800 |              13.15 |                 0.00 |                  13.15 |
| Vcco18                |          1.800 |               4.00 |                 0.00 |                   4.00 |
| Vccbram               |          1.000 |               0.35 |                 0.00 |                   0.35 |
| Vccadc                |          1.710 |              20.00 |                 0.00 |                  20.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                     Confidence Level                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                    Details                     |                            Action                             |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                    |                                                               |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                               |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                               |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes |                                                               |
| Device models               | Medium     | Device models are not Production               | Device models may change and in turn slightly affect accuracy |
|                             |            |                                                |                                                               |
| Overall confidence level    | High       |                                                |                                                               |
-------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
-----------------------------------------------------------------------------------------
|  By Hierarchy   | Power (mW) | Logic Power (mW) | Signal Power (mW) | # FFs  | # LUTs |
-----------------------------------------------------------------------------------------
| Hierarchy total |   0.00     |   0.00           |   0.00            |      1 |      1 |
|   WS            |   0.00     |   0.00           |   0.00            |      1 |      1 |
-----------------------------------------------------------------------------------------

3.2.  By Clock Domain
----------------------------------------------------------------------------------------------------------------------
| By Clock Domain : 1 | Power (mW) | Freq (MHz) | Buffer | Buffer Enable (%) | Enable Signal | Fanout | Slice Fanout |
----------------------------------------------------------------------------------------------------------------------
| CLOCK_BUFGP/IBUFG   |            |            |        |                   |               |        |              |
|  Logic:             |            |            |        |                   |               |        |              |
|   CLOCK_BUFGP/BUFG  |       0.00 |       0.00 | BUFG   |                NA | NA            |     NA |           NA |
|  Nets:              |            |            |        |                   |               |        |              |
|   CLOCK_BUFGP       |       0.00 |       0.00 | BUFG   |                NA | NA            |      1 |            1 |
|   CLOCK_BUFGP/IBUFG |       0.00 |       0.00 | NA     |                NA | NA            |      1 |            1 |
|                     |            |            |        |                   |               |        |              |
| Total               |       0.00 |            |        |                   |               |        |              |
----------------------------------------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.  Core Dynamic
3.3.1.1.  Logic
-----------------------------------------------------------------------------------------
|          Logic          | Power (mW) | Type | Clock (MHz) | Clock Name  | Signal Rate |
-----------------------------------------------------------------------------------------
| CURR_STATE_FSM_FFd1     |       0.00 | FF   |         0.0 | CLOCK_BUFGP |         0.0 |
| CURR_STATE_FSM_FFd1-In1 |       0.00 | LUT6 |       Async | Async       |         0.0 |
|                         |            |      |             |             |             |
| Total                   |       0.00 |      |             |             |             |
-----------------------------------------------------------------------------------------

3.3.1.2.  Signals
--------------------------------------------------------------------------------------------------------------
|       Signals       | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout |    Clock    | Logic Type |
--------------------------------------------------------------------------------------------------------------
| CURR_STATE_FSM_FFd1 |       0.00 |        0.00 |   38.9 |      6 |            6 | CLOCK_BUFGP | NA         |
| LIGHT_OUT_OBUF      |       0.00 |        0.00 |   50.0 |      2 |            2 | Async       | NA         |
| MOIS_OUT_0_OBUF     |       0.00 |        0.00 |   50.0 |      2 |            2 | Async       | NA         |
| MOIS_OUT_1_OBUF     |       0.00 |        0.00 |   50.0 |      2 |            2 | Async       | NA         |
| MOIS_OUT_2_OBUF     |       0.00 |        0.00 |   50.0 |      2 |            2 | Async       | NA         |
| RESET_IBUF          |       0.00 |        0.00 |    1.0 |      1 |            1 | Async       | NA         |
| TEMP_OUT_OBUF       |       0.00 |        0.00 |   50.0 |      2 |            2 | Async       | NA         |
|                     |            |             |        |        |              |             |            |
| Total               |       0.00 |             |        |        |              |             |            |
--------------------------------------------------------------------------------------------------------------

3.3.2.  IO
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|         IO         | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) | Clock Name  | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Vccint (mW) | Vccaux (mW) | Vccaux_io (mW) | Vcco On-Chip Termal (mW)  | Vcco Supply Current (mA) |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CLOCK              |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| FSTATE<0>          |       0.00 | LVCMOS18_12_SLOW |        0.00 |   38.9 |        0.00 | CLOCK_BUFGP |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| FSTATE<1>          |       0.00 | LVCMOS18_12_SLOW |        0.00 |    0.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| LIGHT_IN           |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| LIGHT_OUT          |       0.00 | LVCMOS18_12_SLOW |        0.00 |   50.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_IN<0>         |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_IN<1>         |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_IN<2>         |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_OUT<0>        |       0.00 | LVCMOS18_12_SLOW |        0.00 |   50.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_OUT<1>        |       0.00 | LVCMOS18_12_SLOW |        0.00 |   50.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| MOIS_OUT<2>        |       0.00 | LVCMOS18_12_SLOW |        0.00 |   50.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| RESET              |       0.00 | LVCMOS18         |        0.00 |    1.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<0>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |    0.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<1>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |   38.9 |        0.00 | CLOCK_BUFGP |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<2>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |   38.9 |        0.00 | CLOCK_BUFGP |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<3>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |    0.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<4>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |   38.9 |        0.00 | CLOCK_BUFGP |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<5>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |   38.9 |        0.00 | CLOCK_BUFGP |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| SEG<6>             |       0.00 | LVCMOS18_12_SLOW |        0.00 |  100.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| TEMP_IN            |       0.00 | LVCMOS18         |        0.00 |   50.0 |       Async | Async       |          1 |           0 |          0 |                NA |                0 | Async     | No              | Off      | Yes          |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
| TEMP_OUT           |       0.00 | LVCMOS18_12_SLOW |        0.00 |   50.0 |       Async | Async       |          0 |           1 |          0 |                NA |                5 | Async     | No              | Off      | No           |        0.00 |        0.00 |           0.00 |                      0.00 |                     0.00 |
|                    |            |                  |             |        |             |             |            |             |            |                   |                  |           |                 |          |              |             |             |                |                           |                          |
| Internal VREFs (0) |       0.00 |                  |             |        |             |             |            |             |            |                   |                  |           |                 |          |              |             |             |                |                           |                          |
|                    |            |                  |             |        |             |             |            |             |            |                   |                  |           |                 |          |              |             |             |                |                           |                          |
| Total              |       0.00 |                  |             |        |             |             |            |             |            |                   |                  |           |                 |          |              |             |             |                |                           |                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


