Return-Path: <linux-clk+bounces-29106-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from dfw.mirrors.kernel.org (dfw.mirrors.kernel.org [142.0.200.124])
	by mail.lfdr.de (Postfix) with ESMTPS id BD2B1BDB785
	for <lists+linux-clk@lfdr.de>; Tue, 14 Oct 2025 23:55:17 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by dfw.mirrors.kernel.org (Postfix) with ESMTPS id 1EBFB4E580A
	for <lists+linux-clk@lfdr.de>; Tue, 14 Oct 2025 21:55:16 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A658930CD83;
	Tue, 14 Oct 2025 21:55:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b="grqoShQb"
X-Original-To: linux-clk@vger.kernel.org
Received: from mout-p-103.mailbox.org (mout-p-103.mailbox.org [80.241.56.161])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D33EC2E88B6;
	Tue, 14 Oct 2025 21:55:07 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=80.241.56.161
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1760478909; cv=none; b=ts6CQHjLwmi685b9XLsLqeyNQ5f/mu1hcd2vCAjbVInhTkq4FQRtOUKpOfqxpDIxSY8BgV+AoRlMgX7c3vVISYvrfomw9iVCJ+uIosBH3XSKtLmO6i6fhLyjmN6BiIi4DvIE6vGifDkGD77idtp3HRvJMqoQdFX3E2oCCqkBEgw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1760478909; c=relaxed/simple;
	bh=Pwn4cIOdcP+rDgKTnH/TkQvGCwrzNE8tDNewlMQIxAI=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=FchYP2iJpBpQLLecxJfuMuO6Iix/wUDHUT+L1t+wYUcOZw5QesPTDe6erPnGSKi8GGUfT3SNgerW/aAbIu5j3YsXHV/Ymi5VwT2iykc7oK2BQSG6N82w0jF5se4UctssGjNDZS7s8vaHtJJwV9/7PtmQMQbUGJkrvK6RxN2n2s4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org; spf=pass smtp.mailfrom=mailbox.org; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b=grqoShQb; arc=none smtp.client-ip=80.241.56.161
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mailbox.org
Received: from smtp1.mailbox.org (smtp1.mailbox.org [IPv6:2001:67c:2050:b231:465::1])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(No client certificate requested)
	by mout-p-103.mailbox.org (Postfix) with ESMTPS id 4cmSgX0LS2z9scN;
	Tue, 14 Oct 2025 23:55:04 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org; s=mail20150812;
	t=1760478904;
	h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
	 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
	 content-transfer-encoding:content-transfer-encoding:
	 in-reply-to:in-reply-to:references:references;
	bh=9qsCHmQm23GPn/cG59MJ4JfonH9UflykkMpsA/9h5+U=;
	b=grqoShQbarkUu+JNCjKd1ngaaduN1W8QkyWxCFT21XmmD0en2MOwzWmQOlZJgMa/tOnsE2
	CQRTMCBcMnrOWlKjn6Syi00F/DGLRTvYex0Jl8ajknpA13RMSY215A1L8dti8YHy0l8f1M
	HaHPHcpbhfU+XhQFIoVKKgnjl/NNoEKk0Yyg9SEfKz6NnLZkR8oVEnrtiDpC85h+A1qEdM
	5ybQyhqL03hRsAwR/xfCHo0SpgXgwebhe7RcYwKxHzrcgPPu5HFWhaD6OhYRxU1B4an47p
	fIGjqUQ2bBAwRetsNh+/bv0jkfI/AMbDmCLzyD27tytEt31e4jW1iRUg9cZZIQ==
Message-ID: <2c4a42eb-8c49-4ba3-baa3-921ec52f730d@mailbox.org>
Date: Tue, 14 Oct 2025 23:55:00 +0200
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Subject: Re: [PATCH 00/39] Add i.MX95 DPU/DSI/LVDS support
To: Liu Ying <victor.liu@nxp.com>, dri-devel@lists.freedesktop.org
Cc: Abel Vesa <abelvesa@kernel.org>, Conor Dooley <conor+dt@kernel.org>,
 Fabio Estevam <festevam@gmail.com>, Krzysztof Kozlowski
 <krzk+dt@kernel.org>, Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
 Lucas Stach <l.stach@pengutronix.de>, Peng Fan <peng.fan@nxp.com>,
 Pengutronix Kernel Team <kernel@pengutronix.de>,
 Rob Herring <robh@kernel.org>, Shawn Guo <shawnguo@kernel.org>,
 Thomas Zimmermann <tzimmermann@suse.de>, devicetree@vger.kernel.org,
 imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org,
 linux-clk@vger.kernel.org
References: <20251011170213.128907-1-marek.vasut@mailbox.org>
 <174ec43e-4cac-4452-a77b-e2e3b8413d05@nxp.com>
Content-Language: en-US
From: Marek Vasut <marek.vasut@mailbox.org>
In-Reply-To: <174ec43e-4cac-4452-a77b-e2e3b8413d05@nxp.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-MBO-RS-META: 5nog4wp8xydqygcq8su1oi7hrnzmbrpa
X-MBO-RS-ID: fa85b4e7819b77388bb

On 10/14/25 10:51 AM, Liu Ying wrote:
> Hi Marek,

Hi,

> On 10/11/2025, Marek Vasut wrote:
>> This large series adds support for the i.MX95 display pipeline, including
>> DPU, DSI and LVDS support. Most of the components extend existin drivers,
>> DPU is added into DC driver, DSI into iMX93 DSI driver, LVDS into iMX8MP
>> LDB. Pixel link and pixel interleaver drivers are reworked to work as two
>> independent channels, since there seems to be no dependency between their
>> two channels. The i.MX95 DTSI changes are also included.
>>
>> Since the DPU chapter is missing from the i.MX95 RM, this is based on the
>> NXP downstream kernel fork code and there might be issues.
>>
>> Majority of this series are DPU patches on top of the DC driver, I tried
>> to keep them separate and easy to review. Later part adds LVDS and DSI
>> support, this can be split into separate series.
> 
> Like you said that this patch series is large, please split it.
> Also, make sure proper maintainers are in TO or CC lists for each patch(b4
> tool should do that automatically for you), e.g., patch 37 should be sent
> to Thomas Gleixner <tglx@linutronix.de> according to MAINTAINERS.

I had to trim down the CC list for this series, it was enormous.

I wanted to put this whole thing on the list first, before I start 
splitting it up.

For starters, I think I can send these separately:

- drm/imx: dc: Use bulk clock
- drm/imx: dc: Rework dc_subdev_get_id() to drop ARRAY_SIZE() use
- drm/imx: dc: Rename i.MX8QXP specific Link IDs
- drm/imx: Add more RGB swizzling options
- dt-bindings: interrupt-controller: fsl,irqsteer: Add i.MX95 support

Then in second round, probably all these clean ups:

- drm/imx: dc: *: Pass struct dc_*_subdev_match_data via OF match data

And then rest afterward.

What do you think ?

-- 
Best regards,
Marek Vasut

