-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_compute_to_write_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    stream_compute_to_write_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_compute_to_write_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_compute_to_write_full_n : IN STD_LOGIC;
    stream_compute_to_write_write : OUT STD_LOGIC;
    stream_read_to_compute_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    stream_read_to_compute_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_read_to_compute_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_read_to_compute_empty_n : IN STD_LOGIC;
    stream_read_to_compute_read : OUT STD_LOGIC;
    write_bank_idx_load : IN STD_LOGIC_VECTOR (1 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 : OUT STD_LOGIC;
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv25_199A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001100110011010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv22_CCD : STD_LOGIC_VECTOR (21 downto 0) := "0000000000110011001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 : STD_LOGIC;
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_compute_to_write_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream_read_to_compute_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal write_bank_idx_load_read_read_fu_228_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_1_reg_2408 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln56_fu_907_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln56_reg_2417 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln56_reg_2417_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln56_reg_2417_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_reg_2425 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_reg_2425_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_2430 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_pack_i_fu_1058_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_2435 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_2440 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_4_reg_2445 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_4_reg_2450 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_5_reg_2455 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_5_reg_2460 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_6_reg_2465 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_6_reg_2465_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_6_reg_2470 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_6_reg_2470_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_2660 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln80_fu_1224_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln80_reg_2690 : STD_LOGIC_VECTOR (30 downto 0);
    signal sample_i_1_fu_1289_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_2782 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_2782_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1312_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_reg_2787 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_reg_2787_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln80_10_fu_1362_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sample_i_5_fu_1366_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_2809 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_2809_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1389_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_reg_2814 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_reg_2814_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1439_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_2824 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_2824_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1462_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_reg_2829 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_reg_2829_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1512_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_reg_2839 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_reg_2839_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1535_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_2844 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_2844_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1581_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_2849 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_2849_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1604_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_reg_2854 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_reg_2854_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1654_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_2864 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_2864_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1677_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_reg_2869 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_reg_2869_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1727_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_2879 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_2879_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1750_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_reg_2884 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_reg_2884_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1800_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_reg_2894 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_reg_2894_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1823_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_2899 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_2899_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_fu_1877_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_reg_2914 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_1904_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_reg_2919 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln81_3_fu_1934_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln81_3_reg_2924 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln81_3_reg_2924_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_3_fu_1942_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_3_reg_2929 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_3_reg_2929_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_4_fu_1953_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_5_fu_1965_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_6_fu_1974_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_7_fu_1983_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_8_fu_1992_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_9_fu_2001_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_10_fu_2010_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_10_reg_2964 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_11_fu_2019_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_12_fu_2028_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_13_fu_2037_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_14_fu_2046_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_15_fu_2055_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_16_fu_2064_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_17_fu_2073_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_18_fu_2082_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_18_reg_3004 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_19_fu_2091_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal result_pack_i_1_reg_3014 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_2_reg_3019 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_3_reg_3024 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_1_reg_3029 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_2_reg_3034 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_3_reg_3039 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_reg_3044 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_reg_3049 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln56_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal zext_ln56_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_1_fu_1049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_2_fu_1184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_fu_1234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_1_fu_1242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem355_fu_216 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal select_ln77_fu_970_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul353_fu_220 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal add_ln56_1_fu_1033_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal k_fu_224 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln56_fu_892_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal xor_ln56_fu_901_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln78_fu_915_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln78_fu_915_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln78_fu_915_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln78_fu_931_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln78_2_fu_939_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln78_2_fu_939_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln78_2_fu_939_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln77_fu_958_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln77_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1039_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln78_4_cast_fu_1026_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln78_1_fu_1168_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln78_1_fu_1168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln78_1_fu_1168_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal w_fu_1197_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_fu_1197_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_1250_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_fu_1289_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1312_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1335_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1335_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_1250_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_fu_1366_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1389_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1412_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1412_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1439_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1462_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1485_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1485_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1512_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1535_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1558_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1581_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1604_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1627_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1627_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1654_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1677_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1700_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1700_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1727_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1750_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1773_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1773_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1800_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1823_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1846_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1558_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1846_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_fu_1877_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_1904_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln81_3_fu_1934_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_3_fu_1942_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_4_fu_1953_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln80_6_fu_1950_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_5_fu_1965_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln80_8_fu_1962_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln77_6_fu_1974_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_7_fu_1983_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_8_fu_1992_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_9_fu_2001_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_10_fu_2010_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_11_fu_2019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_12_fu_2028_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_13_fu_2037_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_14_fu_2046_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_15_fu_2055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_16_fu_2064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_17_fu_2073_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_18_fu_2082_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln77_19_fu_2091_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2286_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2232_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_fu_2097_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp2_fu_2097_p2 : signal is "no";
    signal grp_fu_2295_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2250_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp6_fu_2111_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp6_fu_2111_p2 : signal is "no";
    signal grp_fu_2304_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2268_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp10_fu_2125_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp10_fu_2125_p2 : signal is "no";
    signal grp_fu_2313_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2241_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp14_fu_2139_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp14_fu_2139_p2 : signal is "no";
    signal grp_fu_2322_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2259_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp18_fu_2153_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp18_fu_2153_p2 : signal is "no";
    signal grp_fu_2331_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2277_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp22_fu_2167_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp22_fu_2167_p2 : signal is "no";
    signal grp_fu_2340_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp36_fu_2181_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2349_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp38_fu_2190_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp26_fu_2185_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp26_fu_2185_p2 : signal is "no";
    signal tmp30_fu_2194_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp30_fu_2194_p2 : signal is "no";
    signal grp_fu_2232_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2250_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2259_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2268_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2277_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2304_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2331_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2340_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2349_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2232_ce : STD_LOGIC;
    signal grp_fu_2241_ce : STD_LOGIC;
    signal grp_fu_2250_ce : STD_LOGIC;
    signal grp_fu_2259_ce : STD_LOGIC;
    signal grp_fu_2268_ce : STD_LOGIC;
    signal grp_fu_2277_ce : STD_LOGIC;
    signal grp_fu_2286_ce : STD_LOGIC;
    signal grp_fu_2295_ce : STD_LOGIC;
    signal grp_fu_2304_ce : STD_LOGIC;
    signal grp_fu_2313_ce : STD_LOGIC;
    signal grp_fu_2322_ce : STD_LOGIC;
    signal grp_fu_2331_ce : STD_LOGIC;
    signal grp_fu_2340_ce : STD_LOGIC;
    signal grp_fu_2349_ce : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln78_1_fu_1168_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln78_2_fu_939_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln78_fu_915_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_355 : BOOLEAN;
    signal w_fu_1197_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1197_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1197_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1197_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1197_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1250_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1250_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1250_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1250_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1250_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal sample_i_1_fu_1289_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1289_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1289_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1289_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1312_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1312_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1312_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1312_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1335_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1335_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1335_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1335_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1366_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1366_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1366_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1366_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1389_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1389_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1389_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1389_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1412_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1412_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1412_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1439_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1439_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1439_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1439_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1462_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1462_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1462_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1462_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1485_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1485_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1485_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1485_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1512_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1512_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1512_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1512_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1535_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1535_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1535_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1535_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1558_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1558_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1558_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1558_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1581_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1581_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1581_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1581_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1604_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1604_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1604_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1604_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1627_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1627_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1627_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1627_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1654_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1654_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1654_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1677_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1677_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1677_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1677_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1700_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1700_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1700_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1700_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1727_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1727_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1727_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1727_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1750_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1750_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1750_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1750_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1773_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1773_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1773_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1773_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1800_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1800_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1800_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1800_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1823_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1823_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1823_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1823_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1846_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1846_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1846_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1846_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_1_fu_1877_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1877_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1877_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1877_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1877_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1904_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1904_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1904_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1904_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1904_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pfb_multichannel_decimator_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component pfb_multichannel_decimator_mul_12ns_14ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pfb_multichannel_decimator_sparsemux_11_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_decimator_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_decimator_mul_16s_16s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0,
        d0 => input_pack_i_fu_1058_p1,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0,
        d0 => input_pack_i_fu_1058_p1,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0,
        d0 => input_pack_i_fu_1058_p1,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0,
        d0 => input_pack_i_fu_1058_p1,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U : component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0,
        ce0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0,
        we0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0,
        d0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0,
        q0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0);

    mul_11ns_13ns_23_1_1_U25 : component pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln78_fu_915_p0,
        din1 => mul_ln78_fu_915_p1,
        dout => mul_ln78_fu_915_p2);

    mul_12ns_14ns_25_1_1_U26 : component pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln78_2_fu_939_p0,
        din1 => mul_ln78_2_fu_939_p1,
        dout => mul_ln78_2_fu_939_p2);

    mul_12ns_14ns_25_1_1_U27 : component pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln78_1_fu_1168_p0,
        din1 => mul_ln78_1_fu_1168_p1,
        dout => mul_ln78_1_fu_1168_p2);

    sparsemux_11_3_16_1_1_U28 : component pfb_multichannel_decimator_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1,
        din4 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1,
        def => w_fu_1197_p11,
        sel => trunc_ln56_reg_2417_pp0_iter1_reg,
        dout => w_fu_1197_p13);

    sparsemux_11_3_16_1_1_U29 : component pfb_multichannel_decimator_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "011",
        din0_WIDTH => 16,
        CASE1 => "100",
        din1_WIDTH => 16,
        CASE2 => "000",
        din2_WIDTH => 16,
        CASE3 => "001",
        din3_WIDTH => 16,
        CASE4 => "010",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1,
        din4 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1,
        def => w_3_fu_1250_p11,
        sel => trunc_ln56_reg_2417_pp0_iter1_reg,
        dout => w_3_fu_1250_p13);

    sparsemux_9_2_16_1_1_U30 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        def => sample_i_1_fu_1289_p9,
        sel => write_bank_idx_load,
        dout => sample_i_1_fu_1289_p11);

    sparsemux_9_2_16_1_1_U31 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        def => sample_i_2_fu_1312_p9,
        sel => write_bank_idx_load,
        dout => sample_i_2_fu_1312_p11);

    sparsemux_9_2_16_1_1_U32 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        def => sample_i_3_fu_1335_p9,
        sel => write_bank_idx_load,
        dout => sample_i_3_fu_1335_p11);

    sparsemux_9_2_16_1_1_U33 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        def => sample_i_5_fu_1366_p9,
        sel => write_bank_idx_load,
        dout => sample_i_5_fu_1366_p11);

    sparsemux_9_2_16_1_1_U34 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        def => sample_i_6_fu_1389_p9,
        sel => write_bank_idx_load,
        dout => sample_i_6_fu_1389_p11);

    sparsemux_9_2_16_1_1_U35 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        def => sample_i_7_fu_1412_p9,
        sel => write_bank_idx_load,
        dout => sample_i_7_fu_1412_p11);

    sparsemux_9_2_16_1_1_U36 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        def => sample_i_9_fu_1439_p9,
        sel => write_bank_idx_load,
        dout => sample_i_9_fu_1439_p11);

    sparsemux_9_2_16_1_1_U37 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        def => sample_i_fu_1462_p9,
        sel => write_bank_idx_load,
        dout => sample_i_fu_1462_p11);

    sparsemux_9_2_16_1_1_U38 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        def => sample_i_16_fu_1485_p9,
        sel => write_bank_idx_load,
        dout => sample_i_16_fu_1485_p11);

    sparsemux_9_2_16_1_1_U39 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        def => sample_i_10_fu_1512_p9,
        sel => write_bank_idx_load,
        dout => sample_i_10_fu_1512_p11);

    sparsemux_9_2_16_1_1_U40 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        def => sample_i_11_fu_1535_p9,
        sel => write_bank_idx_load,
        dout => sample_i_11_fu_1535_p11);

    sparsemux_9_2_16_1_1_U41 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        def => sample_i_13_fu_1558_p9,
        sel => write_bank_idx_load,
        dout => sample_i_13_fu_1558_p11);

    sparsemux_9_2_16_1_1_U42 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        def => sample_q_1_fu_1581_p9,
        sel => write_bank_idx_load,
        dout => sample_q_1_fu_1581_p11);

    sparsemux_9_2_16_1_1_U43 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        def => sample_q_2_fu_1604_p9,
        sel => write_bank_idx_load,
        dout => sample_q_2_fu_1604_p11);

    sparsemux_9_2_16_1_1_U44 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        def => sample_q_3_fu_1627_p9,
        sel => write_bank_idx_load,
        dout => sample_q_3_fu_1627_p11);

    sparsemux_9_2_16_1_1_U45 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_5_fu_1654_p9,
        sel => write_bank_idx_load,
        dout => sample_q_5_fu_1654_p11);

    sparsemux_9_2_16_1_1_U46 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_6_fu_1677_p9,
        sel => write_bank_idx_load,
        dout => sample_q_6_fu_1677_p11);

    sparsemux_9_2_16_1_1_U47 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_7_fu_1700_p9,
        sel => write_bank_idx_load,
        dout => sample_q_7_fu_1700_p11);

    sparsemux_9_2_16_1_1_U48 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_9_fu_1727_p9,
        sel => write_bank_idx_load,
        dout => sample_q_9_fu_1727_p11);

    sparsemux_9_2_16_1_1_U49 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_fu_1750_p9,
        sel => write_bank_idx_load,
        dout => sample_q_fu_1750_p11);

    sparsemux_9_2_16_1_1_U50 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_16_fu_1773_p9,
        sel => write_bank_idx_load,
        dout => sample_q_16_fu_1773_p11);

    sparsemux_9_2_16_1_1_U51 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        def => sample_q_10_fu_1800_p9,
        sel => write_bank_idx_load,
        dout => sample_q_10_fu_1800_p11);

    sparsemux_9_2_16_1_1_U52 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        def => sample_q_11_fu_1823_p9,
        sel => write_bank_idx_load,
        dout => sample_q_11_fu_1823_p11);

    sparsemux_9_2_16_1_1_U53 : component pfb_multichannel_decimator_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        def => sample_q_13_fu_1846_p9,
        sel => write_bank_idx_load,
        dout => sample_q_13_fu_1846_p11);

    sparsemux_11_3_16_1_1_U54 : component pfb_multichannel_decimator_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "001",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "011",
        din2_WIDTH => 16,
        CASE3 => "100",
        din3_WIDTH => 16,
        CASE4 => "000",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_1_fu_1877_p11,
        sel => trunc_ln56_reg_2417_pp0_iter2_reg,
        dout => w_1_fu_1877_p13);

    sparsemux_11_3_16_1_1_U55 : component pfb_multichannel_decimator_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "010",
        din0_WIDTH => 16,
        CASE1 => "011",
        din1_WIDTH => 16,
        CASE2 => "100",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        CASE4 => "001",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_2_fu_1904_p11,
        sel => trunc_ln56_reg_2417_pp0_iter2_reg,
        dout => w_2_fu_1904_p13);

    mul_16s_16s_31_1_1_U56 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln81_3_fu_1934_p0,
        din1 => input_pack_i_6_reg_2465_pp0_iter2_reg,
        dout => mul_ln81_3_fu_1934_p2);

    mul_16s_16s_31_1_1_U57 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln77_3_fu_1942_p0,
        din1 => input_pack_q_6_reg_2470_pp0_iter2_reg,
        dout => mul_ln77_3_fu_1942_p2);

    mul_16s_16s_31_1_1_U58 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_1_reg_2782_pp0_iter3_reg,
        din1 => mul_ln77_4_fu_1953_p1,
        dout => mul_ln77_4_fu_1953_p2);

    mul_16s_16s_31_1_1_U59 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_2_reg_2787_pp0_iter3_reg,
        din1 => mul_ln77_5_fu_1965_p1,
        dout => mul_ln77_5_fu_1965_p2);

    mul_16s_16s_31_1_1_U60 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_5_reg_2809_pp0_iter3_reg,
        din1 => mul_ln77_6_fu_1974_p1,
        dout => mul_ln77_6_fu_1974_p2);

    mul_16s_16s_31_1_1_U61 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_6_reg_2814_pp0_iter3_reg,
        din1 => mul_ln77_7_fu_1983_p1,
        dout => mul_ln77_7_fu_1983_p2);

    mul_16s_16s_31_1_1_U62 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_9_reg_2824_pp0_iter3_reg,
        din1 => mul_ln77_8_fu_1992_p1,
        dout => mul_ln77_8_fu_1992_p2);

    mul_16s_16s_31_1_1_U63 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_reg_2829_pp0_iter3_reg,
        din1 => mul_ln77_9_fu_2001_p1,
        dout => mul_ln77_9_fu_2001_p2);

    mul_16s_16s_31_1_1_U64 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_10_reg_2839_pp0_iter3_reg,
        din1 => mul_ln77_10_fu_2010_p1,
        dout => mul_ln77_10_fu_2010_p2);

    mul_16s_16s_31_1_1_U65 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_11_reg_2844_pp0_iter3_reg,
        din1 => mul_ln77_11_fu_2019_p1,
        dout => mul_ln77_11_fu_2019_p2);

    mul_16s_16s_31_1_1_U66 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_1_reg_2849_pp0_iter3_reg,
        din1 => mul_ln77_12_fu_2028_p1,
        dout => mul_ln77_12_fu_2028_p2);

    mul_16s_16s_31_1_1_U67 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_2_reg_2854_pp0_iter3_reg,
        din1 => mul_ln77_13_fu_2037_p1,
        dout => mul_ln77_13_fu_2037_p2);

    mul_16s_16s_31_1_1_U68 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_5_reg_2864_pp0_iter3_reg,
        din1 => mul_ln77_14_fu_2046_p1,
        dout => mul_ln77_14_fu_2046_p2);

    mul_16s_16s_31_1_1_U69 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_6_reg_2869_pp0_iter3_reg,
        din1 => mul_ln77_15_fu_2055_p1,
        dout => mul_ln77_15_fu_2055_p2);

    mul_16s_16s_31_1_1_U70 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_9_reg_2879_pp0_iter3_reg,
        din1 => mul_ln77_16_fu_2064_p1,
        dout => mul_ln77_16_fu_2064_p2);

    mul_16s_16s_31_1_1_U71 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_reg_2884_pp0_iter3_reg,
        din1 => mul_ln77_17_fu_2073_p1,
        dout => mul_ln77_17_fu_2073_p2);

    mul_16s_16s_31_1_1_U72 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_10_reg_2894_pp0_iter3_reg,
        din1 => mul_ln77_18_fu_2082_p1,
        dout => mul_ln77_18_fu_2082_p2);

    mul_16s_16s_31_1_1_U73 : component pfb_multichannel_decimator_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_11_reg_2899_pp0_iter3_reg,
        din1 => mul_ln77_19_fu_2091_p1,
        dout => mul_ln77_19_fu_2091_p2);

    mac_muladd_16s_16s_31s_31_4_1_U74 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2232_p0,
        din1 => input_pack_i_reg_2435,
        din2 => mul_ln77_4_fu_1953_p2,
        ce => grp_fu_2232_ce,
        dout => grp_fu_2232_p3);

    mac_muladd_16s_16s_31s_31_4_1_U75 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2241_p0,
        din1 => input_pack_q_reg_2440,
        din2 => mul_ln77_12_fu_2028_p2,
        ce => grp_fu_2241_ce,
        dout => grp_fu_2241_p3);

    mac_muladd_16s_16s_31s_31_4_1_U76 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2250_p0,
        din1 => input_pack_i_4_reg_2445,
        din2 => mul_ln77_6_fu_1974_p2,
        ce => grp_fu_2250_ce,
        dout => grp_fu_2250_p3);

    mac_muladd_16s_16s_31s_31_4_1_U77 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2259_p0,
        din1 => input_pack_q_4_reg_2450,
        din2 => mul_ln77_14_fu_2046_p2,
        ce => grp_fu_2259_ce,
        dout => grp_fu_2259_p3);

    mac_muladd_16s_16s_31s_31_4_1_U78 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2268_p0,
        din1 => input_pack_i_5_reg_2455,
        din2 => mul_ln77_8_fu_1992_p2,
        ce => grp_fu_2268_ce,
        dout => grp_fu_2268_p3);

    mac_muladd_16s_16s_31s_31_4_1_U79 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2277_p0,
        din1 => input_pack_q_5_reg_2460,
        din2 => mul_ln77_16_fu_2064_p2,
        ce => grp_fu_2277_ce,
        dout => grp_fu_2277_p3);

    mac_muladd_16s_16s_31s_31_4_1_U80 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_3_fu_1335_p11,
        din1 => grp_fu_2286_p1,
        din2 => mul_ln77_5_fu_1965_p2,
        ce => grp_fu_2286_ce,
        dout => grp_fu_2286_p3);

    mac_muladd_16s_16s_31s_31_4_1_U81 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_7_fu_1412_p11,
        din1 => grp_fu_2295_p1,
        din2 => mul_ln77_7_fu_1983_p2,
        ce => grp_fu_2295_ce,
        dout => grp_fu_2295_p3);

    mac_muladd_16s_16s_31s_31_4_1_U82 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_16_fu_1485_p11,
        din1 => grp_fu_2304_p1,
        din2 => mul_ln77_9_fu_2001_p2,
        ce => grp_fu_2304_ce,
        dout => grp_fu_2304_p3);

    mac_muladd_16s_16s_31s_31_4_1_U83 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_3_fu_1627_p11,
        din1 => grp_fu_2313_p1,
        din2 => mul_ln77_13_fu_2037_p2,
        ce => grp_fu_2313_ce,
        dout => grp_fu_2313_p3);

    mac_muladd_16s_16s_31s_31_4_1_U84 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_7_fu_1700_p11,
        din1 => grp_fu_2322_p1,
        din2 => mul_ln77_15_fu_2055_p2,
        ce => grp_fu_2322_ce,
        dout => grp_fu_2322_p3);

    mac_muladd_16s_16s_31s_31_4_1_U85 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_16_fu_1773_p11,
        din1 => grp_fu_2331_p1,
        din2 => mul_ln77_17_fu_2073_p2,
        ce => grp_fu_2331_ce,
        dout => grp_fu_2331_p3);

    mac_muladd_16s_16s_31s_31_4_1_U86 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_13_fu_1558_p11,
        din1 => grp_fu_2340_p1,
        din2 => mul_ln77_11_fu_2019_p2,
        ce => grp_fu_2340_ce,
        dout => grp_fu_2340_p3);

    mac_muladd_16s_16s_31s_31_4_1_U87 : component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_13_fu_1846_p11,
        din1 => grp_fu_2349_p1,
        din2 => mul_ln77_19_fu_2091_p2,
        ce => grp_fu_2349_ce,
        dout => grp_fu_2349_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                k_fu_224 <= ap_const_lv11_0;
            elsif (((icmp_ln56_fu_886_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_fu_224 <= add_ln56_fu_892_p2;
            end if; 
        end if;
    end process;

    phi_mul353_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul353_fu_220 <= ap_const_lv22_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_mul353_fu_220 <= add_ln56_1_fu_1033_p2;
            end if; 
        end if;
    end process;

    phi_urem355_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_urem355_fu_216 <= ap_const_lv11_0;
            elsif (((icmp_ln56_fu_886_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_urem355_fu_216 <= select_ln77_fu_970_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                input_pack_i_4_reg_2445 <= stream_read_to_compute_dout(47 downto 32);
                input_pack_i_5_reg_2455 <= stream_read_to_compute_dout(79 downto 64);
                input_pack_i_6_reg_2465 <= stream_read_to_compute_dout(111 downto 96);
                input_pack_i_reg_2435 <= input_pack_i_fu_1058_p1;
                input_pack_q_4_reg_2450 <= stream_read_to_compute_dout(63 downto 48);
                input_pack_q_5_reg_2460 <= stream_read_to_compute_dout(95 downto 80);
                input_pack_q_6_reg_2470 <= stream_read_to_compute_dout(127 downto 112);
                input_pack_q_reg_2440 <= stream_read_to_compute_dout(31 downto 16);
                k_1_reg_2408 <= k_fu_224;
                tmp_1_reg_2425 <= mul_ln78_fu_915_p2(22 downto 14);
                tmp_1_reg_2425_pp0_iter1_reg <= tmp_1_reg_2425;
                tmp_2_reg_2660 <= mul_ln78_1_fu_1168_p2(24 downto 15);
                tmp_3_reg_2430 <= mul_ln78_2_fu_939_p2(24 downto 15);
                trunc_ln56_reg_2417 <= trunc_ln56_fu_907_p1;
                trunc_ln56_reg_2417_pp0_iter1_reg <= trunc_ln56_reg_2417;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                input_pack_i_6_reg_2465_pp0_iter2_reg <= input_pack_i_6_reg_2465;
                input_pack_q_6_reg_2470_pp0_iter2_reg <= input_pack_q_6_reg_2470;
                mul_ln77_10_reg_2964 <= mul_ln77_10_fu_2010_p2;
                mul_ln77_18_reg_3004 <= mul_ln77_18_fu_2082_p2;
                mul_ln77_3_reg_2929 <= mul_ln77_3_fu_1942_p2;
                mul_ln77_3_reg_2929_pp0_iter4_reg <= mul_ln77_3_reg_2929;
                mul_ln81_3_reg_2924 <= mul_ln81_3_fu_1934_p2;
                mul_ln81_3_reg_2924_pp0_iter4_reg <= mul_ln81_3_reg_2924;
                result_pack_i_1_reg_3014 <= tmp2_fu_2097_p2(30 downto 15);
                result_pack_i_2_reg_3019 <= tmp6_fu_2111_p2(30 downto 15);
                result_pack_i_3_reg_3024 <= tmp10_fu_2125_p2(30 downto 15);
                result_pack_i_reg_3044 <= tmp26_fu_2185_p2(30 downto 15);
                result_pack_q_1_reg_3029 <= tmp14_fu_2139_p2(30 downto 15);
                result_pack_q_2_reg_3034 <= tmp18_fu_2153_p2(30 downto 15);
                result_pack_q_3_reg_3039 <= tmp22_fu_2167_p2(30 downto 15);
                result_pack_q_reg_3049 <= tmp30_fu_2194_p2(30 downto 15);
                sample_i_10_reg_2839 <= sample_i_10_fu_1512_p11;
                sample_i_10_reg_2839_pp0_iter3_reg <= sample_i_10_reg_2839;
                sample_i_11_reg_2844 <= sample_i_11_fu_1535_p11;
                sample_i_11_reg_2844_pp0_iter3_reg <= sample_i_11_reg_2844;
                sample_i_1_reg_2782 <= sample_i_1_fu_1289_p11;
                sample_i_1_reg_2782_pp0_iter3_reg <= sample_i_1_reg_2782;
                sample_i_2_reg_2787 <= sample_i_2_fu_1312_p11;
                sample_i_2_reg_2787_pp0_iter3_reg <= sample_i_2_reg_2787;
                sample_i_5_reg_2809 <= sample_i_5_fu_1366_p11;
                sample_i_5_reg_2809_pp0_iter3_reg <= sample_i_5_reg_2809;
                sample_i_6_reg_2814 <= sample_i_6_fu_1389_p11;
                sample_i_6_reg_2814_pp0_iter3_reg <= sample_i_6_reg_2814;
                sample_i_9_reg_2824 <= sample_i_9_fu_1439_p11;
                sample_i_9_reg_2824_pp0_iter3_reg <= sample_i_9_reg_2824;
                sample_i_reg_2829 <= sample_i_fu_1462_p11;
                sample_i_reg_2829_pp0_iter3_reg <= sample_i_reg_2829;
                sample_q_10_reg_2894 <= sample_q_10_fu_1800_p11;
                sample_q_10_reg_2894_pp0_iter3_reg <= sample_q_10_reg_2894;
                sample_q_11_reg_2899 <= sample_q_11_fu_1823_p11;
                sample_q_11_reg_2899_pp0_iter3_reg <= sample_q_11_reg_2899;
                sample_q_1_reg_2849 <= sample_q_1_fu_1581_p11;
                sample_q_1_reg_2849_pp0_iter3_reg <= sample_q_1_reg_2849;
                sample_q_2_reg_2854 <= sample_q_2_fu_1604_p11;
                sample_q_2_reg_2854_pp0_iter3_reg <= sample_q_2_reg_2854;
                sample_q_5_reg_2864 <= sample_q_5_fu_1654_p11;
                sample_q_5_reg_2864_pp0_iter3_reg <= sample_q_5_reg_2864;
                sample_q_6_reg_2869 <= sample_q_6_fu_1677_p11;
                sample_q_6_reg_2869_pp0_iter3_reg <= sample_q_6_reg_2869;
                sample_q_9_reg_2879 <= sample_q_9_fu_1727_p11;
                sample_q_9_reg_2879_pp0_iter3_reg <= sample_q_9_reg_2879;
                sample_q_reg_2884 <= sample_q_fu_1750_p11;
                sample_q_reg_2884_pp0_iter3_reg <= sample_q_reg_2884;
                sext_ln80_reg_2690 <= sext_ln80_fu_1224_p1;
                trunc_ln56_reg_2417_pp0_iter2_reg <= trunc_ln56_reg_2417_pp0_iter1_reg;
                w_1_reg_2914 <= w_1_fu_1877_p13;
                w_2_reg_2919 <= w_2_fu_1904_p13;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln56_fu_886_p2, ap_enable_reg_pp0_iter5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln56_fu_886_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((icmp_ln56_fu_886_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln56_1_fu_1033_p2 <= std_logic_vector(unsigned(phi_mul353_fu_220) + unsigned(ap_const_lv22_CCD));
    add_ln56_fu_892_p2 <= std_logic_vector(unsigned(k_fu_224) + unsigned(ap_const_lv11_1));
    add_ln77_fu_958_p2 <= std_logic_vector(unsigned(phi_urem355_fu_216) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state9 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter6)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter6)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter6)));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(stream_read_to_compute_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (stream_read_to_compute_empty_n = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage0_iter6_assign_proc : process(stream_compute_to_write_full_n)
    begin
                ap_block_state8_pp0_stage0_iter6 <= (stream_compute_to_write_full_n = ap_const_logic_0);
    end process;


    ap_condition_355_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_355 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln56_fu_886_p2)
    begin
        if ((icmp_ln56_fu_886_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 <= stream_read_to_compute_dout(127 downto 112);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 <= stream_read_to_compute_dout(95 downto 80);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 <= stream_read_to_compute_dout(95 downto 80);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 <= stream_read_to_compute_dout(95 downto 80);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 <= stream_read_to_compute_dout(95 downto 80);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 <= stream_read_to_compute_dout(63 downto 48);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 <= stream_read_to_compute_dout(63 downto 48);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 <= stream_read_to_compute_dout(63 downto 48);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 <= stream_read_to_compute_dout(63 downto 48);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_d0 <= stream_read_to_compute_dout(79 downto 64);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 <= stream_read_to_compute_dout(31 downto 16);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 <= stream_read_to_compute_dout(31 downto 16);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 <= stream_read_to_compute_dout(31 downto 16);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 <= stream_read_to_compute_dout(31 downto 16);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 <= stream_read_to_compute_dout(111 downto 96);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 <= stream_read_to_compute_dout(111 downto 96);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 <= stream_read_to_compute_dout(111 downto 96);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 <= stream_read_to_compute_dout(111 downto 96);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 <= stream_read_to_compute_dout(79 downto 64);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 <= stream_read_to_compute_dout(79 downto 64);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_d0 <= stream_read_to_compute_dout(47 downto 32);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 <= stream_read_to_compute_dout(47 downto 32);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 <= stream_read_to_compute_dout(47 downto 32);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 <= stream_read_to_compute_dout(47 downto 32);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 <= stream_read_to_compute_dout(127 downto 112);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 <= stream_read_to_compute_dout(127 downto 112);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 <= stream_read_to_compute_dout(127 downto 112);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 <= zext_ln56_fu_991_p1(10 - 1 downto 0);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_0) or ((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_2) or (write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_3)))))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_d0 <= stream_read_to_compute_dout(79 downto 64);

    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_read_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((write_bank_idx_load_read_read_fu_228_p2 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0_assign_proc : process(ap_block_pp0_stage0, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln78_fu_1234_p1, zext_ln78_1_fu_1242_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_0)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln78_1_fu_1242_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_4)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln78_fu_1234_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1_assign_proc : process(trunc_ln56_reg_2417, zext_ln56_1_fu_1049_p1, zext_ln78_2_fu_1184_p1, ap_condition_355)
    begin
        if ((ap_const_boolean_1 = ap_condition_355)) then
            if ((trunc_ln56_reg_2417 = ap_const_lv3_1)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= zext_ln78_2_fu_1184_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417 = ap_const_lv3_3)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= zext_ln56_1_fu_1049_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln56_reg_2417)
    begin
        if ((((trunc_ln56_reg_2417 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((trunc_ln56_reg_2417 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0_assign_proc : process(ap_block_pp0_stage0, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln78_fu_1234_p1, zext_ln78_1_fu_1242_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_4)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln78_1_fu_1242_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_3)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln78_fu_1234_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1_assign_proc : process(trunc_ln56_reg_2417, zext_ln56_1_fu_1049_p1, zext_ln78_2_fu_1184_p1, ap_condition_355)
    begin
        if ((ap_const_boolean_1 = ap_condition_355)) then
            if ((trunc_ln56_reg_2417 = ap_const_lv3_0)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= zext_ln78_2_fu_1184_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417 = ap_const_lv3_2)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= zext_ln56_1_fu_1049_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln56_reg_2417)
    begin
        if ((((trunc_ln56_reg_2417 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((trunc_ln56_reg_2417 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0_assign_proc : process(ap_block_pp0_stage0, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln78_fu_1234_p1, zext_ln78_1_fu_1242_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_3)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln78_1_fu_1242_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_2)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln78_fu_1234_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1_assign_proc : process(trunc_ln56_reg_2417, zext_ln56_1_fu_1049_p1, zext_ln78_2_fu_1184_p1, ap_condition_355)
    begin
        if ((ap_const_boolean_1 = ap_condition_355)) then
            if ((trunc_ln56_reg_2417 = ap_const_lv3_4)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= zext_ln78_2_fu_1184_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417 = ap_const_lv3_1)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= zext_ln56_1_fu_1049_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln56_reg_2417)
    begin
        if ((((trunc_ln56_reg_2417 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((trunc_ln56_reg_2417 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0_assign_proc : process(ap_block_pp0_stage0, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln78_fu_1234_p1, zext_ln78_1_fu_1242_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_2)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln78_1_fu_1242_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_1)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln78_fu_1234_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1_assign_proc : process(trunc_ln56_reg_2417, zext_ln56_1_fu_1049_p1, zext_ln78_2_fu_1184_p1, ap_condition_355)
    begin
        if ((ap_const_boolean_1 = ap_condition_355)) then
            if ((trunc_ln56_reg_2417 = ap_const_lv3_3)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= zext_ln78_2_fu_1184_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417 = ap_const_lv3_0)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= zext_ln56_1_fu_1049_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln56_reg_2417)
    begin
        if ((((trunc_ln56_reg_2417 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((trunc_ln56_reg_2417 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0_assign_proc : process(ap_block_pp0_stage0, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln78_fu_1234_p1, zext_ln78_1_fu_1242_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_1)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln78_1_fu_1242_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_0)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln78_fu_1234_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1_assign_proc : process(trunc_ln56_reg_2417, zext_ln56_1_fu_1049_p1, zext_ln78_2_fu_1184_p1, ap_condition_355)
    begin
        if ((ap_const_boolean_1 = ap_condition_355)) then
            if ((trunc_ln56_reg_2417 = ap_const_lv3_2)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= zext_ln78_2_fu_1184_p1(10 - 1 downto 0);
            elsif ((trunc_ln56_reg_2417 = ap_const_lv3_4)) then 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= zext_ln56_1_fu_1049_p1(10 - 1 downto 0);
            else 
                compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= "XXXXXXXXXX";
            end if;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln56_reg_2417_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln56_reg_2417_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln56_reg_2417)
    begin
        if ((((trunc_ln56_reg_2417 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((trunc_ln56_reg_2417 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 <= ap_const_logic_1;
        else 
            compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2232_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2232_ce <= ap_const_logic_1;
        else 
            grp_fu_2232_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2232_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2241_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2241_ce <= ap_const_logic_1;
        else 
            grp_fu_2241_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2241_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2250_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2250_ce <= ap_const_logic_1;
        else 
            grp_fu_2250_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2250_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2259_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2259_ce <= ap_const_logic_1;
        else 
            grp_fu_2259_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2259_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2268_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2268_ce <= ap_const_logic_1;
        else 
            grp_fu_2268_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2268_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2277_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2277_ce <= ap_const_logic_1;
        else 
            grp_fu_2277_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2277_p0 <= sext_ln80_fu_1224_p1(16 - 1 downto 0);

    grp_fu_2286_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2286_ce <= ap_const_logic_1;
        else 
            grp_fu_2286_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2286_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2295_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2295_ce <= ap_const_logic_1;
        else 
            grp_fu_2295_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2295_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2304_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2304_ce <= ap_const_logic_1;
        else 
            grp_fu_2304_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2304_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2313_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2313_ce <= ap_const_logic_1;
        else 
            grp_fu_2313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2313_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2322_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2322_ce <= ap_const_logic_1;
        else 
            grp_fu_2322_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2322_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2331_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2331_ce <= ap_const_logic_1;
        else 
            grp_fu_2331_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2331_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2340_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2340_ce <= ap_const_logic_1;
        else 
            grp_fu_2340_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2340_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);

    grp_fu_2349_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2349_ce <= ap_const_logic_1;
        else 
            grp_fu_2349_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2349_p1 <= sext_ln80_10_fu_1362_p1(16 - 1 downto 0);
    icmp_ln56_fu_886_p2 <= "1" when (k_fu_224 = ap_const_lv11_400) else "0";
    icmp_ln77_fu_964_p2 <= "1" when (unsigned(add_ln77_fu_958_p2) < unsigned(ap_const_lv11_5)) else "0";
    input_pack_i_fu_1058_p1 <= stream_read_to_compute_dout(16 - 1 downto 0);
    mul_ln77_10_fu_2010_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_11_fu_2019_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_12_fu_2028_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_13_fu_2037_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_14_fu_2046_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_15_fu_2055_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_16_fu_2064_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_17_fu_2073_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_18_fu_2082_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_19_fu_2091_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_3_fu_1942_p0 <= sext_ln80_reg_2690(16 - 1 downto 0);
    mul_ln77_4_fu_1953_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_5_fu_1965_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_6_fu_1974_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_7_fu_1983_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln77_8_fu_1992_p1 <= sext_ln80_6_fu_1950_p1(16 - 1 downto 0);
    mul_ln77_9_fu_2001_p1 <= sext_ln80_8_fu_1962_p1(16 - 1 downto 0);
    mul_ln78_1_fu_1168_p0 <= mul_ln78_1_fu_1168_p00(12 - 1 downto 0);
    mul_ln78_1_fu_1168_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln78_4_cast_fu_1026_p3),25));
    mul_ln78_1_fu_1168_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln78_2_fu_939_p0 <= mul_ln78_2_fu_939_p00(12 - 1 downto 0);
    mul_ln78_2_fu_939_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln78_fu_931_p1),25));
    mul_ln78_2_fu_939_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln78_fu_915_p0 <= mul_ln78_fu_915_p00(11 - 1 downto 0);
    mul_ln78_fu_915_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln56_fu_901_p2),23));
    mul_ln78_fu_915_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln81_3_fu_1934_p0 <= sext_ln80_reg_2690(16 - 1 downto 0);
    sample_i_10_fu_1512_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_11_fu_1535_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_13_fu_1558_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_16_fu_1485_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_1_fu_1289_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_2_fu_1312_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_3_fu_1335_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_5_fu_1366_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_6_fu_1389_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_7_fu_1412_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_9_fu_1439_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_fu_1462_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_10_fu_1800_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_11_fu_1823_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_13_fu_1846_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_16_fu_1773_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_1_fu_1581_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_2_fu_1604_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_3_fu_1627_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_5_fu_1654_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_6_fu_1677_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_7_fu_1700_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_9_fu_1727_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_fu_1750_p9 <= "XXXXXXXXXXXXXXXX";
    select_ln77_fu_970_p3 <= 
        add_ln77_fu_958_p2 when (icmp_ln77_fu_964_p2(0) = '1') else 
        ap_const_lv11_0;
        sext_ln78_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln56_fu_901_p2),12));

        sext_ln80_10_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_3_fu_1250_p13),31));

        sext_ln80_6_fu_1950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_1_reg_2914),31));

        sext_ln80_8_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_2_reg_2919),31));

        sext_ln80_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_fu_1197_p13),31));


    stream_compute_to_write_blk_n_assign_proc : process(stream_compute_to_write_full_n, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            stream_compute_to_write_blk_n <= stream_compute_to_write_full_n;
        else 
            stream_compute_to_write_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_compute_to_write_din <= (((((((result_pack_q_reg_3049 & result_pack_i_reg_3044) & result_pack_q_3_reg_3039) & result_pack_i_3_reg_3024) & result_pack_q_2_reg_3034) & result_pack_i_2_reg_3019) & result_pack_q_1_reg_3029) & result_pack_i_1_reg_3014);

    stream_compute_to_write_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            stream_compute_to_write_write <= ap_const_logic_1;
        else 
            stream_compute_to_write_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_read_to_compute_blk_n_assign_proc : process(stream_read_to_compute_empty_n, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_read_to_compute_blk_n <= stream_read_to_compute_empty_n;
        else 
            stream_read_to_compute_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_read_to_compute_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_read_to_compute_read <= ap_const_logic_1;
        else 
            stream_read_to_compute_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_fu_2125_p2 <= std_logic_vector(signed(grp_fu_2304_p3) + signed(grp_fu_2268_p3));
    tmp14_fu_2139_p2 <= std_logic_vector(signed(grp_fu_2313_p3) + signed(grp_fu_2241_p3));
    tmp18_fu_2153_p2 <= std_logic_vector(signed(grp_fu_2322_p3) + signed(grp_fu_2259_p3));
    tmp22_fu_2167_p2 <= std_logic_vector(signed(grp_fu_2331_p3) + signed(grp_fu_2277_p3));
    tmp26_fu_2185_p2 <= std_logic_vector(signed(grp_fu_2340_p3) + signed(tmp36_fu_2181_p2));
    tmp2_fu_2097_p2 <= std_logic_vector(signed(grp_fu_2286_p3) + signed(grp_fu_2232_p3));
    tmp30_fu_2194_p2 <= std_logic_vector(signed(grp_fu_2349_p3) + signed(tmp38_fu_2190_p2));
    tmp36_fu_2181_p2 <= std_logic_vector(unsigned(mul_ln77_10_reg_2964) + unsigned(mul_ln81_3_reg_2924_pp0_iter4_reg));
    tmp38_fu_2190_p2 <= std_logic_vector(unsigned(mul_ln77_18_reg_3004) + unsigned(mul_ln77_3_reg_2929_pp0_iter4_reg));
    tmp6_fu_2111_p2 <= std_logic_vector(signed(grp_fu_2295_p3) + signed(grp_fu_2250_p3));
    tmp_fu_1039_p4 <= phi_mul353_fu_220(21 downto 14);
    trunc_ln56_fu_907_p1 <= phi_urem355_fu_216(3 - 1 downto 0);
    w_1_fu_1877_p11 <= "XXXXXXXXXXXXXXXX";
    w_2_fu_1904_p11 <= "XXXXXXXXXXXXXXXX";
    w_3_fu_1250_p11 <= "XXXXXXXXXXXXXXXX";
    w_fu_1197_p11 <= "XXXXXXXXXXXXXXXX";
    write_bank_idx_load_read_read_fu_228_p2 <= write_bank_idx_load;
    xor_ln56_fu_901_p2 <= (k_fu_224 xor ap_const_lv11_400);
    zext_ln56_1_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1039_p4),64));
    zext_ln56_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_1_reg_2408),64));
    zext_ln78_1_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_2660),64));
    zext_ln78_2_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_2430),64));
    zext_ln78_4_cast_fu_1026_p3 <= (ap_const_lv1_1 & k_1_reg_2408);
    zext_ln78_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_2425_pp0_iter1_reg),64));
end behav;
