// Seed: 3544504972
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  logic id_3;
  logic id_4;
  generate
    logic [-1 : 1] id_5 = id_0++;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output supply0 id_5,
    output uwire id_6,
    input wor id_7,
    input tri0 id_8
    , id_12,
    output supply0 id_9,
    input supply0 id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
