// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_HH_
#define _lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "myproject_mul_mul_16s_16s_26_1_1.h"
#include "myproject_mac_muladd_16s_16s_26s_26_1_1.h"

namespace ap_rtl {

struct lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_logic > reset_state;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;


    // Module declarations
    lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s);

    ~lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s* grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76;
    tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s* grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U24;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U25;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U26;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U27;
    myproject_mac_muladd_16s_16s_26s_26_1_1<1,1,16,16,26,26>* myproject_mac_muladd_16s_16s_26s_26_1_1_U28;
    myproject_mac_muladd_16s_16s_26s_26_1_1<1,1,16,16,26,26>* myproject_mac_muladd_16s_16s_26s_26_1_1_U29;
    myproject_mac_muladd_16s_16s_26s_26_1_1<1,1,16,16,26,26>* myproject_mac_muladd_16s_16s_26s_26_1_1_U30;
    myproject_mac_muladd_16s_16s_26s_26_1_1<1,1,16,16,26,26>* myproject_mac_muladd_16s_16s_26s_26_1_1_U31;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U32;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U33;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U34;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U35;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > s_newstate_V_0;
    sc_signal< sc_lv<16> > h_state_V_0;
    sc_signal< sc_lv<16> > s_newstate_V_1;
    sc_signal< sc_lv<16> > h_state_V_1;
    sc_signal< sc_lv<16> > s_newstate_V_2;
    sc_signal< sc_lv<16> > h_state_V_2;
    sc_signal< sc_lv<16> > s_newstate_V_3;
    sc_signal< sc_lv<16> > h_state_V_3;
    sc_signal< sc_lv<1> > reset_state_read_reg_800;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > inputacc_ifo_0_V_fu_296_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_0_V_reg_808;
    sc_signal< sc_lv<16> > inputacc_ifo_1_V_fu_302_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_1_V_reg_813;
    sc_signal< sc_lv<16> > inputacc_ifo_2_V_fu_308_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_2_V_reg_818;
    sc_signal< sc_lv<16> > inputacc_ifo_3_V_fu_314_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_3_V_reg_823;
    sc_signal< sc_lv<16> > inputacc_ifo_4_V_fu_320_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_4_V_reg_828;
    sc_signal< sc_lv<16> > inputacc_ifo_5_V_fu_326_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_5_V_reg_833;
    sc_signal< sc_lv<16> > inputacc_ifo_6_V_fu_332_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_6_V_reg_838;
    sc_signal< sc_lv<16> > inputacc_ifo_7_V_fu_338_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_7_V_reg_843;
    sc_signal< sc_lv<16> > inputacc_ifo_8_V_fu_344_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_8_V_reg_848;
    sc_signal< sc_lv<16> > inputacc_ifo_9_V_fu_350_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_9_V_reg_853;
    sc_signal< sc_lv<16> > inputacc_ifo_10_V_fu_356_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_10_V_reg_858;
    sc_signal< sc_lv<16> > inputacc_ifo_11_V_fu_362_p2;
    sc_signal< sc_lv<16> > inputacc_ifo_11_V_reg_863;
    sc_signal< sc_lv<16> > inputacc_c_0_V_fu_368_p2;
    sc_signal< sc_lv<16> > inputacc_c_0_V_reg_868;
    sc_signal< sc_lv<16> > inputacc_c_1_V_fu_374_p2;
    sc_signal< sc_lv<16> > inputacc_c_1_V_reg_873;
    sc_signal< sc_lv<16> > inputacc_c_2_V_fu_380_p2;
    sc_signal< sc_lv<16> > inputacc_c_2_V_reg_878;
    sc_signal< sc_lv<16> > inputacc_c_3_V_fu_386_p2;
    sc_signal< sc_lv<16> > inputacc_c_3_V_reg_883;
    sc_signal< sc_lv<16> > tmpres_ifo_4_reg_888;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > tmpres_ifo_5_reg_893;
    sc_signal< sc_lv<16> > tmpres_ifo_6_reg_898;
    sc_signal< sc_lv<16> > tmpres_ifo_7_reg_903;
    sc_signal< sc_lv<16> > tmpres_ifo_8_reg_908;
    sc_signal< sc_lv<16> > tmpres_ifo_9_reg_913;
    sc_signal< sc_lv<16> > tmpres_ifo_s_reg_918;
    sc_signal< sc_lv<16> > tmpres_ifo_10_reg_923;
    sc_signal< sc_lv<26> > mul_ln703_fu_716_p2;
    sc_signal< sc_lv<26> > mul_ln703_reg_928;
    sc_signal< sc_lv<26> > mul_ln703_1_fu_722_p2;
    sc_signal< sc_lv<26> > mul_ln703_1_reg_933;
    sc_signal< sc_lv<26> > mul_ln703_2_fu_728_p2;
    sc_signal< sc_lv<26> > mul_ln703_2_reg_938;
    sc_signal< sc_lv<26> > mul_ln703_3_fu_734_p2;
    sc_signal< sc_lv<26> > mul_ln703_3_reg_943;
    sc_signal< sc_lv<16> > data_0_V_read_assign_2_reg_948;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > data_1_V_read_assign_2_reg_953;
    sc_signal< sc_lv<16> > data_2_V_read_assign_2_reg_958;
    sc_signal< sc_lv<16> > data_3_V_read_assign_2_reg_963;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_done;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_7;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_8;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_9;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_10;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_11;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call68;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp67;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call68;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp69;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_ready;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_8;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_9;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_10;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_11;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_12;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_13;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_14;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_15;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ready;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_0;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_1;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_2;
    sc_signal< sc_lv<16> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_3;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call81;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp68;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call81;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp82;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call118;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp131;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call118;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1_ignore_call118;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp132;
    sc_signal< sc_logic > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_15;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<16> > ap_sig_allocacmp_h_state_V_0_load;
    sc_signal< sc_lv<16> > ap_sig_allocacmp_h_state_V_1_load;
    sc_signal< sc_lv<16> > ap_sig_allocacmp_h_state_V_2_load;
    sc_signal< sc_lv<16> > ap_sig_allocacmp_h_state_V_3_load;
    sc_signal< sc_lv<1> > select_ln161_1_fu_132_p0;
    sc_signal< sc_lv<1> > select_ln161_3_fu_141_p0;
    sc_signal< sc_lv<1> > select_ln161_5_fu_150_p0;
    sc_signal< sc_lv<1> > select_ln161_7_fu_159_p0;
    sc_signal< sc_lv<16> > select_ln161_fu_488_p3;
    sc_signal< sc_lv<26> > grp_fu_740_p3;
    sc_signal< sc_lv<16> > select_ln161_2_fu_495_p3;
    sc_signal< sc_lv<26> > grp_fu_748_p3;
    sc_signal< sc_lv<16> > select_ln161_4_fu_502_p3;
    sc_signal< sc_lv<26> > grp_fu_756_p3;
    sc_signal< sc_lv<16> > select_ln161_6_fu_509_p3;
    sc_signal< sc_lv<26> > grp_fu_764_p3;
    sc_signal< sc_lv<26> > mul_ln1118_fu_772_p2;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_779_p2;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_786_p2;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_793_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_reset_start_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp132();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp67();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp68();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp69();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp82();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp131();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call118();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call68();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call81();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call68();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call81();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call118();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter1_ignore_call118();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_reset_start_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_sig_allocacmp_h_state_V_0_load();
    void thread_ap_sig_allocacmp_h_state_V_1_load();
    void thread_ap_sig_allocacmp_h_state_V_2_load();
    void thread_ap_sig_allocacmp_h_state_V_3_load();
    void thread_call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read();
    void thread_call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read();
    void thread_call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read();
    void thread_call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read();
    void thread_inputacc_c_0_V_fu_368_p2();
    void thread_inputacc_c_1_V_fu_374_p2();
    void thread_inputacc_c_2_V_fu_380_p2();
    void thread_inputacc_c_3_V_fu_386_p2();
    void thread_inputacc_ifo_0_V_fu_296_p2();
    void thread_inputacc_ifo_10_V_fu_356_p2();
    void thread_inputacc_ifo_11_V_fu_362_p2();
    void thread_inputacc_ifo_1_V_fu_302_p2();
    void thread_inputacc_ifo_2_V_fu_308_p2();
    void thread_inputacc_ifo_3_V_fu_314_p2();
    void thread_inputacc_ifo_4_V_fu_320_p2();
    void thread_inputacc_ifo_5_V_fu_326_p2();
    void thread_inputacc_ifo_6_V_fu_332_p2();
    void thread_inputacc_ifo_7_V_fu_338_p2();
    void thread_inputacc_ifo_8_V_fu_344_p2();
    void thread_inputacc_ifo_9_V_fu_350_p2();
    void thread_select_ln161_1_fu_132_p0();
    void thread_select_ln161_2_fu_495_p3();
    void thread_select_ln161_3_fu_141_p0();
    void thread_select_ln161_4_fu_502_p3();
    void thread_select_ln161_5_fu_150_p0();
    void thread_select_ln161_6_fu_509_p3();
    void thread_select_ln161_7_fu_159_p0();
    void thread_select_ln161_fu_488_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
