// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vpcore_tb.h for the primary calling header

#include "verilated.h"

#include "Vpcore_tb___024root.h"

VL_ATTR_COLD void Vpcore_tb___024root___eval_static__TOP(Vpcore_tb___024root* vlSelf);

VL_ATTR_COLD void Vpcore_tb___024root___eval_static(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_static\n"); );
    // Body
    Vpcore_tb___024root___eval_static__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[0xcU] = 1U;
    vlSelf->__Vm_traceActivity[0xbU] = 1U;
    vlSelf->__Vm_traceActivity[0xaU] = 1U;
    vlSelf->__Vm_traceActivity[9U] = 1U;
    vlSelf->__Vm_traceActivity[8U] = 1U;
    vlSelf->__Vm_traceActivity[7U] = 1U;
    vlSelf->__Vm_traceActivity[6U] = 1U;
    vlSelf->__Vm_traceActivity[5U] = 1U;
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

VL_ATTR_COLD void Vpcore_tb___024root___eval_static__TOP(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_static__TOP\n"); );
    // Body
    vlSelf->pcore_tb__DOT__main_time[0U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[1U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[2U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[3U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[4U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[5U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[6U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[7U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[8U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[9U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xaU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xbU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xcU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xdU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xeU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0xfU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x10U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x11U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x12U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x13U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x14U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x15U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x16U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x17U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x18U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x19U] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1aU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1bU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1cU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1dU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1eU] = 0U;
    vlSelf->pcore_tb__DOT__main_time[0x1fU] = 0U;
    vlSelf->pcore_tb__DOT__write_sig = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_val = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_cnt = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_in = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_digit = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_init = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load = 0U;
}

VL_ATTR_COLD void Vpcore_tb___024root___eval_initial__TOP(Vpcore_tb___024root* vlSelf);

VL_ATTR_COLD void Vpcore_tb___024root___eval_initial(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_initial\n"); );
    // Body
    Vpcore_tb___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[0xcU] = 1U;
    vlSelf->__Vm_traceActivity[0xbU] = 1U;
    vlSelf->__Vm_traceActivity[0xaU] = 1U;
    vlSelf->__Vm_traceActivity[9U] = 1U;
    vlSelf->__Vm_traceActivity[8U] = 1U;
    vlSelf->__Vm_traceActivity[7U] = 1U;
    vlSelf->__Vm_traceActivity[6U] = 1U;
    vlSelf->__Vm_traceActivity[5U] = 1U;
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next;
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal;
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data;
    vlSelf->__Vtrigrprev__TOP__clk = vlSelf->clk;
    vlSelf->__Vtrigrprev__TOP__reset = vlSelf->reset;
}

VL_ATTR_COLD void Vpcore_tb___024root___eval_initial__TOP(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_initial__TOP\n"); );
    // Init
    VlWide<4>/*127:0*/ __Vtemp_he14adad5__0;
    VlWide<5>/*159:0*/ __Vtemp_ha9284c89__0;
    // Body
    vlSelf->pcore_tb__DOT__irq_ext = 0U;
    vlSelf->pcore_tb__DOT__irq_soft = 0U;
    vlSelf->pcore_tb__DOT__uart_rx = 1U;
    vlSelf->pcore_tb__DOT__spi_miso = 1U;
    if (VL_UNLIKELY(VL_VALUEPLUSARGS_INW(1024, std::string{"imem=%s"}, 
                                         vlSelf->pcore_tb__DOT__firmware))) {
        VL_WRITEF("Loading Instruction Memory from %0s\n",
                  1024,vlSelf->pcore_tb__DOT__firmware.data());
        VL_READMEM_N(true, 32, 4194304, 0, VL_CVT_PACK_STR_NW(32, vlSelf->pcore_tb__DOT__firmware)
                     ,  &(vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_memory)
                     , 0, ~0ULL);
    }
    __Vtemp_he14adad5__0[0U] = 0x733d2564U;
    __Vtemp_he14adad5__0[1U] = 0x79636c65U;
    __Vtemp_he14adad5__0[2U] = 0x61785f63U;
    __Vtemp_he14adad5__0[3U] = 0x6dU;
    if (VL_UNLIKELY(VL_VALUEPLUSARGS_INW(1024, VL_CVT_PACK_STR_NW(4, __Vtemp_he14adad5__0), 
                                         vlSelf->pcore_tb__DOT__max_cycles))) {
        VL_WRITEF("Timeout set as %0# cycles\n\n",1024,
                  vlSelf->pcore_tb__DOT__max_cycles.data());
    }
    __Vtemp_ha9284c89__0[0U] = 0x74757265U;
    __Vtemp_ha9284c89__0[1U] = 0x69676e61U;
    __Vtemp_ha9284c89__0[2U] = 0x72652e73U;
    __Vtemp_ha9284c89__0[3U] = 0x2d70636fU;
    __Vtemp_ha9284c89__0[4U] = 0x445554U;
    vlSelf->pcore_tb__DOT__write_sig = VL_FOPEN_NN(
                                                   VL_CVT_PACK_STR_NW(5, __Vtemp_ha9284c89__0)
                                                   , 
                                                   std::string{"w"});
    ;
    if (VL_UNLIKELY((0U == vlSelf->pcore_tb__DOT__write_sig))) {
        VL_WRITEF("Error opening file for writing\n");
        VL_FINISH_MT("../bench/pcore_tb.sv", 106, "");
    }
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[1U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[2U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[3U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[4U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[5U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[6U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[7U] = 0xeU;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[8U] = 0x1dU;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[9U] = 0x7dU;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xaU] = 0x3dU;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xbU] = 0x10U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xcU] = 0x15U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xdU] = 0xfbU;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xeU] = 0x80U;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[0xfU] = 0x80U;
}

VL_ATTR_COLD void Vpcore_tb___024root___eval_final(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_final\n"); );
}

VL_ATTR_COLD void Vpcore_tb___024root___eval_triggers__stl(Vpcore_tb___024root* vlSelf);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vpcore_tb___024root___dump_triggers__stl(Vpcore_tb___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD void Vpcore_tb___024root___eval_stl(Vpcore_tb___024root* vlSelf);

VL_ATTR_COLD void Vpcore_tb___024root___eval_settle(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_settle\n"); );
    // Init
    CData/*0:0*/ __VstlContinue;
    // Body
    vlSelf->__VstlIterCount = 0U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        __VstlContinue = 0U;
        Vpcore_tb___024root___eval_triggers__stl(vlSelf);
        if (vlSelf->__VstlTriggered.any()) {
            __VstlContinue = 1U;
            if (VL_UNLIKELY((0x64U < vlSelf->__VstlIterCount))) {
#ifdef VL_DEBUG
                Vpcore_tb___024root___dump_triggers__stl(vlSelf);
#endif
                VL_FATAL_MT("../bench/pcore_tb.sv", 4, "", "Settle region did not converge.");
            }
            vlSelf->__VstlIterCount = ((IData)(1U) 
                                       + vlSelf->__VstlIterCount);
            Vpcore_tb___024root___eval_stl(vlSelf);
        }
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vpcore_tb___024root___dump_triggers__stl(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VstlTriggered.at(0U)) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if (vlSelf->__VstlTriggered.at(1U)) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.pc_next or [hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.is_jal)\n");
    }
    if (vlSelf->__VstlTriggered.at(2U)) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.amo_module.w_data)\n");
    }
}
#endif  // VL_DEBUG

extern const VlUnpacked<CData/*7:0*/, 16> Vpcore_tb__ConstPool__TABLE_h6255d787_0;
extern const VlUnpacked<CData/*4:0*/, 64> Vpcore_tb__ConstPool__TABLE_hf52547b0_0;

VL_ATTR_COLD void Vpcore_tb___024root___stl_sequent__TOP__0(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___stl_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgExtracted_hf0bcfd92__0;
    pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgExtracted_hf0bcfd92__0 = 0;
    CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en0;
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en0 = 0;
    CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en1;
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en1 = 0;
    CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en2;
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en2 = 0;
    CData/*3:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    CData/*5:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    VlWide<3>/*95:0*/ __Vtemp_h752d34e8__0;
    VlWide<3>/*95:0*/ __Vtemp_h4da639fd__0;
    VlWide<3>/*95:0*/ __Vtemp_h752d34e8__1;
    VlWide<3>/*95:0*/ __Vtemp_h5fa677c5__0;
    // Body
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_next 
        = (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff) 
            >> 2U) & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__done_ff));
    __Vtableidx1 = vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_in;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__w_segments 
        = Vpcore_tb__ConstPool__TABLE_h6255d787_0[__Vtableidx1];
    if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff 
         >= (QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__opr2_ff)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next 
            = (0x1ffffffffULL & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff 
                                 - (QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__opr2_ff))));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hd8e18672__0 
            = (((QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next)) 
                << 1U) | (QData)((IData)((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff 
                                          >> 0x1fU))));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hd8e18672__0;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hadd1da02__0 
            = (1U | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff 
                     << 1U));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hadd1da02__0;
    } else {
        __Vtemp_h752d34e8__0[0U] = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff;
        __Vtemp_h752d34e8__0[1U] = (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff);
        __Vtemp_h752d34e8__0[2U] = (IData)((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff 
                                            >> 0x20U));
        VL_SHIFTL_WWI(65,65,32, __Vtemp_h4da639fd__0, __Vtemp_h752d34e8__0, 1U);
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next 
            = (0x1ffffffffULL & (((QData)((IData)((1U 
                                                   & __Vtemp_h4da639fd__0[2U]))) 
                                  << 0x20U) | (QData)((IData)(
                                                              __Vtemp_h4da639fd__0[1U]))));
        __Vtemp_h752d34e8__1[0U] = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff;
        __Vtemp_h752d34e8__1[1U] = (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff);
        __Vtemp_h752d34e8__1[2U] = (IData)((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff 
                                            >> 0x20U));
        VL_SHIFTL_WWI(65,65,32, __Vtemp_h5fa677c5__0, __Vtemp_h752d34e8__1, 1U);
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_next 
            = __Vtemp_h5fa677c5__0[0U];
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th 
        = (7U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next = 0U;
    if (((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff) 
           >> 1U) & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff) 
                     >> 1U)) & ((7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff) 
                                       >> 3U)) > (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th 
            = (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff) 
                     >> 3U));
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next = 2U;
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next = 1U;
    }
    if ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff) 
          & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff)) 
         & ((7U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff)) 
            > (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th 
            = (7U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff));
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next = 1U;
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th 
        = (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff) 
                 >> 3U));
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next = 0U;
    if (((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff) 
           >> 1U) & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff) 
                     >> 3U)) & ((7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff) 
                                       >> 3U)) > (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th 
            = (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff) 
                     >> 3U));
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next = 2U;
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next = 1U;
    }
    if ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff) 
          & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff) 
             >> 2U)) & ((7U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff)) 
                        > (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th 
            = (7U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff));
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next = 1U;
        vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe2csr 
        = (QData)((IData)(((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_ff) 
                             << 6U) | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_ff) 
                                       << 5U)) | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_overflow_ff) 
                                                   << 4U) 
                                                  | (((IData)(vlSelf->pcore_tb__DOT__irq_soft) 
                                                      << 3U) 
                                                     | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__irq_uart) 
                                                         << 2U) 
                                                        | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__irq_spi) 
                                                            << 1U) 
                                                           | (1U 
                                                              & (((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                    & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                   >> 7U) 
                                                                  | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                      >> 6U) 
                                                                     | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                          & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                         >> 5U) 
                                                                        | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                             & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                            >> 4U) 
                                                                           | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                               >> 3U) 
                                                                              | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                                >> 2U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff)) 
                                                                                >> 1U) 
                                                                                | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff))))))))) 
                                                                 | (((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                      >> 7U) 
                                                                     | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                          & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                         >> 6U) 
                                                                        | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                             & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                            >> 5U) 
                                                                           | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                               >> 4U) 
                                                                              | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                                >> 3U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                                >> 2U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff)) 
                                                                                >> 1U) 
                                                                                | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff))))))))) 
                                                                    | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                         & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                        >> 7U) 
                                                                       | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                            & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                           >> 6U) 
                                                                          | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                               & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                              >> 5U) 
                                                                             | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                                >> 4U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                                >> 3U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                                >> 2U) 
                                                                                | ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)) 
                                                                                >> 1U) 
                                                                                | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff) 
                                                                                & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff)))))))))))))))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out0 
        = ((0xfcU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out0)) 
           | (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff) 
                    & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out1 
        = ((0xf3U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out1)) 
           | (0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff) 
                      & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out2 
        = ((0xcfU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out2)) 
           | (0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out3 
        = ((0x3fU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out3)) 
           | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out0 
        = ((0xfcU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out0)) 
           | (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff) 
                    & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out1 
        = ((0xf3U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out1)) 
           | (0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff) 
                      & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out2 
        = ((0xcfU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out2)) 
           | (0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out3 
        = ((0x3fU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out3)) 
           | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out0 
        = ((0xfcU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out0)) 
           | (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff) 
                    & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out1 
        = ((0xf3U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out1)) 
           | (0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff) 
                      & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out2 
        = ((0xcfU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out2)) 
           | (0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out3 
        = ((0x3fU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out3)) 
           | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff) 
                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff))));
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT____Vcellinp__plic_regs_module__claim_idx_i 
        = (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_ff) 
            << 2U) | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag = 0U;
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en0 
        = (0xffU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff));
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en1 
        = (0xffU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff));
    pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en2 
        = (0xffU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff));
    vlSelf->__VdfgTmp_h409023d6__0 = vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_memory
        [(0x3fffffU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff 
                       >> 2U))];
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_misaligned 
        = (IData)((0U != (3U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush 
        = (1U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                 | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_stall_ff)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req = 0U;
    if ((2U != (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                      >> 4U)))) {
        if ((3U == (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                          >> 4U)))) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req = 1U;
        }
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req = 0U;
    if ((2U == (7U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                      >> 4U)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_ff) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_next = 0U;
    } else if ((0U != (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_next = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag = 0U;
    if ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff))) {
        if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                      >> 0x10U)))) {
            if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                          >> 0xfU)))) {
                if ((0x4000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                    if ((0x2000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                        if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                      >> 0xcU)))) {
                            if ((0x800U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                              >> 0xaU)))) {
                                    if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                  >> 9U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                    >> 8U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                     >> 7U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag = 1U;
                                                    }
                                                    if (
                                                        (0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag = 1U;
                                                    }
                                                }
                                                if (
                                                    (0x40U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag = 1U;
                                                    }
                                                    if (
                                                        (0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                            if ((0x80U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                          >> 0xbU)))) {
                                if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                              >> 0xaU)))) {
                                    if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                  >> 9U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                    >> 8U)))) {
                                            if ((0x80U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag = 1U;
                                                    }
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                     >> 7U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                if ((0x400U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                    if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                  >> 9U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                    >> 8U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                     >> 7U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
        if ((0x10000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
            if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                          >> 0xfU)))) {
                if ((0x4000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                    if ((0x2000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                        if ((0x1000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                            if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                          >> 0xbU)))) {
                                if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                              >> 0xaU)))) {
                                    if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                  >> 9U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                    >> 8U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                     >> 7U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag = 1U;
                                                    }
                                                }
                                                if (
                                                    (0x40U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                      >> 0xcU)))) {
                            if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                          >> 0xbU)))) {
                                if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                              >> 0xaU)))) {
                                    if ((1U & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                  >> 9U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                    >> 8U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                     >> 7U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                         >> 6U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag = 1U;
                                                    }
                                                }
                                                if (
                                                    (0x40U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])) {
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
                                                             >> 5U)))) {
                                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ld_misalign_exc_req 
        = ((IData)(((0xa00U == (0xe00U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff)) 
                    & (0U != (3U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])))) 
           | (((3U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                             >> 9U))) | (4U == (7U 
                                                & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                                   >> 9U)))) 
              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__st_misalign_exc_req 
        = ((IData)(((0x180U == (0x180U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff)) 
                    & (0U != (3U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])))) 
           | (IData)(((0x100U == (0x180U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff)) 
                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_global_ie 
        = (((3U == (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff)) 
            & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff 
               >> 3U)) | (3U != (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_result_next 
        = ((4U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff))
            ? ((2U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff))
                ? ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff))
                    ? (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__rem_ff)
                    : ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_ff))
                        ? ((IData)(1U) + (~ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__rem_ff)))
                        : (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__rem_ff)))
                : ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff))
                    ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff
                    : ((((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_ff) 
                         ^ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_sign_ff)) 
                        & (~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff 
                              >> 0x1fU))) ? ((IData)(1U) 
                                             + (~ vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff))
                        : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff)))
            : 0U);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 0x10U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 0x11U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 0x12U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
        = ((0xfffffffeU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
           | (1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata = 0U;
    if ((2U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata 
            = ((0x10000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                ? ((0x8000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                    ? ((0x4000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                        ? ((0x2000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                            ? ((0x1000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                ? 0U : ((0x800U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                         ? 0U : ((0x400U 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                  ? 0U
                                                  : 
                                                 ((0x200U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 
                                                  ((0x100U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 0U
                                                    : 
                                                   ((0x80U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : 
                                                    ((0x40U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 
                                                     ((0x20U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 3U)
                                                      : 
                                                     ((0x20U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0x702U
                                                       : 0U))))
                                                   : 0U))))
                            : 0U) : ((0x2000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                      ? 0U : ((0x1000U 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                               ? ((0x800U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 0U
                                                   : 
                                                  ((0x400U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 0U
                                                    : 
                                                   ((0x200U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : 
                                                    ((0x100U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 0U
                                                      : 
                                                     ((0x80U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 
                                                      ((0x40U 
                                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                        ? 
                                                       ((0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff)
                                                        : 
                                                       ((0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? (IData)(
                                                                   (vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff 
                                                                    >> 0x20U))
                                                         : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff)))))))
                                               : ((0x800U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 0U
                                                   : 
                                                  ((0x400U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 0U
                                                    : 
                                                   ((0x200U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : 
                                                    ((0x100U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 0U
                                                      : 
                                                     ((0x80U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 
                                                      ((0x40U 
                                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                        ? 
                                                       ((0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff)
                                                        : 
                                                       ((0x20U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? (IData)(vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff)
                                                         : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff))))))))))
                    : ((0x4000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                        ? ((0x2000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                            ? ((0x1000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                ? ((0x800U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                    ? 0U : ((0x400U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                             ? 0U : 
                                            ((0x200U 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                              ? 0U : 
                                             ((0x100U 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                               ? 0U
                                               : ((0x80U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 0U
                                                   : 
                                                  ((0x40U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 
                                                   ((0x20U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff)
                                                    : 
                                                   ((0x20U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff)))))))
                                : ((0x800U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                    ? 0U : ((0x400U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                             ? 0U : 
                                            ((0x200U 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                              ? 0U : 
                                             ((0x100U 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                               ? 0U
                                               : ((0x80U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 0U
                                                   : 
                                                  ((0x40U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 
                                                   ((0x20U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff)
                                                    : 
                                                   ((0x20U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff))))))))
                            : 0U) : 0U)) : ((0x8000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                             ? 0U : 
                                            ((0x4000U 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                              ? ((0x2000U 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                  ? 
                                                 ((0x1000U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                   ? 0U
                                                   : 
                                                  ((0x800U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                    ? 
                                                   ((0x400U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 0U
                                                     : 
                                                    ((0x200U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 0U
                                                      : 
                                                     ((0x100U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 
                                                      ((0x80U 
                                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                        ? 
                                                       ((0x40U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? 0U
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff))
                                                        : 
                                                       ((0x40U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff)
                                                         : 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff))))))
                                                    : 
                                                   ((0x400U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                     ? 
                                                    ((0x200U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 0U
                                                      : 
                                                     ((0x100U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 
                                                      ((0x80U 
                                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                        ? 0U
                                                        : 
                                                       ((0x40U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? 0U
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff)))))
                                                     : 
                                                    ((0x200U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                      ? 0U
                                                      : 
                                                     ((0x100U 
                                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                       ? 0U
                                                       : 
                                                      ((0x80U 
                                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                        ? 
                                                       ((0x40U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff))
                                                        : 
                                                       ((0x40U 
                                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                         ? 0U
                                                         : 
                                                        ((0x20U 
                                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U])
                                                          ? 0x40001103U
                                                          : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff))))))))
                                                  : 0U)
                                              : 0U)));
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl 
        = ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl)) 
           | (0xeU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                      >> 0xbU)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[0U] 
        = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[0U]) 
           | (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                       >> 0xfU)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[1U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[1U]) 
           | ((IData)((((QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[1U])))) 
              << 5U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[2U] 
        = (((IData)((((QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[1U])))) 
            >> 0x1bU) | ((IData)(((((QData)((IData)(
                                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[1U]))) 
                                  >> 0x20U)) << 5U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data[3U] 
        = ((IData)(((((QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U])) 
                      << 0x20U) | (QData)((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[1U]))) 
                    >> 0x20U)) >> 0x1bU);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_done = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
        = (0x200U | (1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
           | (0xffffffe0U & (((- (IData)((1U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                >> 4U)))) 
                              << 0x10U) | (0xffe0U 
                                           & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                               << 0xcU) 
                                              | (0xfe0U 
                                                 & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                    >> 0x14U)))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
        = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
           | (0x1fU & ((- (IData)((1U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                         >> 4U)))) 
                       >> 0x10U)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[2U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[2U]) 
           | (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[1U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U]) 
           | (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[4U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U]) 
           | ((IData)((((QData)((IData)(((0U != (0x1fU 
                                                 & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                    >> 0x14U)))
                                          ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                         [(0x1fU & 
                                           (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                            >> 0x14U))]
                                          : 0U))) << 0x20U) 
                       | (QData)((IData)(((0U != (0x1fU 
                                                  & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                     >> 0x19U)))
                                           ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                          [(0x1fU & 
                                            (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                             >> 0x19U))]
                                           : 0U))))) 
              << 5U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[5U] 
        = (((IData)((((QData)((IData)(((0U != (0x1fU 
                                               & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                  >> 0x14U)))
                                        ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                       [(0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                  >> 0x14U))]
                                        : 0U))) << 0x20U) 
                     | (QData)((IData)(((0U != (0x1fU 
                                                & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                   >> 0x19U)))
                                         ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                        [(0x1fU & (
                                                   vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                   >> 0x19U))]
                                         : 0U))))) 
            >> 0x1bU) | ((IData)(((((QData)((IData)(
                                                    ((0U 
                                                      != 
                                                      (0x1fU 
                                                       & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                          >> 0x14U)))
                                                      ? 
                                                     vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                                     [
                                                     (0x1fU 
                                                      & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                         >> 0x14U))]
                                                      : 0U))) 
                                    << 0x20U) | (QData)((IData)(
                                                                ((0U 
                                                                  != 
                                                                  (0x1fU 
                                                                   & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                                      >> 0x19U)))
                                                                  ? 
                                                                 vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                                                 [
                                                                 (0x1fU 
                                                                  & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                                     >> 0x19U))]
                                                                  : 0U)))) 
                                  >> 0x20U)) << 5U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[6U] 
        = ((IData)(((((QData)((IData)(((0U != (0x1fU 
                                               & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                  >> 0x14U)))
                                        ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                       [(0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                  >> 0x14U))]
                                        : 0U))) << 0x20U) 
                     | (QData)((IData)(((0U != (0x1fU 
                                                & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                   >> 0x19U)))
                                         ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file
                                        [(0x1fU & (
                                                   vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                   >> 0x19U))]
                                         : 0U)))) >> 0x20U)) 
           >> 0x1bU);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
           | (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[0U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[2U] 
        = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[2U]) 
           | (0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[1U]));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
        = (0x1cU | ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                    | (1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[0U])));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 0U;
    if ((0x800U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
        if ((0x400U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0x200U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x80U | (0xffffff1fU 
                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x180000U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x100U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x80U | (0xffffff1fU 
                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x100000U | (0xffe7ffffU 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x100U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        }
                    } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x80U | (0xffffff1fU 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x80000U | (0xffe7ffffU 
                                           & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x100U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x800U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x80U | (0xffffff1fU 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x180000U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0xfffffeffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x800U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x80U | (0xffffff1fU 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x100000U | (0xffe7ffffU 
                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0xfffffeffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                    }
                } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0x800U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0x80U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0x80000U | (0xffe7ffffU 
                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0xfffffeffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                } else if ((0U == (0x7fU & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                             << 2U) 
                                            | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                               >> 0x1eU))))) {
                    if ((0U == (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                         >> 0x19U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x10U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                            = (0x16U | (0xffffffe1U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]));
                        if ((3U == (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff))) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                = (0x16U | (0xffffffe1U 
                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]));
                        }
                    } else if ((1U == (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                >> 0x19U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x10U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                            = (6U | (0xffffffe1U & 
                                     vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]));
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((8U == (0x7fU & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                             << 2U) 
                                            | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                               >> 0x1eU))))) {
                    if ((5U == (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                         >> 0x19U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x3000U | (0xffff8fffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((0x18U == (0x7fU & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                << 2U) 
                                               | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                  >> 0x1eU))))) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0x2000U | (0xffff8fffU & 
                                      vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                }
            } else if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0x40U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                           | (0xffffffe0U & (((- (IData)(
                                                         (1U 
                                                          & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                             >> 4U)))) 
                                              << 0x19U) 
                                             | ((0x1fe0000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U]) 
                                                | ((0x10000U 
                                                    & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                       >> 9U)) 
                                                   | (0xffc0U 
                                                      & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                          << 0xcU) 
                                                         | (0xfc0U 
                                                            & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                               >> 0x14U)))))))));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                        = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
                           | (0x1fU & ((- (IData)((1U 
                                                   & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                      >> 4U)))) 
                                       >> 7U)));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0xfffff3ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                        = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (8U | (0xfffffff3U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                }
            } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x40U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x800U | (0xfffff3ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0xcU | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x200U | (0xfffff1ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                    = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                       | (0xffffffe0U & (((- (IData)(
                                                     (1U 
                                                      & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                         >> 4U)))) 
                                          << 0x11U) 
                                         | ((0x10000U 
                                             & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                << 4U)) 
                                            | ((0xfc00U 
                                                & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                    << 0xcU) 
                                                   | (0xc00U 
                                                      & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                         >> 0x14U)))) 
                                               | (0x3c0U 
                                                  & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                     >> 7U)))))));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                    = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
                       | (0x1fU & ((- (IData)((1U & 
                                               (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                >> 4U)))) 
                                   >> 0xfU)));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (2U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = ((0xff1fffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                           | (((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                ? ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                    ? 4U : 6U) : ((0x20000U 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                   ? 3U
                                                   : 5U)) 
                              << 0x15U));
                } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = (0xfffffffdU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                        = ((0xff1fffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                           | (((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                ? 2U : 1U) << 0x15U));
                }
            }
        } else {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
        }
    } else if ((0x400U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
        if ((0x200U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x20U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                    = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                       | (0xfffe0000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                    = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
                       | (0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0xfffffbffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = (0xc0U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x20U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0xe00U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                if ((0x10U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((8U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                 >> 0x1fU)) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((0x40000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x40000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (3U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                    >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                 >> 0x11U)))) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x20000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (2U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        } else if ((5U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                 >> 0x11U)))) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x40000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (2U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        }
                    } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                             >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                 >> 0x11U)))) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xc0000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (2U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        } else if ((5U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                 >> 0x11U)))) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (3U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        }
                    } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                >> 0x1fU)) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = ((0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                                   | ((IData)(((0x20000U 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                ? 4ULL
                                                : 5ULL)) 
                                      << 0x1dU));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = ((0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                                   | (((IData)(((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 4ULL
                                                 : 5ULL)) 
                                       >> 3U) | ((IData)(
                                                         (((0x20000U 
                                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                            ? 4ULL
                                                            : 5ULL) 
                                                          >> 0x20U)) 
                                                 << 0x1dU)));
                        } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                                = (0xa0U | (0xfU & 
                                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xc0000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]);
                        }
                    } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                            = (0x20U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                    }
                } else if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                             >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x80000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (3U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        }
                    } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                >> 0x1fU)) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((2U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                             >> 0x11U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x20000000U | (0x1fffffffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                            = (0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]);
                    } else if ((4U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                             >> 0x11U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x40000000U | (0x1fffffffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                            = (0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]);
                    } else if ((6U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                             >> 0x11U)))) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x60000000U | (0x1fffffffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                            = (0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]);
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                         >> 0x1fU)) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = ((0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                                   | ((IData)(((0x40000U 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                ? (
                                                   (0x20000U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                    ? 0xbULL
                                                    : 0xaULL)
                                                : (
                                                   (0x20000U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                    ? 0xdULL
                                                    : 0xcULL))) 
                                      << 0x1dU));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = ((0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                                   | (((IData)(((0x40000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 
                                                ((0x20000U 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                  ? 0xbULL
                                                  : 0xaULL)
                                                 : 
                                                ((0x20000U 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                  ? 0xdULL
                                                  : 0xcULL))) 
                                       >> 3U) | ((IData)(
                                                         (((0x40000U 
                                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                            ? 
                                                           ((0x20000U 
                                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                             ? 0xbULL
                                                             : 0xaULL)
                                                            : 
                                                           ((0x20000U 
                                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                             ? 0xdULL
                                                             : 0xcULL)) 
                                                          >> 0x20U)) 
                                                 << 0x1dU)));
                        } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = ((0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                                   | ((IData)(((0x20000U 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                ? 0x1fULL
                                                : 0x20ULL)) 
                                      << 0x1dU));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = ((0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                                   | (((IData)(((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 0x1fULL
                                                 : 0x20ULL)) 
                                       >> 3U) | ((IData)(
                                                         (((0x20000U 
                                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                            ? 0x1fULL
                                                            : 0x20ULL) 
                                                          >> 0x20U)) 
                                                 << 0x1dU)));
                        } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xc0000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (3U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        }
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                            = (2U | (0xc0000000U & 
                                     vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                    }
                } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                            >> 0x1fU)) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = (0xa0U | (0xffffff1fU 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                            = ((0x3fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                               | (((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                    ? ((0x20000U & 
                                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                        ? 7U : 6U) : 
                                   ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                     ? 5U : 4U)) << 0x1eU));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                            = ((0xfeU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]) 
                               | (0xffU & (((0x40000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                             ? ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 7U
                                                 : 6U)
                                             : ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 5U
                                                 : 4U)) 
                                           >> 2U)));
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                            = ((0xf1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]) 
                               | (0xffU & (((0x40000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                             ? ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 5U
                                                 : 6U)
                                             : ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 7U
                                                 : 4U)) 
                                           << 1U)));
                    }
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                        = ((0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]) 
                           | (0xffU & (((0x80000U & 
                                         vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                         ? ((0x40000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                             ? ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 3U
                                                 : 4U)
                                             : ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 9U
                                                 : 5U))
                                         : ((0x40000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                             ? ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 7U
                                                 : 6U)
                                             : ((0x20000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 8U
                                                 : 1U))) 
                                       << 4U)));
                }
            }
        } else if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x60U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0xc00U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x17000000U | (0xe0ffffffU & 
                                      vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = (0xb0U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                if ((2U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                  >> 0x11U)))) {
                    if ((0x10U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((8U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                                } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                                } else {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                        = (0x58000U 
                                           | (0xfff87fffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                }
                            } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x50000U | (0xfff87fffU 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            }
                        } else if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x48000U | (0xfff87fffU 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            }
                        } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x40000U | (0xfff87fffU 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        }
                    } else if ((8U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x30000U | (0xfff87fffU 
                                                   & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            }
                        } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x38000U | (0xfff87fffU 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        }
                    } else if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x28000U | (0xfff87fffU 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        }
                    } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x10000U | (0xfff87fffU 
                                               & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0x8000U | (0xfff87fffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            if ((0U != (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                 >> 0x19U)))) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            }
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xfcffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
                        }
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            = ((0xfff87fffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                               | (((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])
                                    ? 3U : 4U) << 0xfU));
                    }
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                }
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            }
        } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
        } else {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (0x800U | (0xfffff3ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                   | (0xffffffe0U & (((- (IData)((1U 
                                                  & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                     >> 4U)))) 
                                      << 0x10U) | (
                                                   (0xfc00U 
                                                    & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                        << 0xcU) 
                                                       | (0xc00U 
                                                          & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                             >> 0x14U)))) 
                                                   | (0x3e0U 
                                                      & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                         >> 7U))))));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
                   | (0x1fU & ((- (IData)((1U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U] 
                                                 >> 4U)))) 
                               >> 0x10U)));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
            if ((0U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                              >> 0x11U)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x1000000U | (0xfcffffffU & 
                                     vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            } else if ((1U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                     >> 0x11U)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x2000000U | (0xfcffffffU & 
                                     vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            } else if ((2U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                     >> 0x11U)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x3000000U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            }
        }
    } else if ((0x200U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
        if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
        } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (0x20U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                   | (0xfffe0000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                = ((0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]) 
                   | (0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (0xfffff3ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
        } else {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (0x20U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (0x800U | (0xfffff1ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
            if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                        = ((0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]) 
                           | (0xffU & (((0x20000U & 
                                         vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                         ? 3U : 4U) 
                                       << 4U)));
                } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    if ((0x10U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((8U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                                if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                     >> 0x1fU)) {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                                } else if ((0x40000000U 
                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                                } else {
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                        = (0xa0000000U 
                                           | (0x1fffffffU 
                                              & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                        = (2U | (0xc0000000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                                }
                            } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                        >> 0x1fU)) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((0x40000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                    = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                       | (0x3e0U & 
                                          (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                           >> 0x14U)));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                    = (0xffffffe0U 
                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x60000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (2U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                 >> 0x1fU)) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((0x40000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                    = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                       | (0x3e0U & 
                                          (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                           >> 0x14U)));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                    = (0xffffffe0U 
                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x20000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (3U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                    >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                   | (0x3e0U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                >> 0x14U)));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                                = (0xa0U | (0xfU & 
                                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                        }
                    } else if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                 >> 0x1fU)) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((0x40000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x80000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (2U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        }
                    } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                >> 0x1fU)) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                            = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                               | (0x3e0U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                            >> 0x14U)));
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                            = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                            = (0x90U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                    }
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                        = (0x50U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                }
            } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = ((0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]) 
                       | (0xffU & (((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                     ? 7U : 6U) << 4U)));
            } else if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                if ((0x10U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((8U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                            if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                 >> 0x1fU)) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else if ((0x40000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                    = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                       | (0x3e0U & 
                                          (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                           >> 0x14U)));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                    = (0xffffffe0U 
                                       & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x60000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (3U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                    >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x20000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x10000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x8000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            if ((0x4000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = ((0x1fffffffU 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                                       | ((IData)((
                                                   (0x2000000U 
                                                    & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                    ? 0xfULL
                                                    : 0xeULL)) 
                                          << 0x1dU));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = ((0xc0000000U 
                                        & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                                       | (((IData)(
                                                   ((0x2000000U 
                                                     & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                     ? 0xfULL
                                                     : 0xeULL)) 
                                           >> 3U) | 
                                          ((IData)(
                                                   (((0x2000000U 
                                                      & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                      ? 0xfULL
                                                      : 0xeULL) 
                                                    >> 0x20U)) 
                                           << 0x1dU)));
                            }
                        } else if ((0x4000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            if ((0x2000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                            } else {
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                    = (0x20000000U 
                                       | (0x1fffffffU 
                                          & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    = (1U | (0xc0000000U 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                            }
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = ((0x1fffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                                   | ((IData)(((0x2000000U 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                ? 8ULL
                                                : 7ULL)) 
                                      << 0x1dU));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = ((0xc0000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]) 
                                   | (((IData)(((0x2000000U 
                                                 & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                 ? 8ULL
                                                 : 7ULL)) 
                                       >> 3U) | ((IData)(
                                                         (((0x2000000U 
                                                            & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                                                            ? 8ULL
                                                            : 7ULL) 
                                                          >> 0x20U)) 
                                                 << 0x1dU)));
                        }
                    } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                             >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                   | (0x3e0U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                >> 0x14U)));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xe0000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (2U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        }
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((4U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                        if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                             >> 0x1fU)) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                        } else {
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                                = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                                   | (0x3e0U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                                >> 0x14U)));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                                = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                = (0xa0000000U | (0x1fffffffU 
                                                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
                            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                = (3U | (0xc0000000U 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U]));
                        }
                    } else {
                        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                    }
                } else if ((2U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[3U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                            >> 0x1fU)) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else if ((0x40000000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
                } else {
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
                        = ((0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
                           | (0x3e0U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                        >> 0x14U)));
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U] 
                        = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[1U]);
                    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                        = (0x80U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
                }
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                    = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
            }
        }
    } else if ((0x100U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
        if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                              >> 0x11U)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                    = (0x260U | (0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[4U] 
                    = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[4U]);
            } else if ((1U == (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U] 
                                     >> 0x11U)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                    = (0x260U | (0x1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U]));
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[4U] 
                    = (0xffffffe0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[4U]);
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            }
        } else {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
        }
    } else if ((0x80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
    } else {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
            = (0x60U | (0xffffff1fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
            = (0x800U | (0xfffff3ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
            = (0x10U | (0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U]));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
            = (8U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
        if ((0x80000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = ((0xe3ffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                       | (((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                            ? 4U : 2U) << 0x1aU));
            }
        } else if ((0x40000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
            if ((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = 1U;
            } else {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                    = (0x14000000U | (0xe3ffffffU & 
                                      vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
            }
        } else {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                = ((0xe3ffffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]) 
                   | (((0x20000U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[2U])
                        ? 3U : 1U) << 0x1aU));
        }
    }
    if (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr) 
         | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff) 
            >> 1U))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
            = (0xfffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]);
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U] 
            = ((0xffffffe1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[0U]) 
               | (((2U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff))
                    ? (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff[0U] 
                               >> 1U)) : 2U) << 1U));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
            = (0x10U | (0xffffff01U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U]));
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus[1U] 
        = ((0xfU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus[1U]) 
           | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U] 
              << 4U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus[2U] 
        = (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U] 
           >> 0x1cU);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req = 0U;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = 0U;
    if ((4U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state))) {
        if ((1U & (~ ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state)))) {
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = 1U;
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_done = 1U;
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req = 0U;
                vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = 0U;
            }
        }
    } else if ((2U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req 
            = (1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = 0U;
    } else if ((1U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = 1U;
    } else if ((0U != (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                               >> 3U)))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req = 0U;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioA_io 
        = (((3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out0) 
                   & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff))) 
            | ((0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out1) 
                        & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff))) 
               | ((0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out2) 
                            & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff))) 
                  | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out3) 
                              & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff)))))) 
           & (IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en0));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioB_io 
        = (((3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out0) 
                   & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff))) 
            | ((0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out1) 
                        & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff))) 
               | ((0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out2) 
                            & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff))) 
                  | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out3) 
                              & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff)))))) 
           & (IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en1));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_io__en0 = 
        (((IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en0) 
          << 0x10U) | (((IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en1) 
                        << 8U) | (IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en2)));
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioC_io 
        = (((3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out0) 
                   & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff))) 
            | ((0xcU & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out1) 
                        & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff))) 
               | ((0x30U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out2) 
                            & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff))) 
                  | (0xc0U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out3) 
                              & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff)))))) 
           & (IData)(pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_io__en2));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code = 0xeU;
    if ((8U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code 
            = (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                       >> 1U));
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ld_misalign_exc_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code = 4U;
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__st_misalign_exc_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code = 6U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h6f1eb695__0 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ld_misalign_exc_req) 
           | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__st_misalign_exc_req));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h8a01cdb0__0 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req) 
           | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_req) 
              | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_req)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata 
        = ((1U == (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                         >> 7U))) ? ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[1U] 
                                      << 0x1bU) | (
                                                   vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                                                   >> 5U))
            : ((2U == (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                             >> 7U))) ? (((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[1U] 
                                           << 0x1bU) 
                                          | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                                             >> 5U)) 
                                         | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata)
                : ((3U == (3U & ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                                 >> 7U))) ? ((~ ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[1U] 
                                                  << 0x1bU) 
                                                 | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                                                    >> 5U))) 
                                             & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata)
                    : 0U)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl 
        = ((0xeU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl)) 
           | (1U & ((0U != (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                    >> 3U))) ? (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req)
                     : (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                        >> 2U))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT____VdfgExtracted_hc559d527__1 
        = ((4U == (7U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                          << 2U) | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    >> 0x1eU)))) | 
           (6U == (7U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[2U] 
                          << 2U) | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U] 
                                    >> 0x1eU)))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl 
        = ((3U & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl)) 
           | ((0x180U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                         >> 0xcU)) | ((0x70U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                                >> 8U)) 
                                      | ((8U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                                >> 1U)) 
                                         | (4U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                                  << 2U))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgTmp_h267a80af__0 
        = ((0x1fULL == (0x1ffffffffULL & (((QData)((IData)(
                                                           vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U])) 
                                           << 3U) | 
                                          ((QData)((IData)(
                                                           vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U])) 
                                           >> 0x1dU)))) 
           | (0x20ULL == (0x1ffffffffULL & (((QData)((IData)(
                                                             vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[1U])) 
                                             << 3U) 
                                            | ((QData)((IData)(
                                                               vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U])) 
                                               >> 0x1dU)))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl 
        = ((0x1fcU & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl)) 
           | ((1U == (3U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                            >> 0x13U))) ? (1U | ((IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                                                              >> 0xcU)))) 
                                                 << 1U))
               : (((2U == (3U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                 >> 0x13U))) | (3U 
                                                == 
                                                (3U 
                                                 & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl[0U] 
                                                    >> 0x13U))))
                   ? (2U | (0U != (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                                            >> 0x14U))))
                   : 0U)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs1_hazard 
        = (((0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                      >> 0x14U)) == (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                              >> 0xfU))) 
           & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
               >> 2U) & (0U != (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                                         >> 0x14U)))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs2_hazard 
        = (((0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                      >> 0x19U)) == (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                              >> 0xfU))) 
           & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
               >> 2U) & (0U != (0x1fU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data[3U] 
                                         >> 0x19U)))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req 
        = ((0U != (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                           >> 3U))) ? (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req)
            : (0U != (7U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                            >> 9U))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req 
        = (1U & (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                  >> 3U) | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h6f1eb695__0)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req 
        = (1U & (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                  >> 2U) | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h8a01cdb0__0)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next 
            = (0x70888U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next 
            = ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata)
                ? (0xffffffc1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata)
                : (0xfffffffdU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata));
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_next 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
            : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc 
        = (1U & (~ vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_next 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
            : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc)
                ? ((IData)(1U) + vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff)
                : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
        = ((0xfffff7ffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next) 
           | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq0_ff) 
              << 0xbU));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
        = ((0xffffff7fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next) 
           | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__timer_irq_ff) 
              << 7U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
        = ((0xfff8ffffU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next) 
           | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_ff) 
               << 0x12U) | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_ff) 
                             << 0x11U) | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_ff) 
                                          << 0x10U))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
        = (0xfffffff7U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next);
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
            = ((0x70888U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata) 
               | (0xfff8f777U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff));
    }
    vlSelf->__VdfgTmp_h240225d2__0 = (IData)(((0U != 
                                               (0x78U 
                                                & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff)) 
                                              | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus[0U] 
        = ((0xfffffff0U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus[0U]) 
           | ((0xcU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                       >> 5U)) | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req) 
                                   << 1U) | ((0U != 
                                              (0xfU 
                                               & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                                  >> 3U)))
                                              ? (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req)
                                              : (0U 
                                                 != 
                                                 (3U 
                                                  & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff 
                                                     >> 7U)))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ecall 
        = (1U & (~ (IData)((0x10U == (0x18U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U])))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ebreak 
        = (3U != (0xfU & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[0U] 
                          >> 1U)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc 
        = (1U & ((~ (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff 
                     >> 2U)) & (~ ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush) 
                                   | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req) 
                                       & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ecall)) 
                                      & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ebreak))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_next 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
            : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc)
                ? ((IData)(1U) + vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff)
                : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req) 
           & (3U == (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req) 
           & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_global_ie));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_inc 
        = ((0xffffffffU == vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff) 
           & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_next 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
            : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_inc)
                ? ((IData)(1U) + vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff)
                : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 0xbU));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 3U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req 
        = (1U & ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next 
                  & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff) 
                 >> 7U));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_csr_req 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h240225d2__0) 
                 | ((0U != (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff)) 
                    | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff) 
                       >> 1U))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_inc 
        = ((0xffffffffU == vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff) 
           & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_next 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
            : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_inc)
                ? ((IData)(1U) + vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff)
                : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
        = (0x1888U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
        = (0x1800U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next);
    if (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req) 
         | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
            = (0xfffffff7U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next);
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
            = ((0xffffff7fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next) 
               | (0x80U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff 
                           << 4U)));
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
            = ((0xfffffff7U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next) 
               | (8U & (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff 
                        >> 4U)));
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
            = (0x80U | vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next);
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next 
            = (0x1888U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata);
    }
    pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgExtracted_hf0bcfd92__0 
        = (1U & ((~ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req)) 
                 & (~ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req))));
    __Vtableidx2 = (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_req) 
                     << 5U) | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_req) 
                                << 4U) | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req) 
                                           << 3U) | 
                                          (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req) 
                                            << 2U) 
                                           | (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req) 
                                               << 1U) 
                                              | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code 
        = Vpcore_tb__ConstPool__TABLE_hf52547b0_0[__Vtableidx2];
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req_sync 
        = (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req) 
            | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req) 
               | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req) 
                  | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h8a01cdb0__0)))) 
           & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_global_ie));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode = 3U;
    if (pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgExtracted_hf0bcfd92__0) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode 
            = ((3U == (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff))
                ? 3U : 0U);
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req;
    } else {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req = 0U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code;
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next 
            = (0x80000000U | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code));
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next 
            = (0x8000000fU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_ff;
    if (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req) 
         | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req_sync))) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next = 0U;
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next = 1U;
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req) 
           | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req) 
              | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req)));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next 
        = ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[3U] 
            << 0x1bU) | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[2U] 
                         >> 5U));
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff;
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc;
    } else {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc 
            = ((1U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff)
                ? ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req)
                    ? (0xfffffffcU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff)
                    : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req)
                        ? ((0xffffff80U & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff) 
                           | ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code) 
                              << 2U)) : (0xfffffffcU 
                                         & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff)))
                : (0xfffffffcU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff));
        if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next 
                = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_ff;
        } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req) {
            vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next 
                = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[1U];
        }
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h41bfb133__0 
        = ((~ (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0)) 
           & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next 
        = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff;
    if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next;
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next 
            = vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next;
    } else if (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next 
            = (0xfffffffcU & vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_next 
        = (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req) 
            & (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h6f1eb695__0))
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U]
            : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_ileg_inst_exc_req)
                ? ((vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[2U] 
                    << 0x1bU) | (vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff[1U] 
                                 >> 5U)) : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_lsu_pf_exc_req)
                                             ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff[2U]
                                             : ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_i_pf_exc_req)
                                                 ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next
                                                 : 
                                                (((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_break_exc_req) 
                                                  | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req))
                                                  ? 0U
                                                  : 
                                                 ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag)
                                                   ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata
                                                   : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff))))));
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT____VdfgExtracted_h307746f8__0 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0)
            ? vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc
            : vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_flush 
        = ((IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0) 
           | (IData)(vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h41bfb133__0));
}

void Vpcore_tb___024root___act_sequent__TOP__0(Vpcore_tb___024root* vlSelf);
void Vpcore_tb___024root___act_comb__TOP__0(Vpcore_tb___024root* vlSelf);

VL_ATTR_COLD void Vpcore_tb___024root___eval_stl(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___eval_stl\n"); );
    // Body
    if (vlSelf->__VstlTriggered.at(0U)) {
        Vpcore_tb___024root___stl_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U))) {
        Vpcore_tb___024root___act_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if (((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U)) 
         | vlSelf->__VstlTriggered.at(2U))) {
        Vpcore_tb___024root___act_comb__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vpcore_tb___024root___dump_triggers__act(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VactTriggered.at(0U)) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.pc_next or [hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.is_jal)\n");
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.amo_module.w_data)\n");
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @(posedge clk)\n");
    }
    if (vlSelf->__VactTriggered.at(3U)) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @(negedge clk)\n");
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @(posedge clk or negedge reset)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vpcore_tb___024root___dump_triggers__nba(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VnbaTriggered.at(0U)) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.pc_next or [hybrid] pcore_tb.dut.pipeline_top_module.fetch_module.is_jal)\n");
    }
    if (vlSelf->__VnbaTriggered.at(1U)) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] pcore_tb.dut.pipeline_top_module.amo_module.w_data)\n");
    }
    if (vlSelf->__VnbaTriggered.at(2U)) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @(posedge clk)\n");
    }
    if (vlSelf->__VnbaTriggered.at(3U)) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @(negedge clk)\n");
    }
    if (vlSelf->__VnbaTriggered.at(4U)) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @(posedge clk or negedge reset)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vpcore_tb___024root___ctor_var_reset(Vpcore_tb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpcore_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpcore_tb___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = 0;
    vlSelf->reset = 0;
    vlSelf->pcore_tb__DOT__irq_ext = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__irq_soft = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__uart_rx = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__uart_tx = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__spi_clk = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__spi_cs = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__spi_mosi = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__spi_miso = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(1024, vlSelf->pcore_tb__DOT__firmware);
    VL_RAND_RESET_W(1024, vlSelf->pcore_tb__DOT__max_cycles);
    VL_RAND_RESET_W(1024, vlSelf->pcore_tb__DOT__main_time);
    vlSelf->pcore_tb__DOT__gp_switch_i = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__gp_led_o = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__r_sg = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__r_an = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(1024, vlSelf->pcore_tb__DOT__signature_file);
    vlSelf->pcore_tb__DOT__write_sig = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__bmem_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__lsu_flush = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__store_busy = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__irq_uart = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__irq_spi = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__uart2dbus = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__spi2dbus = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio2dbus = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__w_sg = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__w_an = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_io__en0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_val = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_cnt = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_in = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_digit = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_init = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__w_segments = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(101, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_next);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_next = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(72, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_ctrl_next);
    VL_RAND_RESET_W(197, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_data_next);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_next = VL_RAND_RESET_I(20);
    VL_RAND_RESET_W(96, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_next);
    VL_RAND_RESET_W(113, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_next);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_next = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(101, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_data_next);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_next = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr2wrb_data_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__div2wrb_next = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(101, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(96, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff = VL_RAND_RESET_I(20);
    VL_RAND_RESET_W(113, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff = VL_RAND_RESET_I(9);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT____Vcellinp__divide_module__fwd2div_flush_i = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(101, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__if2id_data);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_next = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_ff = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__irq_req_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__irq_req_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_misaligned = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT____VdfgExtracted_h307746f8__0 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(72, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl);
    VL_RAND_RESET_W(197, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl = VL_RAND_RESET_I(9);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs1_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs2_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_adder_output = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_1 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_2 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_result = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_operand_2 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_output = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_b_result = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_en = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_result = VL_RAND_RESET_I(6);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_1_rev = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_2_rev = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_operand_1 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_operand_2 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_result = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmulr_result = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__mul_output = VL_RAND_RESET_Q(64);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgExtracted_h0362d37b__0 = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgTmp_h267a80af__0 = 0;
    VL_RAND_RESET_W(101, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(68, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__dbus2lsu = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(96, vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_data);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_ctrl = VL_RAND_RESET_I(7);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2fwd = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_word = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_hword = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_byte = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rd_exc_code = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wr_exc_code = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req_sync = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe2csr = VL_RAND_RESET_Q(39);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code = VL_RAND_RESET_I(5);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__seip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__stip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ssip_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__timer_irq_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq0_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq1_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_global_ie = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_lsu_pf_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_ileg_inst_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_i_pf_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_break_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ld_misalign_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__st_misalign_exc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_inc = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_inc = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ebreak = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ecall = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h6f1eb695__0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h8a01cdb0__0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__writeback_module__DOT__wrb_rd_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs1_hazard = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs2_hazard = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_use_hazard = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_csr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__if_id_exe_stall = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_stall = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_flush = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_stall_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__id_exe_flush = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__exe_new_pc_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2if = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2exe = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2ptop = VL_RAND_RESET_I(9);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h41bfb133__0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_next = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_sign_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_sign_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_result_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__div = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__rem = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__div_valid = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT____VdfgExtracted_hc559d527__1 = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__busy_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__done_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__opr2_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_next = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__rem_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__counter = VL_RAND_RESET_I(5);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hd8e18672__0 = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hadd1da02__0 = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_data_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_addr_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_operand_a = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_operand_a_ff = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_result = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_done = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__a_slt_b = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__a_uslt_b = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__sc_pass = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_reserve_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_save = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state_next = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(70, vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus2peri);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dmem_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__uart_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__clint_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__plic_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__spi_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioA_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioB_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioC_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpsw_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpled_sel = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__r_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__w_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff = VL_RAND_RESET_Q(64);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_next = VL_RAND_RESET_Q(64);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_ff = VL_RAND_RESET_Q(64);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_next = VL_RAND_RESET_Q(64);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_lo_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_hi_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_lo_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_hi_wr_flag = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_overflow_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__clint_module__DOT__clint2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT____Vcellinp__plic_regs_module__claim_idx_i = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_next = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_next = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_pending = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_active = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_src_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__claim = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__complete = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__regs2gateway = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__claim_req = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_req = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_idx = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_rd_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_wr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_th_reg_wr_flag = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_reg_wr_flag = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__ie_reg_wr_flag = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff = VL_RAND_RESET_I(6);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_next = VL_RAND_RESET_I(6);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff = VL_RAND_RESET_I(6);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_next = VL_RAND_RESET_I(6);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_next = VL_RAND_RESET_I(4);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__0 = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__1 = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__0 = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__1 = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th = VL_RAND_RESET_I(3);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_ff = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_ff = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__c_state = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__n_state = VL_RAND_RESET_I(2);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__load_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__store_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_read = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_modify = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_write = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__write_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4194304; ++__Vi0) {
        vlSelf->pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_memory[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioA_io = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioB_io = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioC_io = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(70, vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusA2gpio);
    VL_RAND_RESET_W(70, vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusB2gpio);
    VL_RAND_RESET_W(70, vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusC2gpio);
    VL_RAND_RESET_W(70, vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusSP2gpio);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_pin_en = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_data = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_dir = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_ie = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_int_lvl = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_int_lvl_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_int_lvl_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_rd_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_wr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out1 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out2 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out3 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_pin_en = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_data = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_dir = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_ie = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_int_lvl = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_int_lvl_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_int_lvl_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_rd_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_wr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out1 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out2 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out3 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_pin_en = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_data = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_dir = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_ie = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_int_lvl = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_int_lvl_ff = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_int_lvl_next = VL_RAND_RESET_I(8);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_rd_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_wr_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out0 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out1 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out2 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out3 = 0;
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__gpled_sel_data = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_sw_data_ff = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_led_data_ff = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_led_data_next = VL_RAND_RESET_I(16);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__gpio2dbus_ff = VL_RAND_RESET_Q(33);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_r_data = VL_RAND_RESET_I(32);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_rd_req = VL_RAND_RESET_I(1);
    vlSelf->pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_wr_req = VL_RAND_RESET_I(1);
    vlSelf->__VdfgTmp_h409023d6__0 = 0;
    vlSelf->__VdfgTmp_hb736675d__0 = 0;
    vlSelf->__VdfgTmp_h240225d2__0 = 0;
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next = VL_RAND_RESET_I(32);
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data = VL_RAND_RESET_I(32);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigrprev__TOP__clk = 0;
    vlSelf->__Vtrigrprev__TOP__reset = 0;
    vlSelf->__VactDidInit = 0;
    for (int __Vi0 = 0; __Vi0 < 13; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
