Preston Briggs , Keith D. Cooper , Linda Torczon, Improvements to graph coloring register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.3, p.428-455, May 1994[doi>10.1145/177492.177575]
G. J. Chaitin, Register allocation & spilling via graph coloring, Proceedings of the 1982 SIGPLAN symposium on Compiler construction, p.98-105, June 23-25, 1982, Boston, Massachusetts, USA[doi>10.1145/800230.806984]
F. C. Chow, Minimizing register usage penalty at procedure calls, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.85-94, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.53999]
Frederick Chow , John Hennessy, Register allocation by priority-based coloring, Proceedings of the 1984 SIGPLAN symposium on Compiler construction, p.222-232, June 17-22, 1984, Montreal, Canada[doi>10.1145/502874.502896]
Alban Douillet , José Nelson Amaral , Guang R. Gao, Fine-grain stacked register allocation for the itanium architecture, Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing, p.344-361, July 25-27, 2002, College Park, MD[doi>10.1007/11596110_23]
Gerolf Hoflehner , Knud Kirkegaard , Rod Skinner , Daniel Lavery , Yong-fong Lee , Wei Li, Compiler Optimizations for Transaction Processing Workloads on Itanium® Linux Systems, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.294-303, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.11]
Intel Corporation 2002. Intel Itanium Architecture Software Developer's Manual. Intel Corporation, Santa Clara, CA.
Intel Corporation and Chinese Academy of Sciences 2002. Open Research Compiler for Itanium Processor Family (ORC version 2.1). Intel Corporation and Chinese Academy of Sciences, http://ipf-orc.sourceforge.net.
Steven M. Kurlander , Charles N. Fischer, Minimum cost interprocedural register allocation, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.230-241, January 21-24, 1996, St. Petersburg Beach, Florida, USA[doi>10.1145/237721.237780]
Guei-Yuan Lueh , Thomas Gross, Call-cost directed register allocation, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.296-307, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258942]
Alex Settle , Daniel A. Connors , Gerolf Hoflehner , Dan Lavery, Optimization for the Intel® Itanium® architecture register stack, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Peter A. Steenkiste , John L. Hennessy, A simple interprocedural register allocation algorithm and its effectiveness for LISP, ACM Transactions on Programming Languages and Systems (TOPLAS), v.11 n.1, p.1-32, Jan. 1989[doi>10.1145/59287.59289]
David W. Wall, Global register allocation at link time, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.264-275, June 25-27, 1986, Palo Alto, California, USA[doi>10.1145/12276.13338]
CORPORATE SPARC International, Inc., The SPARC architecture manual (version 9), Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
R. David Weldon , Steven S. Chang , Hong Wang , Gerolf Hoflehner , Perry H. Wang , Dan Lavery , John P. Shen, Quantitative Evaluation of the Register Stack Engine and Optimizations for Future Itanium Processors, Proceedings of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, p.57, February 03-03, 2002
Liu Yang , Sun Chan , G. R. Gao , Roy Ju , Guei-Yuan Lueh , Zhaoqing Zhang, Inter-procedural stacked register allocation for itanium® like architecture, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782844]
