ret	,	V_6
ARRAY_SIZE	,	F_5
lookups	,	V_8
parent	,	V_2
pll_recalc	,	F_1
clk_register	,	F_6
clk	,	V_1
MSTP_NR	,	V_13
PLL_RATE	,	V_4
k	,	V_5
mstp_clks	,	V_12
peripheral1_recalc	,	F_3
DIV4_NR	,	V_10
peripheral0_recalc	,	F_2
div4_table	,	V_11
arch_clk_init	,	F_4
rate	,	V_3
main_clks	,	V_7
sh_clk_div4_register	,	F_8
div4_clks	,	V_9
__init	,	T_1
clkdev_add_table	,	F_7
sh_clk_mstp_register	,	F_9
