[
  { "topic": "1.1 Verilog Design & Synthesis of Digital Subsystems", "files": [] },
  { "topic": "1.2 State Machines & Registers", "files": [] },
  { "topic": "2.1 Data Types & Structures in SystemVerilog", "files": [] },
  { "topic": "2.2 Classes, Inheritance & Interfaces", "files": [] },
  { "topic": "3.1 Program Blocks & Test Benches", "files": [] },
  { "topic": "3.2 Randomization & Constraints", "files": [] },
  { "topic": "4.1 Coverage Concepts", "files": [] },
  { "topic": "4.2 Assertions in SystemVerilog", "files": [] },
  { "topic": "5.1 UVM Overview & Environment", "files": [] }
]
