{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 03:27:49 2013 " "Info: Processing started: Sun May 05 03:27:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[0\] " "Info: Assuming node \"REG_NUM\[0\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE " "Info: Assuming node \"WRITE\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 712 432 600 728 "WRITE" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[1\] " "Info: Assuming node \"REG_NUM\[1\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[2\] " "Info: Assuming node \"REG_NUM\[2\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[3\] " "Info: Assuming node \"REG_NUM\[3\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1168 984 1048 1216 "inst28" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 784 976 1040 832 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[0\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE " "Info: No valid register-to-register data paths exist for clock \"WRITE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[1\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[2\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[3\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\] DATA\[4\] CLK 2.167 ns register " "Info: tsu for register \"lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"DATA\[4\]\", clock pin = \"CLK\") is 2.167 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.132 ns + Longest pin register " "Info: + Longest pin to register delay is 6.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[4\] 1 PIN PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; PIN Node = 'DATA\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns DATA~3 2 COMB IOC_X40_Y10_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = IOC_X40_Y10_N3; Fanout = 4; COMB Node = 'DATA~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { DATA[4] DATA~3 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.747 ns) + CELL(0.366 ns) 5.977 ns lpm_bustri_8:inst20\|lpm_bustri:lpm_bustri_component\|din\[4\]~3 3 COMB LCCOMB_X27_Y20_N22 1 " "Info: 3: + IC(4.747 ns) + CELL(0.366 ns) = 5.977 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 1; COMB Node = 'lpm_bustri_8:inst20\|lpm_bustri:lpm_bustri_component\|din\[4\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.113 ns" { DATA~3 lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.132 ns lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X27_Y20_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.132 ns; Loc. = LCFF_X27_Y20_N23; Fanout = 1; REG Node = 'lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 22.59 % ) " "Info: Total cell delay = 1.385 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.747 ns ( 77.41 % ) " "Info: Total interconnect delay = 4.747 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { DATA[4] DATA~3 lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.132 ns" { DATA[4] {} DATA~3 {} lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.747ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.055 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_A8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.053 ns) 1.744 ns inst27 2 COMB LCCOMB_X26_Y26_N14 1 " "Info: 2: + IC(0.834 ns) + CELL(0.053 ns) = 1.744 ns; Loc. = LCCOMB_X26_Y26_N14; Fanout = 1; COMB Node = 'inst27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { CLK inst27 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.000 ns) 2.788 ns inst27~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.044 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst27~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { inst27 inst27~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 4.055 ns lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X27_Y20_N23 1 " "Info: 4: + IC(0.649 ns) + CELL(0.618 ns) = 4.055 ns; Loc. = LCFF_X27_Y20_N23; Fanout = 1; REG Node = 'lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 37.68 % ) " "Info: Total cell delay = 1.528 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.527 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { CLK inst27 inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { CLK {} CLK~combout {} inst27 {} inst27~clkctrl {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.834ns 1.044ns 0.649ns } { 0.000ns 0.857ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { DATA[4] DATA~3 lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.132 ns" { DATA[4] {} DATA~3 {} lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]~3 {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.747ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.155ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { CLK inst27 inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { CLK {} CLK~combout {} inst27 {} inst27~clkctrl {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.834ns 1.044ns 0.649ns } { 0.000ns 0.857ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA\[4\] lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\] 11.542 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA\[4\]\" through register \"lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is 11.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.341 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_A8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.228 ns) 1.962 ns inst26 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(0.877 ns) + CELL(0.228 ns) = 1.962 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { CLK inst26 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.000 ns) 4.052 ns inst26~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(2.090 ns) + CELL(0.000 ns) = 4.052 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 5.341 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X29_Y18_N31 2 " "Info: 4: + IC(0.671 ns) + CELL(0.618 ns) = 5.341 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 2; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 31.89 % ) " "Info: Total cell delay = 1.703 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 68.11 % ) " "Info: Total interconnect delay = 3.638 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.877ns 2.090ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.107 ns + Longest register pin " "Info: + Longest register to pin delay is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X29_Y18_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 2; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.378 ns) 1.588 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 2 COMB LCCOMB_X26_Y26_N4 1 " "Info: 2: + IC(1.210 ns) + CELL(0.378 ns) = 1.588 ns; Loc. = LCCOMB_X26_Y26_N4; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(2.144 ns) 6.107 ns DATA\[4\] 3 PIN PIN_N2 0 " "Info: 3: + IC(2.375 ns) + CELL(2.144 ns) = 6.107 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'DATA\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 DATA[4] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 41.30 % ) " "Info: Total cell delay = 2.522 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.585 ns ( 58.70 % ) " "Info: Total interconnect delay = 3.585 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 DATA[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 {} DATA[4] {} } { 0.000ns 1.210ns 2.375ns } { 0.000ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.877ns 2.090ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 DATA[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 {} DATA[4] {} } { 0.000ns 1.210ns 2.375ns } { 0.000ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "REG_NUM\[3\] DATA\[4\] 11.079 ns Longest " "Info: Longest tpd from source pin \"REG_NUM\[3\]\" to destination pin \"DATA\[4\]\" is 11.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns REG_NUM\[3\] 1 CLK PIN_A7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 18; CLK Node = 'REG_NUM\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_NUM[3] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.353 ns) + CELL(0.366 ns) 5.576 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~20 2 COMB LCCOMB_X27_Y20_N2 1 " "Info: 2: + IC(4.353 ns) + CELL(0.366 ns) = 5.576 ns; Loc. = LCCOMB_X27_Y20_N2; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~20'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { REG_NUM[3] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.154 ns) 6.560 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 3 COMB LCCOMB_X26_Y26_N4 1 " "Info: 3: + IC(0.830 ns) + CELL(0.154 ns) = 6.560 ns; Loc. = LCCOMB_X26_Y26_N4; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~20 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(2.144 ns) 11.079 ns DATA\[4\] 4 PIN PIN_N2 0 " "Info: 4: + IC(2.375 ns) + CELL(2.144 ns) = 11.079 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'DATA\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 DATA[4] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.521 ns ( 31.78 % ) " "Info: Total cell delay = 3.521 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.558 ns ( 68.22 % ) " "Info: Total interconnect delay = 7.558 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.079 ns" { REG_NUM[3] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~20 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 DATA[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.079 ns" { REG_NUM[3] {} REG_NUM[3]~combout {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~20 {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4]~12 {} DATA[4] {} } { 0.000ns 0.000ns 4.353ns 0.830ns 2.375ns } { 0.000ns 0.857ns 0.366ns 0.154ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] DATA\[1\] CLK 0.530 ns register " "Info: th for register \"lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"DATA\[1\]\", clock pin = \"CLK\") is 0.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_A8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.228 ns) 1.962 ns inst26 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(0.877 ns) + CELL(0.228 ns) = 1.962 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { CLK inst26 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.000 ns) 4.052 ns inst26~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(2.090 ns) + CELL(0.000 ns) = 4.052 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 5.355 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X27_Y17_N31 2 " "Info: 4: + IC(0.685 ns) + CELL(0.618 ns) = 5.355 ns; Loc. = LCFF_X27_Y17_N31; Fanout = 2; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 31.80 % ) " "Info: Total cell delay = 1.703 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.652 ns ( 68.20 % ) " "Info: Total interconnect delay = 3.652 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.877ns 2.090ns 0.685ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.974 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[1\] 1 PIN PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; PIN Node = 'DATA\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns DATA~6 2 COMB IOC_X40_Y17_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = IOC_X40_Y17_N2; Fanout = 4; COMB Node = 'DATA~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { DATA[1] DATA~6 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(0.053 ns) 4.819 ns lpm_bustri_8:inst19\|lpm_bustri:lpm_bustri_component\|din\[1\]~6 3 COMB LCCOMB_X27_Y17_N30 1 " "Info: 3: + IC(3.986 ns) + CELL(0.053 ns) = 4.819 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 1; COMB Node = 'lpm_bustri_8:inst19\|lpm_bustri:lpm_bustri_component\|din\[1\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.039 ns" { DATA~6 lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.974 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X27_Y17_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.974 ns; Loc. = LCFF_X27_Y17_N31; Fanout = 2; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 19.86 % ) " "Info: Total cell delay = 0.988 ns ( 19.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 80.14 % ) " "Info: Total interconnect delay = 3.986 ns ( 80.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { DATA[1] DATA~6 lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { DATA[1] {} DATA~6 {} lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.986ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.877ns 2.090ns 0.685ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { DATA[1] DATA~6 lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { DATA[1] {} DATA~6 {} lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.986ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 03:27:50 2013 " "Info: Processing ended: Sun May 05 03:27:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
