

================================================================
== Vivado HLS Report for 'aes_encrypt'
================================================================
* Date:           Tue Dec  3 11:39:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2803|     2803| 28.030 us | 28.030 us |  2803|  2803|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_main_fu_123  |aes_main  |     2720|     2720| 27.200 us | 27.200 us |  2720|  2720|   none  |
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      -|     960|   3038|    0|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1011|   3338|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------+----------+---------+-------+-----+------+-----+
    |grp_aes_main_fu_123  |aes_main  |        3|      0|  960|  3038|    0|
    +---------------------+----------+---------+-------+-----+------+-----+
    |Total                |          |        3|      0|  960|  3038|    0|
    +---------------------+----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |block_U  |aes_encrypt_block  |        1|  0|   0|    0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                   |        1|  0|   0|    0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln52_1_fu_198_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln52_fu_176_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln68_1_fu_273_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln68_fu_263_p2    |     +    |      0|  0|  13|           4|           4|
    |i_13_fu_217_p2        |     +    |      0|  0|  12|           3|           1|
    |i_fu_142_p2           |     +    |      0|  0|  12|           3|           1|
    |j_4_fu_245_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_170_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln47_fu_136_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln50_fu_164_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln63_fu_211_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln66_fu_239_p2   |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|          40|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |block_address0  |  21|          4|    4|         16|
    |block_ce0       |  15|          3|    1|          3|
    |block_ce1       |   9|          2|    1|          2|
    |block_d0        |  15|          3|    8|         24|
    |block_we0       |  15|          3|    1|          3|
    |block_we1       |   9|          2|    1|          2|
    |i_0_reg_79      |   9|          2|    3|          6|
    |i_1_reg_101     |   9|          2|    3|          6|
    |j_0_reg_90      |   9|          2|    3|          6|
    |j_1_reg_112     |   9|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           | 164|         34|   29|         83|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln52_1_reg_313                |  4|   0|    4|          0|
    |add_ln68_1_reg_349                |  4|   0|    4|          0|
    |ap_CS_fsm                         |  8|   0|    8|          0|
    |grp_aes_main_fu_123_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_79                        |  3|   0|    3|          0|
    |i_13_reg_326                      |  3|   0|    3|          0|
    |i_1_reg_101                       |  3|   0|    3|          0|
    |i_reg_290                         |  3|   0|    3|          0|
    |j_0_reg_90                        |  3|   0|    3|          0|
    |j_1_reg_112                       |  3|   0|    3|          0|
    |j_4_reg_339                       |  3|   0|    3|          0|
    |j_reg_303                         |  3|   0|    3|          0|
    |shl_ln3_reg_331                   |  2|   0|    4|          2|
    |shl_ln_reg_295                    |  2|   0|    4|          2|
    |zext_ln47_reg_282                 |  3|   0|    4|          1|
    |zext_ln63_reg_318                 |  3|   0|    4|          1|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 51|   0|   57|          6|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_done            | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|input_r_address0   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

