==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMult_HLS/mmult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (MatrixMult_HLS/mmult.cpp:9) in function 'matrixmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MatrixMult_HLS/mmult.cpp:13) in function 'matrixmult' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'A' (MatrixMult_HLS/mmult.cpp:3) in dimension 2 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'B' (MatrixMult_HLS/mmult.cpp:3) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MatrixMult_HLS/mmult.cpp:7:13) in function 'matrixmult'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.796 seconds; current allocated memory: 101.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 101.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmult/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmult/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmult/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmult/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmult/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrixmult_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmult_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmult_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmult_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmult_fadd_3bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmult_fmul_3cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmult'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 102.341 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 183.711 ; gain = 93.336
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmult.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmult.
INFO: [HLS 200-112] Total elapsed time: 13.103 seconds; peak allocated memory: 102.341 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
