Analysis & Synthesis report for Cpu_pipline
Sun Nov 24 20:01:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for reg_f:banco_reg|altsyncram:registers_rtl_0|altsyncram_esg1:auto_generated
 17. Source assignments for reg_f:banco_reg|altsyncram:registers_rtl_1|altsyncram_esg1:auto_generated
 18. Parameter Settings for Inferred Entity Instance: reg_f:banco_reg|altsyncram:registers_rtl_0
 19. Parameter Settings for Inferred Entity Instance: reg_f:banco_reg|altsyncram:registers_rtl_1
 20. altsyncram Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 24 20:01:10 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Cpu_pipline                                 ;
; Top-level Entity Name              ; Cpu_pipline                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,114                                       ;
;     Total combinational functions  ; 3,588                                       ;
;     Dedicated logic registers      ; 1,600                                       ;
; Total registers                    ; 1600                                        ;
; Total pins                         ; 417                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F23C7      ;                    ;
; Top-level entity name                                            ; Cpu_pipline        ; Cpu_pipline        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ALU.vhd                          ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/ALU.vhd                                    ;         ;
; mux2.vhd                         ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/mux2.vhd                                   ;         ;
; Cpu_pipline.vhd                  ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd                            ;         ;
; shl_2.vhd                        ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd                                  ;         ;
; extend.vhd                       ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/extend.vhd                                 ;         ;
; soma32b.vhd                      ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd                                ;         ;
; reg_pc.vhd                       ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd                                 ;         ;
; mini_mux_2.vhd                   ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd                             ;         ;
; RegIDEX.vhd                      ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd                                ;         ;
; RegIFID.vhd                      ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd                                ;         ;
; RegMEMWB.vhd                     ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd                               ;         ;
; RegEXMEM.vhd                     ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd                               ;         ;
; reg_f.vhd                        ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd                                  ;         ;
; data_mem.vhd                     ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd                               ;         ;
; CONTROL.vhd                      ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd                                ;         ;
; instruction_memory.vhd           ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd                     ;         ;
; somador.vhd                      ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/somador.vhd                                ;         ;
; shift_jump.vhd                   ; yes             ; User VHDL File               ; E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_esg1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Vhdl pipline final/Cpu_pipline/db/altsyncram_esg1.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,114       ;
;                                             ;             ;
; Total combinational functions               ; 3588        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3028        ;
;     -- 3 input functions                    ; 499         ;
;     -- <=2 input functions                  ; 61          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3498        ;
;     -- arithmetic mode                      ; 90          ;
;                                             ;             ;
; Total registers                             ; 1600        ;
;     -- Dedicated logic registers            ; 1600        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 417         ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1664        ;
; Total fan-out                               ; 19791       ;
; Average fan-out                             ; 3.25        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------------+--------------+
; |Cpu_pipline                              ; 3588 (7)            ; 1600 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 417  ; 0            ; |Cpu_pipline                                                                           ; Cpu_pipline        ; work         ;
;    |ALU:ula_principal|                    ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|ALU:ula_principal                                                         ; ALU                ; work         ;
;    |CONTROL:ctrl|                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|CONTROL:ctrl                                                              ; CONTROL            ; work         ;
;    |RegEXMEM:exme|                        ; 30 (30)             ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|RegEXMEM:exme                                                             ; RegEXMEM           ; work         ;
;    |RegIDEX:idex|                         ; 0 (0)               ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|RegIDEX:idex                                                              ; RegIDEX            ; work         ;
;    |RegIFID:ifid|                         ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|RegIFID:ifid                                                              ; RegIFID            ; work         ;
;    |RegMEMWB:mewb|                        ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|RegMEMWB:mewb                                                             ; RegMEMWB           ; work         ;
;    |data_mem:memoria_dados|               ; 2950 (2950)         ; 840 (840)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|data_mem:memoria_dados                                                    ; data_mem           ; work         ;
;    |instruction_memory:IM|                ; 238 (238)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|instruction_memory:IM                                                     ; instruction_memory ; work         ;
;    |mini_mux_2:regdst_mux|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|mini_mux_2:regdst_mux                                                     ; mini_mux_2         ; work         ;
;    |mux_2:alusrc_mux|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|mux_2:alusrc_mux                                                          ; mux_2              ; work         ;
;    |mux_2:memtoreg_mux|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|mux_2:memtoreg_mux                                                        ; mux_2              ; work         ;
;    |mux_2:pcsrc_mux|                      ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|mux_2:pcsrc_mux                                                           ; mux_2              ; work         ;
;    |reg_f:banco_reg|                      ; 51 (51)             ; 395 (395)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_f:banco_reg                                                           ; reg_f              ; work         ;
;       |altsyncram:registers_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_f:banco_reg|altsyncram:registers_rtl_0                                ; altsyncram         ; work         ;
;          |altsyncram_esg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_f:banco_reg|altsyncram:registers_rtl_0|altsyncram_esg1:auto_generated ; altsyncram_esg1    ; work         ;
;       |altsyncram:registers_rtl_1|        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_f:banco_reg|altsyncram:registers_rtl_1                                ; altsyncram         ; work         ;
;          |altsyncram_esg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_f:banco_reg|altsyncram:registers_rtl_1|altsyncram_esg1:auto_generated ; altsyncram_esg1    ; work         ;
;    |reg_pc:pc|                            ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|reg_pc:pc                                                                 ; reg_pc             ; work         ;
;    |soma32b:pc_4|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cpu_pipline|soma32b:pc_4                                                              ; soma32b            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; reg_f:banco_reg|altsyncram:registers_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; reg_f:banco_reg|altsyncram:registers_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; CONTROL:ctrl|JM                                    ; CONTROL:ctrl|Mux0   ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+-----------------------------------------+------------------------------------+
; Register name                           ; Reason for Removal                 ;
+-----------------------------------------+------------------------------------+
; data_mem:memoria_dados|read_data[31]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[30]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[29]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[28]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[27]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[26]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[25]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[24]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[23]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[22]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[21]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[20]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[19]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[18]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[17]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[16]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[15]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[14]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[13]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[12]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[11]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[10]~en ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[9]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[8]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[7]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[6]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[5]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[4]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[3]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[2]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[1]~en  ; Lost fanout                        ;
; data_mem:memoria_dados|read_data[0]~en  ; Lost fanout                        ;
; RegEXMEM:exme|out_ME[1]                 ; Lost fanout                        ;
; RegIDEX:idex|out_ME[1]                  ; Lost fanout                        ;
; RegIDEX:idex|out_imed[20]               ; Merged with RegIDEX:idex|out_rd[4] ;
; RegIDEX:idex|out_imed[19]               ; Merged with RegIDEX:idex|out_rd[3] ;
; RegIDEX:idex|out_imed[18]               ; Merged with RegIDEX:idex|out_rd[2] ;
; RegIDEX:idex|out_imed[17]               ; Merged with RegIDEX:idex|out_rd[1] ;
; RegIDEX:idex|out_imed[0..16]            ; Merged with RegIDEX:idex|out_rd[0] ;
; Total Number of Removed Registers = 55  ;                                    ;
+-----------------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-----------------------------------------+--------------------+-------------------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register          ;
+-----------------------------------------+--------------------+-------------------------------------------------+
; data_mem:memoria_dados|read_data[31]~en ; Lost Fanouts       ; RegEXMEM:exme|out_ME[1], RegIDEX:idex|out_ME[1] ;
+-----------------------------------------+--------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1600  ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1162  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                   ;
+--------------------------------------------+---------------------------------+
; Register Name                              ; RAM Name                        ;
+--------------------------------------------+---------------------------------+
; reg_f:banco_reg|registers_rtl_0_bypass[0]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[1]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[2]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[3]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[4]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[5]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[6]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[7]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[8]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[9]  ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[10] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[11] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[12] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[13] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[14] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[15] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[16] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[17] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[18] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[19] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[20] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[21] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[22] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[23] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[24] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[25] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[26] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[27] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[28] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[29] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[30] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[31] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[32] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[33] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[34] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[35] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[36] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[37] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[38] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[39] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[40] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[41] ; reg_f:banco_reg|registers_rtl_0 ;
; reg_f:banco_reg|registers_rtl_0_bypass[42] ; reg_f:banco_reg|registers_rtl_0 ;
+--------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+--------------------------------------------+---------------------------------+------+
; Register Name                              ; Megafunction                    ; Type ;
+--------------------------------------------+---------------------------------+------+
; RegIDEX:idex|out_read2[0..31]              ; reg_f:banco_reg|registers_rtl_1 ; RAM  ;
; reg_f:banco_reg|registers[0,12..31][0..31] ; reg_f:banco_reg|registers_rtl_1 ; RAM  ;
+--------------------------------------------+---------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cpu_pipline|reg_pc:pc|pc[30]                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Cpu_pipline|reg_pc:pc|pc[16]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[100][6]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[99][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[98][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[97][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[96][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[95][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[94][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[93][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[92][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[91][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[90][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[89][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[88][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[87][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[86][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[85][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[84][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[83][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[82][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[81][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[80][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[79][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[78][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[77][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[76][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[75][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[74][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[73][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[72][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[71][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[70][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[69][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[68][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[67][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[66][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[65][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[64][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[63][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[62][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[61][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[60][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[59][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[58][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[57][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[56][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[55][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[54][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[53][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[52][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[51][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[50][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[49][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[48][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[47][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[46][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[45][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[44][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[43][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[42][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[41][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[40][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[39][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[38][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[37][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[36][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[35][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[34][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[33][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[32][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[31][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[30][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[29][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[28][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[27][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[26][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[25][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[24][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[23][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[22][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[21][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[20][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[19][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[18][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[17][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[16][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[15][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[14][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[13][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[12][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[11][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[10][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[9][6]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[8][6]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[7][2]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[6][2]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[5][3]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[4][1]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[3][2]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[2][5]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[1][7]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|memory[0][3]       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|read_data[12]~reg0 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|read_data[19]~reg0 ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|read_data[7]~reg0  ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |Cpu_pipline|data_mem:memoria_dados|read_data[29]~reg0 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|ALU:ula_principal|Mux22                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux29              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux29              ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux31              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux25              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux25              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux25              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux28              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux26              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Cpu_pipline|data_mem:memoria_dados|Mux25              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for reg_f:banco_reg|altsyncram:registers_rtl_0|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for reg_f:banco_reg|altsyncram:registers_rtl_1|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_f:banco_reg|altsyncram:registers_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_f:banco_reg|altsyncram:registers_rtl_1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; reg_f:banco_reg|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; reg_f:banco_reg|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 417                         ;
; cycloneiii_ff         ; 1600                        ;
;     ENA               ; 1162                        ;
;     SCLR              ; 2                           ;
;     SLD               ; 16                          ;
;     plain             ; 420                         ;
; cycloneiii_lcell_comb ; 3588                        ;
;     arith             ; 90                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 3498                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 439                         ;
;         4 data inputs ; 3028                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 5.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 24 20:00:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cpu_pipline -c Cpu_pipline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Behavior File: E:/Vhdl pipline final/Cpu_pipline/ALU.vhd Line: 21
    Info (12023): Found entity 1: ALU File: E:/Vhdl pipline final/Cpu_pipline/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux_2-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/mux2.vhd Line: 11
    Info (12023): Found entity 1: mux_2 File: E:/Vhdl pipline final/Cpu_pipline/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu_pipline.vhd
    Info (12022): Found design unit 1: Cpu_pipline-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 26
    Info (12023): Found entity 1: Cpu_pipline File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shl_2.vhd
    Info (12022): Found design unit 1: shl_2-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd Line: 16
    Info (12023): Found entity 1: shl_2 File: E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file extend.vhd
    Info (12022): Found design unit 1: extend-tb File: E:/Vhdl pipline final/Cpu_pipline/extend.vhd Line: 20
    Info (12023): Found entity 1: extend File: E:/Vhdl pipline final/Cpu_pipline/extend.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file soma32b.vhd
    Info (12022): Found design unit 1: soma32b-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd Line: 13
    Info (12023): Found entity 1: soma32b File: E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_pc.vhd
    Info (12022): Found design unit 1: reg_pc-count File: E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd Line: 20
    Info (12023): Found entity 1: reg_pc File: E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mini_mux_2.vhd
    Info (12022): Found design unit 1: mini_mux_2-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd Line: 14
    Info (12023): Found entity 1: mini_mux_2 File: E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regidex.vhd
    Info (12022): Found design unit 1: RegIDEX-exe File: E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd Line: 41
    Info (12023): Found entity 1: RegIDEX File: E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file regifid.vhd
    Info (12022): Found design unit 1: RegIFID-exe File: E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd Line: 16
    Info (12023): Found entity 1: RegIFID File: E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file regmemwb.vhd
    Info (12022): Found design unit 1: RegMEMWB-exe File: E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd Line: 22
    Info (12023): Found entity 1: RegMEMWB File: E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file regexmem.vhd
    Info (12022): Found design unit 1: RegEXMEM-exe File: E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd Line: 26
    Info (12023): Found entity 1: RegEXMEM File: E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_f.vhd
    Info (12022): Found design unit 1: reg_f-regs File: E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd Line: 30
    Info (12023): Found entity 1: reg_f File: E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-imem File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 16
    Info (12023): Found entity 1: data_mem File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: CONTROL-CONTROL_UNIT File: E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd Line: 23
    Info (12023): Found entity 1: CONTROL File: E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-instruction File: E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd Line: 21
    Info (12023): Found entity 1: instruction_memory File: E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-ADDER File: E:/Vhdl pipline final/Cpu_pipline/somador.vhd Line: 21
    Info (12023): Found entity 1: somador File: E:/Vhdl pipline final/Cpu_pipline/somador.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file shift_jump.vhd
    Info (12022): Found design unit 1: shift_jump-Behavioral File: E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd Line: 16
    Info (12023): Found entity 1: shift_jump File: E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd Line: 6
Info (12127): Elaborating entity "Cpu_pipline" for the top level hierarchy
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:IM" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 344
Warning (10492): VHDL Process Statement warning at instruction_memory.vhd(268): signal "memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd Line: 268
Warning (10873): Using initial value X (don't care) for net "memory[140..200]" at instruction_memory.vhd(25) File: E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd Line: 25
Info (12128): Elaborating entity "soma32b" for hierarchy "soma32b:pc_4" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 345
Warning (10540): VHDL Signal Declaration warning at soma32b.vhd(14): used explicit default value for signal "NUM2" because signal was never assigned a value File: E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd Line: 14
Info (12128): Elaborating entity "reg_pc" for hierarchy "reg_pc:pc" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 347
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_branch" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 349
Info (12128): Elaborating entity "RegIFID" for hierarchy "RegIFID:ifid" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 351
Info (12128): Elaborating entity "reg_f" for hierarchy "reg_f:banco_reg" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 361
Warning (10492): VHDL Process Statement warning at reg_f.vhd(38): signal "regwrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd Line: 38
Warning (10492): VHDL Process Statement warning at reg_f.vhd(38): signal "write_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd Line: 38
Info (12128): Elaborating entity "extend" for hierarchy "extend:sign_extend" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 363
Info (12128): Elaborating entity "shift_jump" for hierarchy "shift_jump:shift" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 368
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:ctrl" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 374
Warning (10631): VHDL Process Statement warning at CONTROL.vhd(26): inferring latch(es) for signal or variable "JM", which holds its previous value in one or more paths through the process File: E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd Line: 26
Info (10041): Inferred latch for "JM" at CONTROL.vhd(26) File: E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd Line: 26
Info (12128): Elaborating entity "RegIDEX" for hierarchy "RegIDEX:idex" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 377
Info (12128): Elaborating entity "somador" for hierarchy "somador:calcula_branch" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 381
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ula_principal" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 383
Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal "aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Vhdl pipline final/Cpu_pipline/ALU.vhd Line: 59
Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal "aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Vhdl pipline final/Cpu_pipline/ALU.vhd Line: 70
Info (12128): Elaborating entity "mini_mux_2" for hierarchy "mini_mux_2:regdst_mux" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 385
Info (12128): Elaborating entity "shl_2" for hierarchy "shl_2:shift_exec" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 386
Info (12128): Elaborating entity "RegEXMEM" for hierarchy "RegEXMEM:exme" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 393
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:memoria_dados" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 396
Info (12128): Elaborating entity "RegMEMWB" for hierarchy "RegMEMWB:mewb" File: E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd Line: 406
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[31]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[30]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[29]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[28]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[27]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[26]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[25]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[24]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[23]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[22]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[21]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[20]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[19]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[18]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[17]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[16]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[15]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[14]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[13]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[12]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[11]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[10]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[9]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[8]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[7]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[6]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[5]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[4]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[3]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[2]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[1]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
    Warning (13049): Converted tri-state buffer "data_mem:memoria_dados|read_data[0]" feeding internal logic into a wire File: E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd Line: 23
Warning (276020): Inferred RAM node "reg_f:banco_reg|registers_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_f:banco_reg|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_f:banco_reg|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "reg_f:banco_reg|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "reg_f:banco_reg|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: E:/Vhdl pipline final/Cpu_pipline/db/altsyncram_esg1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4739 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 416 output pins
    Info (21061): Implemented 4258 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Sun Nov 24 20:01:10 2019
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:34


