Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun  3 15:01:15 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file matrixmul_1D_rev2_timing_summary_routed.rpt -pb matrixmul_1D_rev2_timing_summary_routed.pb -rpx matrixmul_1D_rev2_timing_summary_routed.rpx -warn_on_violation
| Design       : matrixmul_1D_rev2
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.992        0.000                      0                 2652        0.098        0.000                      0                 2652        4.500        0.000                       0                  1064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.992        0.000                      0                 2652        0.098        0.000                      0                 2652        4.500        0.000                       0                  1064  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.580ns (10.824%)  route 4.778ns (89.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X28Y21         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ap_CS_fsm_reg[5]/Q
                         net (fo=30, routed)          3.037     4.466    A_U/matrixmul_1D_rev2_A_ram_U/Q[1]
    SLICE_X23Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.590 r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_0_i_9/O
                         net (fo=4, routed)           1.742     6.331    A_U/matrixmul_1D_rev2_A_ram_U/A_address0[6]
    RAMB36_X1Y6          RAMB36E1                                     r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    A_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[1]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[2]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[3]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[4]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[5]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_273_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.608ns (31.071%)  route 3.567ns (68.929%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X29Y17         FDRE                                         r  ln_read_reg_654_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ln_read_reg_654_reg[5]/Q
                         net (fo=6, routed)           1.246     2.638    ln_read_reg_654[5]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.299     2.937 r  ap_CS_fsm[11]_i_35/O
                         net (fo=1, routed)           0.000     2.937    ap_CS_fsm[11]_i_35_n_7
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.335 r  ap_CS_fsm_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.335    ap_CS_fsm_reg[11]_i_21_n_7
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.449 r  ap_CS_fsm_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.449    ap_CS_fsm_reg[11]_i_12_n_7
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.563 r  ap_CS_fsm_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.563    ap_CS_fsm_reg[11]_i_3_n_7
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.677 f  ap_CS_fsm_reg[11]_i_2/CO[3]
                         net (fo=4, routed)           1.175     4.852    tmp_14_fu_504_p2
    SLICE_X20Y23         LUT2 (Prop_lut2_I1_O)        0.150     5.002 r  p_reg_273[31]_i_1/O
                         net (fo=63, routed)          1.146     6.148    ap_NS_fsm18_out
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X12Y17         FDRE                                         r  p_reg_273_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.728    10.161    p_reg_273_reg[6]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_reg_227_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.328ns (25.732%)  route 3.833ns (74.268%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X28Y23         FDRE                                         r  ln_read_reg_654_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ln_read_reg_654_reg[15]/Q
                         net (fo=6, routed)           1.427     2.856    ln_read_reg_654[15]
    SLICE_X25Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.980 r  ap_CS_fsm[9]_i_26/O
                         net (fo=1, routed)           0.000     2.980    ap_CS_fsm[9]_i_26_n_7
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.381 r  ap_CS_fsm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.381    ap_CS_fsm_reg[9]_i_12_n_7
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.495 r  ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.495    ap_CS_fsm_reg[9]_i_3_n_7
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.609 f  ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           1.153     4.763    tmp_7_fu_432_p2
    SLICE_X19Y20         LUT2 (Prop_lut2_I1_O)        0.119     4.882 r  m_reg_238[31]_i_1/O
                         net (fo=63, routed)          1.252     6.134    ap_NS_fsm114_out
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y24         FDRE (Setup_fdre_C_R)       -0.732    10.157    i3_reg_227_reg[28]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_reg_227_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.328ns (25.732%)  route 3.833ns (74.268%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X28Y23         FDRE                                         r  ln_read_reg_654_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ln_read_reg_654_reg[15]/Q
                         net (fo=6, routed)           1.427     2.856    ln_read_reg_654[15]
    SLICE_X25Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.980 r  ap_CS_fsm[9]_i_26/O
                         net (fo=1, routed)           0.000     2.980    ap_CS_fsm[9]_i_26_n_7
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.381 r  ap_CS_fsm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.381    ap_CS_fsm_reg[9]_i_12_n_7
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.495 r  ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.495    ap_CS_fsm_reg[9]_i_3_n_7
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.609 f  ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           1.153     4.763    tmp_7_fu_432_p2
    SLICE_X19Y20         LUT2 (Prop_lut2_I1_O)        0.119     4.882 r  m_reg_238[31]_i_1/O
                         net (fo=63, routed)          1.252     6.134    ap_NS_fsm114_out
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y24         FDRE (Setup_fdre_C_R)       -0.732    10.157    i3_reg_227_reg[29]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 ln_read_reg_654_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_reg_227_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.328ns (25.732%)  route 3.833ns (74.268%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.973     0.973    ap_clk
    SLICE_X28Y23         FDRE                                         r  ln_read_reg_654_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ln_read_reg_654_reg[15]/Q
                         net (fo=6, routed)           1.427     2.856    ln_read_reg_654[15]
    SLICE_X25Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.980 r  ap_CS_fsm[9]_i_26/O
                         net (fo=1, routed)           0.000     2.980    ap_CS_fsm[9]_i_26_n_7
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.381 r  ap_CS_fsm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.381    ap_CS_fsm_reg[9]_i_12_n_7
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.495 r  ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.495    ap_CS_fsm_reg[9]_i_3_n_7
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.609 f  ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           1.153     4.763    tmp_7_fu_432_p2
    SLICE_X19Y20         LUT2 (Prop_lut2_I1_O)        0.119     4.882 r  m_reg_238[31]_i_1/O
                         net (fo=63, routed)          1.252     6.134    ap_NS_fsm114_out
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.924    10.924    ap_clk
    SLICE_X26Y24         FDRE                                         r  i3_reg_227_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y24         FDRE (Setup_fdre_C_R)       -0.732    10.157    i3_reg_227_reg[30]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_1_reg_686_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_183_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X35Y22         FDRE                                         r  i_1_reg_686_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_1_reg_686_reg[26]/Q
                         net (fo=1, routed)           0.054     0.605    i_1_reg_686[26]
    SLICE_X34Y22         FDRE                                         r  i_reg_183_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X34Y22         FDRE                                         r  i_reg_183_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.076     0.508    i_reg_183_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_2_reg_712_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1_reg_205_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X24Y24         FDRE                                         r  i_2_reg_712_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_2_reg_712_reg[29]/Q
                         net (fo=1, routed)           0.103     0.654    i_2_reg_712[29]
    SLICE_X27Y23         FDRE                                         r  i1_reg_205_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X27Y23         FDRE                                         r  i1_reg_205_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.075     0.507    i1_reg_205_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_2_reg_712_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1_reg_205_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X24Y24         FDRE                                         r  i_2_reg_712_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_2_reg_712_reg[30]/Q
                         net (fo=1, routed)           0.101     0.652    i_2_reg_712[30]
    SLICE_X27Y23         FDRE                                         r  i1_reg_205_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X27Y23         FDRE                                         r  i1_reg_205_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.071     0.503    i1_reg_205_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_6_reg_777_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_reg_296_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X21Y28         FDRE                                         r  i_6_reg_777_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_6_reg_777_reg[24]/Q
                         net (fo=1, routed)           0.106     0.657    i_6_reg_777[24]
    SLICE_X20Y29         FDRE                                         r  i6_reg_296_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X20Y29         FDRE                                         r  i6_reg_296_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.076     0.508    i6_reg_296_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X19Y23         FDRE                                         r  ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ap_CS_fsm_reg[12]/Q
                         net (fo=6, routed)           0.110     0.662    ap_CS_fsm_state13
    SLICE_X18Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.707 r  ap_CS_fsm[13]_i_1/O
                         net (fo=1, routed)           0.000     0.707    ap_NS_fsm[13]
    SLICE_X18Y23         FDRE                                         r  ap_CS_fsm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X18Y23         FDRE                                         r  ap_CS_fsm_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.120     0.552    ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 k_1_reg_803_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_332_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X15Y18         FDRE                                         r  k_1_reg_803_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_1_reg_803_reg[8]/Q
                         net (fo=1, routed)           0.113     0.664    k_1_reg_803[8]
    SLICE_X17Y18         FDRE                                         r  k_reg_332_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X17Y18         FDRE                                         r  k_reg_332_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.076     0.508    k_reg_332_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 k_1_reg_803_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_332_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X15Y18         FDRE                                         r  k_1_reg_803_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_1_reg_803_reg[6]/Q
                         net (fo=1, routed)           0.113     0.664    k_1_reg_803[6]
    SLICE_X17Y18         FDRE                                         r  k_reg_332_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X17Y18         FDRE                                         r  k_reg_332_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.075     0.507    k_reg_332_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 matrixmul_1D_rev2_AXILiteS_s_axi_U/int_ln_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.193%)  route 0.113ns (37.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    matrixmul_1D_rev2_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y19         FDRE                                         r  matrixmul_1D_rev2_AXILiteS_s_axi_U/int_ln_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  matrixmul_1D_rev2_AXILiteS_s_axi_U/int_ln_reg[10]/Q
                         net (fo=3, routed)           0.113     0.664    matrixmul_1D_rev2_AXILiteS_s_axi_U/ln_read_reg_654_reg[31][10]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.709 r  matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.709    matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata[10]
    SLICE_X30Y19         FDRE                                         r  matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    matrixmul_1D_rev2_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y19         FDRE                                         r  matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.552    matrixmul_1D_rev2_AXILiteS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_2_reg_712_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1_reg_205_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X24Y21         FDRE                                         r  i_2_reg_712_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_2_reg_712_reg[20]/Q
                         net (fo=1, routed)           0.115     0.666    i_2_reg_712[20]
    SLICE_X25Y22         FDRE                                         r  i1_reg_205_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X25Y22         FDRE                                         r  i1_reg_205_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y22         FDRE (Hold_fdre_C_D)         0.072     0.504    i1_reg_205_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_2_reg_712_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1_reg_205_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.410     0.410    ap_clk
    SLICE_X24Y22         FDRE                                         r  i_2_reg_712_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_2_reg_712_reg[24]/Q
                         net (fo=1, routed)           0.115     0.666    i_2_reg_712[24]
    SLICE_X25Y23         FDRE                                         r  i1_reg_205_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1063, unset)         0.432     0.432    ap_clk
    SLICE_X25Y23         FDRE                                         r  i1_reg_205_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.072     0.504    i1_reg_205_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12   sum_reg_318_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   B_U/matrixmul_1D_rev2_A_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   B_U/matrixmul_1D_rev2_A_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   B_U/matrixmul_1D_rev2_A_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   B_U/matrixmul_1D_rev2_A_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   A_U/matrixmul_1D_rev2_A_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y31  AB_1_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31  AB_1_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31  AB_1_payload_A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y33  AB_1_payload_A_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y33  AB_1_payload_A_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31  AB_1_payload_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31  AB_1_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31  AB_1_payload_A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31  AB_1_payload_A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  AB_1_payload_A_reg[13]/C



