
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000071                       # Number of seconds simulated
sim_ticks                                    70850500                       # Number of ticks simulated
final_tick                                   70850500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91269                       # Simulator instruction rate (inst/s)
host_op_rate                                    94233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15738406                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676884                       # Number of bytes of host memory used
host_seconds                                     4.50                       # Real time elapsed on the host
sim_insts                                      410817                       # Number of instructions simulated
sim_ops                                        424207                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 18                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         557342573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         499530702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          49682077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16259589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          48778767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          16259589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          48778767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          16259589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          51488698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          16259589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          51488698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          17162899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          50585388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          16259589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          50585388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          17162899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1523884800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    557342573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     49682077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     48778767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     48778767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     51488698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     51488698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     50585388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     50585388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        908730355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16259589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16259589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        557342573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        499530702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         49682077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         48778767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         48778767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         51488698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         51488698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         17162899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         50585388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         16259589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         50585388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         17162899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1540144389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         18                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       18                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 106176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  108032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      70848000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   18                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.560976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.799297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.608787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          132     40.24%     40.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     20.43%     60.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      8.54%     69.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      8.23%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      2.74%     80.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.83%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.13%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.22%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48     14.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          328                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     26294500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                57400750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15849.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34599.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1498.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1524.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      41528.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2177280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1188000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11395800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             45373995                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               67112115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            954.161119                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      4193500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      64315000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   302400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   165000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1458600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32655870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13556250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               52715160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            749.473564                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22343250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45666750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11977                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             9668                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1427                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6677                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5890                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.213269                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    770                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 183                       # Number of system calls
system.cpu0.numCycles                          141702                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         95718                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11977                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6660                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        84961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2939                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          442                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    28606                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  362                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            102523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.047316                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.269484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   53191     51.88%     51.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   18400     17.95%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3822      3.73%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   27110     26.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              102523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.084522                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.675488                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14449                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                41925                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    43392                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1610                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1147                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 916                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  346                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 96501                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5018                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1147                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18604                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3502                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7494                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    40809                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                30967                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 92528                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1810                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                  100                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 30142                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             108394                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               453337                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          138920                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                96282                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   12112                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               115                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           113                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3689                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               15992                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              11505                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              237                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             104                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     90551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                250                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    87314                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              508                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        23605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            49                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       102523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.851653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.175392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              61105     59.60%     59.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              12831     12.52%     72.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              12413     12.11%     84.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              15042     14.67%     98.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1129      1.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         102523                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2808     19.25%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   190      1.30%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  6656     45.63%     66.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 4932     33.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                51959     59.51%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8833     10.12%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               15516     17.77%     87.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              11003     12.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 87314                       # Type of FU issued
system.cpu0.iq.rate                          0.616180                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      14586                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.167052                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            292169                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           100178                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        84825                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                101852                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2233                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          937                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1147                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    564                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1330                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              90816                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                15992                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               11505                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               111                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1325                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          976                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1162                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                85527                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                14843                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1787                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       25673                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    8458                       # Number of branches executed
system.cpu0.iew.exec_stores                     10830                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.603569                       # Inst execution rate
system.cpu0.iew.wb_sent                         84983                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        84853                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    49782                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    81409                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.598813                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.611505                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7519                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1105                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       100915                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.806738                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.671870                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        69065     68.44%     68.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        13748     13.62%     82.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7298      7.23%     89.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         4595      4.55%     93.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1136      1.13%     94.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          857      0.85%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1569      1.55%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          136      0.13%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2511      2.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       100915                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               73549                       # Number of instructions committed
system.cpu0.commit.committedOps                 81412                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         24327                       # Number of memory references committed
system.cpu0.commit.loads                        13759                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      7906                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    74049                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 311                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           48302     59.33%     59.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8780     10.78%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          13759     16.90%     87.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         10568     12.98%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            81412                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2511                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      186944                       # The number of ROB reads
system.cpu0.rob.rob_writes                     179474                       # The number of ROB writes
system.cpu0.timesIdled                            456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      73549                       # Number of Instructions Simulated
system.cpu0.committedOps                        81412                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.926634                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.926634                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.519040                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519040                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  125163                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  61844                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   299500                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   37974                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  26882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               37                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          294.755844                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              21676                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              477                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.442348                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   294.755844                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.287848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.287848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            50907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           50907                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        14398                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          14398                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7666                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        22064                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           22064                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        22066                       # number of overall hits
system.cpu0.dcache.overall_hits::total          22066                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2756                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2756                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3000                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3000                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3000                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3000                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14238500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14238500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    148069983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    148069983                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       157000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       157000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    162308483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    162308483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    162308483                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    162308483                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        14642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        14642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        10422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        25064                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        25064                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        25066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        25066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016664                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.264441                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.264441                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.119694                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.119694                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.119684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.119684                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58354.508197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58354.508197                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53726.408926                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53726.408926                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        39250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        39250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54102.827667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54102.827667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54102.827667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54102.827667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26952                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            318                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.754717                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu0.dcache.writebacks::total               18                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2358                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2439                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          398                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          398                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9577500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9577500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     21000004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     21000004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     30577504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30577504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     30577504                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30577504                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.022383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.022383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.022381                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.022381                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58757.668712                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58757.668712                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52763.829146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52763.829146                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        35750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 54505.354724                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54505.354724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 54505.354724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54505.354724                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              238                       # number of replacements
system.cpu0.icache.tags.tagsinuse          275.312808                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              27832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            45.108590                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   275.312808                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.537720                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.537720                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            57819                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           57819                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        27832                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          27832                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        27832                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           27832                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        27832                       # number of overall hits
system.cpu0.icache.overall_hits::total          27832                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          769                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          769                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           769                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          769                       # number of overall misses
system.cpu0.icache.overall_misses::total          769                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42447739                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42447739                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42447739                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42447739                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42447739                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42447739                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        28601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        28601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        28601                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        28601                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        28601                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        28601                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.026887                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.026887                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.026887                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.026887                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.026887                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.026887                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55198.620286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55198.620286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55198.620286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55198.620286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55198.620286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55198.620286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12202                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.227848                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          151                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          151                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34695242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34695242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34695242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34695242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34695242                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34695242                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.021608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.021608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.021608                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.021608                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.021608                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.021608                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56141.168285                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56141.168285                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56141.168285                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56141.168285                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56141.168285                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56141.168285                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8393                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7903                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              269                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5092                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5001                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.212883                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    201                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           36170                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         57641                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8393                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5202                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        29826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    597                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    15485                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   45                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             32259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.854614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.149770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3845     11.92%     11.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   12473     38.67%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     468      1.45%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   15473     47.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               32259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.232043                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.593613                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2399                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3314                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    25737                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  539                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   270                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 56345                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1071                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   270                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3460                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1431                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    25141                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  663                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 55244                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  387                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  425                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              82989                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               270413                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           83380                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                80270                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2718                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1468                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               11769                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1033                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              200                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             132                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     54784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    54223                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              118                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         5871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        32259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.680864                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.150462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               6938     21.51%     21.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               6799     21.08%     42.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               8666     26.86%     69.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               9333     28.93%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                522      1.62%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          32259                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3612     39.98%     39.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   181      2.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4556     50.43%     92.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  686      7.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                35991     66.38%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5628     10.38%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               11685     21.55%     98.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                919      1.69%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 54223                       # Type of FU issued
system.cpu1.iq.rate                          1.499115                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       9035                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.166627                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            149855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            56988                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        53457                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 63258                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          691                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   270                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     68                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              54855                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                11769                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1033                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           103                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 243                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                53726                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                11422                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              494                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       12304                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7616                       # Number of branches executed
system.cpu1.iew.exec_stores                       882                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.485375                       # Inst execution rate
system.cpu1.iew.wb_sent                         53495                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        53457                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    38016                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    56264                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.477938                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.675672                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1603                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              241                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        31921                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.651577                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.172228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        10775     33.76%     33.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        12329     38.62%     72.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2093      6.56%     78.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1513      4.74%     83.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          259      0.81%     84.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2744      8.60%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          312      0.98%     94.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          130      0.41%     94.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1766      5.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        31921                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               51807                       # Number of instructions committed
system.cpu1.commit.committedOps                 52720                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         11858                       # Number of memory references committed
system.cpu1.commit.loads                        11078                       # Number of loads committed
system.cpu1.commit.membars                         35                       # Number of memory barriers committed
system.cpu1.commit.branches                      7541                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    45326                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  91                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           35234     66.83%     66.83% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           5628     10.68%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11078     21.01%     98.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           780      1.48%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            52720                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1766                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       84140                       # The number of ROB reads
system.cpu1.rob.rob_writes                     108996                       # The number of ROB writes
system.cpu1.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      105531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      51807                       # Number of Instructions Simulated
system.cpu1.committedOps                        52720                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.698168                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.698168                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.432320                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.432320                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   80984                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  37320                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   194757                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   43811                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  12998                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           23.561278                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              11877                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              121                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            98.157025                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    23.561278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.023009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.023009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.118164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            24469                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           24469                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        11145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          11145                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           733                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        11878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           11878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        11879                       # number of overall hits
system.cpu1.dcache.overall_hits::total          11879                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           39                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          278                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          279                       # number of overall misses
system.cpu1.dcache.overall_misses::total          279                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4951717                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4951717                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2006250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2006250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        69000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        69000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6957967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6957967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6957967                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6957967                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        11384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        11384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        12156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        12156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        12158                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        12158                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.050518                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050518                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.022869                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022869                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.022948                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022948                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20718.481172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20718.481172                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 51442.307692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51442.307692                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        13800                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        13800                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25028.658273                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25028.658273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24938.949821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24938.949821                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          371                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          371                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           22                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          146                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          133                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1803761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1803761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       544500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       544500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2348261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2348261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2357761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2357761                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010859                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010859                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15684.878261                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15684.878261                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32029.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32029.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        10700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17789.856061                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17789.856061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17727.526316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17727.526316                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           10.723270                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              15412                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.218182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    10.723270                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.020944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.020944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            31023                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           31023                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        15412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          15412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        15412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           15412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        15412                       # number of overall hits
system.cpu1.icache.overall_hits::total          15412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           72                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           72                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           72                       # number of overall misses
system.cpu1.icache.overall_misses::total           72                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5729249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5729249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5729249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5729249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5729249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5729249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        15484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        15484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        15484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        15484                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        15484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        15484                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004650                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004650                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004650                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004650                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004650                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004650                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 79572.902778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79572.902778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 79572.902778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79572.902778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 79572.902778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79572.902778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1842                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   141.692308                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4340499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4340499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4340499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4340499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4340499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4340499                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003552                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003552                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003552                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003552                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 78918.163636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78918.163636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 78918.163636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78918.163636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 78918.163636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78918.163636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7950                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7477                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              263                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4875                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4782                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.092308                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    189                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           35664                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         55804                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7950                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4971                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        28804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    581                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    15000                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             31140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.858960                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.148732                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    3674     11.80%     11.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   12029     38.63%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     452      1.45%     51.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   14985     48.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               31140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.222914                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.564715                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2255                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3266                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    24819                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  537                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   263                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 185                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 54464                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1073                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   263                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3313                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1462                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    24225                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  673                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 53389                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  370                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  440                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              79715                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               261398                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           80891                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                77021                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    2693                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     1485                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               11520                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                979                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              187                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             115                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     52946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    52391                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              118                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         5779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        31140                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.682434                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.155144                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               6717     21.57%     21.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               6611     21.23%     42.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               8184     26.28%     69.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               9100     29.22%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                528      1.70%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          31140                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3366     38.55%     38.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   179      2.05%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  4541     52.01%     92.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  645      7.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                34457     65.77%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                5628     10.74%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               11436     21.83%     98.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                870      1.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 52391                       # Type of FU issued
system.cpu2.iq.rate                          1.469016                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       8731                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.166651                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            144768                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            55110                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        51636                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 61122                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          692                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          237                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   263                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     68                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              53008                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                11520                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 979                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           102                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 238                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                51904                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                11177                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              484                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                       12013                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    7182                       # Number of branches executed
system.cpu2.iew.exec_stores                       836                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.455361                       # Inst execution rate
system.cpu2.iew.wb_sent                         51673                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        51636                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    36730                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    54083                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.447847                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.679141                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1582                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              236                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        30809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.652244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.184434                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        10547     34.23%     34.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        11698     37.97%     72.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2060      6.69%     78.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1504      4.88%     83.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          252      0.82%     84.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2571      8.34%     92.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          290      0.94%     93.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          125      0.41%     94.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1762      5.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        30809                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               50049                       # Number of instructions committed
system.cpu2.commit.committedOps                 50904                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         11570                       # Number of memory references committed
system.cpu2.commit.loads                        10828                       # Number of loads committed
system.cpu2.commit.membars                         33                       # Number of memory barriers committed
system.cpu2.commit.branches                      7108                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    43933                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  85                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           33706     66.21%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           5628     11.06%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          10828     21.27%     98.54% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           742      1.46%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            50904                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1762                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       81221                       # The number of ROB reads
system.cpu2.rob.rob_writes                     105315                       # The number of ROB writes
system.cpu2.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      106037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      50049                       # Number of Instructions Simulated
system.cpu2.committedOps                        50904                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.712582                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.712582                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.403348                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.403348                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   78540                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  36572                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   188547                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   41317                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  12682                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           23.497909                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              11598                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              123                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            94.292683                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    23.497909                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.022947                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.022947                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.120117                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23910                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23910                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        10898                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          10898                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          697                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           697                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        11595                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           11595                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        11596                       # number of overall hits
system.cpu2.dcache.overall_hits::total          11596                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          245                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           39                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          284                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           284                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          285                       # number of overall misses
system.cpu2.dcache.overall_misses::total          285                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      5640205                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5640205                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1468748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1468748                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        36500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      7108953                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7108953                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      7108953                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7108953                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        11143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        11143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        11879                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        11879                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        11881                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        11881                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021987                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021987                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.052989                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052989                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.023908                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023908                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.023988                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023988                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 23021.244898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23021.244898                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37660.205128                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37660.205128                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 25031.524648                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25031.524648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24943.694737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24943.694737                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          148                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          129                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          151                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          116                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          134                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2221521                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2221521                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       438501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       438501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2660022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2660022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2669522                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2669522                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010410                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010410                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011196                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011196                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011279                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011279                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19151.043103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19151.043103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25794.176471                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25794.176471                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 20000.165414                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20000.165414                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19921.805970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19921.805970                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           10.508554                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              14932                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           276.518519                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    10.508554                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.020525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.020525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            30052                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           30052                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        14932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          14932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        14932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           14932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        14932                       # number of overall hits
system.cpu2.icache.overall_hits::total          14932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5182500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5182500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5182500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5182500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5182500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5182500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        14999                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        14999                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        14999                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        14999                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        14999                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        14999                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004467                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004467                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004467                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004467                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004467                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004467                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 77350.746269                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 77350.746269                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 77350.746269                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 77350.746269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 77350.746269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 77350.746269                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1740                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   133.846154                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4366750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4366750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4366750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4366750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4366750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4366750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.003600                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003600                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.003600                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003600                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 80865.740741                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 80865.740741                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 80865.740741                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 80865.740741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 80865.740741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 80865.740741                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   7702                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7252                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              265                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4750                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4662                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.147368                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    175                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           35160                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1564                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         54841                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       7702                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4837                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        28283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    579                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    14728                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             30460                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.866415                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.146131                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    3511     11.53%     11.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   11779     38.67%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     438      1.44%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   14732     48.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               30460                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.219056                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.559755                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2115                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3230                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    24305                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  549                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   261                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 180                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 53492                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1073                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   261                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3163                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1434                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1193                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    23729                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  680                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 52429                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  381                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  437                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands              78065                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               256743                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           79598                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                75407                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    2657                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1478                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               11371                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                955                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              180                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             109                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     51990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    51437                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              115                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         5766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        30460                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.688674                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.155506                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               6502     21.35%     21.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               6504     21.35%     42.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               7971     26.17%     68.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               8941     29.35%     98.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                542      1.78%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          30460                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   3259     38.04%     38.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   170      1.98%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     40.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  4515     52.70%     92.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  623      7.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                33682     65.48%     65.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                5628     10.94%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               11285     21.94%     98.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                842      1.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 51437                       # Type of FU issued
system.cpu3.iq.rate                          1.462941                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       8567                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.166553                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            142013                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            54118                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        50693                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 60004                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          672                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          242                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   261                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     60                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              52053                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                11371                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 955                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           100                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 240                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                50949                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                11019                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              485                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                       11825                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    6967                       # Number of branches executed
system.cpu3.iew.exec_stores                       806                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.449061                       # Inst execution rate
system.cpu3.iew.wb_sent                         50726                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        50693                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    36107                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    53028                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.441780                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.680904                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1517                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              237                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        30139                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.658482                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.194154                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        10335     34.29%     34.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        11370     37.73%     72.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2057      6.83%     78.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1478      4.90%     83.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          245      0.81%     84.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2489      8.26%     92.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          279      0.93%     93.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          120      0.40%     94.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1766      5.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        30139                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               49179                       # Number of instructions committed
system.cpu3.commit.committedOps                 49985                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         11412                       # Number of memory references committed
system.cpu3.commit.loads                        10699                       # Number of loads committed
system.cpu3.commit.membars                         32                       # Number of memory barriers committed
system.cpu3.commit.branches                      6895                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    43218                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  80                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           32945     65.91%     65.91% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           5628     11.26%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          10699     21.40%     98.57% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           713      1.43%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            49985                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1766                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       79589                       # The number of ROB reads
system.cpu3.rob.rob_writes                     103337                       # The number of ROB writes
system.cpu3.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      106541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      49179                       # Number of Instructions Simulated
system.cpu3.committedOps                        49985                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.714939                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.714939                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.398720                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.398720                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   77290                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  36136                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   185241                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   40105                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  12503                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           23.517951                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              11400                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              123                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            92.682927                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    23.517951                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.022967                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.022967                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.120117                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            23535                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           23535                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        10739                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          10739                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          666                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           666                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data        11405                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           11405                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        11406                       # number of overall hits
system.cpu3.dcache.overall_hits::total          11406                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          244                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           39                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          283                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          284                       # number of overall misses
system.cpu3.dcache.overall_misses::total          284                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4894931                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4894931                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1528250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1528250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        61500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6423181                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6423181                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6423181                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6423181                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        10983                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        10983                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        11688                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        11688                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        11690                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        11690                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022216                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.055319                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055319                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.024213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.024294                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024294                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 20061.192623                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20061.192623                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 39185.897436                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39185.897436                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12300                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 22696.752650                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22696.752650                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 22616.834507                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22616.834507                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          159                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          149                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          117                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          117                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          135                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1943777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1943777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       453250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       453250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2397027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2397027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2406527                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2406527                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010653                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010653                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.024113                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024113                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011465                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011465                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 16613.478632                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16613.478632                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 26661.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26661.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 17888.261194                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17888.261194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 17826.125926                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17826.125926                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           10.229854                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              14659                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           271.462963                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    10.229854                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.019980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.019980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            29508                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           29508                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        14659                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          14659                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        14659                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           14659                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        14659                       # number of overall hits
system.cpu3.icache.overall_hits::total          14659                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           68                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           68                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           68                       # number of overall misses
system.cpu3.icache.overall_misses::total           68                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5440249                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5440249                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5440249                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5440249                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5440249                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5440249                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        14727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        14727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        14727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        14727                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        14727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        14727                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004617                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004617                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004617                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004617                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004617                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004617                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 80003.661765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 80003.661765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 80003.661765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 80003.661765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 80003.661765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 80003.661765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1637                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   109.133333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4222999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4222999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4222999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4222999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4222999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4222999                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.003667                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003667                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.003667                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003667                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 78203.685185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 78203.685185                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 78203.685185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 78203.685185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 78203.685185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 78203.685185                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   7300                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             6821                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              268                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                4529                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   4434                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            97.902407                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    186                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           34613                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         53213                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       7300                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              4620                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        27703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    583                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          217                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                    14353                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   42                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             30022                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.841283                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.160236                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    3859     12.85%     12.85% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   11390     37.94%     50.79% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     430      1.43%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   14343     47.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               30022                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.210903                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.537370                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2125                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3564                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    23527                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  543                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   263                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 184                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 51816                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1075                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   263                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3181                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   1447                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1523                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    22943                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  665                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 50736                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  381                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                  429                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.RenamedOperands              74819                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               248531                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           77283                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                72096                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    2720                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     1469                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               11154                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                965                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              167                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              98                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     50269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    49671                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              115                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           2164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         6041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        30022                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.654487                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.173117                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               6924     23.06%     23.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               6341     21.12%     44.18% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               7464     24.86%     69.05% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               8770     29.21%     98.26% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                523      1.74%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          30022                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2948     35.76%     35.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   181      2.20%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     37.96% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                  4515     54.77%     92.73% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  599      7.27%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                32149     64.72%     64.72% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                5628     11.33%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.05% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               11054     22.25%     98.31% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                840      1.69%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 49671                       # Type of FU issued
system.cpu4.iq.rate                          1.435039                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       8243                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.165952                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            137721                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            52503                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        48919                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 57914                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          698                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          270                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   263                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     74                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              50340                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                11154                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 965                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            98                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 242                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                49183                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                10795                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              487                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            2                       # number of nop insts executed
system.cpu4.iew.exec_refs                       11594                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    6530                       # Number of branches executed
system.cpu4.iew.exec_stores                       799                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.420940                       # Inst execution rate
system.cpu4.iew.wb_sent                         48959                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        48919                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    34767                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    50678                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.413313                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.686037                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1622                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              240                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        29685                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.622840                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.191521                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        10693     36.02%     36.02% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        10795     36.37%     72.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         2046      6.89%     79.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1485      5.00%     84.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          242      0.82%     85.10% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2299      7.74%     92.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          259      0.87%     93.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          113      0.38%     94.09% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         1753      5.91%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        29685                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               47406                       # Number of instructions committed
system.cpu4.commit.committedOps                 48174                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         11151                       # Number of memory references committed
system.cpu4.commit.loads                        10456                       # Number of loads committed
system.cpu4.commit.membars                         30                       # Number of memory barriers committed
system.cpu4.commit.branches                      6454                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    41842                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  76                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           31395     65.17%     65.17% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           5628     11.68%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          10456     21.70%     98.56% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           695      1.44%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            48174                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 1753                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       77455                       # The number of ROB reads
system.cpu4.rob.rob_writes                      99943                       # The number of ROB writes
system.cpu4.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      107088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      47406                       # Number of Instructions Simulated
system.cpu4.committedOps                        48174                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.730140                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.730140                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.369601                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.369601                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   74870                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  35475                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   179283                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   37504                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  12303                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    42                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           23.349448                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              11155                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              124                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            89.959677                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    23.349448                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.022802                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.022802                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            23053                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           23053                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        10510                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          10510                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          641                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           641                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data        11151                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           11151                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        11152                       # number of overall hits
system.cpu4.dcache.overall_hits::total          11152                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          246                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           41                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data           10                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          287                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           287                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          288                       # number of overall misses
system.cpu4.dcache.overall_misses::total          288                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      4955192                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      4955192                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1558000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1558000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       131999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       131999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6513192                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6513192                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6513192                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6513192                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        10756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        10756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          682                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          682                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        11438                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        11438                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        11440                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        11440                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.022871                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022871                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.060117                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.060117                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.025092                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025092                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.025175                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025175                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 20143.056911                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 20143.056911                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data        38000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        38000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 13199.900000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13199.900000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         9000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 22694.048780                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 22694.048780                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 22615.250000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 22615.250000                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          130                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           23                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          153                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          153                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          116                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data           10                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          134                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          135                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      2008023                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      2008023                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       463500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       463500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data       101001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       101001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2471523                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2471523                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2481023                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2481023                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010785                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010785                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.026393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.026393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.011715                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.011715                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.011801                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.011801                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 17310.543103                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 17310.543103                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data        25750                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        25750                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 10100.100000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10100.100000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         6750                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18444.201493                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18444.201493                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18377.948148                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18377.948148                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           10.225948                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              14279                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           250.508772                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    10.225948                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.019973                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.019973                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            28761                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           28761                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        14279                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          14279                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        14279                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           14279                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        14279                       # number of overall hits
system.cpu4.icache.overall_hits::total          14279                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           73                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           73                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           73                       # number of overall misses
system.cpu4.icache.overall_misses::total           73                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      5184748                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5184748                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      5184748                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5184748                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      5184748                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5184748                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        14352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        14352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        14352                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        14352                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        14352                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        14352                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005086                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005086                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005086                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005086                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005086                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005086                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 71023.945205                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 71023.945205                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 71023.945205                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 71023.945205                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 71023.945205                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 71023.945205                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         1592                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   106.133333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           57                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           57                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4302998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4302998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4302998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4302998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4302998                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4302998                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.003972                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003972                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.003972                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003972                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 75491.192982                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 75491.192982                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 75491.192982                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 75491.192982                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 75491.192982                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 75491.192982                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   7131                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             6660                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              268                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4440                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   4345                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            97.860360                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    181                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           33981                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         52500                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       7131                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              4526                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        27250                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    579                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          689                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                    14165                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   43                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             30044                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.814306                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.173056                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    4249     14.14%     14.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   11231     37.38%     51.52% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     414      1.38%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   14150     47.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               30044                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.209853                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.544981                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2119                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3952                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    23177                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  535                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   261                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 51083                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1049                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   261                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3159                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   1485                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1892                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    22601                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  646                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 50022                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  369                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                  419                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands              73560                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               245110                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           76349                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                70818                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    2741                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            28                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     1417                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               11046                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                937                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              159                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              93                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     49547                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 64                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    48970                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              132                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           2185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         5900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        30044                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.629943                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.184559                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               7315     24.35%     24.35% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               6224     20.72%     45.06% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               7294     24.28%     69.34% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               8686     28.91%     98.25% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                525      1.75%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          30044                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2875     35.30%     35.30% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   177      2.17%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     37.48% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                  4515     55.44%     92.92% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  577      7.08%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                31584     64.50%     64.50% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                5628     11.49%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.99% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               10946     22.35%     98.34% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                812      1.66%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 48970                       # Type of FU issued
system.cpu5.iq.rate                          1.441099                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       8144                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.166306                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            136257                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            51797                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        48219                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 57114                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          699                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          274                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   261                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     86                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              49613                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                11046                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 937                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            97                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 244                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                48480                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                10696                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              487                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            2                       # number of nop insts executed
system.cpu5.iew.exec_refs                       11463                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    6368                       # Number of branches executed
system.cpu5.iew.exec_stores                       767                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.426680                       # Inst execution rate
system.cpu5.iew.wb_sent                         48258                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        48219                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    34297                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    49877                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.418999                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.687632                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           1683                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              240                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        29697                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.596996                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.189430                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        11074     37.29%     37.29% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        10536     35.48%     72.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         2026      6.82%     79.59% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1475      4.97%     84.56% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          239      0.80%     85.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2236      7.53%     92.89% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          256      0.86%     93.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           99      0.33%     94.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         1756      5.91%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        29697                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               46707                       # Number of instructions committed
system.cpu5.commit.committedOps                 47426                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         11010                       # Number of memory references committed
system.cpu5.commit.loads                        10347                       # Number of loads committed
system.cpu5.commit.membars                         29                       # Number of memory barriers committed
system.cpu5.commit.branches                      6285                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    41254                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  71                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           30788     64.92%     64.92% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           5628     11.87%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          10347     21.82%     98.60% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           663      1.40%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            47426                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 1756                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       76803                       # The number of ROB reads
system.cpu5.rob.rob_writes                      98572                       # The number of ROB writes
system.cpu5.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           3937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      107720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      46707                       # Number of Instructions Simulated
system.cpu5.committedOps                        47426                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.727535                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.727535                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.374503                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.374503                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   73939                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  35175                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   176880                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   36618                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  12158                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    41                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           23.294336                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              11020                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              125                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            88.160000                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    23.294336                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.022748                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.022748                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.122070                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            22794                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           22794                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        10417                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          10417                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          612                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           612                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data        11029                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           11029                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        11030                       # number of overall hits
system.cpu5.dcache.overall_hits::total          11030                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          242                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           39                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            8                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          281                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           281                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          282                       # number of overall misses
system.cpu5.dcache.overall_misses::total          282                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      5021205                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      5021205                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2535500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2535500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data       105998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       105998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      7556705                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      7556705                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      7556705                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      7556705                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        10659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        10659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          651                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          651                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        11310                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        11310                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        11312                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        11312                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.022704                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022704                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.059908                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.059908                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.024845                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024845                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.024929                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024929                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 20748.780992                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 20748.780992                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 65012.820513                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 65012.820513                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 13249.750000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13249.750000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         9000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26892.188612                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26892.188612                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26796.826241                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26796.826241                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          124                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           22                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          146                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          146                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          118                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          135                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          135                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          136                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      2068020                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      2068020                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       710750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       710750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        81002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        81002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      2778770                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      2778770                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      2788270                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      2788270                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.011070                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011070                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.011936                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.011936                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.012023                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.012023                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 17525.593220                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17525.593220                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 41808.823529                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 41808.823529                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         6750                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 20583.481481                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 20583.481481                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 20501.985294                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 20501.985294                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            9.811615                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              14091                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           247.210526                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     9.811615                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.019163                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.019163                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            28385                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           28385                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        14091                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          14091                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        14091                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           14091                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        14091                       # number of overall hits
system.cpu5.icache.overall_hits::total          14091                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           73                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           73                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           73                       # number of overall misses
system.cpu5.icache.overall_misses::total           73                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5018499                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5018499                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5018499                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5018499                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5018499                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5018499                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        14164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        14164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        14164                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        14164                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        14164                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        14164                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005154                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005154                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005154                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005154                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005154                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005154                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 68746.561644                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 68746.561644                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 68746.561644                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 68746.561644                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 68746.561644                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 68746.561644                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         1567                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   104.466667                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           57                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           57                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4003999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4003999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4003999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4003999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4003999                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4003999                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.004024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.004024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 70245.596491                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 70245.596491                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 70245.596491                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 70245.596491                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 70245.596491                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 70245.596491                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   7073                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             6599                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              264                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                4420                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   4325                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            97.850679                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    184                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           33513                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         52216                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       7073                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              4509                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        27033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    573                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                    14099                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   49                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             29233                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.854616                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.154199                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    3584     12.26%     12.26% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   11153     38.15%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     425      1.45%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   14071     48.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               29233                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.211052                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.558082                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2162                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 3234                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    23059                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  520                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   258                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 179                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 50875                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1031                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   258                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3196                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   1443                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1221                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    22473                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  642                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 49824                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  367                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                  417                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands              73151                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               244124                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           76070                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                70516                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    2633                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            28                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     1433                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               11029                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                947                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              165                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              98                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     49368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    48775                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              112                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         5972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        29233                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.668491                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.171879                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               6591     22.55%     22.55% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               6222     21.28%     43.83% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               7236     24.75%     68.58% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               8655     29.61%     98.19% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                529      1.81%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          29233                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   2841     35.11%     35.11% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   174      2.15%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     37.26% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                  4495     55.55%     92.81% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  582      7.19%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                31389     64.35%     64.35% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                5628     11.54%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.89% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               10935     22.42%     98.31% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                823      1.69%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 48775                       # Type of FU issued
system.cpu6.iq.rate                          1.455405                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       8092                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.165905                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            134987                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            51553                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        48022                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 56867                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          694                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   258                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     82                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              49432                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                11029                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 947                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            99                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 237                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                48292                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                10687                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              483                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            2                       # number of nop insts executed
system.cpu6.iew.exec_refs                       11468                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    6315                       # Number of branches executed
system.cpu6.iew.exec_stores                       781                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.440993                       # Inst execution rate
system.cpu6.iew.wb_sent                         48064                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        48022                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    34123                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    49607                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.432936                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.687867                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           1618                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              236                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        28893                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.637352                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.202978                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        10335     35.77%     35.77% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        10481     36.28%     72.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         2034      7.04%     79.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1466      5.07%     84.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          244      0.84%     85.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2220      7.68%     92.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          257      0.89%     93.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          105      0.36%     93.94% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         1751      6.06%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        28893                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               46553                       # Number of instructions committed
system.cpu6.commit.committedOps                 47308                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         11022                       # Number of memory references committed
system.cpu6.commit.loads                        10335                       # Number of loads committed
system.cpu6.commit.membars                         29                       # Number of memory barriers committed
system.cpu6.commit.branches                      6243                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    41185                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  75                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           30658     64.81%     64.81% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           5628     11.90%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          10335     21.85%     98.55% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           687      1.45%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            47308                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 1751                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       75808                       # The number of ROB reads
system.cpu6.rob.rob_writes                      98195                       # The number of ROB writes
system.cpu6.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      108188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      46553                       # Number of Instructions Simulated
system.cpu6.committedOps                        47308                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.719889                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.719889                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.389103                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.389103                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   73662                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  35124                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   176265                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   36252                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  12139                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           22.511779                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              11042                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              121                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            91.256198                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    22.511779                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.021984                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.021984                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.118164                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            22799                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           22799                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        10407                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          10407                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          638                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           638                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data        11045                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           11045                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        11046                       # number of overall hits
system.cpu6.dcache.overall_hits::total          11046                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          234                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           39                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            7                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          273                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           273                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          274                       # number of overall misses
system.cpu6.dcache.overall_misses::total          274                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      4886205                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      4886205                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1550250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1550250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        92999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        92999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      6436455                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      6436455                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      6436455                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      6436455                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        10641                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        10641                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        11318                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        11318                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        11320                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        11320                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.021990                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021990                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.057607                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.057607                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.024121                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024121                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.024205                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024205                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 20881.217949                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 20881.217949                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data        39750                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        39750                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 13285.571429                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13285.571429                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 23576.758242                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23576.758242                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 23490.711679                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23490.711679                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          119                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           22                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          141                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          141                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          115                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          132                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          133                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      2051274                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      2051274                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       469500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       469500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        70501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        70501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      2520774                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      2520774                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      2530274                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      2530274                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010807                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010807                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.025111                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.025111                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.011663                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.011663                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.011749                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.011749                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 17837.165217                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 17837.165217                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 27617.647059                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 27617.647059                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 10071.571429                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10071.571429                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 19096.772727                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 19096.772727                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 19024.616541                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 19024.616541                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            9.389260                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              14022                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           250.392857                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     9.389260                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.018338                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.018338                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            28252                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           28252                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        14022                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          14022                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        14022                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           14022                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        14022                       # number of overall hits
system.cpu6.icache.overall_hits::total          14022                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           76                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           76                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           76                       # number of overall misses
system.cpu6.icache.overall_misses::total           76                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5114749                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5114749                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5114749                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5114749                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5114749                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5114749                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        14098                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        14098                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        14098                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        14098                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        14098                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        14098                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.005391                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005391                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.005391                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005391                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.005391                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005391                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 67299.328947                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 67299.328947                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 67299.328947                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 67299.328947                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 67299.328947                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 67299.328947                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1492                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    93.250000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           20                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           20                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4195999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4195999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4195999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4195999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4195999                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4195999                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.003972                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.003972                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.003972                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.003972                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 74928.553571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 74928.553571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 74928.553571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 74928.553571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 74928.553571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 74928.553571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   6796                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             6354                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              262                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                4275                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   4174                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            97.637427                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    168                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           33158                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         51108                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       6796                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              4342                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        26432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    569                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                    13771                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             28899                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.833593                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.165233                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    3848     13.32%     13.32% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   10879     37.64%     50.96% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     406      1.40%     52.37% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   13766     47.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               28899                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.204958                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.541347                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2113                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3457                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    22566                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  509                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   254                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 170                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 49754                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1055                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   254                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3123                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   1356                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1550                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    22001                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  615                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 48736                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  364                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                  406                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.RenamedOperands              71284                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               238865                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           74621                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                68697                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    2587                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            26                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     1356                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               10882                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                908                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              152                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              89                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     48290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 58                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    47703                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              125                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         5886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        28899                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.650680                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.181627                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               6797     23.52%     23.52% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               6075     21.02%     44.54% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               6971     24.12%     68.66% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               8539     29.55%     98.21% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                516      1.79%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          28899                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   2706     34.21%     34.21% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   176      2.23%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     36.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                  4476     56.59%     93.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  551      6.97%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                30516     63.97%     63.97% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                5628     11.80%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.77% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               10775     22.59%     98.36% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                784      1.64%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 47703                       # Type of FU issued
system.cpu7.iq.rate                          1.438657                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       7909                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.165797                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            132339                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            50420                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        46965                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 55612                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          692                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          248                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   254                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     76                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              48350                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                10882                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 908                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                47218                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                10520                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              485                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            2                       # number of nop insts executed
system.cpu7.iew.exec_refs                       11264                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    6065                       # Number of branches executed
system.cpu7.iew.exec_stores                       744                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.424030                       # Inst execution rate
system.cpu7.iew.wb_sent                         47010                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        46965                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    33396                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    48341                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.416400                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.690842                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           1567                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              232                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        28569                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.619868                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.204376                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        10495     36.74%     36.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        10134     35.47%     72.21% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         2019      7.07%     79.27% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1479      5.18%     84.45% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          234      0.82%     85.27% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2112      7.39%     92.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          250      0.88%     93.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           95      0.33%     93.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         1751      6.13%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        28569                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               45567                       # Number of instructions committed
system.cpu7.commit.committedOps                 46278                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         10850                       # Number of memory references committed
system.cpu7.commit.loads                        10190                       # Number of loads committed
system.cpu7.commit.membars                         28                       # Number of memory barriers committed
system.cpu7.commit.branches                      5998                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    40391                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  70                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           29800     64.39%     64.39% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           5628     12.16%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          10190     22.02%     98.57% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           660      1.43%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            46278                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 1751                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       74416                       # The number of ROB reads
system.cpu7.rob.rob_writes                      96021                       # The number of ROB writes
system.cpu7.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      108543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      45567                       # Number of Instructions Simulated
system.cpu7.committedOps                        46278                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.727676                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.727676                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.374238                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.374238                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   72262                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  34680                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   172596                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   34871                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  12017                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    25                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           22.767074                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              10865                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              124                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            87.620968                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    22.767074                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.022233                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.022233                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            22441                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           22441                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        10250                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          10250                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          610                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           610                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data        10860                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           10860                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        10861                       # number of overall hits
system.cpu7.dcache.overall_hits::total          10861                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          238                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          238                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           41                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          279                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          280                       # number of overall misses
system.cpu7.dcache.overall_misses::total          280                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      4481744                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      4481744                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1432500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1432500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        47500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        47500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        45501                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        45501                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      5914244                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      5914244                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      5914244                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      5914244                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        10488                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        10488                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          651                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          651                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        11139                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        11139                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        11141                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        11141                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.022693                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022693                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.062980                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.062980                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.025047                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025047                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.025132                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025132                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 18830.857143                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 18830.857143                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 34939.024390                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 34939.024390                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 15833.333333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15833.333333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         7200                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         7200                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 21198.007168                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 21198.007168                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 21122.300000                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 21122.300000                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          123                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           22                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          145                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          145                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          115                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           19                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          134                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          135                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1937503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1937503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       459000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       459000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        38999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        38999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      2396503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      2396503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      2405503                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      2405503                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010965                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010965                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.029186                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.029186                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.012030                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.012030                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.012117                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.012117                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 16847.852174                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 16847.852174                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 24157.894737                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 24157.894737                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 12833.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12833.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         5400                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         5400                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 17884.350746                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 17884.350746                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 17818.540741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 17818.540741                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            9.516038                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              13699                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           244.625000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     9.516038                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.018586                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.018586                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            27598                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           27598                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        13699                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          13699                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        13699                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           13699                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        13699                       # number of overall hits
system.cpu7.icache.overall_hits::total          13699                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           72                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           72                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           72                       # number of overall misses
system.cpu7.icache.overall_misses::total           72                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5124499                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5124499                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5124499                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5124499                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5124499                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5124499                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        13771                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        13771                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        13771                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        13771                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        13771                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        13771                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.005228                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005228                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.005228                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005228                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.005228                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005228                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 71173.597222                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 71173.597222                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 71173.597222                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 71173.597222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 71173.597222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 71173.597222                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1925                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           56                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           56                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4301249                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4301249                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4301249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4301249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4301249                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4301249                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.004067                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004067                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.004067                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004067                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 76808.017857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 76808.017857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 76808.017857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 76808.017857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 76808.017857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 76808.017857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2034                       # Transaction distribution
system.membus.trans_dist::ReadResp               2033                       # Transaction distribution
system.membus.trans_dist::Writeback                18                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               505                       # Transaction distribution
system.membus.trans_dist::ReadExResp              505                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        36544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  109120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              887                       # Total snoops (count)
system.membus.snoop_fanout::samples              2600                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   2600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                2600                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3244499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3285000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2990493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy             295500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy             702739                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             290250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy            701978                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy            287250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy            719973                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy            303000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy            749976                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            304250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer22.occupancy            741228                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy            297750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer26.occupancy            719725                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy            300000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer30.occupancy            701998                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
