  • Index
  • December 2023

XABORT — Transactional Abort

 Opcode/Instruction  Op/En 64/32bit Mode Support CPUID Feature Flag                Description
C6 F8 ib XABORT imm8 A     V/V                   RTM                Causes an RTM abort if in RTM execution.

Instruction Operand Encoding ¶

Op/En Operand 1  Operand2 Operand3 Operand4
A     imm8       N/A      N/A      N/A

Description ¶

XABORT forces an RTM abort. Following an RTM abort, the logical processor resumes execution at the fallback address computed through the outermost XBEGIN instruction. The EAX register is updated to reflect an XABORT instruction caused the abort, and the
imm8 argument will be provided in bits 31:24 of EAX.

