INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_mode_module
WARNING: [VRFC 10-756] identifier display_length is used before its declaration [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:36]
WARNING: [VRFC 10-756] identifier is_border is used before its declaration [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:126]
WARNING: [VRFC 10-756] identifier in_text_box is used before its declaration [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_parser_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_comprehensive
ERROR: [VRFC 10-1412] syntax error near row [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:212]
ERROR: [VRFC 10-91] pixels_row0 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:213]
ERROR: [VRFC 10-91] pixels_row1 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:214]
ERROR: [VRFC 10-91] pixels_row2 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:215]
ERROR: [VRFC 10-91] pixels_row0 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:221]
ERROR: [VRFC 10-91] pixels_row1 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:228]
ERROR: [VRFC 10-91] pixels_row2 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:235]
ERROR: [VRFC 10-91] pixels_row0 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:243]
ERROR: [VRFC 10-91] pixels_row1 is not declared [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:259]
ERROR: [VRFC 10-2787] module tb_comprehensive ignored due to previous errors [C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_comprehensive.v:12]
