//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        nf_riffa_dma_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME NF_RIFFA_DMA ID OFFSET 0x0
#define SUME NF_RIFFA_DMA ID DEFAULT 0x00001FFA
#define SUME NF_RIFFA_DMA ID WIDTH 32
#define SUME NF_RIFFA_DMA VERSION OFFSET 0x4
#define SUME NF_RIFFA_DMA VERSION DEFAULT 0x1
#define SUME NF_RIFFA_DMA VERSION WIDTH 32
#define SUME NF_RIFFA_DMA RESET OFFSET 0x8
#define SUME NF_RIFFA_DMA RESET DEFAULT 0x0
#define SUME NF_RIFFA_DMA RESET WIDTH 16
#define SUME NF_RIFFA_DMA FLIP OFFSET 0xC
#define SUME NF_RIFFA_DMA FLIP DEFAULT 0x0
#define SUME NF_RIFFA_DMA FLIP WIDTH 32
#define SUME NF_RIFFA_DMA DEBUG OFFSET 0x10
#define SUME NF_RIFFA_DMA DEBUG DEFAULT 0x0
#define SUME NF_RIFFA_DMA DEBUG WIDTH 32
#define SUME NF_RIFFA_DMA RQPKT OFFSET 0x14
#define SUME NF_RIFFA_DMA RQPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA RQPKT WIDTH 32
#define SUME NF_RIFFA_DMA RCPKT OFFSET 0x18
#define SUME NF_RIFFA_DMA RCPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA RCPKT WIDTH 32
#define SUME NF_RIFFA_DMA CQPKT OFFSET 0x1C
#define SUME NF_RIFFA_DMA CQPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA CQPKT WIDTH 32
#define SUME NF_RIFFA_DMA CCPKT OFFSET 0x20
#define SUME NF_RIFFA_DMA CCPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA CCPKT WIDTH 32
#define SUME NF_RIFFA_DMA XGETXPKT OFFSET 0x24
#define SUME NF_RIFFA_DMA XGETXPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA XGETXPKT WIDTH 32
#define SUME NF_RIFFA_DMA XGERXPKT OFFSET 0x28
#define SUME NF_RIFFA_DMA XGERXPKT DEFAULT 0x0
#define SUME NF_RIFFA_DMA XGERXPKT WIDTH 32
#define SUME NF_RIFFA_DMA PCIERQ OFFSET 0x2C
#define SUME NF_RIFFA_DMA PCIERQ DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIERQ WIDTH 32
#define SUME NF_RIFFA_DMA PCIEPHY OFFSET 0x30
#define SUME NF_RIFFA_DMA PCIEPHY DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEPHY WIDTH 32
#define SUME NF_RIFFA_DMA PCIECONFIG OFFSET 0x34
#define SUME NF_RIFFA_DMA PCIECONFIG DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIECONFIG WIDTH 32
#define SUME NF_RIFFA_DMA PCIECONFIG2 OFFSET 0x38
#define SUME NF_RIFFA_DMA PCIECONFIG2 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIECONFIG2 WIDTH 32
#define SUME NF_RIFFA_DMA PCIEERROR OFFSET 0x3C
#define SUME NF_RIFFA_DMA PCIEERROR DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEERROR WIDTH 32
#define SUME NF_RIFFA_DMA PCIEMISC OFFSET 0x40
#define SUME NF_RIFFA_DMA PCIEMISC DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEMISC WIDTH 32
#define SUME NF_RIFFA_DMA PCIETPH OFFSET 0x44
#define SUME NF_RIFFA_DMA PCIETPH DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIETPH WIDTH 32
#define SUME NF_RIFFA_DMA PCIEFC1 OFFSET 0x48
#define SUME NF_RIFFA_DMA PCIEFC1 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEFC1 WIDTH 32
#define SUME NF_RIFFA_DMA PCIEFC2 OFFSET 0x4C
#define SUME NF_RIFFA_DMA PCIEFC2 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEFC2 WIDTH 32
#define SUME NF_RIFFA_DMA PCIEFC3 OFFSET 0x50
#define SUME NF_RIFFA_DMA PCIEFC3 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEFC3 WIDTH 32
#define SUME NF_RIFFA_DMA PCIEINTERRUPT OFFSET 0x54
#define SUME NF_RIFFA_DMA PCIEINTERRUPT DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEINTERRUPT WIDTH 32
#define SUME NF_RIFFA_DMA PCIEMSIDATA OFFSET 0x58
#define SUME NF_RIFFA_DMA PCIEMSIDATA DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEMSIDATA WIDTH 32
#define SUME NF_RIFFA_DMA PCIEMSIINT OFFSET 0x5C
#define SUME NF_RIFFA_DMA PCIEMSIINT DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEMSIINT WIDTH 32
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS OFFSET 0x60
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS WIDTH 32
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS2 OFFSET 0x64
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS2 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEMSIPENDINGSTATUS2 WIDTH 32
#define SUME NF_RIFFA_DMA PCIEINTERRUPT2 OFFSET 0x68
#define SUME NF_RIFFA_DMA PCIEINTERRUPT2 DEFAULT 0x0
#define SUME NF_RIFFA_DMA PCIEINTERRUPT2 WIDTH 32
