$date
	Sat Apr 02 12:13:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task_4_2_tb $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # F $end
$var integer 32 $ k [31:0] $end
$scope module new_the $end
$var wire 1 # F $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
b0 $
0#
0"
0!
$end
#10
1#
0'
1!
b1 $
#20
1'
0&
0!
1"
b10 $
#30
0#
1&
0%
1'
1!
b11 $
#40
1%
0!
0"
b100 $
