<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XTrafGen_PRamCmd Member List</h1>This is the complete list of members for <a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8a767b1c623f144b914c00745829d6c4">AddrMode</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a56036b5629d83c70ae9381590eeb47c5">IdMode</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a136c084bd4f0aa1a701b861cd8c21056">IntervalMode</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7280f3150d2489ac8e243999d598a615">OpCntl0</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7a2a616de2b96ebb0f7cd26ea547790d">OpCntl1</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8b77d85f3ace7b81c2fea480573ad818">OpCntl2</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a1bc73bc28457bc97a12fcbcce88fa077">Opcode</a></td><td><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
