
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -317.67

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -19.21

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -19.21

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.54   17.78   35.92   35.92 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.78    0.01   35.93 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.67    8.98    7.38   43.31 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.98    0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.33   data arrival time
-----------------------------------------------------------------------------
                                 34.95   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.41   27.68   41.66   41.66 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.68    0.01   41.67 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.71   75.86   67.50  109.17 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 75.86    0.03  109.21 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.72   34.85  144.06 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.72    0.00  144.06 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.55   14.04   29.25  173.31 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.04    0.10  173.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.66   11.28   21.00  194.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.12  194.53 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.20   20.28  214.81 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.20    0.02  214.83 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.09  238.92 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  238.93 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.25   28.26  267.19 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.26    0.01  267.21 ^ resp_msg[13] (out)
                                267.21   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.21   data arrival time
-----------------------------------------------------------------------------
                                -19.21   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.41   27.68   41.66   41.66 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.68    0.01   41.67 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.71   75.86   67.50  109.17 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 75.86    0.03  109.21 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.72   34.85  144.06 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.72    0.00  144.06 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.55   14.04   29.25  173.31 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.04    0.10  173.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.66   11.28   21.00  194.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.12  194.53 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.20   20.28  214.81 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.20    0.02  214.83 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.09  238.92 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  238.93 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.25   28.26  267.19 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.26    0.01  267.21 ^ resp_msg[13] (out)
                                267.21   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.21   data arrival time
-----------------------------------------------------------------------------
                                -19.21   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.63551330566406

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7176

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.583328247070312

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8066

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.71   42.71 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.50  109.21 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.60  146.81 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.71  164.52 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.42  184.94 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.36  205.30 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.26  222.56 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.96  250.52 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.30  276.83 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.18  288.01 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.68  313.68 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.69 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.69   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.84  299.16   library setup time
         299.16   data required time
---------------------------------------------------------
         299.16   data required time
        -313.69   data arrival time
---------------------------------------------------------
         -14.54   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.92   35.92 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.39   43.31 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.33   data arrival time
---------------------------------------------------------
          34.95   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
267.2078

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-19.2078

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.188338

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
