$date
	Sun Mar 09 00:26:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module f1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#10
0"
#20
1"
#30
0"
#40
1"
#50
0"
#60
1"
#70
0"
#80
1"
#90
0"
#95
1#
