$date
	Thu Dec 14 12:21:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module c2_tb $end
$var wire 1 ! out $end
$var reg 1 " A0 $end
$var reg 1 # A1 $end
$var reg 1 $ B0 $end
$var reg 1 % B1 $end
$var reg 1 & d0 $end
$var reg 1 ' d1 $end
$var reg 1 ( d2 $end
$var reg 1 ) d3 $end
$scope module c2_instance $end
$var wire 1 " A0 $end
$var wire 1 # A1 $end
$var wire 1 $ B0 $end
$var wire 1 % B1 $end
$var wire 1 & d0 $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) d3 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 2 , sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#20
1!
1+
b11 ,
1*
1#
1"
1%
1$
1)
0(
1'
0&
#40
0!
0+
b0 ,
0*
0#
0"
0%
0$
#60
1!
b1 ,
1*
1"
1$
#90
