{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697142775468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697142775475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 16:32:55 2023 " "Processing started: Thu Oct 12 16:32:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697142775475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142775475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorQuartus -c ProcessorQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorQuartus -c ProcessorQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142775475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697142776058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697142776058 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Register_tb.v(1) " "Verilog HDL syntax error at Register_tb.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Test_Benches/Register_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/Register_tb.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/register_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file test_benches/register_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785006 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Mux_tb.v(1) " "Verilog HDL syntax error at Mux_tb.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Test_Benches/Mux_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/Mux_tb.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/mux_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file test_benches/mux_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785011 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Memory_tb.v(1) " "Verilog HDL syntax error at Memory_tb.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Test_Benches/Memory_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/Memory_tb.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/memory_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file test_benches/memory_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/immediategenie_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/immediategenie_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenie_tb " "Found entity 1: ImmediateGenie_tb" {  } { { "Test_Benches/ImmediateGenie_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/ImmediateGenie_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697142785016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Control_tb.v(1) " "Verilog HDL syntax error at Control_tb.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Test_Benches/Control_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/Control_tb.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/control_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file test_benches/control_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785027 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier ALU_tb.v(1) " "Verilog HDL syntax error at ALU_tb.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Test_Benches/ALU_tb.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Test_Benches/ALU_tb.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/alu_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file test_benches/alu_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785028 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Register.v(1) " "Verilog HDL syntax error at Register.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Components/Register.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/Register.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register.v 0 0 " "Found 0 design units, including 0 entities, in source file components/register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785035 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Mux.v(1) " "Verilog HDL syntax error at Mux.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Components/Mux.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/Mux.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.v 0 0 " "Found 0 design units, including 0 entities, in source file components/mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Memory.v(1) " "Verilog HDL syntax error at Memory.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Components/Memory.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/Memory.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.v 0 0 " "Found 0 design units, including 0 entities, in source file components/memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/immediategenie.v 1 1 " "Found 1 design units, including 1 entities, in source file components/immediategenie.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenie " "Found entity 1: ImmediateGenie" {  } { { "Components/ImmediateGenie.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/ImmediateGenie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697142785048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785048 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier Control.v(1) " "Verilog HDL syntax error at Control.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Components/Control.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/Control.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control.v 0 0 " "Found 0 design units, including 0 entities, in source file components/control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier ALU.v(1) " "Verilog HDL syntax error at ALU.v(1) near end of file ;  expecting \".\", or an identifier" {  } { { "Components/ALU.v" "" { Text "C:/Users/swartwba/Desktop/rhit-csse232-2324a-project-yellow-2324a-04/implementation/Components/ALU.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file components/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697142785106 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 16:33:05 2023 " "Processing ended: Thu Oct 12 16:33:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697142785106 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697142785106 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697142785106 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785106 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697142785732 ""}
