// Seed: 338662624
module module_0 (
    input supply1 id_0
);
  tri0 id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    inout wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13
);
  assign id_8 = 1;
  assign id_8 = id_0;
  module_0(
      id_8
  ); id_15(
      .id_0(id_13),
      .id_1(1),
      .id_2(~id_11),
      .id_3(id_6),
      .id_4(id_0 - id_0 - 1),
      .id_5(id_1),
      .id_6(id_9)
  );
  wire id_16, id_17;
endmodule
