Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar  4 16:42:58 2023
| Host         : DESKTOP-FELKDMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (9975)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9975)
---------------------------------
 There are 9975 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.196        0.000                      0                84888        0.012        0.000                      0                84888        3.000        0.000                       0                  9981  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk    {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk    {0.000 20.000}     40.000          25.000          
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk_1  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         13.196        0.000                      0                84888        0.192        0.000                      0                84888       18.750        0.000                       0                  9977  
  clkfbout_cpuclk                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_cpuclk_1       13.215        0.000                      0                84888        0.192        0.000                      0                84888       18.750        0.000                       0                  9977  
  clkfbout_cpuclk_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk_1  clk_out1_cpuclk         13.196        0.000                      0                84888        0.012        0.000                      0                84888  
clk_out1_cpuclk    clk_out1_cpuclk_1       13.196        0.000                      0                84888        0.012        0.000                      0                84888  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_cpuclk                       
(none)             clk_out1_cpuclk_1                     
(none)             clkfbout_cpuclk                       
(none)             clkfbout_cpuclk_1                     
(none)                                clk_out1_cpuclk    
(none)                                clk_out1_cpuclk_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       13.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[26][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.251     4.163    mini_rv_u/Id/regFile/D[6]
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y129        FDCE (Setup_fdce_C_D)       -0.078    17.359    mini_rv_u/Id/regFile/rf_reg[26][6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[3][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.883%)  route 5.950ns (91.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.270     4.182    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y130        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.221ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.914%)  route 5.926ns (91.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.247     4.159    mini_rv_u/Id/regFile/D[6]
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X85Y130        FDCE (Setup_fdce_C_D)       -0.055    17.380    mini_rv_u/Id/regFile/rf_reg[6][6]
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 13.221    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[31][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.580ns (9.147%)  route 5.761ns (90.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.081     3.994    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X86Y128        FDCE (Setup_fdce_C_D)       -0.058    17.378    mini_rv_u/Id/regFile/rf_reg[31][6]
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.408ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[15][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.580ns (9.110%)  route 5.787ns (90.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.107     4.019    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y129        FDCE (Setup_fdce_C_D)       -0.008    17.427    mini_rv_u/Id/regFile/rf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 13.408    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[7][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.580ns (9.373%)  route 5.608ns (90.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.929     3.841    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)       -0.040    17.395    mini_rv_u/Id/regFile/rf_reg[7][6]
  -------------------------------------------------------------------
                         required time                         17.395    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.699ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.580ns (10.025%)  route 5.206ns (89.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.410     3.447    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y145        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][31]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                 13.699    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.580ns (9.591%)  route 5.467ns (90.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.788     3.700    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.582    18.043    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.614    
                         clock uncertainty           -0.180    17.434    
    SLICE_X84Y128        FDCE (Setup_fdce_C_D)       -0.025    17.409    mini_rv_u/Id/regFile/rf_reg[18][6]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[29][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.580ns (9.872%)  route 5.295ns (90.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.615     3.528    mini_rv_u/Id/regFile/D[6]
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)       -0.040    17.396    mini_rv_u/Id/regFile/rf_reg[29][6]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.580ns (10.544%)  route 4.921ns (89.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.125     3.162    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y146        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][19]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 13.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.575    -0.537    bus/interface_numled/input_buf/clk_out1
    SLICE_X9Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  bus/interface_numled/input_buf/buff_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.305    bus/interface_numled/input_buf/data3[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  bus/interface_numled/input_buf/num[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    bus/interface_numled/input_buf/num[1]_i_2_n_0
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  bus/interface_numled/input_buf/num_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    bus/interface_numled/ledDisplayCtrl/D[1]
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.846    -0.306    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/C
                         clock pessimism             -0.218    -0.524    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.134    -0.390    bus/interface_numled/ledDisplayCtrl/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/input_buf/clk_out1
    SLICE_X6Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/input_buf/buff_reg[27]/Q
                         net (fo=1, routed)           0.051    -0.294    bus/interface_numled/input_buf/data6[3]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  bus/interface_numled/input_buf/num[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    bus/interface_numled/input_buf/num[3]_i_3_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  bus/interface_numled/input_buf/num_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    bus/interface_numled/ledDisplayCtrl/D[3]
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                         clock pessimism             -0.218    -0.496    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.105    -0.391    bus/interface_numled/ledDisplayCtrl/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mini_rv_u/If/IF_pc/pc_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/if_id/pc_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.342%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.558    -0.554    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X71Y134        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.141    -0.413 r  mini_rv_u/If/IF_pc/pc_reg[5]/Q
                         net (fo=2, routed)           0.138    -0.275    mini_rv_u/If/IF_pc/pc_reg_n_0_[5]
    SLICE_X69Y133        LUT4 (Prop_lut4_I2_O)        0.045    -0.230 r  mini_rv_u/If/IF_pc/pc_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    mini_rv_u/if_id/pc_o_reg[31]_3[5]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.827    -0.325    mini_rv_u/if_id/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/C
                         clock pessimism             -0.216    -0.541    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.092    -0.449    mini_rv_u/if_id/pc_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.880%)  route 0.124ns (49.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/Q
                         net (fo=3, routed)           0.124    -0.305    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[2]
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/C
                         clock pessimism             -0.216    -0.542    
    SLICE_X71Y132        FDCE (Hold_fdce_C_D)         0.017    -0.525    mini_rv_u/mem_wb/ALUOut_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.584    -0.528    mini_rv_u/ex_mem/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  mini_rv_u/ex_mem/pc_o_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.281    mini_rv_u/mem_wb/D[0]
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.855    -0.297    mini_rv_u/mem_wb/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/C
                         clock pessimism             -0.231    -0.528    
    SLICE_X77Y131        FDCE (Hold_fdce_C_D)         0.023    -0.505    mini_rv_u/mem_wb/pc4_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.586    -0.526    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y137        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mini_rv_u/ex_mem/pc_o_reg[16]/Q
                         net (fo=1, routed)           0.169    -0.216    mini_rv_u/mem_wb/D[16]
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.859    -0.293    mini_rv_u/mem_wb/clk_out1
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/C
                         clock pessimism             -0.216    -0.509    
    SLICE_X73Y139        FDCE (Hold_fdce_C_D)         0.066    -0.443    mini_rv_u/mem_wb/pc4_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RWSel_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.593    -0.519    mini_rv_u/ex_mem/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/ex_mem/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDCE (Prop_fdce_C_Q)         0.128    -0.391 r  mini_rv_u/ex_mem/RWSel_o_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.272    mini_rv_u/mem_wb/RWSel_o_reg[1]_1[1]
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.865    -0.287    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                         clock pessimism             -0.232    -0.519    
    SLICE_X79Y140        FDCE (Hold_fdce_C_D)         0.019    -0.500    mini_rv_u/mem_wb/RWSel_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.402%)  route 0.110ns (32.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.573    -0.539    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y88          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.110    -0.301    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.099    -0.202 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.844    -0.308    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092    -0.431    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.588    -0.524    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y141        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mini_rv_u/ex_mem/pc_o_reg[30]/Q
                         net (fo=1, routed)           0.181    -0.202    mini_rv_u/mem_wb/D[30]
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.863    -0.289    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/C
                         clock pessimism             -0.194    -0.483    
    SLICE_X74Y141        FDCE (Hold_fdce_C_D)         0.052    -0.431    mini_rv_u/mem_wb/pc4_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.294    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[5]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C
                         clock pessimism             -0.217    -0.544    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.021    -0.523    mini_rv_u/mem_wb/ALUOut_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  cpuClk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y88     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y88     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y90     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  cpuClk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk_1
  To Clock:  clk_out1_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       13.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[26][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.251     4.163    mini_rv_u/Id/regFile/D[6]
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.161    17.456    
    SLICE_X87Y129        FDCE (Setup_fdce_C_D)       -0.078    17.378    mini_rv_u/Id/regFile/rf_reg[26][6]
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[3][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.883%)  route 5.950ns (91.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.270     4.182    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.161    17.456    
    SLICE_X86Y130        FDCE (Setup_fdce_C_D)       -0.058    17.398    mini_rv_u/Id/regFile/rf_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.914%)  route 5.926ns (91.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.247     4.159    mini_rv_u/Id/regFile/D[6]
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.161    17.454    
    SLICE_X85Y130        FDCE (Setup_fdce_C_D)       -0.055    17.399    mini_rv_u/Id/regFile/rf_reg[6][6]
  -------------------------------------------------------------------
                         required time                         17.399    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.403ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[31][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.580ns (9.147%)  route 5.761ns (90.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.081     3.994    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.161    17.455    
    SLICE_X86Y128        FDCE (Setup_fdce_C_D)       -0.058    17.397    mini_rv_u/Id/regFile/rf_reg[31][6]
  -------------------------------------------------------------------
                         required time                         17.397    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 13.403    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[15][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.580ns (9.110%)  route 5.787ns (90.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.107     4.019    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.161    17.454    
    SLICE_X84Y129        FDCE (Setup_fdce_C_D)       -0.008    17.446    mini_rv_u/Id/regFile/rf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.573ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[7][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.580ns (9.373%)  route 5.608ns (90.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.929     3.841    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.161    17.454    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)       -0.040    17.414    mini_rv_u/Id/regFile/rf_reg[7][6]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 13.573    

Slack (MET) :             13.717ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.580ns (10.025%)  route 5.206ns (89.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.410     3.447    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.161    17.367    
    SLICE_X71Y145        FDCE (Setup_fdce_C_CE)      -0.202    17.165    mini_rv_u/Id/regFile/rf_reg[6][31]
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                 13.717    

Slack (MET) :             13.728ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.580ns (9.591%)  route 5.467ns (90.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.788     3.700    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.582    18.043    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.614    
                         clock uncertainty           -0.161    17.453    
    SLICE_X84Y128        FDCE (Setup_fdce_C_D)       -0.025    17.428    mini_rv_u/Id/regFile/rf_reg[18][6]
  -------------------------------------------------------------------
                         required time                         17.428    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.728    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[29][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.580ns (9.872%)  route 5.295ns (90.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.615     3.528    mini_rv_u/Id/regFile/D[6]
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.161    17.455    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)       -0.040    17.415    mini_rv_u/Id/regFile/rf_reg[29][6]
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 13.887    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.580ns (10.544%)  route 4.921ns (89.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.125     3.162    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.161    17.367    
    SLICE_X71Y146        FDCE (Setup_fdce_C_CE)      -0.202    17.165    mini_rv_u/Id/regFile/rf_reg[6][19]
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 14.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.575    -0.537    bus/interface_numled/input_buf/clk_out1
    SLICE_X9Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  bus/interface_numled/input_buf/buff_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.305    bus/interface_numled/input_buf/data3[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  bus/interface_numled/input_buf/num[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    bus/interface_numled/input_buf/num[1]_i_2_n_0
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  bus/interface_numled/input_buf/num_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    bus/interface_numled/ledDisplayCtrl/D[1]
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.846    -0.306    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/C
                         clock pessimism             -0.218    -0.524    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.134    -0.390    bus/interface_numled/ledDisplayCtrl/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/input_buf/clk_out1
    SLICE_X6Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/input_buf/buff_reg[27]/Q
                         net (fo=1, routed)           0.051    -0.294    bus/interface_numled/input_buf/data6[3]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  bus/interface_numled/input_buf/num[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    bus/interface_numled/input_buf/num[3]_i_3_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  bus/interface_numled/input_buf/num_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    bus/interface_numled/ledDisplayCtrl/D[3]
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                         clock pessimism             -0.218    -0.496    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.105    -0.391    bus/interface_numled/ledDisplayCtrl/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mini_rv_u/If/IF_pc/pc_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/if_id/pc_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.342%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.558    -0.554    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X71Y134        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.141    -0.413 r  mini_rv_u/If/IF_pc/pc_reg[5]/Q
                         net (fo=2, routed)           0.138    -0.275    mini_rv_u/If/IF_pc/pc_reg_n_0_[5]
    SLICE_X69Y133        LUT4 (Prop_lut4_I2_O)        0.045    -0.230 r  mini_rv_u/If/IF_pc/pc_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    mini_rv_u/if_id/pc_o_reg[31]_3[5]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.827    -0.325    mini_rv_u/if_id/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/C
                         clock pessimism             -0.216    -0.541    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.092    -0.449    mini_rv_u/if_id/pc_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.880%)  route 0.124ns (49.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/Q
                         net (fo=3, routed)           0.124    -0.305    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[2]
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/C
                         clock pessimism             -0.216    -0.542    
    SLICE_X71Y132        FDCE (Hold_fdce_C_D)         0.017    -0.525    mini_rv_u/mem_wb/ALUOut_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.584    -0.528    mini_rv_u/ex_mem/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  mini_rv_u/ex_mem/pc_o_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.281    mini_rv_u/mem_wb/D[0]
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.855    -0.297    mini_rv_u/mem_wb/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/C
                         clock pessimism             -0.231    -0.528    
    SLICE_X77Y131        FDCE (Hold_fdce_C_D)         0.023    -0.505    mini_rv_u/mem_wb/pc4_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.586    -0.526    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y137        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mini_rv_u/ex_mem/pc_o_reg[16]/Q
                         net (fo=1, routed)           0.169    -0.216    mini_rv_u/mem_wb/D[16]
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.859    -0.293    mini_rv_u/mem_wb/clk_out1
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/C
                         clock pessimism             -0.216    -0.509    
    SLICE_X73Y139        FDCE (Hold_fdce_C_D)         0.066    -0.443    mini_rv_u/mem_wb/pc4_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RWSel_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.593    -0.519    mini_rv_u/ex_mem/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/ex_mem/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDCE (Prop_fdce_C_Q)         0.128    -0.391 r  mini_rv_u/ex_mem/RWSel_o_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.272    mini_rv_u/mem_wb/RWSel_o_reg[1]_1[1]
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.865    -0.287    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                         clock pessimism             -0.232    -0.519    
    SLICE_X79Y140        FDCE (Hold_fdce_C_D)         0.019    -0.500    mini_rv_u/mem_wb/RWSel_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.402%)  route 0.110ns (32.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.573    -0.539    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y88          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.110    -0.301    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.099    -0.202 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.844    -0.308    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092    -0.431    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.588    -0.524    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y141        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mini_rv_u/ex_mem/pc_o_reg[30]/Q
                         net (fo=1, routed)           0.181    -0.202    mini_rv_u/mem_wb/D[30]
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.863    -0.289    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/C
                         clock pessimism             -0.194    -0.483    
    SLICE_X74Y141        FDCE (Hold_fdce_C_D)         0.052    -0.431    mini_rv_u/mem_wb/pc4_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.294    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[5]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C
                         clock pessimism             -0.217    -0.544    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.021    -0.523    mini_rv_u/mem_wb/ALUOut_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  cpuClk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y88     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y88     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y90     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y89     bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X76Y27    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X54Y68    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk_1
  To Clock:  clkfbout_cpuclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  cpuClk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk_1
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       13.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[26][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.251     4.163    mini_rv_u/Id/regFile/D[6]
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y129        FDCE (Setup_fdce_C_D)       -0.078    17.359    mini_rv_u/Id/regFile/rf_reg[26][6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[3][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.883%)  route 5.950ns (91.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.270     4.182    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y130        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.221ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.914%)  route 5.926ns (91.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.247     4.159    mini_rv_u/Id/regFile/D[6]
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X85Y130        FDCE (Setup_fdce_C_D)       -0.055    17.380    mini_rv_u/Id/regFile/rf_reg[6][6]
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 13.221    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[31][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.580ns (9.147%)  route 5.761ns (90.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.081     3.994    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X86Y128        FDCE (Setup_fdce_C_D)       -0.058    17.378    mini_rv_u/Id/regFile/rf_reg[31][6]
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.408ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[15][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.580ns (9.110%)  route 5.787ns (90.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.107     4.019    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y129        FDCE (Setup_fdce_C_D)       -0.008    17.427    mini_rv_u/Id/regFile/rf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 13.408    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[7][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.580ns (9.373%)  route 5.608ns (90.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.929     3.841    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)       -0.040    17.395    mini_rv_u/Id/regFile/rf_reg[7][6]
  -------------------------------------------------------------------
                         required time                         17.395    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.699ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.580ns (10.025%)  route 5.206ns (89.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.410     3.447    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y145        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][31]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                 13.699    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.580ns (9.591%)  route 5.467ns (90.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.788     3.700    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.582    18.043    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.614    
                         clock uncertainty           -0.180    17.434    
    SLICE_X84Y128        FDCE (Setup_fdce_C_D)       -0.025    17.409    mini_rv_u/Id/regFile/rf_reg[18][6]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[29][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.580ns (9.872%)  route 5.295ns (90.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.615     3.528    mini_rv_u/Id/regFile/D[6]
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)       -0.040    17.396    mini_rv_u/Id/regFile/rf_reg[29][6]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.580ns (10.544%)  route 4.921ns (89.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.125     3.162    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y146        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][19]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 13.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.575    -0.537    bus/interface_numled/input_buf/clk_out1
    SLICE_X9Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  bus/interface_numled/input_buf/buff_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.305    bus/interface_numled/input_buf/data3[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  bus/interface_numled/input_buf/num[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    bus/interface_numled/input_buf/num[1]_i_2_n_0
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  bus/interface_numled/input_buf/num_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    bus/interface_numled/ledDisplayCtrl/D[1]
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.846    -0.306    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/C
                         clock pessimism             -0.218    -0.524    
                         clock uncertainty            0.180    -0.345    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.134    -0.211    bus/interface_numled/ledDisplayCtrl/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/input_buf/clk_out1
    SLICE_X6Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/input_buf/buff_reg[27]/Q
                         net (fo=1, routed)           0.051    -0.294    bus/interface_numled/input_buf/data6[3]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  bus/interface_numled/input_buf/num[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    bus/interface_numled/input_buf/num[3]_i_3_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  bus/interface_numled/input_buf/num_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    bus/interface_numled/ledDisplayCtrl/D[3]
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                         clock pessimism             -0.218    -0.496    
                         clock uncertainty            0.180    -0.317    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.105    -0.212    bus/interface_numled/ledDisplayCtrl/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mini_rv_u/If/IF_pc/pc_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/if_id/pc_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.342%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.558    -0.554    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X71Y134        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.141    -0.413 r  mini_rv_u/If/IF_pc/pc_reg[5]/Q
                         net (fo=2, routed)           0.138    -0.275    mini_rv_u/If/IF_pc/pc_reg_n_0_[5]
    SLICE_X69Y133        LUT4 (Prop_lut4_I2_O)        0.045    -0.230 r  mini_rv_u/If/IF_pc/pc_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    mini_rv_u/if_id/pc_o_reg[31]_3[5]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.827    -0.325    mini_rv_u/if_id/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/C
                         clock pessimism             -0.216    -0.541    
                         clock uncertainty            0.180    -0.361    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.092    -0.269    mini_rv_u/if_id/pc_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.880%)  route 0.124ns (49.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/Q
                         net (fo=3, routed)           0.124    -0.305    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[2]
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/C
                         clock pessimism             -0.216    -0.542    
                         clock uncertainty            0.180    -0.362    
    SLICE_X71Y132        FDCE (Hold_fdce_C_D)         0.017    -0.345    mini_rv_u/mem_wb/ALUOut_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.584    -0.528    mini_rv_u/ex_mem/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  mini_rv_u/ex_mem/pc_o_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.281    mini_rv_u/mem_wb/D[0]
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.855    -0.297    mini_rv_u/mem_wb/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/C
                         clock pessimism             -0.231    -0.528    
                         clock uncertainty            0.180    -0.348    
    SLICE_X77Y131        FDCE (Hold_fdce_C_D)         0.023    -0.325    mini_rv_u/mem_wb/pc4_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.586    -0.526    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y137        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mini_rv_u/ex_mem/pc_o_reg[16]/Q
                         net (fo=1, routed)           0.169    -0.216    mini_rv_u/mem_wb/D[16]
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.859    -0.293    mini_rv_u/mem_wb/clk_out1
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/C
                         clock pessimism             -0.216    -0.509    
                         clock uncertainty            0.180    -0.329    
    SLICE_X73Y139        FDCE (Hold_fdce_C_D)         0.066    -0.263    mini_rv_u/mem_wb/pc4_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RWSel_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.593    -0.519    mini_rv_u/ex_mem/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/ex_mem/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDCE (Prop_fdce_C_Q)         0.128    -0.391 r  mini_rv_u/ex_mem/RWSel_o_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.272    mini_rv_u/mem_wb/RWSel_o_reg[1]_1[1]
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.865    -0.287    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                         clock pessimism             -0.232    -0.519    
                         clock uncertainty            0.180    -0.339    
    SLICE_X79Y140        FDCE (Hold_fdce_C_D)         0.019    -0.320    mini_rv_u/mem_wb/RWSel_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.402%)  route 0.110ns (32.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.573    -0.539    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y88          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.110    -0.301    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.099    -0.202 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.844    -0.308    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.180    -0.344    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092    -0.252    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.588    -0.524    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y141        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mini_rv_u/ex_mem/pc_o_reg[30]/Q
                         net (fo=1, routed)           0.181    -0.202    mini_rv_u/mem_wb/D[30]
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.863    -0.289    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/C
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.180    -0.303    
    SLICE_X74Y141        FDCE (Hold_fdce_C_D)         0.052    -0.251    mini_rv_u/mem_wb/pc4_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.294    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[5]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C
                         clock pessimism             -0.217    -0.544    
                         clock uncertainty            0.180    -0.364    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.021    -0.343    mini_rv_u/mem_wb/ALUOut_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       13.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[26][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.251     4.163    mini_rv_u/Id/regFile/D[6]
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[26][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y129        FDCE (Setup_fdce_C_D)       -0.078    17.359    mini_rv_u/Id/regFile/rf_reg[26][6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[3][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.883%)  route 5.950ns (91.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.270     4.182    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y130        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.221ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.914%)  route 5.926ns (91.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.247     4.159    mini_rv_u/Id/regFile/D[6]
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X85Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X85Y130        FDCE (Setup_fdce_C_D)       -0.055    17.380    mini_rv_u/Id/regFile/rf_reg[6][6]
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 13.221    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[31][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.580ns (9.147%)  route 5.761ns (90.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.081     3.994    mini_rv_u/Id/regFile/D[6]
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X86Y128        FDCE (Setup_fdce_C_D)       -0.058    17.378    mini_rv_u/Id/regFile/rf_reg[31][6]
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.408ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[15][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.580ns (9.110%)  route 5.787ns (90.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          4.107     4.019    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[15][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y129        FDCE (Setup_fdce_C_D)       -0.008    17.427    mini_rv_u/Id/regFile/rf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 13.408    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[7][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.580ns (9.373%)  route 5.608ns (90.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.929     3.841    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y130        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)       -0.040    17.395    mini_rv_u/Id/regFile/rf_reg[7][6]
  -------------------------------------------------------------------
                         required time                         17.395    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.699ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.580ns (10.025%)  route 5.206ns (89.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.410     3.447    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y145        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][31]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y145        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][31]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                 13.699    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.580ns (9.591%)  route 5.467ns (90.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.788     3.700    mini_rv_u/Id/regFile/D[6]
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.582    18.043    mini_rv_u/Id/regFile/clk_out1
    SLICE_X84Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.614    
                         clock uncertainty           -0.180    17.434    
    SLICE_X84Y128        FDCE (Setup_fdce_C_D)       -0.025    17.409    mini_rv_u/Id/regFile/rf_reg[18][6]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[29][6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.580ns (9.872%)  route 5.295ns (90.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.700    -2.347    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y136        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.891 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.680    -0.211    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.124    -0.087 r  mini_rv_u/Wb/rf[31][6]_i_1/O
                         net (fo=33, routed)          3.615     3.528    mini_rv_u/Id/regFile/D[6]
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.584    18.045    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y128        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.616    
                         clock uncertainty           -0.180    17.436    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)       -0.040    17.396    mini_rv_u/Id/regFile/rf_reg[29][6]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[6][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.580ns (10.544%)  route 4.921ns (89.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.709    -2.338    mini_rv_u/mem_wb/clk_out1
    SLICE_X82Y136        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.795    -0.087    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.124     0.037 r  mini_rv_u/mem_wb/rf[6][31]_i_1/O
                         net (fo=32, routed)          3.125     3.162    mini_rv_u/Id/regFile/rf_reg[6][0]_0[0]
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.496    17.957    mini_rv_u/Id/regFile/clk_out1
    SLICE_X71Y146        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[6][19]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.180    17.348    
    SLICE_X71Y146        FDCE (Setup_fdce_C_CE)      -0.202    17.146    mini_rv_u/Id/regFile/rf_reg[6][19]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 13.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.575    -0.537    bus/interface_numled/input_buf/clk_out1
    SLICE_X9Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  bus/interface_numled/input_buf/buff_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.305    bus/interface_numled/input_buf/data3[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  bus/interface_numled/input_buf/num[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    bus/interface_numled/input_buf/num[1]_i_2_n_0
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  bus/interface_numled/input_buf/num_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    bus/interface_numled/ledDisplayCtrl/D[1]
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.846    -0.306    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X8Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[1]/C
                         clock pessimism             -0.218    -0.524    
                         clock uncertainty            0.180    -0.345    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.134    -0.211    bus/interface_numled/ledDisplayCtrl/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/input_buf/clk_out1
    SLICE_X6Y94          FDCE                                         r  bus/interface_numled/input_buf/buff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/input_buf/buff_reg[27]/Q
                         net (fo=1, routed)           0.051    -0.294    bus/interface_numled/input_buf/data6[3]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  bus/interface_numled/input_buf/num[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    bus/interface_numled/input_buf/num[3]_i_3_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.184 r  bus/interface_numled/input_buf/num_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    bus/interface_numled/ledDisplayCtrl/D[3]
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                         clock pessimism             -0.218    -0.496    
                         clock uncertainty            0.180    -0.317    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.105    -0.212    bus/interface_numled/ledDisplayCtrl/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mini_rv_u/If/IF_pc/pc_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/if_id/pc_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.342%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.558    -0.554    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X71Y134        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_fdpe_C_Q)         0.141    -0.413 r  mini_rv_u/If/IF_pc/pc_reg[5]/Q
                         net (fo=2, routed)           0.138    -0.275    mini_rv_u/If/IF_pc/pc_reg_n_0_[5]
    SLICE_X69Y133        LUT4 (Prop_lut4_I2_O)        0.045    -0.230 r  mini_rv_u/If/IF_pc/pc_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    mini_rv_u/if_id/pc_o_reg[31]_3[5]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.827    -0.325    mini_rv_u/if_id/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[5]/C
                         clock pessimism             -0.216    -0.541    
                         clock uncertainty            0.180    -0.361    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.092    -0.269    mini_rv_u/if_id/pc_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.880%)  route 0.124ns (49.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  mini_rv_u/ex_mem/ALUOut_o_reg[2]/Q
                         net (fo=3, routed)           0.124    -0.305    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[2]
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[2]/C
                         clock pessimism             -0.216    -0.542    
                         clock uncertainty            0.180    -0.362    
    SLICE_X71Y132        FDCE (Hold_fdce_C_D)         0.017    -0.345    mini_rv_u/mem_wb/ALUOut_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.584    -0.528    mini_rv_u/ex_mem/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  mini_rv_u/ex_mem/pc_o_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.281    mini_rv_u/mem_wb/D[0]
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.855    -0.297    mini_rv_u/mem_wb/clk_out1
    SLICE_X77Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[0]/C
                         clock pessimism             -0.231    -0.528    
                         clock uncertainty            0.180    -0.348    
    SLICE_X77Y131        FDCE (Hold_fdce_C_D)         0.023    -0.325    mini_rv_u/mem_wb/pc4_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.586    -0.526    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y137        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mini_rv_u/ex_mem/pc_o_reg[16]/Q
                         net (fo=1, routed)           0.169    -0.216    mini_rv_u/mem_wb/D[16]
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.859    -0.293    mini_rv_u/mem_wb/clk_out1
    SLICE_X73Y139        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[16]/C
                         clock pessimism             -0.216    -0.509    
                         clock uncertainty            0.180    -0.329    
    SLICE_X73Y139        FDCE (Hold_fdce_C_D)         0.066    -0.263    mini_rv_u/mem_wb/pc4_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RWSel_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.593    -0.519    mini_rv_u/ex_mem/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/ex_mem/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDCE (Prop_fdce_C_Q)         0.128    -0.391 r  mini_rv_u/ex_mem/RWSel_o_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.272    mini_rv_u/mem_wb/RWSel_o_reg[1]_1[1]
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.865    -0.287    mini_rv_u/mem_wb/clk_out1
    SLICE_X79Y140        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                         clock pessimism             -0.232    -0.519    
                         clock uncertainty            0.180    -0.339    
    SLICE_X79Y140        FDCE (Hold_fdce_C_D)         0.019    -0.320    mini_rv_u/mem_wb/RWSel_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.402%)  route 0.110ns (32.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.573    -0.539    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y88          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.110    -0.301    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.099    -0.202 r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.844    -0.308    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y89          FDRE                                         r  bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.180    -0.344    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092    -0.252    bus/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.588    -0.524    mini_rv_u/ex_mem/clk_out1
    SLICE_X72Y141        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mini_rv_u/ex_mem/pc_o_reg[30]/Q
                         net (fo=1, routed)           0.181    -0.202    mini_rv_u/mem_wb/D[30]
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.863    -0.289    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y141        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[30]/C
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.180    -0.303    
    SLICE_X74Y141        FDCE (Hold_fdce_C_D)         0.052    -0.251    mini_rv_u/mem_wb/pc4_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.294    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[5]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C
                         clock pessimism             -0.217    -0.544    
                         clock uncertainty            0.180    -0.364    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.021    -0.343    mini_rv_u/mem_wb/ALUOut_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.050    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_cpuclk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 4.387ns (50.241%)  route 4.345ns (49.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.210    -0.735    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    -0.583 r  bus/interface_numled/ledDisplayCtrl/led_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.135     2.551    led_ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     6.330 r  led_ca_OBUF_inst/O
                         net (fo=0)                   0.000     6.330    led_ca
    T10                                                               r  led_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.135ns (47.813%)  route 4.514ns (52.187%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.210    -0.735    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.611 r  bus/interface_numled/ledDisplayCtrl/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.303     2.692    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.247 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000     6.247    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 4.036ns (47.302%)  route 4.496ns (52.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518    -1.804 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/Q
                         net (fo=1, routed)           4.496     2.692    led_en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.210 r  led_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.210    led_en[6]
    K2                                                                r  led_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 4.374ns (51.270%)  route 4.157ns (48.730%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.287    -0.657    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.154    -0.503 r  bus/interface_numled/ledDisplayCtrl/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.870     2.366    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.764     6.130 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000     6.130    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 4.366ns (54.261%)  route 3.680ns (45.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.213    -0.733    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    -0.581 r  bus/interface_numled/ledDisplayCtrl/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.468     1.887    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.758     5.645 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.114ns (53.339%)  route 3.598ns (46.661%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.287    -0.657    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.533 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.311     1.778    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     5.311 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     5.311    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.208ns (57.495%)  route 3.111ns (42.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478    -1.844 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           3.111     1.268    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.730     4.998 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.998    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.092ns (56.839%)  route 3.108ns (43.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518    -1.804 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           3.108     1.304    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     4.878 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.878    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 4.117ns (57.047%)  route 3.100ns (42.953%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.289    -0.656    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.532 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.811     1.279    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     4.817 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.817    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.073ns (56.844%)  route 3.092ns (43.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.213    -0.733    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124    -0.609 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.879     1.271    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     4.764 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     4.764    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.400ns (77.325%)  route 0.411ns (22.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.605    -0.507    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/Q
                         net (fo=1, routed)           0.411     0.067    led_en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.304 r  led_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.304    led_en[0]
    J17                                                               r  led_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.437ns (76.521%)  route 0.441ns (23.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.605    -0.507    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.148    -0.359 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/Q
                         net (fo=1, routed)           0.441     0.082    led_en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.289     1.371 r  led_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.371    led_en[1]
    J18                                                               r  led_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.415ns (74.436%)  route 0.486ns (25.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/Q
                         net (fo=1, routed)           0.486     0.141    led_en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.391 r  led_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.391    led_en[4]
    P14                                                               r  led_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.424ns (69.625%)  route 0.621ns (30.375%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.229    -0.139    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.094 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     0.298    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.536 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     1.536    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.454ns (70.631%)  route 0.604ns (29.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.148    -0.360 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/Q
                         net (fo=1, routed)           0.604     0.244    led_en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.306     1.550 r  led_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.550    led_en[3]
    J14                                                               r  led_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.453ns (68.488%)  route 0.669ns (31.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.148    -0.361 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/Q
                         net (fo=1, routed)           0.669     0.307    led_en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.305     1.613 r  led_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.613    led_en[5]
    T14                                                               r  led_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.380ns (64.212%)  route 0.769ns (35.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.354    -0.014    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.031 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     0.446    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.640 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     1.640    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.420ns (62.818%)  route 0.841ns (37.182%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.233    -0.136    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.091 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.608     0.517    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.752 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     1.752    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.439ns (60.266%)  route 0.949ns (39.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.344 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           0.949     0.604    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.879 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.879    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.456ns (60.436%)  route 0.953ns (39.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.148    -0.360 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           0.953     0.593    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.308     1.901 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.901    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_cpuclk_1
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 4.387ns (50.241%)  route 4.345ns (49.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.210    -0.735    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    -0.583 r  bus/interface_numled/ledDisplayCtrl/led_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.135     2.551    led_ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     6.330 r  led_ca_OBUF_inst/O
                         net (fo=0)                   0.000     6.330    led_ca
    T10                                                               r  led_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.135ns (47.813%)  route 4.514ns (52.187%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.210    -0.735    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.611 r  bus/interface_numled/ledDisplayCtrl/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.303     2.692    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.247 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000     6.247    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 4.036ns (47.302%)  route 4.496ns (52.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518    -1.804 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/Q
                         net (fo=1, routed)           4.496     2.692    led_en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.210 r  led_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.210    led_en[6]
    K2                                                                r  led_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 4.374ns (51.270%)  route 4.157ns (48.730%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.287    -0.657    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.154    -0.503 r  bus/interface_numled/ledDisplayCtrl/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.870     2.366    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.764     6.130 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000     6.130    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 4.366ns (54.261%)  route 3.680ns (45.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.213    -0.733    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    -0.581 r  bus/interface_numled/ledDisplayCtrl/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.468     1.887    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.758     5.645 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.114ns (53.339%)  route 3.598ns (46.661%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.287    -0.657    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.533 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.311     1.778    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     5.311 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     5.311    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.208ns (57.495%)  route 3.111ns (42.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478    -1.844 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           3.111     1.268    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.730     4.998 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.998    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.092ns (56.839%)  route 3.108ns (43.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.725    -2.322    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518    -1.804 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           3.108     1.304    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     4.878 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.878    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 4.117ns (57.047%)  route 3.100ns (42.953%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.646    -2.401    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.289    -0.656    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    -0.532 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.811     1.279    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     4.817 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.817    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.073ns (56.844%)  route 3.092ns (43.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.645    -2.402    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X9Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.946 f  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           1.213    -0.733    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124    -0.609 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.879     1.271    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     4.764 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     4.764    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.400ns (77.325%)  route 0.411ns (22.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.605    -0.507    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/Q
                         net (fo=1, routed)           0.411     0.067    led_en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.304 r  led_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.304    led_en[0]
    J17                                                               r  led_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.437ns (76.521%)  route 0.441ns (23.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.605    -0.507    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.148    -0.359 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/Q
                         net (fo=1, routed)           0.441     0.082    led_en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.289     1.371 r  led_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.371    led_en[1]
    J18                                                               r  led_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.415ns (74.436%)  route 0.486ns (25.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[4]/Q
                         net (fo=1, routed)           0.486     0.141    led_en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.391 r  led_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.391    led_en[4]
    P14                                                               r  led_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.424ns (69.625%)  route 0.621ns (30.375%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.229    -0.139    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.094 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     0.298    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.536 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     1.536    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.454ns (70.631%)  route 0.604ns (29.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.148    -0.360 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[3]/Q
                         net (fo=1, routed)           0.604     0.244    led_en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.306     1.550 r  led_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.550    led_en[3]
    J14                                                               r  led_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.453ns (68.488%)  route 0.669ns (31.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y91          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.148    -0.361 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/Q
                         net (fo=1, routed)           0.669     0.307    led_en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.305     1.613 r  led_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.613    led_en[5]
    T14                                                               r  led_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.380ns (64.212%)  route 0.769ns (35.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.354    -0.014    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.031 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     0.446    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.640 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     1.640    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.420ns (62.818%)  route 0.841ns (37.182%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.603    -0.509    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X7Y94          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           0.233    -0.136    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.091 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.608     0.517    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.752 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     1.752    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.439ns (60.266%)  route 0.949ns (39.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.344 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           0.949     0.604    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.879 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.879    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.456ns (60.436%)  route 0.953ns (39.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.604    -0.508    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y93          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.148    -0.360 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           0.953     0.593    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.308     1.901 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.901    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cpuclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    18.260 f  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    18.819    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.848 f  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    19.677    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cpuclk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    18.260 f  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    18.819    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.848 f  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    19.677    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_cpuclk

Max Delay          1616 Endpoints
Min Delay          1616 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/ALUOut_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/DRAMRd_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/DRAMRd_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/pc4_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/If/IF_pc/pc_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/If/IF_pc/pc_reg[31]_1
    SLICE_X68Y131        FDPE                                         f  mini_rv_u/If/IF_pc/pc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X68Y131        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/DRAMIn_o_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/ex_mem/DRAMIn_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/DRAMIn_o_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/DRAMRd_o_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/mem_wb/DRAMRd_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/If/IF_pc/pc_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.631ns (14.794%)  route 9.394ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.324    11.025    mini_rv_u/If/IF_pc/pc_reg[31]_1
    SLICE_X69Y131        FDPE                                         f  mini_rv_u/If/IF_pc/pc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X69Y131        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.631ns (14.794%)  route 9.394ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.324    11.025    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X69Y131        FDCE                                         f  mini_rv_u/mem_wb/ALUOut_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            bus/deviceCLK/delay_sw1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.245ns (38.110%)  route 0.399ns (61.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF_inst/O
                         net (fo=1, routed)           0.399     0.644    bus/deviceCLK/switch
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/deviceCLK/clk_out1
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/deviceCLK/delay_sw1_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.320ns (19.171%)  route 1.347ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.941     1.667    bus/deviceCLK/delay_sw2_reg_0
    SLICE_X2Y98          FDCE                                         f  bus/deviceCLK/delay_sw1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/deviceCLK/clk_out1
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.320ns (18.571%)  route 1.401ns (81.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.994     1.721    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X2Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.320ns (18.571%)  route 1.401ns (81.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.994     1.721    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X2Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.769%)  route 1.479ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.072     1.799    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y96          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y96          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.769%)  route 1.479ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.072     1.799    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y96          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y96          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_cpuclk_1

Max Delay          1616 Endpoints
Min Delay          1616 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/ALUOut_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/DRAMRd_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/DRAMRd_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.205ns  (logic 1.631ns (14.556%)  route 9.574ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.504    11.205    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X67Y132        FDCE                                         f  mini_rv_u/mem_wb/pc4_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.488    -2.051    mini_rv_u/mem_wb/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/If/IF_pc/pc_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/If/IF_pc/pc_reg[31]_1
    SLICE_X68Y131        FDPE                                         f  mini_rv_u/If/IF_pc/pc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X68Y131        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/DRAMIn_o_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/ex_mem/Unsigned_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/ex_mem/DRAMIn_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/ex_mem/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/ex_mem/DRAMIn_o_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/DRAMRd_o_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.029ns  (logic 1.631ns (14.788%)  route 9.398ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.329    11.029    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X68Y131        FDCE                                         f  mini_rv_u/mem_wb/DRAMRd_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y131        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/If/IF_pc/pc_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.631ns (14.794%)  route 9.394ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.324    11.025    mini_rv_u/If/IF_pc/pc_reg[31]_1
    SLICE_X69Y131        FDPE                                         f  mini_rv_u/If/IF_pc/pc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/If/IF_pc/clk_out1
    SLICE_X69Y131        FDPE                                         r  mini_rv_u/If/IF_pc/pc_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.631ns (14.794%)  route 9.394ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.577    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.124     2.701 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        8.324    11.025    mini_rv_u/mem_wb/ALUOut_o_reg[0]_0
    SLICE_X69Y131        FDCE                                         f  mini_rv_u/mem_wb/ALUOut_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        1.486    -2.053    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            bus/deviceCLK/delay_sw1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.245ns (38.110%)  route 0.399ns (61.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF_inst/O
                         net (fo=1, routed)           0.399     0.644    bus/deviceCLK/switch
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/deviceCLK/clk_out1
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/deviceCLK/delay_sw1_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.320ns (19.171%)  route 1.347ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.941     1.667    bus/deviceCLK/delay_sw2_reg_0
    SLICE_X2Y98          FDCE                                         f  bus/deviceCLK/delay_sw1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/deviceCLK/clk_out1
    SLICE_X2Y98          FDCE                                         r  bus/deviceCLK/delay_sw1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.320ns (18.571%)  route 1.401ns (81.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.994     1.721    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X2Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.320ns (18.571%)  route 1.401ns (81.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        0.994     1.721    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X2Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.878    -0.274    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X2Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.008     1.735    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y97          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.875    -0.277    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y97          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.769%)  route 1.479ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.072     1.799    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y96          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y96          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.769%)  route 1.479ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.681    mini_rv_u/Id/regFile/rst_IBUF
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     0.726 f  mini_rv_u/Id/regFile/isNeededWrite[1]_i_1/O
                         net (fo=1615, routed)        1.072     1.799    bus/interface_numled/ledDisplayCtrl/num_reg[3]_0
    SLICE_X5Y96          FDCE                                         f  bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9975, routed)        0.874    -0.278    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X5Y96          FDCE                                         r  bus/interface_numled/ledDisplayCtrl/cnt_reg[5]/C





