// Seed: 1621743558
module module_0 (
    output uwire id_0,
    input  wor   id_1
);
  wire  id_3;
  logic id_4;
  assign #(-1 == id_1) id_0 = -1'h0 != id_4 * -1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10
    , id_20,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wor id_15,
    inout supply1 id_16,
    output supply0 id_17,
    input supply0 id_18
);
  final $clog2(8);
  ;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_1 = 0;
  logic ["" : 1] id_21;
  wire id_22;
  ;
  wire [(  1  !=  -1  ) : -1 'b0] id_23;
  assign id_9 = id_11;
  wire id_24;
endmodule
