-- VHDL structural description generated from `mips_core_flat`
--		date : Sun Jun 30 16:16:19 2002


-- Entity Declaration

ENTITY mips_core_flat IS
  PORT (
  adr : out BIT_VECTOR(31 DOWNTO 0) ;	-- adr
  datain : in BIT_VECTOR(31 DOWNTO 0) ;	-- datain
  dataout : out BIT_VECTOR(31 DOWNTO 0) ;	-- dataout
  int : in BIT_VECTOR(5 DOWNTO 0) ;	-- int
  scin : in BIT ;	-- scin
  scout : out BIT ;	-- scout
  test : in BIT ;	-- test
  reset : in BIT ;	-- reset
  frz : in BIT ;	-- frz
  w : out BIT_VECTOR(0 TO 1) ;	-- w
  rw : out BIT ;	-- rw
  berr : in BIT ;	-- berr
  rw_ctl : out BIT_VECTOR(15 DOWNTO 0) ;	-- rw_ctl
  frz_ctl : out BIT_VECTOR(15 DOWNTO 0) ;	-- frz_ctl
  ck_ctl : in BIT ;	-- ck_ctl
  ck_dpt : in BIT ;	-- ck_dpt
  vdd : in BIT ;	-- vdd
  vss : in BIT 	-- vss
  );
END mips_core_flat;

-- Architecture Declaration

ARCHITECTURE VST OF mips_core_flat IS
  COMPONENT nmx2_x1
    port (
    cmd : in BIT ;	-- cmd
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT no2_x4
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT mx3_x2
    port (
    cmd0 : in BIT ;	-- cmd0
    cmd1 : in BIT ;	-- cmd1
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT halfadder_x2
    port (
    a : in BIT ;	-- a
    b : in BIT ;	-- b
    cout : out BIT ;	-- cout
    sout : out BIT ;	-- sout
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT fulladder_x2
    port (
    a1 : in BIT ;	-- a1
    a2 : in BIT ;	-- a2
    a3 : in BIT ;	-- a3
    a4 : in BIT ;	-- a4
    b1 : in BIT ;	-- b1
    b2 : in BIT ;	-- b2
    b3 : in BIT ;	-- b3
    b4 : in BIT ;	-- b4
    cin1 : in BIT ;	-- cin1
    cin2 : in BIT ;	-- cin2
    cin3 : in BIT ;	-- cin3
    cout : out BIT ;	-- cout
    sout : out BIT ;	-- sout
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_mux_x2
    port (
    sel0 : in BIT ;	-- sel0
    sel1 : in BIT ;	-- sel1
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_mux_x2_buf
    port (
    sel : in BIT ;	-- sel
    sel0 : out BIT ;	-- sel0
    sel1 : out BIT ;	-- sel1
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT zero_x0
    port (
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT one_x0
    port (
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT inv_x1
    port (
    i : in BIT ;	-- i
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_nts_x2
    port (
    enx : in BIT ;	-- enx
    nenx : in BIT ;	-- nenx
    i : in BIT ;	-- i
    nq : out MUX_BIT bus;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_nts_x2_buf
    port (
    en : in BIT ;	-- en
    enx : out BIT ;	-- enx
    nenx : out BIT ;	-- nenx
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_nmux_x1
    port (
    sel0 : in BIT ;	-- sel0
    sel1 : in BIT ;	-- sel1
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_nmux_x1_buf
    port (
    sel : in BIT ;	-- sel
    sel0 : out BIT ;	-- sel0
    sel1 : out BIT ;	-- sel1
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_ts_x4
    port (
    enx : in BIT ;	-- enx
    nenx : in BIT ;	-- nenx
    i : in BIT ;	-- i
    q : out MUX_BIT bus;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_ts_x4_buf
    port (
    en : in BIT ;	-- en
    enx : out BIT ;	-- enx
    nenx : out BIT ;	-- nenx
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_inmux_mem
    port (
    datain0 : in BIT ;	-- datain0
    datain1 : in BIT ;	-- datain1
    sel0 : in BIT ;	-- sel0
    sel1 : in BIT ;	-- sel1
    dinx : out BIT ;	-- dinx
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_mid_mem_r0
    port (
    dinx : in BIT ;	-- dinx
    write : in BIT ;	-- write
    read : in BIT ;	-- read
    rbus : out MUX_BIT bus;	-- rbus
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_mid_mem
    port (
    dinx : in BIT ;	-- dinx
    write : in BIT ;	-- write
    read : in BIT ;	-- read
    rbus : out MUX_BIT bus;	-- rbus
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_out_mem
    port (
    rbus : in BIT ;	-- rbus
    xcks : in BIT ;	-- xcks
    dataout : out BIT ;	-- dataout
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_inmux_buf_2
    port (
    ck : in BIT ;	-- ck
    sel : in BIT ;	-- sel
    nck : out BIT ;	-- nck
    sel0 : out BIT ;	-- sel0
    sel1 : out BIT ;	-- sel1
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_mid_buf_2
    port (
    selr : in BIT ;	-- selr
    selw : in BIT ;	-- selw
    nck : in BIT ;	-- nck
    read : out BIT ;	-- read
    write : out BIT ;	-- write
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_out_buf_2
    port (
    nck : in BIT ;	-- nck
    xcks : out BIT ;	-- xcks
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_bufad0
    port (
    i : in BIT ;	-- i
    nq : inout BIT ;	-- nq
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_nao3
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_nor3
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_nbuf
    port (
    i : in BIT ;	-- i
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_nand4
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT rf_dec_bufad2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq0 : inout BIT ;	-- nq0
    q0 : out BIT ;	-- q0
    nq1 : inout BIT ;	-- nq1
    q1 : out BIT ;	-- q1
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_sff_scan_x4
    port (
    ckx : in BIT ;	-- ckx
    nckx : in BIT ;	-- nckx
    wenx : in BIT ;	-- wenx
    nwenx : in BIT ;	-- nwenx
    scanx : in BIT ;	-- scanx
    nscanx : in BIT ;	-- nscanx
    i : in BIT ;	-- i
    scin : in BIT ;	-- scin
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT dp_sff_scan_x4_buf
    port (
    ck : in BIT ;	-- ck
    wen : in BIT ;	-- wen
    scan : in BIT ;	-- scan
    scin : in BIT ;	-- scin
    ckx : out BIT ;	-- ckx
    nckx : out BIT ;	-- nckx
    wenx : out BIT ;	-- wenx
    nwenx : out BIT ;	-- nwenx
    scanx : out BIT ;	-- scanx
    nscanx : out BIT ;	-- nscanx
    scout : out BIT ;	-- scout
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT noa2a2a23_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    i4 : in BIT ;	-- i4
    i5 : in BIT ;	-- i5
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT noa2a2a2a24_x1
    port (
    i1 : in BIT ;	-- i1
    i0 : in BIT ;	-- i0
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    i5 : in BIT ;	-- i5
    i4 : in BIT ;	-- i4
    i7 : in BIT ;	-- i7
    i6 : in BIT ;	-- i6
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT inv_x4
    port (
    i : in BIT ;	-- i
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT oa3ao322_x2
    port (
    i1 : in BIT ;	-- i1
    i0 : in BIT ;	-- i0
    i2 : in BIT ;	-- i2
    i4 : in BIT ;	-- i4
    i3 : in BIT ;	-- i3
    i5 : in BIT ;	-- i5
    i6 : in BIT ;	-- i6
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT oa2a22_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT nxr2_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT xr2_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT on12_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT oa22_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT ao2o22_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT noa2ao222_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    i4 : in BIT ;	-- i4
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT nao2o22_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT o3_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT oa2ao222_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    i4 : in BIT ;	-- i4
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT o4_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT noa22_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT ao22_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT inv_x2
    port (
    i : in BIT ;	-- i
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT nao22_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT an12_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT a3_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT a4_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT o2_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT a2_x2
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT na2_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT no4_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT na4_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    i3 : in BIT ;	-- i3
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT no3_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT no2_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT na3_x1
    port (
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    i2 : in BIT ;	-- i2
    nq : out BIT ;	-- nq
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT buf_x8
    port (
    i : in BIT ;	-- i
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT buf_x4
    port (
    i : in BIT ;	-- i
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT buf_x2
    port (
    i : in BIT ;	-- i
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT sff1_x4
    port (
    ck : in BIT ;	-- ck
    i : in BIT ;	-- i
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  COMPONENT mx2_x2
    port (
    cmd : in BIT ;	-- cmd
    i0 : in BIT ;	-- i0
    i1 : in BIT ;	-- i1
    q : out BIT ;	-- q
    vdd : in BIT ;	-- vdd
    vss : in BIT 	-- vss
    );
  END COMPONENT;

  SIGNAL ctl_noname1963 : BIT;	-- ctl.noname1963
  SIGNAL ctl_noname1962 : BIT;	-- ctl.noname1962
  SIGNAL ctl_noname1961 : BIT;	-- ctl.noname1961
  SIGNAL ctl_noname1960 : BIT;	-- ctl.noname1960
  SIGNAL ctl_noname1959 : BIT;	-- ctl.noname1959
  SIGNAL ctl_noname1958 : BIT;	-- ctl.noname1958
  SIGNAL ctl_noname1957 : BIT;	-- ctl.noname1957
  SIGNAL ctl_noname1956 : BIT;	-- ctl.noname1956
  SIGNAL ctl_noname1955 : BIT;	-- ctl.noname1955
  SIGNAL ctl_noname1954 : BIT;	-- ctl.noname1954
  SIGNAL ctl_noname1953 : BIT;	-- ctl.noname1953
  SIGNAL ctl_noname1952 : BIT;	-- ctl.noname1952
  SIGNAL ctl_noname1951 : BIT;	-- ctl.noname1951
  SIGNAL ctl_noname1950 : BIT;	-- ctl.noname1950
  SIGNAL ctl_noname1949 : BIT;	-- ctl.noname1949
  SIGNAL ctl_noname1948 : BIT;	-- ctl.noname1948
  SIGNAL ctl_noname1947 : BIT;	-- ctl.noname1947
  SIGNAL ctl_noname1946 : BIT;	-- ctl.noname1946
  SIGNAL ctl_noname1945 : BIT;	-- ctl.noname1945
  SIGNAL ctl_noname1944 : BIT;	-- ctl.noname1944
  SIGNAL ctl_noname1943 : BIT;	-- ctl.noname1943
  SIGNAL ctl_noname1942 : BIT;	-- ctl.noname1942
  SIGNAL ctl_noname1941 : BIT;	-- ctl.noname1941
  SIGNAL ctl_noname1940 : BIT;	-- ctl.noname1940
  SIGNAL ctl_noname1939 : BIT;	-- ctl.noname1939
  SIGNAL ctl_noname1938 : BIT;	-- ctl.noname1938
  SIGNAL ctl_noname1937 : BIT;	-- ctl.noname1937
  SIGNAL ctl_noname1936 : BIT;	-- ctl.noname1936
  SIGNAL ctl_noname1935 : BIT;	-- ctl.noname1935
  SIGNAL ctl_noname1934 : BIT;	-- ctl.noname1934
  SIGNAL ctl_noname1933 : BIT;	-- ctl.noname1933
  SIGNAL ctl_noname1932 : BIT;	-- ctl.noname1932
  SIGNAL ctl_noname1931 : BIT;	-- ctl.noname1931
  SIGNAL ctl_noname1930 : BIT;	-- ctl.noname1930
  SIGNAL ctl_noname1929 : BIT;	-- ctl.noname1929
  SIGNAL ctl_noname1928 : BIT;	-- ctl.noname1928
  SIGNAL ctl_noname1927 : BIT;	-- ctl.noname1927
  SIGNAL ctl_noname1926 : BIT;	-- ctl.noname1926
  SIGNAL ctl_noname1925 : BIT;	-- ctl.noname1925
  SIGNAL ctl_noname1924 : BIT;	-- ctl.noname1924
  SIGNAL ctl_noname1923 : BIT;	-- ctl.noname1923
  SIGNAL ctl_noname1922 : BIT;	-- ctl.noname1922
  SIGNAL ctl_noname1921 : BIT;	-- ctl.noname1921
  SIGNAL ctl_noname1920 : BIT;	-- ctl.noname1920
  SIGNAL ctl_noname1919 : BIT;	-- ctl.noname1919
  SIGNAL ctl_noname1918 : BIT;	-- ctl.noname1918
  SIGNAL ctl_noname1917 : BIT;	-- ctl.noname1917
  SIGNAL ctl_noname1916 : BIT;	-- ctl.noname1916
  SIGNAL ctl_noname1915 : BIT;	-- ctl.noname1915
  SIGNAL ctl_noname1914 : BIT;	-- ctl.noname1914
  SIGNAL ctl_noname1913 : BIT;	-- ctl.noname1913
  SIGNAL ctl_noname1912 : BIT;	-- ctl.noname1912
  SIGNAL ctl_noname1911 : BIT;	-- ctl.noname1911
  SIGNAL ctl_noname1910 : BIT;	-- ctl.noname1910
  SIGNAL ctl_noname1909 : BIT;	-- ctl.noname1909
  SIGNAL ctl_noname1908 : BIT;	-- ctl.noname1908
  SIGNAL ctl_noname1907 : BIT;	-- ctl.noname1907
  SIGNAL ctl_noname1906 : BIT;	-- ctl.noname1906
  SIGNAL ctl_noname1905 : BIT;	-- ctl.noname1905
  SIGNAL ctl_noname1904 : BIT;	-- ctl.noname1904
  SIGNAL ctl_noname1903 : BIT;	-- ctl.noname1903
  SIGNAL ctl_noname1902 : BIT;	-- ctl.noname1902
  SIGNAL ctl_noname1901 : BIT;	-- ctl.noname1901
  SIGNAL ctl_noname1900 : BIT;	-- ctl.noname1900
  SIGNAL ctl_noname1899 : BIT;	-- ctl.noname1899
  SIGNAL ctl_noname1898 : BIT;	-- ctl.noname1898
  SIGNAL ctl_noname1897 : BIT;	-- ctl.noname1897
  SIGNAL ctl_noname1896 : BIT;	-- ctl.noname1896
  SIGNAL ctl_noname1895 : BIT;	-- ctl.noname1895
  SIGNAL ctl_noname1894 : BIT;	-- ctl.noname1894
  SIGNAL ctl_ctlrw_int_0 : BIT;	-- ctl.ctlrw_int_0
  SIGNAL ctl_ctlrw_int_1 : BIT;	-- ctl.ctlrw_int_1
  SIGNAL ctl_ctlrw_int_2 : BIT;	-- ctl.ctlrw_int_2
  SIGNAL ctl_ctlrw_int_3 : BIT;	-- ctl.ctlrw_int_3
  SIGNAL ctl_ctlrw_int_4 : BIT;	-- ctl.ctlrw_int_4
  SIGNAL ctl_excp_0 : BIT;	-- ctl.excp_0
  SIGNAL ctl_excp_1 : BIT;	-- ctl.excp_1
  SIGNAL ctl_excp_2 : BIT;	-- ctl.excp_2
  SIGNAL ctl_excp_3 : BIT;	-- ctl.excp_3
  SIGNAL ctl_excp_4 : BIT;	-- ctl.excp_4
  SIGNAL ctl_excp_5 : BIT;	-- ctl.excp_5
  SIGNAL ctl_excp_6 : BIT;	-- ctl.excp_6
  SIGNAL ctl_exq : BIT;	-- ctl.exq
  SIGNAL ctl_intrqs : BIT;	-- ctl.intrqs
  SIGNAL ctl_rqs : BIT;	-- ctl.rqs
  SIGNAL ctl_wenable_int_0 : BIT;	-- ctl.wenable_int_0
  SIGNAL ctl_wenable_int_1 : BIT;	-- ctl.wenable_int_1
  SIGNAL ctl_wenable_int_2 : BIT;	-- ctl.wenable_int_2
  SIGNAL ctl_wenable_int_3 : BIT;	-- ctl.wenable_int_3
  SIGNAL ctl_wenable_int_4 : BIT;	-- ctl.wenable_int_4
  SIGNAL ctl_wenable_int_5 : BIT;	-- ctl.wenable_int_5
  SIGNAL ctl_wenable_int_6 : BIT;	-- ctl.wenable_int_6
  SIGNAL ctl_wenable_int_7 : BIT;	-- ctl.wenable_int_7
  SIGNAL ctl_wenable_int_8 : BIT;	-- ctl.wenable_int_8
  SIGNAL ctl_wenable_int_9 : BIT;	-- ctl.wenable_int_9
  SIGNAL ctl_wenable_int_10 : BIT;	-- ctl.wenable_int_10
  SIGNAL ctl_sts_mbk_not_rw_ctl_n : BIT;	-- ctl.sts_mbk_not_rw_ctl_n
  SIGNAL ctl_sts_mbk_not_frz_ctl_n : BIT;	-- ctl.sts_mbk_not_frz_ctl_n
  SIGNAL ctl_sts_mbk_not_cr_ip_5 : BIT;	-- ctl.sts_mbk_not_cr_ip_5
  SIGNAL ctl_sts_mbk_not_cr_ip_4 : BIT;	-- ctl.sts_mbk_not_cr_ip_4
  SIGNAL ctl_sts_mbk_not_cr_ip_3 : BIT;	-- ctl.sts_mbk_not_cr_ip_3
  SIGNAL ctl_sts_mbk_not_cr_ip_2 : BIT;	-- ctl.sts_mbk_not_cr_ip_2
  SIGNAL ctl_sts_mbk_not_cr_ip_1 : BIT;	-- ctl.sts_mbk_not_cr_ip_1
  SIGNAL ctl_sts_mbk_not_cr_ip_0 : BIT;	-- ctl.sts_mbk_not_cr_ip_0
  SIGNAL ctl_sts_mbk_not_intrqs_sys_r : BIT;	-- ctl.sts_mbk_not_intrqs_sys_r
  SIGNAL ctl_sts_mbk_not_intrqs_br_r : BIT;	-- ctl.sts_mbk_not_intrqs_br_r
  SIGNAL ctl_sts_mbk_not_sr_s_15 : BIT;	-- ctl.sts_mbk_not_sr_s_15
  SIGNAL ctl_sts_mbk_not_sr_s_14 : BIT;	-- ctl.sts_mbk_not_sr_s_14
  SIGNAL ctl_sts_mbk_not_sr_s_13 : BIT;	-- ctl.sts_mbk_not_sr_s_13
  SIGNAL ctl_sts_mbk_not_sr_s_12 : BIT;	-- ctl.sts_mbk_not_sr_s_12
  SIGNAL ctl_sts_mbk_not_sr_s_11 : BIT;	-- ctl.sts_mbk_not_sr_s_11
  SIGNAL ctl_sts_mbk_not_sr_s_10 : BIT;	-- ctl.sts_mbk_not_sr_s_10
  SIGNAL ctl_sts_mbk_not_sr_s_9 : BIT;	-- ctl.sts_mbk_not_sr_s_9
  SIGNAL ctl_sts_mbk_not_sr_s_8 : BIT;	-- ctl.sts_mbk_not_sr_s_8
  SIGNAL ctl_sts_mbk_not_sr_s_7 : BIT;	-- ctl.sts_mbk_not_sr_s_7
  SIGNAL ctl_sts_mbk_not_sr_s_6 : BIT;	-- ctl.sts_mbk_not_sr_s_6
  SIGNAL ctl_sts_mbk_not_sr_s_5 : BIT;	-- ctl.sts_mbk_not_sr_s_5
  SIGNAL ctl_sts_mbk_not_sr_s_4 : BIT;	-- ctl.sts_mbk_not_sr_s_4
  SIGNAL ctl_sts_mbk_not_sr_s_3 : BIT;	-- ctl.sts_mbk_not_sr_s_3
  SIGNAL ctl_sts_mbk_not_wen_erq : BIT;	-- ctl.sts_mbk_not_wen_erq
  SIGNAL ctl_sts_mbk_not_sr_s_2 : BIT;	-- ctl.sts_mbk_not_sr_s_2
  SIGNAL ctl_sts_mbk_not_wen_rfe : BIT;	-- ctl.sts_mbk_not_wen_rfe
  SIGNAL ctl_sts_mbk_not_excrqs_s : BIT;	-- ctl.sts_mbk_not_excrqs_s
  SIGNAL ctl_sts_mbk_not_ovr_s : BIT;	-- ctl.sts_mbk_not_ovr_s
  SIGNAL ctl_sts_mbk_not_ovr_r : BIT;	-- ctl.sts_mbk_not_ovr_r
  SIGNAL ctl_sts_mbk_not_cpu_x : BIT;	-- ctl.sts_mbk_not_cpu_x
  SIGNAL ctl_sts_mbk_not_cpu_r : BIT;	-- ctl.sts_mbk_not_cpu_r
  SIGNAL ctl_sts_mbk_not_ri_x : BIT;	-- ctl.sts_mbk_not_ri_x
  SIGNAL ctl_sts_mbk_not_ri_r : BIT;	-- ctl.sts_mbk_not_ri_r
  SIGNAL ctl_sts_mbk_not_ades_x : BIT;	-- ctl.sts_mbk_not_ades_x
  SIGNAL ctl_sts_mbk_not_ades_r : BIT;	-- ctl.sts_mbk_not_ades_r
  SIGNAL ctl_sts_mbk_not_adel_x : BIT;	-- ctl.sts_mbk_not_adel_x
  SIGNAL ctl_sts_mbk_not_sr_s_1 : BIT;	-- ctl.sts_mbk_not_sr_s_1
  SIGNAL ctl_sts_mbk_not_adel_r : BIT;	-- ctl.sts_mbk_not_adel_r
  SIGNAL ctl_sts_mbk_not_dbe_s : BIT;	-- ctl.sts_mbk_not_dbe_s
  SIGNAL ctl_sts_mbk_not_dbe_r : BIT;	-- ctl.sts_mbk_not_dbe_r
  SIGNAL ctl_sts_mbk_not_ibe_s : BIT;	-- ctl.sts_mbk_not_ibe_s
  SIGNAL ctl_sts_mbk_not_ibe_r : BIT;	-- ctl.sts_mbk_not_ibe_r
  SIGNAL ctl_sts_mbk_not_sr_s_0 : BIT;	-- ctl.sts_mbk_not_sr_s_0
  SIGNAL ctl_sts_mbk_not_frz : BIT;	-- ctl.sts_mbk_not_frz
  SIGNAL ctl_sts_mbk_not_test : BIT;	-- ctl.sts_mbk_not_test
  SIGNAL ctl_sts_mbk_not_opy_sign : BIT;	-- ctl.sts_mbk_not_opy_sign
  SIGNAL ctl_sts_mbk_not_alu_sign : BIT;	-- ctl.sts_mbk_not_alu_sign
  SIGNAL ctl_sts_mbk_not_alu_nul : BIT;	-- ctl.sts_mbk_not_alu_nul
  SIGNAL ctl_sts_mbk_not_ctlalu_5 : BIT;	-- ctl.sts_mbk_not_ctlalu_5
  SIGNAL ctl_sts_mbk_not_ctlalu_4 : BIT;	-- ctl.sts_mbk_not_ctlalu_4
  SIGNAL ctl_sts_mbk_not_mxrs_rdrt : BIT;	-- ctl.sts_mbk_not_mxrs_rdrt
  SIGNAL ctl_sts_mbk_not_wenable_in_10 : BIT;	-- ctl.sts_mbk_not_wenable_in_10
  SIGNAL ctl_sts_mbk_not_wenable_in_3 : BIT;	-- ctl.sts_mbk_not_wenable_in_3
  SIGNAL ctl_sts_mbk_not_wenable_in_2 : BIT;	-- ctl.sts_mbk_not_wenable_in_2
  SIGNAL ctl_sts_mbk_not_wenable_in_1 : BIT;	-- ctl.sts_mbk_not_wenable_in_1
  SIGNAL ctl_sts_mbk_not_wenable_in_0 : BIT;	-- ctl.sts_mbk_not_wenable_in_0
  SIGNAL ctl_sts_mbk_not_ctlrw_in_4 : BIT;	-- ctl.sts_mbk_not_ctlrw_in_4
  SIGNAL ctl_sts_mbk_not_ctlrw_in_3 : BIT;	-- ctl.sts_mbk_not_ctlrw_in_3
  SIGNAL ctl_sts_mbk_not_ctlrw_in_2 : BIT;	-- ctl.sts_mbk_not_ctlrw_in_2
  SIGNAL ctl_sts_mbk_not_ctlrw_in_1 : BIT;	-- ctl.sts_mbk_not_ctlrw_in_1
  SIGNAL ctl_sts_mbk_not_ctlrw_in_0 : BIT;	-- ctl.sts_mbk_not_ctlrw_in_0
  SIGNAL ctl_sts_mbk_not_adr0 : BIT;	-- ctl.sts_mbk_not_adr0
  SIGNAL ctl_sts_mbk_not_crsr_dpt_9 : BIT;	-- ctl.sts_mbk_not_crsr_dpt_9
  SIGNAL ctl_sts_mbk_not_crsr_dpt_8 : BIT;	-- ctl.sts_mbk_not_crsr_dpt_8
  SIGNAL ctl_sts_mbk_not_crsr_mx : BIT;	-- ctl.sts_mbk_not_crsr_mx
  SIGNAL ctl_sts_mbk_not_excp_6 : BIT;	-- ctl.sts_mbk_not_excp_6
  SIGNAL ctl_sts_mbk_not_excp_5 : BIT;	-- ctl.sts_mbk_not_excp_5
  SIGNAL ctl_sts_mbk_not_excp_4 : BIT;	-- ctl.sts_mbk_not_excp_4
  SIGNAL ctl_sts_mbk_not_excp_3 : BIT;	-- ctl.sts_mbk_not_excp_3
  SIGNAL ctl_sts_mbk_not_excp_2 : BIT;	-- ctl.sts_mbk_not_excp_2
  SIGNAL ctl_sts_mbk_not_excp_1 : BIT;	-- ctl.sts_mbk_not_excp_1
  SIGNAL ctl_sts_mbk_not_excp_0 : BIT;	-- ctl.sts_mbk_not_excp_0
  SIGNAL ctl_sts_excrqs_s : BIT;	-- ctl.sts_excrqs_s
  SIGNAL ctl_sts_intrqs_s : BIT;	-- ctl.sts_intrqs_s
  SIGNAL ctl_sts_cr_ip_0 : BIT;	-- ctl.sts_cr_ip_0
  SIGNAL ctl_sts_cr_ip_1 : BIT;	-- ctl.sts_cr_ip_1
  SIGNAL ctl_sts_cr_ip_2 : BIT;	-- ctl.sts_cr_ip_2
  SIGNAL ctl_sts_cr_ip_3 : BIT;	-- ctl.sts_cr_ip_3
  SIGNAL ctl_sts_cr_ip_4 : BIT;	-- ctl.sts_cr_ip_4
  SIGNAL ctl_sts_cr_ip_5 : BIT;	-- ctl.sts_cr_ip_5
  SIGNAL ctl_sts_wen_erq : BIT;	-- ctl.sts_wen_erq
  SIGNAL ctl_sts_sgmterr_en : BIT;	-- ctl.sts_sgmterr_en
  SIGNAL ctl_sts_sgmterr_s : BIT;	-- ctl.sts_sgmterr_s
  SIGNAL ctl_sts_ctlrw_out_i_0 : BIT;	-- ctl.sts_ctlrw_out_i_0
  SIGNAL ctl_sts_sr_s_1 : BIT;	-- ctl.sts_sr_s_1
  SIGNAL ctl_sts_sr_s_2 : BIT;	-- ctl.sts_sr_s_2
  SIGNAL ctl_sts_sr_s_3 : BIT;	-- ctl.sts_sr_s_3
  SIGNAL ctl_sts_sr_s_4 : BIT;	-- ctl.sts_sr_s_4
  SIGNAL ctl_sts_sr_s_5 : BIT;	-- ctl.sts_sr_s_5
  SIGNAL ctl_sts_sr_s_6 : BIT;	-- ctl.sts_sr_s_6
  SIGNAL ctl_sts_sr_s_7 : BIT;	-- ctl.sts_sr_s_7
  SIGNAL ctl_sts_sr_s_8 : BIT;	-- ctl.sts_sr_s_8
  SIGNAL ctl_sts_sr_s_9 : BIT;	-- ctl.sts_sr_s_9
  SIGNAL ctl_sts_sr_s_10 : BIT;	-- ctl.sts_sr_s_10
  SIGNAL ctl_sts_sr_s_11 : BIT;	-- ctl.sts_sr_s_11
  SIGNAL ctl_sts_sr_s_12 : BIT;	-- ctl.sts_sr_s_12
  SIGNAL ctl_sts_sr_s_13 : BIT;	-- ctl.sts_sr_s_13
  SIGNAL ctl_sts_sr_s_14 : BIT;	-- ctl.sts_sr_s_14
  SIGNAL ctl_sts_sr_s_15 : BIT;	-- ctl.sts_sr_s_15
  SIGNAL ctl_sts_cr_s_0 : BIT;	-- ctl.sts_cr_s_0
  SIGNAL ctl_sts_cr_s_1 : BIT;	-- ctl.sts_cr_s_1
  SIGNAL ctl_sts_cr_s_2 : BIT;	-- ctl.sts_cr_s_2
  SIGNAL ctl_sts_cr_s_3 : BIT;	-- ctl.sts_cr_s_3
  SIGNAL ctl_sts_cr_s_4 : BIT;	-- ctl.sts_cr_s_4
  SIGNAL ctl_sts_cr_s_5 : BIT;	-- ctl.sts_cr_s_5
  SIGNAL ctl_sts_cr_s_6 : BIT;	-- ctl.sts_cr_s_6
  SIGNAL ctl_sts_cr_s_7 : BIT;	-- ctl.sts_cr_s_7
  SIGNAL ctl_sts_cr_s_8 : BIT;	-- ctl.sts_cr_s_8
  SIGNAL ctl_sts_cr_s_9 : BIT;	-- ctl.sts_cr_s_9
  SIGNAL ctl_sts_cr_s_10 : BIT;	-- ctl.sts_cr_s_10
  SIGNAL ctl_sts_cr_s_11 : BIT;	-- ctl.sts_cr_s_11
  SIGNAL ctl_sts_cr_s_12 : BIT;	-- ctl.sts_cr_s_12
  SIGNAL ctl_sts_cr_s_13 : BIT;	-- ctl.sts_cr_s_13
  SIGNAL ctl_sts_cr_s_14 : BIT;	-- ctl.sts_cr_s_14
  SIGNAL ctl_sts_cr_s_15 : BIT;	-- ctl.sts_cr_s_15
  SIGNAL ctl_sts_intrqs_br_r : BIT;	-- ctl.sts_intrqs_br_r
  SIGNAL ctl_sts_intrqs_sys_r : BIT;	-- ctl.sts_intrqs_sys_r
  SIGNAL ctl_sts_ovr_r : BIT;	-- ctl.sts_ovr_r
  SIGNAL ctl_sts_ades_r : BIT;	-- ctl.sts_ades_r
  SIGNAL ctl_sts_cpu_r : BIT;	-- ctl.sts_cpu_r
  SIGNAL ctl_sts_adel_r : BIT;	-- ctl.sts_adel_r
  SIGNAL ctl_sts_dbe_r : BIT;	-- ctl.sts_dbe_r
  SIGNAL ctl_sts_ri_r : BIT;	-- ctl.sts_ri_r
  SIGNAL ctl_sts_ibe_r : BIT;	-- ctl.sts_ibe_r
  SIGNAL ctl_sts_inv_x2 : BIT;	-- ctl.sts_inv_x2
  SIGNAL ctl_sts_inv_x2_2 : BIT;	-- ctl.sts_inv_x2_2
  SIGNAL ctl_sts_no4_x1 : BIT;	-- ctl.sts_no4_x1
  SIGNAL ctl_sts_no3_x1 : BIT;	-- ctl.sts_no3_x1
  SIGNAL ctl_sts_na2_x1 : BIT;	-- ctl.sts_na2_x1
  SIGNAL ctl_sts_na3_x1 : BIT;	-- ctl.sts_na3_x1
  SIGNAL ctl_sts_na2_x1_2 : BIT;	-- ctl.sts_na2_x1_2
  SIGNAL ctl_sts_xr2_x1 : BIT;	-- ctl.sts_xr2_x1
  SIGNAL ctl_sts_a4_x2 : BIT;	-- ctl.sts_a4_x2
  SIGNAL ctl_sts_no2_x1 : BIT;	-- ctl.sts_no2_x1
  SIGNAL ctl_sts_no3_x1_2 : BIT;	-- ctl.sts_no3_x1_2
  SIGNAL ctl_sts_no4_x1_2 : BIT;	-- ctl.sts_no4_x1_2
  SIGNAL ctl_sts_no3_x1_3 : BIT;	-- ctl.sts_no3_x1_3
  SIGNAL ctl_sts_no4_x1_3 : BIT;	-- ctl.sts_no4_x1_3
  SIGNAL ctl_sts_na2_x1_3 : BIT;	-- ctl.sts_na2_x1_3
  SIGNAL ctl_sts_na3_x1_2 : BIT;	-- ctl.sts_na3_x1_2
  SIGNAL ctl_sts_na2_x1_4 : BIT;	-- ctl.sts_na2_x1_4
  SIGNAL ctl_sts_no4_x1_4 : BIT;	-- ctl.sts_no4_x1_4
  SIGNAL ctl_sts_na2_x1_5 : BIT;	-- ctl.sts_na2_x1_5
  SIGNAL ctl_sts_na3_x1_3 : BIT;	-- ctl.sts_na3_x1_3
  SIGNAL ctl_sts_no4_x1_5 : BIT;	-- ctl.sts_no4_x1_5
  SIGNAL ctl_sts_na2_x1_6 : BIT;	-- ctl.sts_na2_x1_6
  SIGNAL ctl_sts_na3_x1_4 : BIT;	-- ctl.sts_na3_x1_4
  SIGNAL ctl_sts_na2_x1_7 : BIT;	-- ctl.sts_na2_x1_7
  SIGNAL ctl_sts_na2_x1_8 : BIT;	-- ctl.sts_na2_x1_8
  SIGNAL ctl_sts_no3_x1_4 : BIT;	-- ctl.sts_no3_x1_4
  SIGNAL ctl_sts_na2_x1_9 : BIT;	-- ctl.sts_na2_x1_9
  SIGNAL ctl_sts_na3_x1_5 : BIT;	-- ctl.sts_na3_x1_5
  SIGNAL ctl_sts_na2_x1_10 : BIT;	-- ctl.sts_na2_x1_10
  SIGNAL ctl_sts_no4_x1_6 : BIT;	-- ctl.sts_no4_x1_6
  SIGNAL ctl_sts_na2_x1_11 : BIT;	-- ctl.sts_na2_x1_11
  SIGNAL ctl_sts_na3_x1_6 : BIT;	-- ctl.sts_na3_x1_6
  SIGNAL ctl_sts_a4_x2_2 : BIT;	-- ctl.sts_a4_x2_2
  SIGNAL ctl_sts_no2_x1_2 : BIT;	-- ctl.sts_no2_x1_2
  SIGNAL ctl_sts_no3_x1_5 : BIT;	-- ctl.sts_no3_x1_5
  SIGNAL ctl_sts_na3_x1_7 : BIT;	-- ctl.sts_na3_x1_7
  SIGNAL ctl_sts_a3_x2 : BIT;	-- ctl.sts_a3_x2
  SIGNAL ctl_sts_a2_x2 : BIT;	-- ctl.sts_a2_x2
  SIGNAL ctl_sts_a2_x2_2 : BIT;	-- ctl.sts_a2_x2_2
  SIGNAL ctl_sts_o4_x2 : BIT;	-- ctl.sts_o4_x2
  SIGNAL ctl_sts_na3_x1_8 : BIT;	-- ctl.sts_na3_x1_8
  SIGNAL ctl_sts_na2_x1_12 : BIT;	-- ctl.sts_na2_x1_12
  SIGNAL ctl_sts_na4_x1 : BIT;	-- ctl.sts_na4_x1
  SIGNAL ctl_sts_no4_x1_7 : BIT;	-- ctl.sts_no4_x1_7
  SIGNAL ctl_sts_no4_x1_8 : BIT;	-- ctl.sts_no4_x1_8
  SIGNAL ctl_sts_na4_x1_2 : BIT;	-- ctl.sts_na4_x1_2
  SIGNAL ctl_sts_a4_x2_3 : BIT;	-- ctl.sts_a4_x2_3
  SIGNAL ctl_sts_na3_x1_9 : BIT;	-- ctl.sts_na3_x1_9
  SIGNAL ctl_sts_inv_x2_3 : BIT;	-- ctl.sts_inv_x2_3
  SIGNAL ctl_sts_no2_x1_3 : BIT;	-- ctl.sts_no2_x1_3
  SIGNAL ctl_sts_na3_x1_10 : BIT;	-- ctl.sts_na3_x1_10
  SIGNAL ctl_sts_inv_x2_4 : BIT;	-- ctl.sts_inv_x2_4
  SIGNAL ctl_sts_na3_x1_11 : BIT;	-- ctl.sts_na3_x1_11
  SIGNAL ctl_sts_inv_x2_5 : BIT;	-- ctl.sts_inv_x2_5
  SIGNAL ctl_sts_a3_x2_2 : BIT;	-- ctl.sts_a3_x2_2
  SIGNAL ctl_sts_na3_x1_12 : BIT;	-- ctl.sts_na3_x1_12
  SIGNAL ctl_sts_inv_x2_6 : BIT;	-- ctl.sts_inv_x2_6
  SIGNAL ctl_sts_na3_x1_13 : BIT;	-- ctl.sts_na3_x1_13
  SIGNAL ctl_sts_inv_x2_7 : BIT;	-- ctl.sts_inv_x2_7
  SIGNAL ctl_sts_na3_x1_14 : BIT;	-- ctl.sts_na3_x1_14
  SIGNAL ctl_sts_inv_x2_8 : BIT;	-- ctl.sts_inv_x2_8
  SIGNAL ctl_sts_a2_x2_3 : BIT;	-- ctl.sts_a2_x2_3
  SIGNAL ctl_sts_na3_x1_15 : BIT;	-- ctl.sts_na3_x1_15
  SIGNAL ctl_sts_na3_x1_16 : BIT;	-- ctl.sts_na3_x1_16
  SIGNAL ctl_sts_no3_x1_6 : BIT;	-- ctl.sts_no3_x1_6
  SIGNAL ctl_sts_no4_x1_9 : BIT;	-- ctl.sts_no4_x1_9
  SIGNAL ctl_sts_na2_x1_13 : BIT;	-- ctl.sts_na2_x1_13
  SIGNAL ctl_sts_na3_x1_17 : BIT;	-- ctl.sts_na3_x1_17
  SIGNAL ctl_sts_a3_x2_3 : BIT;	-- ctl.sts_a3_x2_3
  SIGNAL ctl_sts_a3_x2_4 : BIT;	-- ctl.sts_a3_x2_4
  SIGNAL ctl_sts_a2_x2_4 : BIT;	-- ctl.sts_a2_x2_4
  SIGNAL ctl_sts_a2_x2_5 : BIT;	-- ctl.sts_a2_x2_5
  SIGNAL ctl_sts_no4_x1_10 : BIT;	-- ctl.sts_no4_x1_10
  SIGNAL ctl_sts_na2_x1_14 : BIT;	-- ctl.sts_na2_x1_14
  SIGNAL ctl_sts_na3_x1_18 : BIT;	-- ctl.sts_na3_x1_18
  SIGNAL ctl_sts_no2_x1_4 : BIT;	-- ctl.sts_no2_x1_4
  SIGNAL ctl_sts_no4_x1_11 : BIT;	-- ctl.sts_no4_x1_11
  SIGNAL ctl_sts_na2_x1_15 : BIT;	-- ctl.sts_na2_x1_15
  SIGNAL ctl_sts_na3_x1_19 : BIT;	-- ctl.sts_na3_x1_19
  SIGNAL ctl_sts_no4_x1_12 : BIT;	-- ctl.sts_no4_x1_12
  SIGNAL ctl_sts_na2_x1_16 : BIT;	-- ctl.sts_na2_x1_16
  SIGNAL ctl_sts_na3_x1_20 : BIT;	-- ctl.sts_na3_x1_20
  SIGNAL ctl_sts_no2_x1_5 : BIT;	-- ctl.sts_no2_x1_5
  SIGNAL ctl_sts_no4_x1_13 : BIT;	-- ctl.sts_no4_x1_13
  SIGNAL ctl_sts_na2_x1_17 : BIT;	-- ctl.sts_na2_x1_17
  SIGNAL ctl_sts_na3_x1_21 : BIT;	-- ctl.sts_na3_x1_21
  SIGNAL ctl_sts_no4_x1_14 : BIT;	-- ctl.sts_no4_x1_14
  SIGNAL ctl_sts_na2_x1_18 : BIT;	-- ctl.sts_na2_x1_18
  SIGNAL ctl_sts_na3_x1_22 : BIT;	-- ctl.sts_na3_x1_22
  SIGNAL ctl_sts_noa22_x1 : BIT;	-- ctl.sts_noa22_x1
  SIGNAL ctl_sts_na2_x1_19 : BIT;	-- ctl.sts_na2_x1_19
  SIGNAL ctl_sts_no4_x1_15 : BIT;	-- ctl.sts_no4_x1_15
  SIGNAL ctl_sts_inv_x2_9 : BIT;	-- ctl.sts_inv_x2_9
  SIGNAL ctl_sts_nao22_x1 : BIT;	-- ctl.sts_nao22_x1
  SIGNAL ctl_sts_na4_x1_3 : BIT;	-- ctl.sts_na4_x1_3
  SIGNAL ctl_sts_a2_x2_6 : BIT;	-- ctl.sts_a2_x2_6
  SIGNAL ctl_sts_no2_x1_6 : BIT;	-- ctl.sts_no2_x1_6
  SIGNAL ctl_sts_noa22_x1_2 : BIT;	-- ctl.sts_noa22_x1_2
  SIGNAL ctl_sts_na2_x1_20 : BIT;	-- ctl.sts_na2_x1_20
  SIGNAL ctl_sts_no4_x1_16 : BIT;	-- ctl.sts_no4_x1_16
  SIGNAL ctl_sts_inv_x2_10 : BIT;	-- ctl.sts_inv_x2_10
  SIGNAL ctl_sts_nao22_x1_2 : BIT;	-- ctl.sts_nao22_x1_2
  SIGNAL ctl_sts_na4_x1_4 : BIT;	-- ctl.sts_na4_x1_4
  SIGNAL ctl_sts_a2_x2_7 : BIT;	-- ctl.sts_a2_x2_7
  SIGNAL ctl_sts_no2_x1_7 : BIT;	-- ctl.sts_no2_x1_7
  SIGNAL ctl_sts_oa2ao222_x2 : BIT;	-- ctl.sts_oa2ao222_x2
  SIGNAL ctl_sts_na4_x1_5 : BIT;	-- ctl.sts_na4_x1_5
  SIGNAL ctl_sts_no2_x1_8 : BIT;	-- ctl.sts_no2_x1_8
  SIGNAL ctl_sts_a2_x2_8 : BIT;	-- ctl.sts_a2_x2_8
  SIGNAL ctl_sts_no4_x1_17 : BIT;	-- ctl.sts_no4_x1_17
  SIGNAL ctl_sts_inv_x2_11 : BIT;	-- ctl.sts_inv_x2_11
  SIGNAL ctl_sts_oa2ao222_x2_2 : BIT;	-- ctl.sts_oa2ao222_x2_2
  SIGNAL ctl_sts_na4_x1_6 : BIT;	-- ctl.sts_na4_x1_6
  SIGNAL ctl_sts_no2_x1_9 : BIT;	-- ctl.sts_no2_x1_9
  SIGNAL ctl_sts_a2_x2_9 : BIT;	-- ctl.sts_a2_x2_9
  SIGNAL ctl_sts_no4_x1_18 : BIT;	-- ctl.sts_no4_x1_18
  SIGNAL ctl_sts_inv_x2_12 : BIT;	-- ctl.sts_inv_x2_12
  SIGNAL ctl_sts_oa2ao222_x2_3 : BIT;	-- ctl.sts_oa2ao222_x2_3
  SIGNAL ctl_sts_na4_x1_7 : BIT;	-- ctl.sts_na4_x1_7
  SIGNAL ctl_sts_no2_x1_10 : BIT;	-- ctl.sts_no2_x1_10
  SIGNAL ctl_sts_a2_x2_10 : BIT;	-- ctl.sts_a2_x2_10
  SIGNAL ctl_sts_no4_x1_19 : BIT;	-- ctl.sts_no4_x1_19
  SIGNAL ctl_sts_inv_x2_13 : BIT;	-- ctl.sts_inv_x2_13
  SIGNAL ctl_sts_oa2ao222_x2_4 : BIT;	-- ctl.sts_oa2ao222_x2_4
  SIGNAL ctl_sts_na4_x1_8 : BIT;	-- ctl.sts_na4_x1_8
  SIGNAL ctl_sts_no2_x1_11 : BIT;	-- ctl.sts_no2_x1_11
  SIGNAL ctl_sts_a2_x2_11 : BIT;	-- ctl.sts_a2_x2_11
  SIGNAL ctl_sts_no4_x1_20 : BIT;	-- ctl.sts_no4_x1_20
  SIGNAL ctl_sts_inv_x2_14 : BIT;	-- ctl.sts_inv_x2_14
  SIGNAL ctl_sts_oa2ao222_x2_5 : BIT;	-- ctl.sts_oa2ao222_x2_5
  SIGNAL ctl_sts_na4_x1_9 : BIT;	-- ctl.sts_na4_x1_9
  SIGNAL ctl_sts_no2_x1_12 : BIT;	-- ctl.sts_no2_x1_12
  SIGNAL ctl_sts_a2_x2_12 : BIT;	-- ctl.sts_a2_x2_12
  SIGNAL ctl_sts_no4_x1_21 : BIT;	-- ctl.sts_no4_x1_21
  SIGNAL ctl_sts_inv_x2_15 : BIT;	-- ctl.sts_inv_x2_15
  SIGNAL ctl_sts_oa2ao222_x2_6 : BIT;	-- ctl.sts_oa2ao222_x2_6
  SIGNAL ctl_sts_na4_x1_10 : BIT;	-- ctl.sts_na4_x1_10
  SIGNAL ctl_sts_no2_x1_13 : BIT;	-- ctl.sts_no2_x1_13
  SIGNAL ctl_sts_a2_x2_13 : BIT;	-- ctl.sts_a2_x2_13
  SIGNAL ctl_sts_no4_x1_22 : BIT;	-- ctl.sts_no4_x1_22
  SIGNAL ctl_sts_inv_x2_16 : BIT;	-- ctl.sts_inv_x2_16
  SIGNAL ctl_sts_oa2ao222_x2_7 : BIT;	-- ctl.sts_oa2ao222_x2_7
  SIGNAL ctl_sts_na4_x1_11 : BIT;	-- ctl.sts_na4_x1_11
  SIGNAL ctl_sts_no2_x1_14 : BIT;	-- ctl.sts_no2_x1_14
  SIGNAL ctl_sts_a2_x2_14 : BIT;	-- ctl.sts_a2_x2_14
  SIGNAL ctl_sts_no4_x1_23 : BIT;	-- ctl.sts_no4_x1_23
  SIGNAL ctl_sts_oa2ao222_x2_8 : BIT;	-- ctl.sts_oa2ao222_x2_8
  SIGNAL ctl_sts_na4_x1_12 : BIT;	-- ctl.sts_na4_x1_12
  SIGNAL ctl_sts_no2_x1_15 : BIT;	-- ctl.sts_no2_x1_15
  SIGNAL ctl_sts_a2_x2_15 : BIT;	-- ctl.sts_a2_x2_15
  SIGNAL ctl_sts_no4_x1_24 : BIT;	-- ctl.sts_no4_x1_24
  SIGNAL ctl_sts_oa2ao222_x2_9 : BIT;	-- ctl.sts_oa2ao222_x2_9
  SIGNAL ctl_sts_na4_x1_13 : BIT;	-- ctl.sts_na4_x1_13
  SIGNAL ctl_sts_no2_x1_16 : BIT;	-- ctl.sts_no2_x1_16
  SIGNAL ctl_sts_a2_x2_16 : BIT;	-- ctl.sts_a2_x2_16
  SIGNAL ctl_sts_no4_x1_25 : BIT;	-- ctl.sts_no4_x1_25
  SIGNAL ctl_sts_inv_x2_17 : BIT;	-- ctl.sts_inv_x2_17
  SIGNAL ctl_sts_oa2ao222_x2_10 : BIT;	-- ctl.sts_oa2ao222_x2_10
  SIGNAL ctl_sts_na4_x1_14 : BIT;	-- ctl.sts_na4_x1_14
  SIGNAL ctl_sts_no2_x1_17 : BIT;	-- ctl.sts_no2_x1_17
  SIGNAL ctl_sts_a2_x2_17 : BIT;	-- ctl.sts_a2_x2_17
  SIGNAL ctl_sts_no4_x1_26 : BIT;	-- ctl.sts_no4_x1_26
  SIGNAL ctl_sts_inv_x2_18 : BIT;	-- ctl.sts_inv_x2_18
  SIGNAL ctl_sts_oa2ao222_x2_11 : BIT;	-- ctl.sts_oa2ao222_x2_11
  SIGNAL ctl_sts_na4_x1_15 : BIT;	-- ctl.sts_na4_x1_15
  SIGNAL ctl_sts_no2_x1_18 : BIT;	-- ctl.sts_no2_x1_18
  SIGNAL ctl_sts_a2_x2_18 : BIT;	-- ctl.sts_a2_x2_18
  SIGNAL ctl_sts_no4_x1_27 : BIT;	-- ctl.sts_no4_x1_27
  SIGNAL ctl_sts_inv_x2_19 : BIT;	-- ctl.sts_inv_x2_19
  SIGNAL ctl_sts_oa2ao222_x2_12 : BIT;	-- ctl.sts_oa2ao222_x2_12
  SIGNAL ctl_sts_na4_x1_16 : BIT;	-- ctl.sts_na4_x1_16
  SIGNAL ctl_sts_no2_x1_19 : BIT;	-- ctl.sts_no2_x1_19
  SIGNAL ctl_sts_a2_x2_19 : BIT;	-- ctl.sts_a2_x2_19
  SIGNAL ctl_sts_no4_x1_28 : BIT;	-- ctl.sts_no4_x1_28
  SIGNAL ctl_sts_inv_x2_20 : BIT;	-- ctl.sts_inv_x2_20
  SIGNAL ctl_sts_oa2ao222_x2_13 : BIT;	-- ctl.sts_oa2ao222_x2_13
  SIGNAL ctl_sts_na4_x1_17 : BIT;	-- ctl.sts_na4_x1_17
  SIGNAL ctl_sts_no2_x1_20 : BIT;	-- ctl.sts_no2_x1_20
  SIGNAL ctl_sts_a2_x2_20 : BIT;	-- ctl.sts_a2_x2_20
  SIGNAL ctl_sts_no4_x1_29 : BIT;	-- ctl.sts_no4_x1_29
  SIGNAL ctl_sts_inv_x2_21 : BIT;	-- ctl.sts_inv_x2_21
  SIGNAL ctl_sts_oa2ao222_x2_14 : BIT;	-- ctl.sts_oa2ao222_x2_14
  SIGNAL ctl_sts_na4_x1_18 : BIT;	-- ctl.sts_na4_x1_18
  SIGNAL ctl_sts_no2_x1_21 : BIT;	-- ctl.sts_no2_x1_21
  SIGNAL ctl_sts_a2_x2_21 : BIT;	-- ctl.sts_a2_x2_21
  SIGNAL ctl_sts_no4_x1_30 : BIT;	-- ctl.sts_no4_x1_30
  SIGNAL ctl_sts_inv_x2_22 : BIT;	-- ctl.sts_inv_x2_22
  SIGNAL ctl_sts_ao22_x2 : BIT;	-- ctl.sts_ao22_x2
  SIGNAL ctl_sts_a2_x2_22 : BIT;	-- ctl.sts_a2_x2_22
  SIGNAL ctl_sts_na3_x1_23 : BIT;	-- ctl.sts_na3_x1_23
  SIGNAL ctl_sts_no2_x1_22 : BIT;	-- ctl.sts_no2_x1_22
  SIGNAL ctl_sts_a4_x2_4 : BIT;	-- ctl.sts_a4_x2_4
  SIGNAL ctl_sts_no2_x1_23 : BIT;	-- ctl.sts_no2_x1_23
  SIGNAL ctl_sts_ao22_x2_2 : BIT;	-- ctl.sts_ao22_x2_2
  SIGNAL ctl_sts_a2_x2_23 : BIT;	-- ctl.sts_a2_x2_23
  SIGNAL ctl_sts_na3_x1_24 : BIT;	-- ctl.sts_na3_x1_24
  SIGNAL ctl_sts_no2_x1_24 : BIT;	-- ctl.sts_no2_x1_24
  SIGNAL ctl_sts_a4_x2_5 : BIT;	-- ctl.sts_a4_x2_5
  SIGNAL ctl_sts_no2_x1_25 : BIT;	-- ctl.sts_no2_x1_25
  SIGNAL ctl_sts_oa2ao222_x2_15 : BIT;	-- ctl.sts_oa2ao222_x2_15
  SIGNAL ctl_sts_a2_x2_24 : BIT;	-- ctl.sts_a2_x2_24
  SIGNAL ctl_sts_na3_x1_25 : BIT;	-- ctl.sts_na3_x1_25
  SIGNAL ctl_sts_no2_x1_26 : BIT;	-- ctl.sts_no2_x1_26
  SIGNAL ctl_sts_a4_x2_6 : BIT;	-- ctl.sts_a4_x2_6
  SIGNAL ctl_sts_no2_x1_27 : BIT;	-- ctl.sts_no2_x1_27
  SIGNAL ctl_sts_no3_x1_7 : BIT;	-- ctl.sts_no3_x1_7
  SIGNAL ctl_sts_a2_x2_25 : BIT;	-- ctl.sts_a2_x2_25
  SIGNAL ctl_sts_na4_x1_19 : BIT;	-- ctl.sts_na4_x1_19
  SIGNAL ctl_sts_a3_x2_5 : BIT;	-- ctl.sts_a3_x2_5
  SIGNAL ctl_sts_nao22_x1_3 : BIT;	-- ctl.sts_nao22_x1_3
  SIGNAL ctl_sts_ao22_x2_3 : BIT;	-- ctl.sts_ao22_x2_3
  SIGNAL ctl_sts_o2_x2 : BIT;	-- ctl.sts_o2_x2
  SIGNAL ctl_sts_ao22_x2_4 : BIT;	-- ctl.sts_ao22_x2_4
  SIGNAL ctl_sts_o2_x2_2 : BIT;	-- ctl.sts_o2_x2_2
  SIGNAL ctl_sts_noa22_x1_3 : BIT;	-- ctl.sts_noa22_x1_3
  SIGNAL ctl_sts_o2_x2_3 : BIT;	-- ctl.sts_o2_x2_3
  SIGNAL ctl_sts_oa2ao222_x2_16 : BIT;	-- ctl.sts_oa2ao222_x2_16
  SIGNAL ctl_sts_a2_x2_26 : BIT;	-- ctl.sts_a2_x2_26
  SIGNAL ctl_sts_na3_x1_26 : BIT;	-- ctl.sts_na3_x1_26
  SIGNAL ctl_sts_no2_x1_28 : BIT;	-- ctl.sts_no2_x1_28
  SIGNAL ctl_sts_a4_x2_7 : BIT;	-- ctl.sts_a4_x2_7
  SIGNAL ctl_sts_no2_x1_29 : BIT;	-- ctl.sts_no2_x1_29
  SIGNAL ctl_sts_noa22_x1_4 : BIT;	-- ctl.sts_noa22_x1_4
  SIGNAL ctl_sts_na4_x1_20 : BIT;	-- ctl.sts_na4_x1_20
  SIGNAL ctl_sts_a3_x2_6 : BIT;	-- ctl.sts_a3_x2_6
  SIGNAL ctl_sts_nao22_x1_4 : BIT;	-- ctl.sts_nao22_x1_4
  SIGNAL ctl_sts_ao22_x2_5 : BIT;	-- ctl.sts_ao22_x2_5
  SIGNAL ctl_sts_o3_x2 : BIT;	-- ctl.sts_o3_x2
  SIGNAL ctl_sts_noa22_x1_5 : BIT;	-- ctl.sts_noa22_x1_5
  SIGNAL ctl_sts_na2_x1_21 : BIT;	-- ctl.sts_na2_x1_21
  SIGNAL ctl_sts_na4_x1_21 : BIT;	-- ctl.sts_na4_x1_21
  SIGNAL ctl_sts_oa2ao222_x2_17 : BIT;	-- ctl.sts_oa2ao222_x2_17
  SIGNAL ctl_sts_a2_x2_27 : BIT;	-- ctl.sts_a2_x2_27
  SIGNAL ctl_sts_na3_x1_27 : BIT;	-- ctl.sts_na3_x1_27
  SIGNAL ctl_sts_no2_x1_30 : BIT;	-- ctl.sts_no2_x1_30
  SIGNAL ctl_sts_a4_x2_8 : BIT;	-- ctl.sts_a4_x2_8
  SIGNAL ctl_sts_no2_x1_31 : BIT;	-- ctl.sts_no2_x1_31
  SIGNAL ctl_sts_no4_x1_31 : BIT;	-- ctl.sts_no4_x1_31
  SIGNAL ctl_sts_a2_x2_28 : BIT;	-- ctl.sts_a2_x2_28
  SIGNAL ctl_sts_na4_x1_22 : BIT;	-- ctl.sts_na4_x1_22
  SIGNAL ctl_sts_a3_x2_7 : BIT;	-- ctl.sts_a3_x2_7
  SIGNAL ctl_sts_nao22_x1_5 : BIT;	-- ctl.sts_nao22_x1_5
  SIGNAL ctl_sts_noa22_x1_6 : BIT;	-- ctl.sts_noa22_x1_6
  SIGNAL ctl_sts_oa22_x2 : BIT;	-- ctl.sts_oa22_x2
  SIGNAL ctl_sts_na2_x1_22 : BIT;	-- ctl.sts_na2_x1_22
  SIGNAL ctl_sts_na4_x1_23 : BIT;	-- ctl.sts_na4_x1_23
  SIGNAL ctl_sts_na2_x1_23 : BIT;	-- ctl.sts_na2_x1_23
  SIGNAL ctl_sts_oa2ao222_x2_18 : BIT;	-- ctl.sts_oa2ao222_x2_18
  SIGNAL ctl_sts_a2_x2_29 : BIT;	-- ctl.sts_a2_x2_29
  SIGNAL ctl_sts_na3_x1_28 : BIT;	-- ctl.sts_na3_x1_28
  SIGNAL ctl_sts_no2_x1_32 : BIT;	-- ctl.sts_no2_x1_32
  SIGNAL ctl_sts_a4_x2_9 : BIT;	-- ctl.sts_a4_x2_9
  SIGNAL ctl_sts_no2_x1_33 : BIT;	-- ctl.sts_no2_x1_33
  SIGNAL ctl_sts_noa22_x1_7 : BIT;	-- ctl.sts_noa22_x1_7
  SIGNAL ctl_sts_na4_x1_24 : BIT;	-- ctl.sts_na4_x1_24
  SIGNAL ctl_sts_a3_x2_8 : BIT;	-- ctl.sts_a3_x2_8
  SIGNAL ctl_sts_nao22_x1_6 : BIT;	-- ctl.sts_nao22_x1_6
  SIGNAL ctl_sts_ao22_x2_6 : BIT;	-- ctl.sts_ao22_x2_6
  SIGNAL ctl_sts_on12_x1 : BIT;	-- ctl.sts_on12_x1
  SIGNAL ctl_sts_a4_x2_10 : BIT;	-- ctl.sts_a4_x2_10
  SIGNAL ctl_sts_noa22_x1_8 : BIT;	-- ctl.sts_noa22_x1_8
  SIGNAL ctl_sts_oa22_x2_2 : BIT;	-- ctl.sts_oa22_x2_2
  SIGNAL ctl_sts_na2_x1_24 : BIT;	-- ctl.sts_na2_x1_24
  SIGNAL ctl_sts_nao22_x1_7 : BIT;	-- ctl.sts_nao22_x1_7
  SIGNAL ctl_sts_na3_x1_29 : BIT;	-- ctl.sts_na3_x1_29
  SIGNAL ctl_sts_na3_x1_30 : BIT;	-- ctl.sts_na3_x1_30
  SIGNAL ctl_sts_no2_x1_34 : BIT;	-- ctl.sts_no2_x1_34
  SIGNAL ctl_sts_inv_x2_23 : BIT;	-- ctl.sts_inv_x2_23
  SIGNAL ctl_sts_nao22_x1_8 : BIT;	-- ctl.sts_nao22_x1_8
  SIGNAL ctl_sts_na3_x1_31 : BIT;	-- ctl.sts_na3_x1_31
  SIGNAL ctl_sts_na3_x1_32 : BIT;	-- ctl.sts_na3_x1_32
  SIGNAL ctl_sts_no2_x1_35 : BIT;	-- ctl.sts_no2_x1_35
  SIGNAL ctl_sts_inv_x2_24 : BIT;	-- ctl.sts_inv_x2_24
  SIGNAL ctl_sts_oa2a22_x2 : BIT;	-- ctl.sts_oa2a22_x2
  SIGNAL ctl_sts_na3_x1_33 : BIT;	-- ctl.sts_na3_x1_33
  SIGNAL ctl_sts_no2_x1_36 : BIT;	-- ctl.sts_no2_x1_36
  SIGNAL ctl_sts_no4_x1_32 : BIT;	-- ctl.sts_no4_x1_32
  SIGNAL ctl_sts_oa2a22_x2_2 : BIT;	-- ctl.sts_oa2a22_x2_2
  SIGNAL ctl_sts_na3_x1_34 : BIT;	-- ctl.sts_na3_x1_34
  SIGNAL ctl_sts_no2_x1_37 : BIT;	-- ctl.sts_no2_x1_37
  SIGNAL ctl_sts_no4_x1_33 : BIT;	-- ctl.sts_no4_x1_33
  SIGNAL ctl_sts_oa22_x2_3 : BIT;	-- ctl.sts_oa22_x2_3
  SIGNAL ctl_sts_a4_x2_11 : BIT;	-- ctl.sts_a4_x2_11
  SIGNAL ctl_sts_no2_x1_38 : BIT;	-- ctl.sts_no2_x1_38
  SIGNAL ctl_sts_na3_x1_35 : BIT;	-- ctl.sts_na3_x1_35
  SIGNAL ctl_sts_no2_x1_39 : BIT;	-- ctl.sts_no2_x1_39
  SIGNAL ctl_sts_oa22_x2_4 : BIT;	-- ctl.sts_oa22_x2_4
  SIGNAL ctl_sts_a4_x2_12 : BIT;	-- ctl.sts_a4_x2_12
  SIGNAL ctl_sts_no2_x1_40 : BIT;	-- ctl.sts_no2_x1_40
  SIGNAL ctl_sts_na3_x1_36 : BIT;	-- ctl.sts_na3_x1_36
  SIGNAL ctl_sts_no2_x1_41 : BIT;	-- ctl.sts_no2_x1_41
  SIGNAL ctl_sts_oa22_x2_5 : BIT;	-- ctl.sts_oa22_x2_5
  SIGNAL ctl_sts_a4_x2_13 : BIT;	-- ctl.sts_a4_x2_13
  SIGNAL ctl_sts_no2_x1_42 : BIT;	-- ctl.sts_no2_x1_42
  SIGNAL ctl_sts_na3_x1_37 : BIT;	-- ctl.sts_na3_x1_37
  SIGNAL ctl_sts_no2_x1_43 : BIT;	-- ctl.sts_no2_x1_43
  SIGNAL ctl_sts_oa22_x2_6 : BIT;	-- ctl.sts_oa22_x2_6
  SIGNAL ctl_sts_a4_x2_14 : BIT;	-- ctl.sts_a4_x2_14
  SIGNAL ctl_sts_no2_x1_44 : BIT;	-- ctl.sts_no2_x1_44
  SIGNAL ctl_sts_na3_x1_38 : BIT;	-- ctl.sts_na3_x1_38
  SIGNAL ctl_sts_no2_x1_45 : BIT;	-- ctl.sts_no2_x1_45
  SIGNAL ctl_sts_oa22_x2_7 : BIT;	-- ctl.sts_oa22_x2_7
  SIGNAL ctl_sts_a4_x2_15 : BIT;	-- ctl.sts_a4_x2_15
  SIGNAL ctl_sts_no2_x1_46 : BIT;	-- ctl.sts_no2_x1_46
  SIGNAL ctl_sts_na3_x1_39 : BIT;	-- ctl.sts_na3_x1_39
  SIGNAL ctl_sts_no2_x1_47 : BIT;	-- ctl.sts_no2_x1_47
  SIGNAL ctl_sts_oa22_x2_8 : BIT;	-- ctl.sts_oa22_x2_8
  SIGNAL ctl_sts_a4_x2_16 : BIT;	-- ctl.sts_a4_x2_16
  SIGNAL ctl_sts_no2_x1_48 : BIT;	-- ctl.sts_no2_x1_48
  SIGNAL ctl_sts_na3_x1_40 : BIT;	-- ctl.sts_na3_x1_40
  SIGNAL ctl_sts_no2_x1_49 : BIT;	-- ctl.sts_no2_x1_49
  SIGNAL ctl_sts_noa22_x1_9 : BIT;	-- ctl.sts_noa22_x1_9
  SIGNAL ctl_sts_a3_x2_9 : BIT;	-- ctl.sts_a3_x2_9
  SIGNAL ctl_sts_a3_x2_10 : BIT;	-- ctl.sts_a3_x2_10
  SIGNAL ctl_sts_a2_x2_30 : BIT;	-- ctl.sts_a2_x2_30
  SIGNAL ctl_sts_a2_x2_31 : BIT;	-- ctl.sts_a2_x2_31
  SIGNAL ctl_sts_na2_x1_25 : BIT;	-- ctl.sts_na2_x1_25
  SIGNAL ctl_sts_nao22_x1_9 : BIT;	-- ctl.sts_nao22_x1_9
  SIGNAL ctl_sts_noa22_x1_10 : BIT;	-- ctl.sts_noa22_x1_10
  SIGNAL ctl_sts_a3_x2_11 : BIT;	-- ctl.sts_a3_x2_11
  SIGNAL ctl_sts_no3_x1_8 : BIT;	-- ctl.sts_no3_x1_8
  SIGNAL ctl_sts_no2_x1_50 : BIT;	-- ctl.sts_no2_x1_50
  SIGNAL ctl_sts_no2_x1_51 : BIT;	-- ctl.sts_no2_x1_51
  SIGNAL ctl_sts_noa22_x1_11 : BIT;	-- ctl.sts_noa22_x1_11
  SIGNAL ctl_sts_a3_x2_12 : BIT;	-- ctl.sts_a3_x2_12
  SIGNAL ctl_sts_a3_x2_13 : BIT;	-- ctl.sts_a3_x2_13
  SIGNAL ctl_sts_a2_x2_32 : BIT;	-- ctl.sts_a2_x2_32
  SIGNAL ctl_sts_a2_x2_33 : BIT;	-- ctl.sts_a2_x2_33
  SIGNAL ctl_sts_na2_x1_26 : BIT;	-- ctl.sts_na2_x1_26
  SIGNAL ctl_sts_nao22_x1_10 : BIT;	-- ctl.sts_nao22_x1_10
  SIGNAL ctl_sts_noa22_x1_12 : BIT;	-- ctl.sts_noa22_x1_12
  SIGNAL ctl_sts_a4_x2_17 : BIT;	-- ctl.sts_a4_x2_17
  SIGNAL ctl_sts_no2_x1_52 : BIT;	-- ctl.sts_no2_x1_52
  SIGNAL ctl_sts_no3_x1_9 : BIT;	-- ctl.sts_no3_x1_9
  SIGNAL ctl_sts_noa22_x1_13 : BIT;	-- ctl.sts_noa22_x1_13
  SIGNAL ctl_sts_a3_x2_14 : BIT;	-- ctl.sts_a3_x2_14
  SIGNAL ctl_sts_no3_x1_10 : BIT;	-- ctl.sts_no3_x1_10
  SIGNAL ctl_sts_no2_x1_53 : BIT;	-- ctl.sts_no2_x1_53
  SIGNAL ctl_sts_a2_x2_34 : BIT;	-- ctl.sts_a2_x2_34
  SIGNAL ctl_sts_na2_x1_27 : BIT;	-- ctl.sts_na2_x1_27
  SIGNAL ctl_sts_oa22_x2_9 : BIT;	-- ctl.sts_oa22_x2_9
  SIGNAL ctl_sts_oa22_x2_10 : BIT;	-- ctl.sts_oa22_x2_10
  SIGNAL ctl_sts_noa22_x1_14 : BIT;	-- ctl.sts_noa22_x1_14
  SIGNAL ctl_sts_a3_x2_15 : BIT;	-- ctl.sts_a3_x2_15
  SIGNAL ctl_sts_no3_x1_11 : BIT;	-- ctl.sts_no3_x1_11
  SIGNAL ctl_sts_no2_x1_54 : BIT;	-- ctl.sts_no2_x1_54
  SIGNAL ctl_sts_a2_x2_35 : BIT;	-- ctl.sts_a2_x2_35
  SIGNAL ctl_sts_na2_x1_28 : BIT;	-- ctl.sts_na2_x1_28
  SIGNAL ctl_sts_nao22_x1_11 : BIT;	-- ctl.sts_nao22_x1_11
  SIGNAL ctl_sts_noa22_x1_15 : BIT;	-- ctl.sts_noa22_x1_15
  SIGNAL ctl_sts_inv_x2_25 : BIT;	-- ctl.sts_inv_x2_25
  SIGNAL ctl_sts_noa22_x1_16 : BIT;	-- ctl.sts_noa22_x1_16
  SIGNAL ctl_sts_a3_x2_16 : BIT;	-- ctl.sts_a3_x2_16
  SIGNAL ctl_sts_no3_x1_12 : BIT;	-- ctl.sts_no3_x1_12
  SIGNAL ctl_sts_no2_x1_55 : BIT;	-- ctl.sts_no2_x1_55
  SIGNAL ctl_sts_a2_x2_36 : BIT;	-- ctl.sts_a2_x2_36
  SIGNAL ctl_sts_na2_x1_29 : BIT;	-- ctl.sts_na2_x1_29
  SIGNAL ctl_sts_oa22_x2_11 : BIT;	-- ctl.sts_oa22_x2_11
  SIGNAL ctl_sts_oa22_x2_12 : BIT;	-- ctl.sts_oa22_x2_12
  SIGNAL ctl_sts_noa22_x1_17 : BIT;	-- ctl.sts_noa22_x1_17
  SIGNAL ctl_sts_a3_x2_17 : BIT;	-- ctl.sts_a3_x2_17
  SIGNAL ctl_sts_no3_x1_13 : BIT;	-- ctl.sts_no3_x1_13
  SIGNAL ctl_sts_no2_x1_56 : BIT;	-- ctl.sts_no2_x1_56
  SIGNAL ctl_sts_a2_x2_37 : BIT;	-- ctl.sts_a2_x2_37
  SIGNAL ctl_sts_na2_x1_30 : BIT;	-- ctl.sts_na2_x1_30
  SIGNAL ctl_sts_nao22_x1_12 : BIT;	-- ctl.sts_nao22_x1_12
  SIGNAL ctl_sts_noa22_x1_18 : BIT;	-- ctl.sts_noa22_x1_18
  SIGNAL ctl_sts_inv_x2_26 : BIT;	-- ctl.sts_inv_x2_26
  SIGNAL ctl_sts_noa22_x1_19 : BIT;	-- ctl.sts_noa22_x1_19
  SIGNAL ctl_sts_a3_x2_18 : BIT;	-- ctl.sts_a3_x2_18
  SIGNAL ctl_sts_no3_x1_14 : BIT;	-- ctl.sts_no3_x1_14
  SIGNAL ctl_sts_no2_x1_57 : BIT;	-- ctl.sts_no2_x1_57
  SIGNAL ctl_sts_a2_x2_38 : BIT;	-- ctl.sts_a2_x2_38
  SIGNAL ctl_sts_na2_x1_31 : BIT;	-- ctl.sts_na2_x1_31
  SIGNAL ctl_sts_oa22_x2_13 : BIT;	-- ctl.sts_oa22_x2_13
  SIGNAL ctl_sts_oa22_x2_14 : BIT;	-- ctl.sts_oa22_x2_14
  SIGNAL ctl_sts_noa22_x1_20 : BIT;	-- ctl.sts_noa22_x1_20
  SIGNAL ctl_sts_a3_x2_19 : BIT;	-- ctl.sts_a3_x2_19
  SIGNAL ctl_sts_a3_x2_20 : BIT;	-- ctl.sts_a3_x2_20
  SIGNAL ctl_sts_a2_x2_39 : BIT;	-- ctl.sts_a2_x2_39
  SIGNAL ctl_sts_a2_x2_40 : BIT;	-- ctl.sts_a2_x2_40
  SIGNAL ctl_sts_o2_x2_4 : BIT;	-- ctl.sts_o2_x2_4
  SIGNAL ctl_sts_na2_x1_32 : BIT;	-- ctl.sts_na2_x1_32
  SIGNAL ctl_sts_noa22_x1_21 : BIT;	-- ctl.sts_noa22_x1_21
  SIGNAL ctl_sts_a3_x2_21 : BIT;	-- ctl.sts_a3_x2_21
  SIGNAL ctl_sts_no3_x1_15 : BIT;	-- ctl.sts_no3_x1_15
  SIGNAL ctl_sts_no2_x1_58 : BIT;	-- ctl.sts_no2_x1_58
  SIGNAL ctl_sts_a2_x2_41 : BIT;	-- ctl.sts_a2_x2_41
  SIGNAL ctl_sts_na2_x1_33 : BIT;	-- ctl.sts_na2_x1_33
  SIGNAL ctl_sts_oa22_x2_15 : BIT;	-- ctl.sts_oa22_x2_15
  SIGNAL ctl_sts_oa22_x2_16 : BIT;	-- ctl.sts_oa22_x2_16
  SIGNAL ctl_sts_a2_x2_42 : BIT;	-- ctl.sts_a2_x2_42
  SIGNAL ctl_sts_no4_x1_34 : BIT;	-- ctl.sts_no4_x1_34
  SIGNAL ctl_sts_noa22_x1_22 : BIT;	-- ctl.sts_noa22_x1_22
  SIGNAL ctl_sts_on12_x1_2 : BIT;	-- ctl.sts_on12_x1_2
  SIGNAL ctl_sts_a4_x2_18 : BIT;	-- ctl.sts_a4_x2_18
  SIGNAL ctl_sts_no4_x1_35 : BIT;	-- ctl.sts_no4_x1_35
  SIGNAL ctl_sts_a2_x2_43 : BIT;	-- ctl.sts_a2_x2_43
  SIGNAL ctl_sts_no4_x1_36 : BIT;	-- ctl.sts_no4_x1_36
  SIGNAL ctl_sts_a3_x2_22 : BIT;	-- ctl.sts_a3_x2_22
  SIGNAL ctl_sts_na2_x1_34 : BIT;	-- ctl.sts_na2_x1_34
  SIGNAL ctl_sts_no4_x1_37 : BIT;	-- ctl.sts_no4_x1_37
  SIGNAL ctl_sts_na2_x1_35 : BIT;	-- ctl.sts_na2_x1_35
  SIGNAL ctl_sts_no4_x1_38 : BIT;	-- ctl.sts_no4_x1_38
  SIGNAL ctl_sts_no2_x1_59 : BIT;	-- ctl.sts_no2_x1_59
  SIGNAL ctl_sts_na4_x1_25 : BIT;	-- ctl.sts_na4_x1_25
  SIGNAL ctl_sts_na3_x1_41 : BIT;	-- ctl.sts_na3_x1_41
  SIGNAL ctl_sts_a2_x2_44 : BIT;	-- ctl.sts_a2_x2_44
  SIGNAL ctl_sts_na3_x1_42 : BIT;	-- ctl.sts_na3_x1_42
  SIGNAL ctl_sts_no3_x1_16 : BIT;	-- ctl.sts_no3_x1_16
  SIGNAL ctl_sts_a2_x2_45 : BIT;	-- ctl.sts_a2_x2_45
  SIGNAL ctl_sts_no3_x1_17 : BIT;	-- ctl.sts_no3_x1_17
  SIGNAL ctl_sts_no3_x1_18 : BIT;	-- ctl.sts_no3_x1_18
  SIGNAL ctl_sts_na3_x1_43 : BIT;	-- ctl.sts_na3_x1_43
  SIGNAL ctl_sts_a2_x2_46 : BIT;	-- ctl.sts_a2_x2_46
  SIGNAL ctl_sts_na3_x1_44 : BIT;	-- ctl.sts_na3_x1_44
  SIGNAL ctl_sts_no3_x1_19 : BIT;	-- ctl.sts_no3_x1_19
  SIGNAL ctl_sts_a2_x2_47 : BIT;	-- ctl.sts_a2_x2_47
  SIGNAL ctl_sts_no3_x1_20 : BIT;	-- ctl.sts_no3_x1_20
  SIGNAL ctl_sts_no3_x1_21 : BIT;	-- ctl.sts_no3_x1_21
  SIGNAL ctl_sts_na3_x1_45 : BIT;	-- ctl.sts_na3_x1_45
  SIGNAL ctl_sts_a2_x2_48 : BIT;	-- ctl.sts_a2_x2_48
  SIGNAL ctl_sts_na3_x1_46 : BIT;	-- ctl.sts_na3_x1_46
  SIGNAL ctl_sts_no3_x1_22 : BIT;	-- ctl.sts_no3_x1_22
  SIGNAL ctl_sts_a2_x2_49 : BIT;	-- ctl.sts_a2_x2_49
  SIGNAL ctl_sts_no3_x1_23 : BIT;	-- ctl.sts_no3_x1_23
  SIGNAL ctl_sts_no3_x1_24 : BIT;	-- ctl.sts_no3_x1_24
  SIGNAL ctl_sts_na3_x1_47 : BIT;	-- ctl.sts_na3_x1_47
  SIGNAL ctl_sts_a2_x2_50 : BIT;	-- ctl.sts_a2_x2_50
  SIGNAL ctl_sts_na3_x1_48 : BIT;	-- ctl.sts_na3_x1_48
  SIGNAL ctl_sts_no3_x1_25 : BIT;	-- ctl.sts_no3_x1_25
  SIGNAL ctl_sts_a2_x2_51 : BIT;	-- ctl.sts_a2_x2_51
  SIGNAL ctl_sts_no3_x1_26 : BIT;	-- ctl.sts_no3_x1_26
  SIGNAL ctl_sts_no3_x1_27 : BIT;	-- ctl.sts_no3_x1_27
  SIGNAL ctl_sts_na3_x1_49 : BIT;	-- ctl.sts_na3_x1_49
  SIGNAL ctl_sts_a2_x2_52 : BIT;	-- ctl.sts_a2_x2_52
  SIGNAL ctl_sts_na3_x1_50 : BIT;	-- ctl.sts_na3_x1_50
  SIGNAL ctl_sts_no3_x1_28 : BIT;	-- ctl.sts_no3_x1_28
  SIGNAL ctl_sts_a2_x2_53 : BIT;	-- ctl.sts_a2_x2_53
  SIGNAL ctl_sts_no3_x1_29 : BIT;	-- ctl.sts_no3_x1_29
  SIGNAL ctl_sts_no3_x1_30 : BIT;	-- ctl.sts_no3_x1_30
  SIGNAL ctl_sts_na3_x1_51 : BIT;	-- ctl.sts_na3_x1_51
  SIGNAL ctl_sts_no3_x1_31 : BIT;	-- ctl.sts_no3_x1_31
  SIGNAL ctl_sts_inv_x2_27 : BIT;	-- ctl.sts_inv_x2_27
  SIGNAL ctl_sts_a2_x2_54 : BIT;	-- ctl.sts_a2_x2_54
  SIGNAL ctl_sts_na3_x1_52 : BIT;	-- ctl.sts_na3_x1_52
  SIGNAL ctl_sts_a4_x2_19 : BIT;	-- ctl.sts_a4_x2_19
  SIGNAL ctl_sts_inv_x2_28 : BIT;	-- ctl.sts_inv_x2_28
  SIGNAL ctl_sts_noa22_x1_23 : BIT;	-- ctl.sts_noa22_x1_23
  SIGNAL ctl_sts_o3_x2_2 : BIT;	-- ctl.sts_o3_x2_2
  SIGNAL ctl_sts_na3_x1_53 : BIT;	-- ctl.sts_na3_x1_53
  SIGNAL ctl_sts_na2_x1_36 : BIT;	-- ctl.sts_na2_x1_36
  SIGNAL ctl_sts_noa2ao222_x1 : BIT;	-- ctl.sts_noa2ao222_x1
  SIGNAL ctl_sts_an12_x1 : BIT;	-- ctl.sts_an12_x1
  SIGNAL ctl_sts_nxr2_x1 : BIT;	-- ctl.sts_nxr2_x1
  SIGNAL ctl_sts_na2_x1_37 : BIT;	-- ctl.sts_na2_x1_37
  SIGNAL ctl_sts_a2_x2_55 : BIT;	-- ctl.sts_a2_x2_55
  SIGNAL ctl_sts_xr2_x1_2 : BIT;	-- ctl.sts_xr2_x1_2
  SIGNAL ctl_sts_inv_x2_29 : BIT;	-- ctl.sts_inv_x2_29
  SIGNAL ctl_sts_a3_x2_23 : BIT;	-- ctl.sts_a3_x2_23
  SIGNAL ctl_sts_a3_x2_24 : BIT;	-- ctl.sts_a3_x2_24
  SIGNAL ctl_sts_a2_x2_56 : BIT;	-- ctl.sts_a2_x2_56
  SIGNAL ctl_sts_no3_x1_32 : BIT;	-- ctl.sts_no3_x1_32
  SIGNAL ctl_sts_no3_x1_33 : BIT;	-- ctl.sts_no3_x1_33
  SIGNAL ctl_sts_no3_x1_34 : BIT;	-- ctl.sts_no3_x1_34
  SIGNAL ctl_sts_no3_x1_35 : BIT;	-- ctl.sts_no3_x1_35
  SIGNAL ctl_seq_mbk_not_aux262 : BIT;	-- ctl.seq_mbk_not_aux262
  SIGNAL ctl_seq_mbk_not_aux53 : BIT;	-- ctl.seq_mbk_not_aux53
  SIGNAL ctl_seq_mbk_not_aux51 : BIT;	-- ctl.seq_mbk_not_aux51
  SIGNAL ctl_seq_mbk_not_aux49 : BIT;	-- ctl.seq_mbk_not_aux49
  SIGNAL ctl_seq_mbk_not_aux255 : BIT;	-- ctl.seq_mbk_not_aux255
  SIGNAL ctl_seq_mbk_not_aux33 : BIT;	-- ctl.seq_mbk_not_aux33
  SIGNAL ctl_seq_mbk_not_aux244 : BIT;	-- ctl.seq_mbk_not_aux244
  SIGNAL ctl_seq_mbk_not_aux212 : BIT;	-- ctl.seq_mbk_not_aux212
  SIGNAL ctl_seq_mbk_not_aux184 : BIT;	-- ctl.seq_mbk_not_aux184
  SIGNAL ctl_seq_mbk_not_aux176 : BIT;	-- ctl.seq_mbk_not_aux176
  SIGNAL ctl_seq_mbk_not_aux166 : BIT;	-- ctl.seq_mbk_not_aux166
  SIGNAL ctl_seq_mbk_not_aux28 : BIT;	-- ctl.seq_mbk_not_aux28
  SIGNAL ctl_seq_mbk_not_aux27 : BIT;	-- ctl.seq_mbk_not_aux27
  SIGNAL ctl_seq_mbk_not_aux26 : BIT;	-- ctl.seq_mbk_not_aux26
  SIGNAL ctl_seq_mbk_not_aux25 : BIT;	-- ctl.seq_mbk_not_aux25
  SIGNAL ctl_seq_mbk_not_aux23 : BIT;	-- ctl.seq_mbk_not_aux23
  SIGNAL ctl_seq_mbk_not_aux21 : BIT;	-- ctl.seq_mbk_not_aux21
  SIGNAL ctl_seq_mbk_not_aux165 : BIT;	-- ctl.seq_mbk_not_aux165
  SIGNAL ctl_seq_mbk_not_aux163 : BIT;	-- ctl.seq_mbk_not_aux163
  SIGNAL ctl_seq_mbk_not_aux161 : BIT;	-- ctl.seq_mbk_not_aux161
  SIGNAL ctl_seq_mbk_not_aux160 : BIT;	-- ctl.seq_mbk_not_aux160
  SIGNAL ctl_seq_mbk_not_aux6 : BIT;	-- ctl.seq_mbk_not_aux6
  SIGNAL ctl_seq_mbk_not_aux4 : BIT;	-- ctl.seq_mbk_not_aux4
  SIGNAL ctl_seq_mbk_not_aux3 : BIT;	-- ctl.seq_mbk_not_aux3
  SIGNAL ctl_seq_mbk_not_aux32 : BIT;	-- ctl.seq_mbk_not_aux32
  SIGNAL ctl_seq_mbk_not_aux16 : BIT;	-- ctl.seq_mbk_not_aux16
  SIGNAL ctl_seq_mbk_not_aux157 : BIT;	-- ctl.seq_mbk_not_aux157
  SIGNAL ctl_seq_mbk_not_aux311 : BIT;	-- ctl.seq_mbk_not_aux311
  SIGNAL ctl_seq_mbk_not_aux158 : BIT;	-- ctl.seq_mbk_not_aux158
  SIGNAL ctl_seq_mbk_not_aux154 : BIT;	-- ctl.seq_mbk_not_aux154
  SIGNAL ctl_seq_mbk_not_ep_94 : BIT;	-- ctl.seq_mbk_not_ep_94
  SIGNAL ctl_seq_mbk_not_aux152 : BIT;	-- ctl.seq_mbk_not_aux152
  SIGNAL ctl_seq_mbk_not_aux153 : BIT;	-- ctl.seq_mbk_not_aux153
  SIGNAL ctl_seq_mbk_not_aux151 : BIT;	-- ctl.seq_mbk_not_aux151
  SIGNAL ctl_seq_mbk_not_aux147 : BIT;	-- ctl.seq_mbk_not_aux147
  SIGNAL ctl_seq_mbk_not_ep_81 : BIT;	-- ctl.seq_mbk_not_ep_81
  SIGNAL ctl_seq_mbk_not_ep_0 : BIT;	-- ctl.seq_mbk_not_ep_0
  SIGNAL ctl_seq_mbk_not_ep_80 : BIT;	-- ctl.seq_mbk_not_ep_80
  SIGNAL ctl_seq_mbk_not_aux309 : BIT;	-- ctl.seq_mbk_not_aux309
  SIGNAL ctl_seq_mbk_not_ep_86 : BIT;	-- ctl.seq_mbk_not_ep_86
  SIGNAL ctl_seq_mbk_not_aux146 : BIT;	-- ctl.seq_mbk_not_aux146
  SIGNAL ctl_seq_mbk_not_aux145 : BIT;	-- ctl.seq_mbk_not_aux145
  SIGNAL ctl_seq_mbk_not_aux143 : BIT;	-- ctl.seq_mbk_not_aux143
  SIGNAL ctl_seq_mbk_not_aux142 : BIT;	-- ctl.seq_mbk_not_aux142
  SIGNAL ctl_seq_mbk_not_aux308 : BIT;	-- ctl.seq_mbk_not_aux308
  SIGNAL ctl_seq_mbk_not_ep_85 : BIT;	-- ctl.seq_mbk_not_ep_85
  SIGNAL ctl_seq_mbk_not_aux141 : BIT;	-- ctl.seq_mbk_not_aux141
  SIGNAL ctl_seq_mbk_not_aux307 : BIT;	-- ctl.seq_mbk_not_aux307
  SIGNAL ctl_seq_mbk_not_aux306 : BIT;	-- ctl.seq_mbk_not_aux306
  SIGNAL ctl_seq_mbk_not_ep_95 : BIT;	-- ctl.seq_mbk_not_ep_95
  SIGNAL ctl_seq_mbk_not_aux139 : BIT;	-- ctl.seq_mbk_not_aux139
  SIGNAL ctl_seq_mbk_not_aux305 : BIT;	-- ctl.seq_mbk_not_aux305
  SIGNAL ctl_seq_mbk_not_aux138 : BIT;	-- ctl.seq_mbk_not_aux138
  SIGNAL ctl_seq_mbk_not_ep_65 : BIT;	-- ctl.seq_mbk_not_ep_65
  SIGNAL ctl_seq_mbk_not_aux304 : BIT;	-- ctl.seq_mbk_not_aux304
  SIGNAL ctl_seq_mbk_not_aux137 : BIT;	-- ctl.seq_mbk_not_aux137
  SIGNAL ctl_seq_mbk_not_ep_63 : BIT;	-- ctl.seq_mbk_not_ep_63
  SIGNAL ctl_seq_mbk_not_aux136 : BIT;	-- ctl.seq_mbk_not_aux136
  SIGNAL ctl_seq_mbk_not_ep_61 : BIT;	-- ctl.seq_mbk_not_ep_61
  SIGNAL ctl_seq_mbk_not_aux302 : BIT;	-- ctl.seq_mbk_not_aux302
  SIGNAL ctl_seq_mbk_not_aux135 : BIT;	-- ctl.seq_mbk_not_aux135
  SIGNAL ctl_seq_mbk_not_aux134 : BIT;	-- ctl.seq_mbk_not_aux134
  SIGNAL ctl_seq_mbk_not_aux133 : BIT;	-- ctl.seq_mbk_not_aux133
  SIGNAL ctl_seq_mbk_not_aux301 : BIT;	-- ctl.seq_mbk_not_aux301
  SIGNAL ctl_seq_mbk_not_aux132 : BIT;	-- ctl.seq_mbk_not_aux132
  SIGNAL ctl_seq_mbk_not_aux300 : BIT;	-- ctl.seq_mbk_not_aux300
  SIGNAL ctl_seq_mbk_not_aux131 : BIT;	-- ctl.seq_mbk_not_aux131
  SIGNAL ctl_seq_mbk_not_aux296 : BIT;	-- ctl.seq_mbk_not_aux296
  SIGNAL ctl_seq_mbk_not_aux295 : BIT;	-- ctl.seq_mbk_not_aux295
  SIGNAL ctl_seq_mbk_not_ep_91 : BIT;	-- ctl.seq_mbk_not_ep_91
  SIGNAL ctl_seq_mbk_not_aux130 : BIT;	-- ctl.seq_mbk_not_aux130
  SIGNAL ctl_seq_mbk_not_aux129 : BIT;	-- ctl.seq_mbk_not_aux129
  SIGNAL ctl_seq_mbk_not_aux128 : BIT;	-- ctl.seq_mbk_not_aux128
  SIGNAL ctl_seq_mbk_not_aux127 : BIT;	-- ctl.seq_mbk_not_aux127
  SIGNAL ctl_seq_mbk_not_aux294 : BIT;	-- ctl.seq_mbk_not_aux294
  SIGNAL ctl_seq_mbk_not_aux293 : BIT;	-- ctl.seq_mbk_not_aux293
  SIGNAL ctl_seq_mbk_not_aux125 : BIT;	-- ctl.seq_mbk_not_aux125
  SIGNAL ctl_seq_mbk_not_aux292 : BIT;	-- ctl.seq_mbk_not_aux292
  SIGNAL ctl_seq_mbk_not_ep_93 : BIT;	-- ctl.seq_mbk_not_ep_93
  SIGNAL ctl_seq_mbk_not_ep_92 : BIT;	-- ctl.seq_mbk_not_ep_92
  SIGNAL ctl_seq_mbk_not_aux122 : BIT;	-- ctl.seq_mbk_not_aux122
  SIGNAL ctl_seq_mbk_not_aux121 : BIT;	-- ctl.seq_mbk_not_aux121
  SIGNAL ctl_seq_mbk_not_aux120 : BIT;	-- ctl.seq_mbk_not_aux120
  SIGNAL ctl_seq_mbk_not_aux119 : BIT;	-- ctl.seq_mbk_not_aux119
  SIGNAL ctl_seq_mbk_not_ep_41 : BIT;	-- ctl.seq_mbk_not_ep_41
  SIGNAL ctl_seq_mbk_not_aux290 : BIT;	-- ctl.seq_mbk_not_aux290
  SIGNAL ctl_seq_mbk_not_aux118 : BIT;	-- ctl.seq_mbk_not_aux118
  SIGNAL ctl_seq_mbk_not_aux117 : BIT;	-- ctl.seq_mbk_not_aux117
  SIGNAL ctl_seq_mbk_not_ep_40 : BIT;	-- ctl.seq_mbk_not_ep_40
  SIGNAL ctl_seq_mbk_not_aux22 : BIT;	-- ctl.seq_mbk_not_aux22
  SIGNAL ctl_seq_mbk_not_aux115 : BIT;	-- ctl.seq_mbk_not_aux115
  SIGNAL ctl_seq_mbk_not_ep_38 : BIT;	-- ctl.seq_mbk_not_ep_38
  SIGNAL ctl_seq_mbk_not_ep_36 : BIT;	-- ctl.seq_mbk_not_ep_36
  SIGNAL ctl_seq_mbk_not_aux114 : BIT;	-- ctl.seq_mbk_not_aux114
  SIGNAL ctl_seq_mbk_not_ep_34 : BIT;	-- ctl.seq_mbk_not_ep_34
  SIGNAL ctl_seq_mbk_not_aux113 : BIT;	-- ctl.seq_mbk_not_aux113
  SIGNAL ctl_seq_mbk_not_ep_33 : BIT;	-- ctl.seq_mbk_not_ep_33
  SIGNAL ctl_seq_mbk_not_aux112 : BIT;	-- ctl.seq_mbk_not_aux112
  SIGNAL ctl_seq_mbk_not_aux106 : BIT;	-- ctl.seq_mbk_not_aux106
  SIGNAL ctl_seq_mbk_not_aux105 : BIT;	-- ctl.seq_mbk_not_aux105
  SIGNAL ctl_seq_mbk_not_aux104 : BIT;	-- ctl.seq_mbk_not_aux104
  SIGNAL ctl_seq_mbk_not_aux102 : BIT;	-- ctl.seq_mbk_not_aux102
  SIGNAL ctl_seq_mbk_not_ep_30 : BIT;	-- ctl.seq_mbk_not_ep_30
  SIGNAL ctl_seq_mbk_not_aux101 : BIT;	-- ctl.seq_mbk_not_aux101
  SIGNAL ctl_seq_mbk_not_aux99 : BIT;	-- ctl.seq_mbk_not_aux99
  SIGNAL ctl_seq_mbk_not_ep_29 : BIT;	-- ctl.seq_mbk_not_ep_29
  SIGNAL ctl_seq_mbk_not_aux98 : BIT;	-- ctl.seq_mbk_not_aux98
  SIGNAL ctl_seq_mbk_not_aux96 : BIT;	-- ctl.seq_mbk_not_aux96
  SIGNAL ctl_seq_mbk_not_aux95 : BIT;	-- ctl.seq_mbk_not_aux95
  SIGNAL ctl_seq_mbk_not_ep_28 : BIT;	-- ctl.seq_mbk_not_ep_28
  SIGNAL ctl_seq_mbk_not_aux289 : BIT;	-- ctl.seq_mbk_not_aux289
  SIGNAL ctl_seq_mbk_not_aux288 : BIT;	-- ctl.seq_mbk_not_aux288
  SIGNAL ctl_seq_mbk_not_aux94 : BIT;	-- ctl.seq_mbk_not_aux94
  SIGNAL ctl_seq_mbk_not_aux92 : BIT;	-- ctl.seq_mbk_not_aux92
  SIGNAL ctl_seq_mbk_not_aux91 : BIT;	-- ctl.seq_mbk_not_aux91
  SIGNAL ctl_seq_mbk_not_aux90 : BIT;	-- ctl.seq_mbk_not_aux90
  SIGNAL ctl_seq_mbk_not_ep_27 : BIT;	-- ctl.seq_mbk_not_ep_27
  SIGNAL ctl_seq_mbk_not_aux313 : BIT;	-- ctl.seq_mbk_not_aux313
  SIGNAL ctl_seq_mbk_not_aux89 : BIT;	-- ctl.seq_mbk_not_aux89
  SIGNAL ctl_seq_mbk_not_ep_24 : BIT;	-- ctl.seq_mbk_not_ep_24
  SIGNAL ctl_seq_mbk_not_aux287 : BIT;	-- ctl.seq_mbk_not_aux287
  SIGNAL ctl_seq_mbk_not_aux312 : BIT;	-- ctl.seq_mbk_not_aux312
  SIGNAL ctl_seq_mbk_not_aux286 : BIT;	-- ctl.seq_mbk_not_aux286
  SIGNAL ctl_seq_mbk_not_aux285 : BIT;	-- ctl.seq_mbk_not_aux285
  SIGNAL ctl_seq_mbk_not_aux87 : BIT;	-- ctl.seq_mbk_not_aux87
  SIGNAL ctl_seq_mbk_not_aux85 : BIT;	-- ctl.seq_mbk_not_aux85
  SIGNAL ctl_seq_mbk_not_aux84 : BIT;	-- ctl.seq_mbk_not_aux84
  SIGNAL ctl_seq_mbk_not_ep_26 : BIT;	-- ctl.seq_mbk_not_ep_26
  SIGNAL ctl_seq_mbk_not_aux83 : BIT;	-- ctl.seq_mbk_not_aux83
  SIGNAL ctl_seq_mbk_not_ep_25 : BIT;	-- ctl.seq_mbk_not_ep_25
  SIGNAL ctl_seq_mbk_not_aux82 : BIT;	-- ctl.seq_mbk_not_aux82
  SIGNAL ctl_seq_mbk_not_ep_20 : BIT;	-- ctl.seq_mbk_not_ep_20
  SIGNAL ctl_seq_mbk_not_aux284 : BIT;	-- ctl.seq_mbk_not_aux284
  SIGNAL ctl_seq_mbk_not_aux283 : BIT;	-- ctl.seq_mbk_not_aux283
  SIGNAL ctl_seq_mbk_not_aux75 : BIT;	-- ctl.seq_mbk_not_aux75
  SIGNAL ctl_seq_mbk_not_aux74 : BIT;	-- ctl.seq_mbk_not_aux74
  SIGNAL ctl_seq_mbk_not_aux73 : BIT;	-- ctl.seq_mbk_not_aux73
  SIGNAL ctl_seq_mbk_not_ep_19 : BIT;	-- ctl.seq_mbk_not_ep_19
  SIGNAL ctl_seq_mbk_not_ep_12 : BIT;	-- ctl.seq_mbk_not_ep_12
  SIGNAL ctl_seq_mbk_not_aux71 : BIT;	-- ctl.seq_mbk_not_aux71
  SIGNAL ctl_seq_mbk_not_ep_11 : BIT;	-- ctl.seq_mbk_not_ep_11
  SIGNAL ctl_seq_mbk_not_aux281 : BIT;	-- ctl.seq_mbk_not_aux281
  SIGNAL ctl_seq_mbk_not_ep_10 : BIT;	-- ctl.seq_mbk_not_ep_10
  SIGNAL ctl_seq_mbk_not_aux280 : BIT;	-- ctl.seq_mbk_not_aux280
  SIGNAL ctl_seq_mbk_not_aux70 : BIT;	-- ctl.seq_mbk_not_aux70
  SIGNAL ctl_seq_mbk_not_ep_88 : BIT;	-- ctl.seq_mbk_not_ep_88
  SIGNAL ctl_seq_mbk_not_ep_9 : BIT;	-- ctl.seq_mbk_not_ep_9
  SIGNAL ctl_seq_mbk_not_aux69 : BIT;	-- ctl.seq_mbk_not_aux69
  SIGNAL ctl_seq_mbk_not_ep_23 : BIT;	-- ctl.seq_mbk_not_ep_23
  SIGNAL ctl_seq_mbk_not_aux68 : BIT;	-- ctl.seq_mbk_not_aux68
  SIGNAL ctl_seq_mbk_not_ep_21 : BIT;	-- ctl.seq_mbk_not_ep_21
  SIGNAL ctl_seq_mbk_not_aux67 : BIT;	-- ctl.seq_mbk_not_aux67
  SIGNAL ctl_seq_mbk_not_ep_22 : BIT;	-- ctl.seq_mbk_not_ep_22
  SIGNAL ctl_seq_mbk_not_ep_31 : BIT;	-- ctl.seq_mbk_not_ep_31
  SIGNAL ctl_seq_mbk_not_ep_96 : BIT;	-- ctl.seq_mbk_not_ep_96
  SIGNAL ctl_seq_mbk_not_aux279 : BIT;	-- ctl.seq_mbk_not_aux279
  SIGNAL ctl_seq_mbk_not_ep_54 : BIT;	-- ctl.seq_mbk_not_ep_54
  SIGNAL ctl_seq_mbk_not_ep_51 : BIT;	-- ctl.seq_mbk_not_ep_51
  SIGNAL ctl_seq_mbk_not_ep_68 : BIT;	-- ctl.seq_mbk_not_ep_68
  SIGNAL ctl_seq_mbk_not_ep_73 : BIT;	-- ctl.seq_mbk_not_ep_73
  SIGNAL ctl_seq_mbk_not_ep_66 : BIT;	-- ctl.seq_mbk_not_ep_66
  SIGNAL ctl_seq_mbk_not_ep_53 : BIT;	-- ctl.seq_mbk_not_ep_53
  SIGNAL ctl_seq_mbk_not_ep_78 : BIT;	-- ctl.seq_mbk_not_ep_78
  SIGNAL ctl_seq_mbk_not_ep_89 : BIT;	-- ctl.seq_mbk_not_ep_89
  SIGNAL ctl_seq_mbk_not_ep_77 : BIT;	-- ctl.seq_mbk_not_ep_77
  SIGNAL ctl_seq_mbk_not_ep_84 : BIT;	-- ctl.seq_mbk_not_ep_84
  SIGNAL ctl_seq_mbk_not_ep_50 : BIT;	-- ctl.seq_mbk_not_ep_50
  SIGNAL ctl_seq_mbk_not_aux256 : BIT;	-- ctl.seq_mbk_not_aux256
  SIGNAL ctl_seq_mbk_not_ep_59 : BIT;	-- ctl.seq_mbk_not_ep_59
  SIGNAL ctl_seq_mbk_not_ep_18 : BIT;	-- ctl.seq_mbk_not_ep_18
  SIGNAL ctl_seq_mbk_not_ep_76 : BIT;	-- ctl.seq_mbk_not_ep_76
  SIGNAL ctl_seq_mbk_not_ep_13 : BIT;	-- ctl.seq_mbk_not_ep_13
  SIGNAL ctl_seq_mbk_not_ep_55 : BIT;	-- ctl.seq_mbk_not_ep_55
  SIGNAL ctl_seq_mbk_not_ep_90 : BIT;	-- ctl.seq_mbk_not_ep_90
  SIGNAL ctl_seq_mbk_not_ep_74 : BIT;	-- ctl.seq_mbk_not_ep_74
  SIGNAL ctl_seq_mbk_not_ep_64 : BIT;	-- ctl.seq_mbk_not_ep_64
  SIGNAL ctl_seq_mbk_not_ep_72 : BIT;	-- ctl.seq_mbk_not_ep_72
  SIGNAL ctl_seq_mbk_not_ep_57 : BIT;	-- ctl.seq_mbk_not_ep_57
  SIGNAL ctl_seq_mbk_not_ep_49 : BIT;	-- ctl.seq_mbk_not_ep_49
  SIGNAL ctl_seq_mbk_not_ep_62 : BIT;	-- ctl.seq_mbk_not_ep_62
  SIGNAL ctl_seq_mbk_not_ep_75 : BIT;	-- ctl.seq_mbk_not_ep_75
  SIGNAL ctl_seq_mbk_not_ep_16 : BIT;	-- ctl.seq_mbk_not_ep_16
  SIGNAL ctl_seq_mbk_not_ep_32 : BIT;	-- ctl.seq_mbk_not_ep_32
  SIGNAL ctl_seq_mbk_not_ep_58 : BIT;	-- ctl.seq_mbk_not_ep_58
  SIGNAL ctl_seq_mbk_not_ep_79 : BIT;	-- ctl.seq_mbk_not_ep_79
  SIGNAL ctl_seq_mbk_not_ep_60 : BIT;	-- ctl.seq_mbk_not_ep_60
  SIGNAL ctl_seq_mbk_not_ep_14 : BIT;	-- ctl.seq_mbk_not_ep_14
  SIGNAL ctl_seq_mbk_not_ep_69 : BIT;	-- ctl.seq_mbk_not_ep_69
  SIGNAL ctl_seq_mbk_not_ep_67 : BIT;	-- ctl.seq_mbk_not_ep_67
  SIGNAL ctl_seq_mbk_not_ep_52 : BIT;	-- ctl.seq_mbk_not_ep_52
  SIGNAL ctl_seq_mbk_not_ep_70 : BIT;	-- ctl.seq_mbk_not_ep_70
  SIGNAL ctl_seq_mbk_not_ep_17 : BIT;	-- ctl.seq_mbk_not_ep_17
  SIGNAL ctl_seq_mbk_not_ep_15 : BIT;	-- ctl.seq_mbk_not_ep_15
  SIGNAL ctl_seq_mbk_not_aux10 : BIT;	-- ctl.seq_mbk_not_aux10
  SIGNAL ctl_seq_mbk_not_ep_71 : BIT;	-- ctl.seq_mbk_not_ep_71
  SIGNAL ctl_seq_mbk_not_aux8 : BIT;	-- ctl.seq_mbk_not_aux8
  SIGNAL ctl_seq_mbk_not_ep_48 : BIT;	-- ctl.seq_mbk_not_ep_48
  SIGNAL ctl_seq_mbk_not_ep_87 : BIT;	-- ctl.seq_mbk_not_ep_87
  SIGNAL ctl_seq_mbk_not_ep_56 : BIT;	-- ctl.seq_mbk_not_ep_56
  SIGNAL ctl_seq_mbk_not_ep_5 : BIT;	-- ctl.seq_mbk_not_ep_5
  SIGNAL ctl_seq_mbk_not_aux245 : BIT;	-- ctl.seq_mbk_not_aux245
  SIGNAL ctl_seq_mbk_not_ep_83 : BIT;	-- ctl.seq_mbk_not_ep_83
  SIGNAL ctl_seq_mbk_not_ep_82 : BIT;	-- ctl.seq_mbk_not_ep_82
  SIGNAL ctl_seq_mbk_not_aux66 : BIT;	-- ctl.seq_mbk_not_aux66
  SIGNAL ctl_seq_mbk_not_ep_4 : BIT;	-- ctl.seq_mbk_not_ep_4
  SIGNAL ctl_seq_mbk_not_aux64 : BIT;	-- ctl.seq_mbk_not_aux64
  SIGNAL ctl_seq_mbk_not_ep_45 : BIT;	-- ctl.seq_mbk_not_ep_45
  SIGNAL ctl_seq_mbk_not_aux65 : BIT;	-- ctl.seq_mbk_not_aux65
  SIGNAL ctl_seq_mbk_not_aux52 : BIT;	-- ctl.seq_mbk_not_aux52
  SIGNAL ctl_seq_mbk_not_ep_42 : BIT;	-- ctl.seq_mbk_not_ep_42
  SIGNAL ctl_seq_mbk_not_ep_39 : BIT;	-- ctl.seq_mbk_not_ep_39
  SIGNAL ctl_seq_mbk_not_ep_47 : BIT;	-- ctl.seq_mbk_not_ep_47
  SIGNAL ctl_seq_mbk_not_ep_43 : BIT;	-- ctl.seq_mbk_not_ep_43
  SIGNAL ctl_seq_mbk_not_ep_46 : BIT;	-- ctl.seq_mbk_not_ep_46
  SIGNAL ctl_seq_mbk_not_ep_44 : BIT;	-- ctl.seq_mbk_not_ep_44
  SIGNAL ctl_seq_mbk_not_ep_37 : BIT;	-- ctl.seq_mbk_not_ep_37
  SIGNAL ctl_seq_mbk_not_aux29 : BIT;	-- ctl.seq_mbk_not_aux29
  SIGNAL ctl_seq_mbk_not_ep_8 : BIT;	-- ctl.seq_mbk_not_ep_8
  SIGNAL ctl_seq_mbk_not_aux17 : BIT;	-- ctl.seq_mbk_not_aux17
  SIGNAL ctl_seq_mbk_not_ep_7 : BIT;	-- ctl.seq_mbk_not_ep_7
  SIGNAL ctl_seq_mbk_not_ep_6 : BIT;	-- ctl.seq_mbk_not_ep_6
  SIGNAL ctl_seq_mbk_not_ep_35 : BIT;	-- ctl.seq_mbk_not_ep_35
  SIGNAL ctl_seq_mbk_not_ep_3 : BIT;	-- ctl.seq_mbk_not_ep_3
  SIGNAL ctl_seq_mbk_not_aux267 : BIT;	-- ctl.seq_mbk_not_aux267
  SIGNAL ctl_seq_mbk_not_aux266 : BIT;	-- ctl.seq_mbk_not_aux266
  SIGNAL ctl_seq_mbk_not_aux265 : BIT;	-- ctl.seq_mbk_not_aux265
  SIGNAL ctl_seq_mbk_not_aux264 : BIT;	-- ctl.seq_mbk_not_aux264
  SIGNAL ctl_seq_mbk_not_aux62 : BIT;	-- ctl.seq_mbk_not_aux62
  SIGNAL ctl_seq_mbk_not_aux61 : BIT;	-- ctl.seq_mbk_not_aux61
  SIGNAL ctl_seq_mbk_not_aux60 : BIT;	-- ctl.seq_mbk_not_aux60
  SIGNAL ctl_seq_mbk_not_aux59 : BIT;	-- ctl.seq_mbk_not_aux59
  SIGNAL ctl_seq_mbk_not_aux58 : BIT;	-- ctl.seq_mbk_not_aux58
  SIGNAL ctl_seq_mbk_not_aux57 : BIT;	-- ctl.seq_mbk_not_aux57
  SIGNAL ctl_seq_mbk_not_aux56 : BIT;	-- ctl.seq_mbk_not_aux56
  SIGNAL ctl_seq_mbk_not_aux55 : BIT;	-- ctl.seq_mbk_not_aux55
  SIGNAL ctl_seq_mbk_not_aux54 : BIT;	-- ctl.seq_mbk_not_aux54
  SIGNAL ctl_seq_mbk_not_ep_97 : BIT;	-- ctl.seq_mbk_not_ep_97
  SIGNAL ctl_seq_mbk_not_ep_98 : BIT;	-- ctl.seq_mbk_not_ep_98
  SIGNAL ctl_seq_mbk_not_aux263 : BIT;	-- ctl.seq_mbk_not_aux263
  SIGNAL ctl_seq_mbk_not_ep_2 : BIT;	-- ctl.seq_mbk_not_ep_2
  SIGNAL ctl_seq_mbk_not_ep_1 : BIT;	-- ctl.seq_mbk_not_ep_1
  SIGNAL ctl_seq_mbk_not_frz : BIT;	-- ctl.seq_mbk_not_frz
  SIGNAL ctl_seq_mbk_not_resnul : BIT;	-- ctl.seq_mbk_not_resnul
  SIGNAL ctl_seq_mbk_not_alu_sign : BIT;	-- ctl.seq_mbk_not_alu_sign
  SIGNAL ctl_seq_mbk_not_ir_opcod_18 : BIT;	-- ctl.seq_mbk_not_ir_opcod_18
  SIGNAL ctl_seq_mbk_not_ir_opcod_16 : BIT;	-- ctl.seq_mbk_not_ir_opcod_16
  SIGNAL ctl_seq_mbk_not_ir_opcod_15 : BIT;	-- ctl.seq_mbk_not_ir_opcod_15
  SIGNAL ctl_seq_mbk_not_ir_opcod_14 : BIT;	-- ctl.seq_mbk_not_ir_opcod_14
  SIGNAL ctl_seq_mbk_not_ir_opcod_13 : BIT;	-- ctl.seq_mbk_not_ir_opcod_13
  SIGNAL ctl_seq_mbk_not_ir_opcod_10 : BIT;	-- ctl.seq_mbk_not_ir_opcod_10
  SIGNAL ctl_seq_mbk_not_ir_opcod_9 : BIT;	-- ctl.seq_mbk_not_ir_opcod_9
  SIGNAL ctl_seq_mbk_not_ir_opcod_5 : BIT;	-- ctl.seq_mbk_not_ir_opcod_5
  SIGNAL ctl_seq_mbk_not_ir_opcod_4 : BIT;	-- ctl.seq_mbk_not_ir_opcod_4
  SIGNAL ctl_seq_mbk_not_ir_opcod_3 : BIT;	-- ctl.seq_mbk_not_ir_opcod_3
  SIGNAL ctl_seq_mbk_not_ir_opcod_2 : BIT;	-- ctl.seq_mbk_not_ir_opcod_2
  SIGNAL ctl_seq_mbk_not_ir_opcod_1 : BIT;	-- ctl.seq_mbk_not_ir_opcod_1
  SIGNAL ctl_seq_mbk_not_ir_opcod_0 : BIT;	-- ctl.seq_mbk_not_ir_opcod_0
  SIGNAL ctl_seq_mbk_not_adrs_1 : BIT;	-- ctl.seq_mbk_not_adrs_1
  SIGNAL ctl_seq_aux301 : BIT;	-- ctl.seq_aux301
  SIGNAL ctl_seq_aux282 : BIT;	-- ctl.seq_aux282
  SIGNAL ctl_seq_aux264 : BIT;	-- ctl.seq_aux264
  SIGNAL ctl_seq_aux246 : BIT;	-- ctl.seq_aux246
  SIGNAL ctl_seq_aux155 : BIT;	-- ctl.seq_aux155
  SIGNAL ctl_seq_aux150 : BIT;	-- ctl.seq_aux150
  SIGNAL ctl_seq_aux148 : BIT;	-- ctl.seq_aux148
  SIGNAL ctl_seq_aux81 : BIT;	-- ctl.seq_aux81
  SIGNAL ctl_seq_aux76 : BIT;	-- ctl.seq_aux76
  SIGNAL ctl_seq_aux60 : BIT;	-- ctl.seq_aux60
  SIGNAL ctl_seq_aux59 : BIT;	-- ctl.seq_aux59
  SIGNAL ctl_seq_ep_0 : BIT;	-- ctl.seq_ep_0
  SIGNAL ctl_seq_ep_1 : BIT;	-- ctl.seq_ep_1
  SIGNAL ctl_seq_ep_2 : BIT;	-- ctl.seq_ep_2
  SIGNAL ctl_seq_ep_3 : BIT;	-- ctl.seq_ep_3
  SIGNAL ctl_seq_ep_4 : BIT;	-- ctl.seq_ep_4
  SIGNAL ctl_seq_ep_5 : BIT;	-- ctl.seq_ep_5
  SIGNAL ctl_seq_ep_6 : BIT;	-- ctl.seq_ep_6
  SIGNAL ctl_seq_ep_7 : BIT;	-- ctl.seq_ep_7
  SIGNAL ctl_seq_ep_8 : BIT;	-- ctl.seq_ep_8
  SIGNAL ctl_seq_ep_9 : BIT;	-- ctl.seq_ep_9
  SIGNAL ctl_seq_ep_10 : BIT;	-- ctl.seq_ep_10
  SIGNAL ctl_seq_ep_11 : BIT;	-- ctl.seq_ep_11
  SIGNAL ctl_seq_ep_12 : BIT;	-- ctl.seq_ep_12
  SIGNAL ctl_seq_ep_13 : BIT;	-- ctl.seq_ep_13
  SIGNAL ctl_seq_ep_14 : BIT;	-- ctl.seq_ep_14
  SIGNAL ctl_seq_ep_15 : BIT;	-- ctl.seq_ep_15
  SIGNAL ctl_seq_ep_16 : BIT;	-- ctl.seq_ep_16
  SIGNAL ctl_seq_ep_17 : BIT;	-- ctl.seq_ep_17
  SIGNAL ctl_seq_ep_18 : BIT;	-- ctl.seq_ep_18
  SIGNAL ctl_seq_ep_19 : BIT;	-- ctl.seq_ep_19
  SIGNAL ctl_seq_ep_20 : BIT;	-- ctl.seq_ep_20
  SIGNAL ctl_seq_ep_21 : BIT;	-- ctl.seq_ep_21
  SIGNAL ctl_seq_ep_22 : BIT;	-- ctl.seq_ep_22
  SIGNAL ctl_seq_ep_23 : BIT;	-- ctl.seq_ep_23
  SIGNAL ctl_seq_ep_24 : BIT;	-- ctl.seq_ep_24
  SIGNAL ctl_seq_ep_25 : BIT;	-- ctl.seq_ep_25
  SIGNAL ctl_seq_ep_26 : BIT;	-- ctl.seq_ep_26
  SIGNAL ctl_seq_ep_27 : BIT;	-- ctl.seq_ep_27
  SIGNAL ctl_seq_ep_28 : BIT;	-- ctl.seq_ep_28
  SIGNAL ctl_seq_ep_29 : BIT;	-- ctl.seq_ep_29
  SIGNAL ctl_seq_ep_30 : BIT;	-- ctl.seq_ep_30
  SIGNAL ctl_seq_ep_31 : BIT;	-- ctl.seq_ep_31
  SIGNAL ctl_seq_ep_32 : BIT;	-- ctl.seq_ep_32
  SIGNAL ctl_seq_ep_33 : BIT;	-- ctl.seq_ep_33
  SIGNAL ctl_seq_ep_34 : BIT;	-- ctl.seq_ep_34
  SIGNAL ctl_seq_ep_35 : BIT;	-- ctl.seq_ep_35
  SIGNAL ctl_seq_ep_36 : BIT;	-- ctl.seq_ep_36
  SIGNAL ctl_seq_ep_37 : BIT;	-- ctl.seq_ep_37
  SIGNAL ctl_seq_ep_38 : BIT;	-- ctl.seq_ep_38
  SIGNAL ctl_seq_ep_39 : BIT;	-- ctl.seq_ep_39
  SIGNAL ctl_seq_ep_40 : BIT;	-- ctl.seq_ep_40
  SIGNAL ctl_seq_ep_41 : BIT;	-- ctl.seq_ep_41
  SIGNAL ctl_seq_ep_42 : BIT;	-- ctl.seq_ep_42
  SIGNAL ctl_seq_ep_43 : BIT;	-- ctl.seq_ep_43
  SIGNAL ctl_seq_ep_44 : BIT;	-- ctl.seq_ep_44
  SIGNAL ctl_seq_ep_45 : BIT;	-- ctl.seq_ep_45
  SIGNAL ctl_seq_ep_46 : BIT;	-- ctl.seq_ep_46
  SIGNAL ctl_seq_ep_47 : BIT;	-- ctl.seq_ep_47
  SIGNAL ctl_seq_ep_48 : BIT;	-- ctl.seq_ep_48
  SIGNAL ctl_seq_ep_49 : BIT;	-- ctl.seq_ep_49
  SIGNAL ctl_seq_ep_50 : BIT;	-- ctl.seq_ep_50
  SIGNAL ctl_seq_ep_51 : BIT;	-- ctl.seq_ep_51
  SIGNAL ctl_seq_ep_52 : BIT;	-- ctl.seq_ep_52
  SIGNAL ctl_seq_ep_53 : BIT;	-- ctl.seq_ep_53
  SIGNAL ctl_seq_ep_54 : BIT;	-- ctl.seq_ep_54
  SIGNAL ctl_seq_ep_55 : BIT;	-- ctl.seq_ep_55
  SIGNAL ctl_seq_ep_56 : BIT;	-- ctl.seq_ep_56
  SIGNAL ctl_seq_ep_57 : BIT;	-- ctl.seq_ep_57
  SIGNAL ctl_seq_ep_58 : BIT;	-- ctl.seq_ep_58
  SIGNAL ctl_seq_ep_59 : BIT;	-- ctl.seq_ep_59
  SIGNAL ctl_seq_ep_60 : BIT;	-- ctl.seq_ep_60
  SIGNAL ctl_seq_ep_61 : BIT;	-- ctl.seq_ep_61
  SIGNAL ctl_seq_ep_62 : BIT;	-- ctl.seq_ep_62
  SIGNAL ctl_seq_ep_63 : BIT;	-- ctl.seq_ep_63
  SIGNAL ctl_seq_ep_64 : BIT;	-- ctl.seq_ep_64
  SIGNAL ctl_seq_ep_65 : BIT;	-- ctl.seq_ep_65
  SIGNAL ctl_seq_ep_66 : BIT;	-- ctl.seq_ep_66
  SIGNAL ctl_seq_ep_67 : BIT;	-- ctl.seq_ep_67
  SIGNAL ctl_seq_ep_68 : BIT;	-- ctl.seq_ep_68
  SIGNAL ctl_seq_ep_69 : BIT;	-- ctl.seq_ep_69
  SIGNAL ctl_seq_ep_70 : BIT;	-- ctl.seq_ep_70
  SIGNAL ctl_seq_ep_71 : BIT;	-- ctl.seq_ep_71
  SIGNAL ctl_seq_ep_72 : BIT;	-- ctl.seq_ep_72
  SIGNAL ctl_seq_ep_73 : BIT;	-- ctl.seq_ep_73
  SIGNAL ctl_seq_ep_74 : BIT;	-- ctl.seq_ep_74
  SIGNAL ctl_seq_ep_75 : BIT;	-- ctl.seq_ep_75
  SIGNAL ctl_seq_ep_76 : BIT;	-- ctl.seq_ep_76
  SIGNAL ctl_seq_ep_77 : BIT;	-- ctl.seq_ep_77
  SIGNAL ctl_seq_ep_78 : BIT;	-- ctl.seq_ep_78
  SIGNAL ctl_seq_ep_79 : BIT;	-- ctl.seq_ep_79
  SIGNAL ctl_seq_ep_80 : BIT;	-- ctl.seq_ep_80
  SIGNAL ctl_seq_ep_81 : BIT;	-- ctl.seq_ep_81
  SIGNAL ctl_seq_ep_82 : BIT;	-- ctl.seq_ep_82
  SIGNAL ctl_seq_ep_83 : BIT;	-- ctl.seq_ep_83
  SIGNAL ctl_seq_ep_84 : BIT;	-- ctl.seq_ep_84
  SIGNAL ctl_seq_ep_85 : BIT;	-- ctl.seq_ep_85
  SIGNAL ctl_seq_ep_86 : BIT;	-- ctl.seq_ep_86
  SIGNAL ctl_seq_ep_87 : BIT;	-- ctl.seq_ep_87
  SIGNAL ctl_seq_ep_88 : BIT;	-- ctl.seq_ep_88
  SIGNAL ctl_seq_ep_89 : BIT;	-- ctl.seq_ep_89
  SIGNAL ctl_seq_ep_90 : BIT;	-- ctl.seq_ep_90
  SIGNAL ctl_seq_ep_91 : BIT;	-- ctl.seq_ep_91
  SIGNAL ctl_seq_ep_92 : BIT;	-- ctl.seq_ep_92
  SIGNAL ctl_seq_ep_93 : BIT;	-- ctl.seq_ep_93
  SIGNAL ctl_seq_ep_94 : BIT;	-- ctl.seq_ep_94
  SIGNAL ctl_seq_ep_95 : BIT;	-- ctl.seq_ep_95
  SIGNAL ctl_seq_ep_96 : BIT;	-- ctl.seq_ep_96
  SIGNAL ctl_seq_ep_97 : BIT;	-- ctl.seq_ep_97
  SIGNAL ctl_seq_ep_98 : BIT;	-- ctl.seq_ep_98
  SIGNAL ctl_seq_no3_x1 : BIT;	-- ctl.seq_no3_x1
  SIGNAL ctl_seq_no2_x1 : BIT;	-- ctl.seq_no2_x1
  SIGNAL ctl_seq_no2_x1_2 : BIT;	-- ctl.seq_no2_x1_2
  SIGNAL ctl_seq_no3_x1_2 : BIT;	-- ctl.seq_no3_x1_2
  SIGNAL ctl_seq_na2_x1 : BIT;	-- ctl.seq_na2_x1
  SIGNAL ctl_seq_na2_x1_2 : BIT;	-- ctl.seq_na2_x1_2
  SIGNAL ctl_seq_no4_x1 : BIT;	-- ctl.seq_no4_x1
  SIGNAL ctl_seq_na3_x1 : BIT;	-- ctl.seq_na3_x1
  SIGNAL ctl_seq_na4_x1 : BIT;	-- ctl.seq_na4_x1
  SIGNAL ctl_seq_na2_x1_3 : BIT;	-- ctl.seq_na2_x1_3
  SIGNAL ctl_seq_na3_x1_2 : BIT;	-- ctl.seq_na3_x1_2
  SIGNAL ctl_seq_no3_x1_3 : BIT;	-- ctl.seq_no3_x1_3
  SIGNAL ctl_seq_no2_x1_3 : BIT;	-- ctl.seq_no2_x1_3
  SIGNAL ctl_seq_no4_x1_2 : BIT;	-- ctl.seq_no4_x1_2
  SIGNAL ctl_seq_no3_x1_4 : BIT;	-- ctl.seq_no3_x1_4
  SIGNAL ctl_seq_na4_x1_2 : BIT;	-- ctl.seq_na4_x1_2
  SIGNAL ctl_seq_na3_x1_3 : BIT;	-- ctl.seq_na3_x1_3
  SIGNAL ctl_seq_no2_x1_4 : BIT;	-- ctl.seq_no2_x1_4
  SIGNAL ctl_seq_no2_x1_5 : BIT;	-- ctl.seq_no2_x1_5
  SIGNAL ctl_seq_no2_x1_6 : BIT;	-- ctl.seq_no2_x1_6
  SIGNAL ctl_seq_na3_x1_4 : BIT;	-- ctl.seq_na3_x1_4
  SIGNAL ctl_seq_no2_x1_7 : BIT;	-- ctl.seq_no2_x1_7
  SIGNAL ctl_seq_no2_x1_8 : BIT;	-- ctl.seq_no2_x1_8
  SIGNAL ctl_seq_no2_x1_9 : BIT;	-- ctl.seq_no2_x1_9
  SIGNAL ctl_seq_no2_x1_10 : BIT;	-- ctl.seq_no2_x1_10
  SIGNAL ctl_seq_na3_x1_5 : BIT;	-- ctl.seq_na3_x1_5
  SIGNAL ctl_seq_no2_x1_11 : BIT;	-- ctl.seq_no2_x1_11
  SIGNAL ctl_seq_no2_x1_12 : BIT;	-- ctl.seq_no2_x1_12
  SIGNAL ctl_seq_no2_x1_13 : BIT;	-- ctl.seq_no2_x1_13
  SIGNAL ctl_seq_na2_x1_4 : BIT;	-- ctl.seq_na2_x1_4
  SIGNAL ctl_seq_no3_x1_5 : BIT;	-- ctl.seq_no3_x1_5
  SIGNAL ctl_seq_no4_x1_3 : BIT;	-- ctl.seq_no4_x1_3
  SIGNAL ctl_seq_na2_x1_5 : BIT;	-- ctl.seq_na2_x1_5
  SIGNAL ctl_seq_na2_x1_6 : BIT;	-- ctl.seq_na2_x1_6
  SIGNAL ctl_seq_na2_x1_7 : BIT;	-- ctl.seq_na2_x1_7
  SIGNAL ctl_seq_a4_x2 : BIT;	-- ctl.seq_a4_x2
  SIGNAL ctl_seq_no2_x1_14 : BIT;	-- ctl.seq_no2_x1_14
  SIGNAL ctl_seq_no2_x1_15 : BIT;	-- ctl.seq_no2_x1_15
  SIGNAL ctl_seq_no3_x1_6 : BIT;	-- ctl.seq_no3_x1_6
  SIGNAL ctl_seq_na2_x1_8 : BIT;	-- ctl.seq_na2_x1_8
  SIGNAL ctl_seq_na2_x1_9 : BIT;	-- ctl.seq_na2_x1_9
  SIGNAL ctl_seq_na2_x1_10 : BIT;	-- ctl.seq_na2_x1_10
  SIGNAL ctl_seq_no2_x1_16 : BIT;	-- ctl.seq_no2_x1_16
  SIGNAL ctl_seq_na3_x1_6 : BIT;	-- ctl.seq_na3_x1_6
  SIGNAL ctl_seq_na3_x1_7 : BIT;	-- ctl.seq_na3_x1_7
  SIGNAL ctl_seq_no3_x1_7 : BIT;	-- ctl.seq_no3_x1_7
  SIGNAL ctl_seq_na3_x1_8 : BIT;	-- ctl.seq_na3_x1_8
  SIGNAL ctl_seq_na2_x1_11 : BIT;	-- ctl.seq_na2_x1_11
  SIGNAL ctl_seq_no2_x1_17 : BIT;	-- ctl.seq_no2_x1_17
  SIGNAL ctl_seq_no2_x1_18 : BIT;	-- ctl.seq_no2_x1_18
  SIGNAL ctl_seq_na4_x1_3 : BIT;	-- ctl.seq_na4_x1_3
  SIGNAL ctl_seq_no3_x1_8 : BIT;	-- ctl.seq_no3_x1_8
  SIGNAL ctl_seq_no4_x1_4 : BIT;	-- ctl.seq_no4_x1_4
  SIGNAL ctl_seq_no3_x1_9 : BIT;	-- ctl.seq_no3_x1_9
  SIGNAL ctl_seq_no3_x1_10 : BIT;	-- ctl.seq_no3_x1_10
  SIGNAL ctl_seq_a4_x2_2 : BIT;	-- ctl.seq_a4_x2_2
  SIGNAL ctl_seq_na4_x1_4 : BIT;	-- ctl.seq_na4_x1_4
  SIGNAL ctl_seq_no4_x1_5 : BIT;	-- ctl.seq_no4_x1_5
  SIGNAL ctl_seq_a3_x2 : BIT;	-- ctl.seq_a3_x2
  SIGNAL ctl_seq_no2_x1_19 : BIT;	-- ctl.seq_no2_x1_19
  SIGNAL ctl_seq_no2_x1_20 : BIT;	-- ctl.seq_no2_x1_20
  SIGNAL ctl_seq_inv_x2 : BIT;	-- ctl.seq_inv_x2
  SIGNAL ctl_seq_a4_x2_3 : BIT;	-- ctl.seq_a4_x2_3
  SIGNAL ctl_seq_no2_x1_21 : BIT;	-- ctl.seq_no2_x1_21
  SIGNAL ctl_seq_na4_x1_5 : BIT;	-- ctl.seq_na4_x1_5
  SIGNAL ctl_seq_no3_x1_11 : BIT;	-- ctl.seq_no3_x1_11
  SIGNAL ctl_seq_inv_x2_2 : BIT;	-- ctl.seq_inv_x2_2
  SIGNAL ctl_seq_o4_x2 : BIT;	-- ctl.seq_o4_x2
  SIGNAL ctl_seq_no4_x1_6 : BIT;	-- ctl.seq_no4_x1_6
  SIGNAL ctl_seq_na3_x1_9 : BIT;	-- ctl.seq_na3_x1_9
  SIGNAL ctl_seq_na3_x1_10 : BIT;	-- ctl.seq_na3_x1_10
  SIGNAL ctl_seq_na2_x1_12 : BIT;	-- ctl.seq_na2_x1_12
  SIGNAL ctl_seq_a4_x2_4 : BIT;	-- ctl.seq_a4_x2_4
  SIGNAL ctl_seq_no2_x1_22 : BIT;	-- ctl.seq_no2_x1_22
  SIGNAL ctl_seq_nao22_x1 : BIT;	-- ctl.seq_nao22_x1
  SIGNAL ctl_seq_o3_x2 : BIT;	-- ctl.seq_o3_x2
  SIGNAL ctl_seq_nao2o22_x1 : BIT;	-- ctl.seq_nao2o22_x1
  SIGNAL ctl_seq_a3_x2_2 : BIT;	-- ctl.seq_a3_x2_2
  SIGNAL ctl_seq_ao2o22_x2 : BIT;	-- ctl.seq_ao2o22_x2
  SIGNAL ctl_seq_na2_x1_13 : BIT;	-- ctl.seq_na2_x1_13
  SIGNAL ctl_seq_na3_x1_11 : BIT;	-- ctl.seq_na3_x1_11
  SIGNAL ctl_seq_a4_x2_5 : BIT;	-- ctl.seq_a4_x2_5
  SIGNAL ctl_seq_ao2o22_x2_2 : BIT;	-- ctl.seq_ao2o22_x2_2
  SIGNAL ctl_seq_nao2o22_x1_2 : BIT;	-- ctl.seq_nao2o22_x1_2
  SIGNAL ctl_seq_oa2ao222_x2 : BIT;	-- ctl.seq_oa2ao222_x2
  SIGNAL ctl_seq_o3_x2_2 : BIT;	-- ctl.seq_o3_x2_2
  SIGNAL ctl_seq_ao22_x2 : BIT;	-- ctl.seq_ao22_x2
  SIGNAL ctl_seq_o4_x2_2 : BIT;	-- ctl.seq_o4_x2_2
  SIGNAL ctl_seq_na2_x1_14 : BIT;	-- ctl.seq_na2_x1_14
  SIGNAL ctl_seq_na2_x1_15 : BIT;	-- ctl.seq_na2_x1_15
  SIGNAL ctl_seq_na2_x1_16 : BIT;	-- ctl.seq_na2_x1_16
  SIGNAL ctl_seq_na4_x1_6 : BIT;	-- ctl.seq_na4_x1_6
  SIGNAL ctl_seq_a3_x2_3 : BIT;	-- ctl.seq_a3_x2_3
  SIGNAL ctl_seq_no2_x1_23 : BIT;	-- ctl.seq_no2_x1_23
  SIGNAL ctl_seq_no2_x1_24 : BIT;	-- ctl.seq_no2_x1_24
  SIGNAL ctl_seq_no2_x1_25 : BIT;	-- ctl.seq_no2_x1_25
  SIGNAL ctl_seq_an12_x1 : BIT;	-- ctl.seq_an12_x1
  SIGNAL ctl_seq_o3_x2_3 : BIT;	-- ctl.seq_o3_x2_3
  SIGNAL ctl_seq_a4_x2_6 : BIT;	-- ctl.seq_a4_x2_6
  SIGNAL ctl_seq_a2_x2 : BIT;	-- ctl.seq_a2_x2
  SIGNAL ctl_seq_no2_x1_26 : BIT;	-- ctl.seq_no2_x1_26
  SIGNAL ctl_seq_no2_x1_27 : BIT;	-- ctl.seq_no2_x1_27
  SIGNAL ctl_seq_inv_x2_3 : BIT;	-- ctl.seq_inv_x2_3
  SIGNAL ctl_seq_nao2o22_x1_3 : BIT;	-- ctl.seq_nao2o22_x1_3
  SIGNAL ctl_seq_nao2o22_x1_4 : BIT;	-- ctl.seq_nao2o22_x1_4
  SIGNAL ctl_seq_nao2o22_x1_5 : BIT;	-- ctl.seq_nao2o22_x1_5
  SIGNAL ctl_seq_nao2o22_x1_6 : BIT;	-- ctl.seq_nao2o22_x1_6
  SIGNAL ctl_seq_nao2o22_x1_7 : BIT;	-- ctl.seq_nao2o22_x1_7
  SIGNAL ctl_seq_nao2o22_x1_8 : BIT;	-- ctl.seq_nao2o22_x1_8
  SIGNAL ctl_seq_nao2o22_x1_9 : BIT;	-- ctl.seq_nao2o22_x1_9
  SIGNAL ctl_seq_nao22_x1_2 : BIT;	-- ctl.seq_nao22_x1_2
  SIGNAL ctl_seq_o3_x2_4 : BIT;	-- ctl.seq_o3_x2_4
  SIGNAL ctl_seq_nao22_x1_3 : BIT;	-- ctl.seq_nao22_x1_3
  SIGNAL ctl_seq_o3_x2_5 : BIT;	-- ctl.seq_o3_x2_5
  SIGNAL ctl_seq_nao2o22_x1_10 : BIT;	-- ctl.seq_nao2o22_x1_10
  SIGNAL ctl_seq_nao2o22_x1_11 : BIT;	-- ctl.seq_nao2o22_x1_11
  SIGNAL ctl_seq_nao2o22_x1_12 : BIT;	-- ctl.seq_nao2o22_x1_12
  SIGNAL ctl_seq_inv_x2_4 : BIT;	-- ctl.seq_inv_x2_4
  SIGNAL ctl_seq_nao2o22_x1_13 : BIT;	-- ctl.seq_nao2o22_x1_13
  SIGNAL ctl_seq_nao2o22_x1_14 : BIT;	-- ctl.seq_nao2o22_x1_14
  SIGNAL ctl_seq_nao2o22_x1_15 : BIT;	-- ctl.seq_nao2o22_x1_15
  SIGNAL ctl_seq_nao22_x1_4 : BIT;	-- ctl.seq_nao22_x1_4
  SIGNAL ctl_seq_o3_x2_6 : BIT;	-- ctl.seq_o3_x2_6
  SIGNAL ctl_seq_nao2o22_x1_16 : BIT;	-- ctl.seq_nao2o22_x1_16
  SIGNAL ctl_seq_nao2o22_x1_17 : BIT;	-- ctl.seq_nao2o22_x1_17
  SIGNAL ctl_seq_nao2o22_x1_18 : BIT;	-- ctl.seq_nao2o22_x1_18
  SIGNAL ctl_seq_nao22_x1_5 : BIT;	-- ctl.seq_nao22_x1_5
  SIGNAL ctl_seq_o3_x2_7 : BIT;	-- ctl.seq_o3_x2_7
  SIGNAL ctl_seq_nao22_x1_6 : BIT;	-- ctl.seq_nao22_x1_6
  SIGNAL ctl_seq_o3_x2_8 : BIT;	-- ctl.seq_o3_x2_8
  SIGNAL ctl_seq_nao2o22_x1_19 : BIT;	-- ctl.seq_nao2o22_x1_19
  SIGNAL ctl_seq_nao2o22_x1_20 : BIT;	-- ctl.seq_nao2o22_x1_20
  SIGNAL ctl_seq_nao2o22_x1_21 : BIT;	-- ctl.seq_nao2o22_x1_21
  SIGNAL ctl_seq_nao2o22_x1_22 : BIT;	-- ctl.seq_nao2o22_x1_22
  SIGNAL ctl_seq_nao22_x1_7 : BIT;	-- ctl.seq_nao22_x1_7
  SIGNAL ctl_seq_o3_x2_9 : BIT;	-- ctl.seq_o3_x2_9
  SIGNAL ctl_seq_nao22_x1_8 : BIT;	-- ctl.seq_nao22_x1_8
  SIGNAL ctl_seq_o3_x2_10 : BIT;	-- ctl.seq_o3_x2_10
  SIGNAL ctl_seq_inv_x2_5 : BIT;	-- ctl.seq_inv_x2_5
  SIGNAL ctl_seq_nao2o22_x1_23 : BIT;	-- ctl.seq_nao2o22_x1_23
  SIGNAL ctl_seq_nao2o22_x1_24 : BIT;	-- ctl.seq_nao2o22_x1_24
  SIGNAL ctl_seq_nao2o22_x1_25 : BIT;	-- ctl.seq_nao2o22_x1_25
  SIGNAL ctl_seq_no2_x1_28 : BIT;	-- ctl.seq_no2_x1_28
  SIGNAL ctl_seq_nao2o22_x1_26 : BIT;	-- ctl.seq_nao2o22_x1_26
  SIGNAL ctl_seq_nao2o22_x1_27 : BIT;	-- ctl.seq_nao2o22_x1_27
  SIGNAL ctl_seq_no2_x1_29 : BIT;	-- ctl.seq_no2_x1_29
  SIGNAL ctl_seq_no3_x1_12 : BIT;	-- ctl.seq_no3_x1_12
  SIGNAL ctl_seq_nao22_x1_9 : BIT;	-- ctl.seq_nao22_x1_9
  SIGNAL ctl_seq_o3_x2_11 : BIT;	-- ctl.seq_o3_x2_11
  SIGNAL ctl_seq_nao2o22_x1_28 : BIT;	-- ctl.seq_nao2o22_x1_28
  SIGNAL ctl_seq_a3_x2_4 : BIT;	-- ctl.seq_a3_x2_4
  SIGNAL ctl_seq_oa22_x2 : BIT;	-- ctl.seq_oa22_x2
  SIGNAL ctl_seq_na2_x1_17 : BIT;	-- ctl.seq_na2_x1_17
  SIGNAL ctl_seq_ao2o22_x2_3 : BIT;	-- ctl.seq_ao2o22_x2_3
  SIGNAL ctl_seq_nao2o22_x1_29 : BIT;	-- ctl.seq_nao2o22_x1_29
  SIGNAL ctl_seq_nao2o22_x1_30 : BIT;	-- ctl.seq_nao2o22_x1_30
  SIGNAL ctl_seq_nao2o22_x1_31 : BIT;	-- ctl.seq_nao2o22_x1_31
  SIGNAL ctl_seq_ao22_x2_2 : BIT;	-- ctl.seq_ao22_x2_2
  SIGNAL ctl_seq_nao2o22_x1_32 : BIT;	-- ctl.seq_nao2o22_x1_32
  SIGNAL ctl_seq_ao22_x2_3 : BIT;	-- ctl.seq_ao22_x2_3
  SIGNAL ctl_seq_nao22_x1_10 : BIT;	-- ctl.seq_nao22_x1_10
  SIGNAL ctl_seq_o3_x2_12 : BIT;	-- ctl.seq_o3_x2_12
  SIGNAL ctl_seq_nao22_x1_11 : BIT;	-- ctl.seq_nao22_x1_11
  SIGNAL ctl_seq_o3_x2_13 : BIT;	-- ctl.seq_o3_x2_13
  SIGNAL ctl_seq_nao2o22_x1_33 : BIT;	-- ctl.seq_nao2o22_x1_33
  SIGNAL ctl_seq_nao2o22_x1_34 : BIT;	-- ctl.seq_nao2o22_x1_34
  SIGNAL ctl_seq_nao2o22_x1_35 : BIT;	-- ctl.seq_nao2o22_x1_35
  SIGNAL ctl_seq_nao2o22_x1_36 : BIT;	-- ctl.seq_nao2o22_x1_36
  SIGNAL ctl_seq_nao2o22_x1_37 : BIT;	-- ctl.seq_nao2o22_x1_37
  SIGNAL ctl_seq_nao2o22_x1_38 : BIT;	-- ctl.seq_nao2o22_x1_38
  SIGNAL ctl_seq_nao2o22_x1_39 : BIT;	-- ctl.seq_nao2o22_x1_39
  SIGNAL ctl_seq_nao2o22_x1_40 : BIT;	-- ctl.seq_nao2o22_x1_40
  SIGNAL ctl_seq_nao2o22_x1_41 : BIT;	-- ctl.seq_nao2o22_x1_41
  SIGNAL ctl_seq_nao2o22_x1_42 : BIT;	-- ctl.seq_nao2o22_x1_42
  SIGNAL ctl_seq_nao2o22_x1_43 : BIT;	-- ctl.seq_nao2o22_x1_43
  SIGNAL ctl_seq_nao2o22_x1_44 : BIT;	-- ctl.seq_nao2o22_x1_44
  SIGNAL ctl_seq_nao2o22_x1_45 : BIT;	-- ctl.seq_nao2o22_x1_45
  SIGNAL ctl_seq_nao2o22_x1_46 : BIT;	-- ctl.seq_nao2o22_x1_46
  SIGNAL ctl_seq_nao2o22_x1_47 : BIT;	-- ctl.seq_nao2o22_x1_47
  SIGNAL ctl_seq_nao2o22_x1_48 : BIT;	-- ctl.seq_nao2o22_x1_48
  SIGNAL ctl_seq_nao2o22_x1_49 : BIT;	-- ctl.seq_nao2o22_x1_49
  SIGNAL ctl_seq_nao2o22_x1_50 : BIT;	-- ctl.seq_nao2o22_x1_50
  SIGNAL ctl_seq_nao2o22_x1_51 : BIT;	-- ctl.seq_nao2o22_x1_51
  SIGNAL ctl_seq_nao2o22_x1_52 : BIT;	-- ctl.seq_nao2o22_x1_52
  SIGNAL ctl_seq_nao2o22_x1_53 : BIT;	-- ctl.seq_nao2o22_x1_53
  SIGNAL ctl_seq_nao2o22_x1_54 : BIT;	-- ctl.seq_nao2o22_x1_54
  SIGNAL ctl_seq_nao2o22_x1_55 : BIT;	-- ctl.seq_nao2o22_x1_55
  SIGNAL ctl_seq_nao2o22_x1_56 : BIT;	-- ctl.seq_nao2o22_x1_56
  SIGNAL ctl_seq_nao2o22_x1_57 : BIT;	-- ctl.seq_nao2o22_x1_57
  SIGNAL ctl_seq_nao2o22_x1_58 : BIT;	-- ctl.seq_nao2o22_x1_58
  SIGNAL ctl_seq_nao2o22_x1_59 : BIT;	-- ctl.seq_nao2o22_x1_59
  SIGNAL ctl_seq_nao2o22_x1_60 : BIT;	-- ctl.seq_nao2o22_x1_60
  SIGNAL ctl_seq_nao2o22_x1_61 : BIT;	-- ctl.seq_nao2o22_x1_61
  SIGNAL ctl_seq_nao2o22_x1_62 : BIT;	-- ctl.seq_nao2o22_x1_62
  SIGNAL ctl_seq_nao2o22_x1_63 : BIT;	-- ctl.seq_nao2o22_x1_63
  SIGNAL ctl_seq_nao2o22_x1_64 : BIT;	-- ctl.seq_nao2o22_x1_64
  SIGNAL ctl_seq_nao2o22_x1_65 : BIT;	-- ctl.seq_nao2o22_x1_65
  SIGNAL ctl_seq_nao2o22_x1_66 : BIT;	-- ctl.seq_nao2o22_x1_66
  SIGNAL ctl_seq_nao2o22_x1_67 : BIT;	-- ctl.seq_nao2o22_x1_67
  SIGNAL ctl_seq_no3_x1_13 : BIT;	-- ctl.seq_no3_x1_13
  SIGNAL ctl_seq_no2_x1_30 : BIT;	-- ctl.seq_no2_x1_30
  SIGNAL ctl_seq_no2_x1_31 : BIT;	-- ctl.seq_no2_x1_31
  SIGNAL ctl_seq_nao22_x1_12 : BIT;	-- ctl.seq_nao22_x1_12
  SIGNAL ctl_seq_o3_x2_14 : BIT;	-- ctl.seq_o3_x2_14
  SIGNAL ctl_seq_nao22_x1_13 : BIT;	-- ctl.seq_nao22_x1_13
  SIGNAL ctl_seq_o3_x2_15 : BIT;	-- ctl.seq_o3_x2_15
  SIGNAL ctl_seq_inv_x2_6 : BIT;	-- ctl.seq_inv_x2_6
  SIGNAL ctl_seq_nao22_x1_14 : BIT;	-- ctl.seq_nao22_x1_14
  SIGNAL ctl_seq_o3_x2_16 : BIT;	-- ctl.seq_o3_x2_16
  SIGNAL ctl_seq_nao22_x1_15 : BIT;	-- ctl.seq_nao22_x1_15
  SIGNAL ctl_seq_o3_x2_17 : BIT;	-- ctl.seq_o3_x2_17
  SIGNAL ctl_seq_inv_x2_7 : BIT;	-- ctl.seq_inv_x2_7
  SIGNAL ctl_seq_nao22_x1_16 : BIT;	-- ctl.seq_nao22_x1_16
  SIGNAL ctl_seq_o3_x2_18 : BIT;	-- ctl.seq_o3_x2_18
  SIGNAL ctl_seq_nao2o22_x1_68 : BIT;	-- ctl.seq_nao2o22_x1_68
  SIGNAL ctl_seq_inv_x2_8 : BIT;	-- ctl.seq_inv_x2_8
  SIGNAL ctl_seq_nao2o22_x1_69 : BIT;	-- ctl.seq_nao2o22_x1_69
  SIGNAL ctl_seq_nao2o22_x1_70 : BIT;	-- ctl.seq_nao2o22_x1_70
  SIGNAL ctl_seq_nao2o22_x1_71 : BIT;	-- ctl.seq_nao2o22_x1_71
  SIGNAL ctl_seq_nao22_x1_17 : BIT;	-- ctl.seq_nao22_x1_17
  SIGNAL ctl_seq_o3_x2_19 : BIT;	-- ctl.seq_o3_x2_19
  SIGNAL ctl_seq_nao2o22_x1_72 : BIT;	-- ctl.seq_nao2o22_x1_72
  SIGNAL ctl_seq_na4_x1_7 : BIT;	-- ctl.seq_na4_x1_7
  SIGNAL ctl_seq_nao22_x1_18 : BIT;	-- ctl.seq_nao22_x1_18
  SIGNAL ctl_seq_o4_x2_3 : BIT;	-- ctl.seq_o4_x2_3
  SIGNAL ctl_seq_no2_x1_32 : BIT;	-- ctl.seq_no2_x1_32
  SIGNAL ctl_seq_na4_x1_8 : BIT;	-- ctl.seq_na4_x1_8
  SIGNAL ctl_seq_o3_x2_20 : BIT;	-- ctl.seq_o3_x2_20
  SIGNAL ctl_seq_ao22_x2_4 : BIT;	-- ctl.seq_ao22_x2_4
  SIGNAL ctl_seq_nao2o22_x1_73 : BIT;	-- ctl.seq_nao2o22_x1_73
  SIGNAL ctl_seq_inv_x2_9 : BIT;	-- ctl.seq_inv_x2_9
  SIGNAL ctl_seq_nao22_x1_19 : BIT;	-- ctl.seq_nao22_x1_19
  SIGNAL ctl_seq_o3_x2_21 : BIT;	-- ctl.seq_o3_x2_21
  SIGNAL ctl_seq_oa2ao222_x2_2 : BIT;	-- ctl.seq_oa2ao222_x2_2
  SIGNAL ctl_seq_noa2ao222_x1 : BIT;	-- ctl.seq_noa2ao222_x1
  SIGNAL ctl_seq_na2_x1_18 : BIT;	-- ctl.seq_na2_x1_18
  SIGNAL ctl_seq_a2_x2_2 : BIT;	-- ctl.seq_a2_x2_2
  SIGNAL ctl_seq_inv_x2_10 : BIT;	-- ctl.seq_inv_x2_10
  SIGNAL ctl_seq_noa2ao222_x1_2 : BIT;	-- ctl.seq_noa2ao222_x1_2
  SIGNAL ctl_seq_no3_x1_14 : BIT;	-- ctl.seq_no3_x1_14
  SIGNAL ctl_seq_an12_x1_2 : BIT;	-- ctl.seq_an12_x1_2
  SIGNAL ctl_seq_an12_x1_3 : BIT;	-- ctl.seq_an12_x1_3
  SIGNAL ctl_seq_a4_x2_7 : BIT;	-- ctl.seq_a4_x2_7
  SIGNAL ctl_seq_a4_x2_8 : BIT;	-- ctl.seq_a4_x2_8
  SIGNAL ctl_seq_na2_x1_19 : BIT;	-- ctl.seq_na2_x1_19
  SIGNAL ctl_seq_na3_x1_12 : BIT;	-- ctl.seq_na3_x1_12
  SIGNAL ctl_seq_o2_x2 : BIT;	-- ctl.seq_o2_x2
  SIGNAL ctl_seq_na2_x1_20 : BIT;	-- ctl.seq_na2_x1_20
  SIGNAL ctl_seq_no2_x1_33 : BIT;	-- ctl.seq_no2_x1_33
  SIGNAL ctl_seq_o2_x2_2 : BIT;	-- ctl.seq_o2_x2_2
  SIGNAL ctl_seq_na4_x1_9 : BIT;	-- ctl.seq_na4_x1_9
  SIGNAL ctl_seq_no2_x1_34 : BIT;	-- ctl.seq_no2_x1_34
  SIGNAL ctl_seq_no3_x1_15 : BIT;	-- ctl.seq_no3_x1_15
  SIGNAL ctl_seq_no2_x1_35 : BIT;	-- ctl.seq_no2_x1_35
  SIGNAL ctl_seq_nao22_x1_20 : BIT;	-- ctl.seq_nao22_x1_20
  SIGNAL ctl_seq_noa22_x1 : BIT;	-- ctl.seq_noa22_x1
  SIGNAL ctl_seq_inv_x2_11 : BIT;	-- ctl.seq_inv_x2_11
  SIGNAL ctl_seq_o2_x2_3 : BIT;	-- ctl.seq_o2_x2_3
  SIGNAL ctl_seq_o4_x2_4 : BIT;	-- ctl.seq_o4_x2_4
  SIGNAL ctl_seq_a2_x2_3 : BIT;	-- ctl.seq_a2_x2_3
  SIGNAL ctl_seq_no2_x1_36 : BIT;	-- ctl.seq_no2_x1_36
  SIGNAL ctl_seq_noa22_x1_2 : BIT;	-- ctl.seq_noa22_x1_2
  SIGNAL ctl_seq_no2_x1_37 : BIT;	-- ctl.seq_no2_x1_37
  SIGNAL ctl_seq_nao22_x1_21 : BIT;	-- ctl.seq_nao22_x1_21
  SIGNAL ctl_seq_na3_x1_13 : BIT;	-- ctl.seq_na3_x1_13
  SIGNAL ctl_seq_a2_x2_4 : BIT;	-- ctl.seq_a2_x2_4
  SIGNAL ctl_seq_no2_x1_38 : BIT;	-- ctl.seq_no2_x1_38
  SIGNAL ctl_seq_o2_x2_4 : BIT;	-- ctl.seq_o2_x2_4
  SIGNAL ctl_seq_inv_x2_12 : BIT;	-- ctl.seq_inv_x2_12
  SIGNAL ctl_seq_nao2o22_x1_74 : BIT;	-- ctl.seq_nao2o22_x1_74
  SIGNAL ctl_seq_oa2ao222_x2_3 : BIT;	-- ctl.seq_oa2ao222_x2_3
  SIGNAL ctl_seq_o3_x2_22 : BIT;	-- ctl.seq_o3_x2_22
  SIGNAL ctl_seq_na4_x1_10 : BIT;	-- ctl.seq_na4_x1_10
  SIGNAL ctl_seq_noa22_x1_3 : BIT;	-- ctl.seq_noa22_x1_3
  SIGNAL ctl_seq_a4_x2_9 : BIT;	-- ctl.seq_a4_x2_9
  SIGNAL ctl_seq_a4_x2_10 : BIT;	-- ctl.seq_a4_x2_10
  SIGNAL ctl_seq_no2_x1_39 : BIT;	-- ctl.seq_no2_x1_39
  SIGNAL ctl_seq_no2_x1_40 : BIT;	-- ctl.seq_no2_x1_40
  SIGNAL ctl_seq_no3_x1_16 : BIT;	-- ctl.seq_no3_x1_16
  SIGNAL ctl_seq_inv_x2_13 : BIT;	-- ctl.seq_inv_x2_13
  SIGNAL ctl_seq_na4_x1_11 : BIT;	-- ctl.seq_na4_x1_11
  SIGNAL ctl_seq_no3_x1_17 : BIT;	-- ctl.seq_no3_x1_17
  SIGNAL ctl_seq_no3_x1_18 : BIT;	-- ctl.seq_no3_x1_18
  SIGNAL ctl_seq_o4_x2_5 : BIT;	-- ctl.seq_o4_x2_5
  SIGNAL ctl_seq_a3_x2_5 : BIT;	-- ctl.seq_a3_x2_5
  SIGNAL ctl_seq_no2_x1_41 : BIT;	-- ctl.seq_no2_x1_41
  SIGNAL ctl_seq_no4_x1_7 : BIT;	-- ctl.seq_no4_x1_7
  SIGNAL ctl_seq_na2_x1_21 : BIT;	-- ctl.seq_na2_x1_21
  SIGNAL ctl_seq_a2_x2_5 : BIT;	-- ctl.seq_a2_x2_5
  SIGNAL ctl_seq_no3_x1_19 : BIT;	-- ctl.seq_no3_x1_19
  SIGNAL ctl_seq_na4_x1_12 : BIT;	-- ctl.seq_na4_x1_12
  SIGNAL ctl_seq_na2_x1_22 : BIT;	-- ctl.seq_na2_x1_22
  SIGNAL ctl_seq_no3_x1_20 : BIT;	-- ctl.seq_no3_x1_20
  SIGNAL ctl_seq_no2_x1_42 : BIT;	-- ctl.seq_no2_x1_42
  SIGNAL ctl_seq_na2_x1_23 : BIT;	-- ctl.seq_na2_x1_23
  SIGNAL ctl_seq_no4_x1_8 : BIT;	-- ctl.seq_no4_x1_8
  SIGNAL ctl_seq_na2_x1_24 : BIT;	-- ctl.seq_na2_x1_24
  SIGNAL ctl_seq_na2_x1_25 : BIT;	-- ctl.seq_na2_x1_25
  SIGNAL ctl_seq_na2_x1_26 : BIT;	-- ctl.seq_na2_x1_26
  SIGNAL ctl_seq_na2_x1_27 : BIT;	-- ctl.seq_na2_x1_27
  SIGNAL ctl_seq_no2_x1_43 : BIT;	-- ctl.seq_no2_x1_43
  SIGNAL ctl_seq_na3_x1_14 : BIT;	-- ctl.seq_na3_x1_14
  SIGNAL ctl_seq_na3_x1_15 : BIT;	-- ctl.seq_na3_x1_15
  SIGNAL ctl_seq_no3_x1_21 : BIT;	-- ctl.seq_no3_x1_21
  SIGNAL ctl_seq_na2_x1_28 : BIT;	-- ctl.seq_na2_x1_28
  SIGNAL ctl_seq_na2_x1_29 : BIT;	-- ctl.seq_na2_x1_29
  SIGNAL ctl_seq_na2_x1_30 : BIT;	-- ctl.seq_na2_x1_30
  SIGNAL ctl_seq_no3_x1_22 : BIT;	-- ctl.seq_no3_x1_22
  SIGNAL ctl_seq_no2_x1_44 : BIT;	-- ctl.seq_no2_x1_44
  SIGNAL ctl_seq_a4_x2_11 : BIT;	-- ctl.seq_a4_x2_11
  SIGNAL ctl_seq_no3_x1_23 : BIT;	-- ctl.seq_no3_x1_23
  SIGNAL ctl_seq_no2_x1_45 : BIT;	-- ctl.seq_no2_x1_45
  SIGNAL ctl_seq_a4_x2_12 : BIT;	-- ctl.seq_a4_x2_12
  SIGNAL ctl_seq_no3_x1_24 : BIT;	-- ctl.seq_no3_x1_24
  SIGNAL ctl_seq_no2_x1_46 : BIT;	-- ctl.seq_no2_x1_46
  SIGNAL ctl_seq_no3_x1_25 : BIT;	-- ctl.seq_no3_x1_25
  SIGNAL ctl_seq_no3_x1_26 : BIT;	-- ctl.seq_no3_x1_26
  SIGNAL ctl_seq_a4_x2_13 : BIT;	-- ctl.seq_a4_x2_13
  SIGNAL ctl_seq_a4_x2_14 : BIT;	-- ctl.seq_a4_x2_14
  SIGNAL ctl_seq_no2_x1_47 : BIT;	-- ctl.seq_no2_x1_47
  SIGNAL ctl_seq_no2_x1_48 : BIT;	-- ctl.seq_no2_x1_48
  SIGNAL ctl_seq_no2_x1_49 : BIT;	-- ctl.seq_no2_x1_49
  SIGNAL ctl_seq_no2_x1_50 : BIT;	-- ctl.seq_no2_x1_50
  SIGNAL ctl_seq_a3_x2_6 : BIT;	-- ctl.seq_a3_x2_6
  SIGNAL ctl_seq_no2_x1_51 : BIT;	-- ctl.seq_no2_x1_51
  SIGNAL ctl_seq_no2_x1_52 : BIT;	-- ctl.seq_no2_x1_52
  SIGNAL ctl_seq_no2_x1_53 : BIT;	-- ctl.seq_no2_x1_53
  SIGNAL ctl_seq_a2_x2_6 : BIT;	-- ctl.seq_a2_x2_6
  SIGNAL ctl_seq_no2_x1_54 : BIT;	-- ctl.seq_no2_x1_54
  SIGNAL ctl_seq_no3_x1_27 : BIT;	-- ctl.seq_no3_x1_27
  SIGNAL ctl_seq_a3_x2_7 : BIT;	-- ctl.seq_a3_x2_7
  SIGNAL ctl_seq_no2_x1_55 : BIT;	-- ctl.seq_no2_x1_55
  SIGNAL ctl_seq_na2_x1_31 : BIT;	-- ctl.seq_na2_x1_31
  SIGNAL ctl_seq_na2_x1_32 : BIT;	-- ctl.seq_na2_x1_32
  SIGNAL ctl_seq_a4_x2_15 : BIT;	-- ctl.seq_a4_x2_15
  SIGNAL ctl_seq_no3_x1_28 : BIT;	-- ctl.seq_no3_x1_28
  SIGNAL ctl_seq_a4_x2_16 : BIT;	-- ctl.seq_a4_x2_16
  SIGNAL ctl_seq_a2_x2_7 : BIT;	-- ctl.seq_a2_x2_7
  SIGNAL ctl_seq_no3_x1_29 : BIT;	-- ctl.seq_no3_x1_29
  SIGNAL ctl_seq_no3_x1_30 : BIT;	-- ctl.seq_no3_x1_30
  SIGNAL ctl_seq_a2_x2_8 : BIT;	-- ctl.seq_a2_x2_8
  SIGNAL ctl_seq_no2_x1_56 : BIT;	-- ctl.seq_no2_x1_56
  SIGNAL ctl_seq_no2_x1_57 : BIT;	-- ctl.seq_no2_x1_57
  SIGNAL ctl_seq_a4_x2_17 : BIT;	-- ctl.seq_a4_x2_17
  SIGNAL ctl_seq_a4_x2_18 : BIT;	-- ctl.seq_a4_x2_18
  SIGNAL ctl_seq_no2_x1_58 : BIT;	-- ctl.seq_no2_x1_58
  SIGNAL ctl_seq_no2_x1_59 : BIT;	-- ctl.seq_no2_x1_59
  SIGNAL ctl_seq_no2_x1_60 : BIT;	-- ctl.seq_no2_x1_60
  SIGNAL ctl_seq_no3_x1_31 : BIT;	-- ctl.seq_no3_x1_31
  SIGNAL ctl_seq_na2_x1_33 : BIT;	-- ctl.seq_na2_x1_33
  SIGNAL ctl_seq_no3_x1_32 : BIT;	-- ctl.seq_no3_x1_32
  SIGNAL ctl_seq_a3_x2_8 : BIT;	-- ctl.seq_a3_x2_8
  SIGNAL ctl_seq_a4_x2_19 : BIT;	-- ctl.seq_a4_x2_19
  SIGNAL ctl_seq_a4_x2_20 : BIT;	-- ctl.seq_a4_x2_20
  SIGNAL ctl_seq_a3_x2_9 : BIT;	-- ctl.seq_a3_x2_9
  SIGNAL ctl_seq_a3_x2_10 : BIT;	-- ctl.seq_a3_x2_10
  SIGNAL ctl_seq_a3_x2_11 : BIT;	-- ctl.seq_a3_x2_11
  SIGNAL ctl_seq_no2_x1_61 : BIT;	-- ctl.seq_no2_x1_61
  SIGNAL ctl_seq_no2_x1_62 : BIT;	-- ctl.seq_no2_x1_62
  SIGNAL ctl_seq_no2_x1_63 : BIT;	-- ctl.seq_no2_x1_63
  SIGNAL ctl_seq_no2_x1_64 : BIT;	-- ctl.seq_no2_x1_64
  SIGNAL ctl_seq_na4_x1_13 : BIT;	-- ctl.seq_na4_x1_13
  SIGNAL ctl_seq_inv_x2_14 : BIT;	-- ctl.seq_inv_x2_14
  SIGNAL ctl_seq_a4_x2_21 : BIT;	-- ctl.seq_a4_x2_21
  SIGNAL ctl_seq_a2_x2_9 : BIT;	-- ctl.seq_a2_x2_9
  SIGNAL ctl_seq_no2_x1_65 : BIT;	-- ctl.seq_no2_x1_65
  SIGNAL ctl_seq_na2_x1_34 : BIT;	-- ctl.seq_na2_x1_34
  SIGNAL ctl_seq_na2_x1_35 : BIT;	-- ctl.seq_na2_x1_35
  SIGNAL ctl_seq_no2_x1_66 : BIT;	-- ctl.seq_no2_x1_66
  SIGNAL ctl_seq_na3_x1_16 : BIT;	-- ctl.seq_na3_x1_16
  SIGNAL ctl_seq_na2_x1_36 : BIT;	-- ctl.seq_na2_x1_36
  SIGNAL ctl_seq_a4_x2_22 : BIT;	-- ctl.seq_a4_x2_22
  SIGNAL ctl_seq_no2_x1_67 : BIT;	-- ctl.seq_no2_x1_67
  SIGNAL ctl_seq_no2_x1_68 : BIT;	-- ctl.seq_no2_x1_68
  SIGNAL ctl_seq_no2_x1_69 : BIT;	-- ctl.seq_no2_x1_69
  SIGNAL ctl_seq_a3_x2_12 : BIT;	-- ctl.seq_a3_x2_12
  SIGNAL ctl_seq_no2_x1_70 : BIT;	-- ctl.seq_no2_x1_70
  SIGNAL ctl_seq_no2_x1_71 : BIT;	-- ctl.seq_no2_x1_71
  SIGNAL ctl_seq_no2_x1_72 : BIT;	-- ctl.seq_no2_x1_72
  SIGNAL ctl_seq_a4_x2_23 : BIT;	-- ctl.seq_a4_x2_23
  SIGNAL ctl_seq_no2_x1_73 : BIT;	-- ctl.seq_no2_x1_73
  SIGNAL ctl_seq_na2_x1_37 : BIT;	-- ctl.seq_na2_x1_37
  SIGNAL ctl_seq_na2_x1_38 : BIT;	-- ctl.seq_na2_x1_38
  SIGNAL ctl_seq_no2_x1_74 : BIT;	-- ctl.seq_no2_x1_74
  SIGNAL ctl_seq_na2_x1_39 : BIT;	-- ctl.seq_na2_x1_39
  SIGNAL ctl_seq_na2_x1_40 : BIT;	-- ctl.seq_na2_x1_40
  SIGNAL ctl_seq_no3_x1_33 : BIT;	-- ctl.seq_no3_x1_33
  SIGNAL ctl_seq_a4_x2_24 : BIT;	-- ctl.seq_a4_x2_24
  SIGNAL ctl_seq_no4_x1_9 : BIT;	-- ctl.seq_no4_x1_9
  SIGNAL ctl_seq_no3_x1_34 : BIT;	-- ctl.seq_no3_x1_34
  SIGNAL ctl_seq_no2_x1_75 : BIT;	-- ctl.seq_no2_x1_75
  SIGNAL ctl_seq_no3_x1_35 : BIT;	-- ctl.seq_no3_x1_35
  SIGNAL ctl_seq_na4_x1_14 : BIT;	-- ctl.seq_na4_x1_14
  SIGNAL ctl_seq_a3_x2_13 : BIT;	-- ctl.seq_a3_x2_13
  SIGNAL ctl_seq_a4_x2_25 : BIT;	-- ctl.seq_a4_x2_25
  SIGNAL ctl_seq_no2_x1_76 : BIT;	-- ctl.seq_no2_x1_76
  SIGNAL ctl_seq_na2_x1_41 : BIT;	-- ctl.seq_na2_x1_41
  SIGNAL ctl_seq_na2_x1_42 : BIT;	-- ctl.seq_na2_x1_42
  SIGNAL ctl_seq_no2_x1_77 : BIT;	-- ctl.seq_no2_x1_77
  SIGNAL ctl_seq_na2_x1_43 : BIT;	-- ctl.seq_na2_x1_43
  SIGNAL ctl_seq_na2_x1_44 : BIT;	-- ctl.seq_na2_x1_44
  SIGNAL ctl_seq_a2_x2_10 : BIT;	-- ctl.seq_a2_x2_10
  SIGNAL ctl_seq_no2_x1_78 : BIT;	-- ctl.seq_no2_x1_78
  SIGNAL ctl_seq_na3_x1_17 : BIT;	-- ctl.seq_na3_x1_17
  SIGNAL ctl_seq_na3_x1_18 : BIT;	-- ctl.seq_na3_x1_18
  SIGNAL ctl_seq_no3_x1_36 : BIT;	-- ctl.seq_no3_x1_36
  SIGNAL ctl_seq_na2_x1_45 : BIT;	-- ctl.seq_na2_x1_45
  SIGNAL ctl_seq_na2_x1_46 : BIT;	-- ctl.seq_na2_x1_46
  SIGNAL ctl_seq_na2_x1_47 : BIT;	-- ctl.seq_na2_x1_47
  SIGNAL ctl_seq_a4_x2_26 : BIT;	-- ctl.seq_a4_x2_26
  SIGNAL ctl_seq_no2_x1_79 : BIT;	-- ctl.seq_no2_x1_79
  SIGNAL ctl_seq_no2_x1_80 : BIT;	-- ctl.seq_no2_x1_80
  SIGNAL ctl_seq_no2_x1_81 : BIT;	-- ctl.seq_no2_x1_81
  SIGNAL ctl_seq_a2_x2_11 : BIT;	-- ctl.seq_a2_x2_11
  SIGNAL ctl_seq_no2_x1_82 : BIT;	-- ctl.seq_no2_x1_82
  SIGNAL ctl_seq_na2_x1_48 : BIT;	-- ctl.seq_na2_x1_48
  SIGNAL ctl_seq_na2_x1_49 : BIT;	-- ctl.seq_na2_x1_49
  SIGNAL ctl_seq_no2_x1_83 : BIT;	-- ctl.seq_no2_x1_83
  SIGNAL ctl_seq_na2_x1_50 : BIT;	-- ctl.seq_na2_x1_50
  SIGNAL ctl_seq_na2_x1_51 : BIT;	-- ctl.seq_na2_x1_51
  SIGNAL ctl_seq_na4_x1_15 : BIT;	-- ctl.seq_na4_x1_15
  SIGNAL ctl_seq_a2_x2_12 : BIT;	-- ctl.seq_a2_x2_12
  SIGNAL ctl_seq_no2_x1_84 : BIT;	-- ctl.seq_no2_x1_84
  SIGNAL ctl_seq_no2_x1_85 : BIT;	-- ctl.seq_no2_x1_85
  SIGNAL ctl_seq_a2_x2_13 : BIT;	-- ctl.seq_a2_x2_13
  SIGNAL ctl_seq_no2_x1_86 : BIT;	-- ctl.seq_no2_x1_86
  SIGNAL ctl_seq_no2_x1_87 : BIT;	-- ctl.seq_no2_x1_87
  SIGNAL ctl_seq_a3_x2_14 : BIT;	-- ctl.seq_a3_x2_14
  SIGNAL ctl_seq_a2_x2_14 : BIT;	-- ctl.seq_a2_x2_14
  SIGNAL ctl_seq_no2_x1_88 : BIT;	-- ctl.seq_no2_x1_88
  SIGNAL ctl_seq_no2_x1_89 : BIT;	-- ctl.seq_no2_x1_89
  SIGNAL ctl_seq_no4_x1_10 : BIT;	-- ctl.seq_no4_x1_10
  SIGNAL ctl_seq_na4_x1_16 : BIT;	-- ctl.seq_na4_x1_16
  SIGNAL ctl_seq_na2_x1_52 : BIT;	-- ctl.seq_na2_x1_52
  SIGNAL ctl_seq_no2_x1_90 : BIT;	-- ctl.seq_no2_x1_90
  SIGNAL ctl_seq_no2_x1_91 : BIT;	-- ctl.seq_no2_x1_91
  SIGNAL ctl_seq_na3_x1_19 : BIT;	-- ctl.seq_na3_x1_19
  SIGNAL ctl_seq_na2_x1_53 : BIT;	-- ctl.seq_na2_x1_53
  SIGNAL ctl_seq_no2_x1_92 : BIT;	-- ctl.seq_no2_x1_92
  SIGNAL ctl_seq_no2_x1_93 : BIT;	-- ctl.seq_no2_x1_93
  SIGNAL ctl_seq_no2_x1_94 : BIT;	-- ctl.seq_no2_x1_94
  SIGNAL ctl_seq_na3_x1_20 : BIT;	-- ctl.seq_na3_x1_20
  SIGNAL ctl_seq_no2_x1_95 : BIT;	-- ctl.seq_no2_x1_95
  SIGNAL ctl_seq_no2_x1_96 : BIT;	-- ctl.seq_no2_x1_96
  SIGNAL ctl_seq_no2_x1_97 : BIT;	-- ctl.seq_no2_x1_97
  SIGNAL ctl_seq_na3_x1_21 : BIT;	-- ctl.seq_na3_x1_21
  SIGNAL ctl_seq_no2_x1_98 : BIT;	-- ctl.seq_no2_x1_98
  SIGNAL ctl_seq_no2_x1_99 : BIT;	-- ctl.seq_no2_x1_99
  SIGNAL ctl_seq_no2_x1_100 : BIT;	-- ctl.seq_no2_x1_100
  SIGNAL ctl_seq_a4_x2_27 : BIT;	-- ctl.seq_a4_x2_27
  SIGNAL ctl_seq_no2_x1_101 : BIT;	-- ctl.seq_no2_x1_101
  SIGNAL ctl_seq_no2_x1_102 : BIT;	-- ctl.seq_no2_x1_102
  SIGNAL ctl_seq_no2_x1_103 : BIT;	-- ctl.seq_no2_x1_103
  SIGNAL ctl_seq_no2_x1_104 : BIT;	-- ctl.seq_no2_x1_104
  SIGNAL ctl_seq_na3_x1_22 : BIT;	-- ctl.seq_na3_x1_22
  SIGNAL ctl_seq_no2_x1_105 : BIT;	-- ctl.seq_no2_x1_105
  SIGNAL ctl_seq_no2_x1_106 : BIT;	-- ctl.seq_no2_x1_106
  SIGNAL ctl_seq_no2_x1_107 : BIT;	-- ctl.seq_no2_x1_107
  SIGNAL ctl_seq_na2_x1_54 : BIT;	-- ctl.seq_na2_x1_54
  SIGNAL ctl_seq_no3_x1_37 : BIT;	-- ctl.seq_no3_x1_37
  SIGNAL ctl_seq_no4_x1_11 : BIT;	-- ctl.seq_no4_x1_11
  SIGNAL ctl_seq_na3_x1_23 : BIT;	-- ctl.seq_na3_x1_23
  SIGNAL ctl_seq_no2_x1_108 : BIT;	-- ctl.seq_no2_x1_108
  SIGNAL ctl_seq_no2_x1_109 : BIT;	-- ctl.seq_no2_x1_109
  SIGNAL ctl_seq_no2_x1_110 : BIT;	-- ctl.seq_no2_x1_110
  SIGNAL ctl_seq_na4_x1_17 : BIT;	-- ctl.seq_na4_x1_17
  SIGNAL ctl_seq_no2_x1_111 : BIT;	-- ctl.seq_no2_x1_111
  SIGNAL ctl_seq_no2_x1_112 : BIT;	-- ctl.seq_no2_x1_112
  SIGNAL ctl_seq_no2_x1_113 : BIT;	-- ctl.seq_no2_x1_113
  SIGNAL ctl_seq_na2_x1_55 : BIT;	-- ctl.seq_na2_x1_55
  SIGNAL ctl_seq_no3_x1_38 : BIT;	-- ctl.seq_no3_x1_38
  SIGNAL ctl_seq_no3_x1_39 : BIT;	-- ctl.seq_no3_x1_39
  SIGNAL ctl_seq_na3_x1_24 : BIT;	-- ctl.seq_na3_x1_24
  SIGNAL ctl_seq_no2_x1_114 : BIT;	-- ctl.seq_no2_x1_114
  SIGNAL ctl_seq_no2_x1_115 : BIT;	-- ctl.seq_no2_x1_115
  SIGNAL ctl_seq_no2_x1_116 : BIT;	-- ctl.seq_no2_x1_116
  SIGNAL ctl_seq_a3_x2_15 : BIT;	-- ctl.seq_a3_x2_15
  SIGNAL ctl_seq_an12_x1_4 : BIT;	-- ctl.seq_an12_x1_4
  SIGNAL ctl_seq_o2_x2_5 : BIT;	-- ctl.seq_o2_x2_5
  SIGNAL ctl_seq_a4_x2_28 : BIT;	-- ctl.seq_a4_x2_28
  SIGNAL ctl_seq_a3_x2_16 : BIT;	-- ctl.seq_a3_x2_16
  SIGNAL ctl_seq_a3_x2_17 : BIT;	-- ctl.seq_a3_x2_17
  SIGNAL ctl_seq_a2_x2_15 : BIT;	-- ctl.seq_a2_x2_15
  SIGNAL ctl_seq_no2_x1_117 : BIT;	-- ctl.seq_no2_x1_117
  SIGNAL ctl_seq_na3_x1_25 : BIT;	-- ctl.seq_na3_x1_25
  SIGNAL ctl_seq_na3_x1_26 : BIT;	-- ctl.seq_na3_x1_26
  SIGNAL ctl_seq_no3_x1_40 : BIT;	-- ctl.seq_no3_x1_40
  SIGNAL ctl_seq_na2_x1_56 : BIT;	-- ctl.seq_na2_x1_56
  SIGNAL ctl_seq_na2_x1_57 : BIT;	-- ctl.seq_na2_x1_57
  SIGNAL ctl_seq_na2_x1_58 : BIT;	-- ctl.seq_na2_x1_58
  SIGNAL ctl_seq_a4_x2_29 : BIT;	-- ctl.seq_a4_x2_29
  SIGNAL ctl_seq_no2_x1_118 : BIT;	-- ctl.seq_no2_x1_118
  SIGNAL ctl_seq_no2_x1_119 : BIT;	-- ctl.seq_no2_x1_119
  SIGNAL ctl_seq_no2_x1_120 : BIT;	-- ctl.seq_no2_x1_120
  SIGNAL ctl_seq_a3_x2_18 : BIT;	-- ctl.seq_a3_x2_18
  SIGNAL ctl_seq_no2_x1_121 : BIT;	-- ctl.seq_no2_x1_121
  SIGNAL ctl_seq_no2_x1_122 : BIT;	-- ctl.seq_no2_x1_122
  SIGNAL ctl_seq_no2_x1_123 : BIT;	-- ctl.seq_no2_x1_123
  SIGNAL ctl_seq_no2_x1_124 : BIT;	-- ctl.seq_no2_x1_124
  SIGNAL ctl_seq_na3_x1_27 : BIT;	-- ctl.seq_na3_x1_27
  SIGNAL ctl_seq_no2_x1_125 : BIT;	-- ctl.seq_no2_x1_125
  SIGNAL ctl_seq_na3_x1_28 : BIT;	-- ctl.seq_na3_x1_28
  SIGNAL ctl_seq_na2_x1_59 : BIT;	-- ctl.seq_na2_x1_59
  SIGNAL ctl_seq_no2_x1_126 : BIT;	-- ctl.seq_no2_x1_126
  SIGNAL ctl_seq_na2_x1_60 : BIT;	-- ctl.seq_na2_x1_60
  SIGNAL ctl_seq_na2_x1_61 : BIT;	-- ctl.seq_na2_x1_61
  SIGNAL ctl_seq_no2_x1_127 : BIT;	-- ctl.seq_no2_x1_127
  SIGNAL ctl_seq_na2_x1_62 : BIT;	-- ctl.seq_na2_x1_62
  SIGNAL ctl_seq_na2_x1_63 : BIT;	-- ctl.seq_na2_x1_63
  SIGNAL ctl_seq_na3_x1_29 : BIT;	-- ctl.seq_na3_x1_29
  SIGNAL ctl_seq_no2_x1_128 : BIT;	-- ctl.seq_no2_x1_128
  SIGNAL ctl_seq_na2_x1_64 : BIT;	-- ctl.seq_na2_x1_64
  SIGNAL ctl_seq_na2_x1_65 : BIT;	-- ctl.seq_na2_x1_65
  SIGNAL ctl_seq_a2_x2_16 : BIT;	-- ctl.seq_a2_x2_16
  SIGNAL ctl_seq_no2_x1_129 : BIT;	-- ctl.seq_no2_x1_129
  SIGNAL ctl_seq_no2_x1_130 : BIT;	-- ctl.seq_no2_x1_130
  SIGNAL ctl_seq_na2_x1_66 : BIT;	-- ctl.seq_na2_x1_66
  SIGNAL ctl_seq_na2_x1_67 : BIT;	-- ctl.seq_na2_x1_67
  SIGNAL ctl_seq_no4_x1_12 : BIT;	-- ctl.seq_no4_x1_12
  SIGNAL ctl_seq_na4_x1_18 : BIT;	-- ctl.seq_na4_x1_18
  SIGNAL ctl_seq_na2_x1_68 : BIT;	-- ctl.seq_na2_x1_68
  SIGNAL ctl_seq_no2_x1_131 : BIT;	-- ctl.seq_no2_x1_131
  SIGNAL ctl_seq_no2_x1_132 : BIT;	-- ctl.seq_no2_x1_132
  SIGNAL ctl_seq_na2_x1_69 : BIT;	-- ctl.seq_na2_x1_69
  SIGNAL ctl_seq_no2_x1_133 : BIT;	-- ctl.seq_no2_x1_133
  SIGNAL ctl_seq_no2_x1_134 : BIT;	-- ctl.seq_no2_x1_134
  SIGNAL ctl_seq_na2_x1_70 : BIT;	-- ctl.seq_na2_x1_70
  SIGNAL ctl_seq_no2_x1_135 : BIT;	-- ctl.seq_no2_x1_135
  SIGNAL ctl_seq_no2_x1_136 : BIT;	-- ctl.seq_no2_x1_136
  SIGNAL ctl_seq_no4_x1_13 : BIT;	-- ctl.seq_no4_x1_13
  SIGNAL ctl_seq_na2_x1_71 : BIT;	-- ctl.seq_na2_x1_71
  SIGNAL ctl_seq_no2_x1_137 : BIT;	-- ctl.seq_no2_x1_137
  SIGNAL ctl_seq_no2_x1_138 : BIT;	-- ctl.seq_no2_x1_138
  SIGNAL ctl_seq_na2_x1_72 : BIT;	-- ctl.seq_na2_x1_72
  SIGNAL ctl_seq_no2_x1_139 : BIT;	-- ctl.seq_no2_x1_139
  SIGNAL ctl_seq_no2_x1_140 : BIT;	-- ctl.seq_no2_x1_140
  SIGNAL ctl_seq_na4_x1_19 : BIT;	-- ctl.seq_na4_x1_19
  SIGNAL ctl_seq_na2_x1_73 : BIT;	-- ctl.seq_na2_x1_73
  SIGNAL ctl_seq_no2_x1_141 : BIT;	-- ctl.seq_no2_x1_141
  SIGNAL ctl_seq_no2_x1_142 : BIT;	-- ctl.seq_no2_x1_142
  SIGNAL ctl_seq_no2_x1_143 : BIT;	-- ctl.seq_no2_x1_143
  SIGNAL ctl_seq_na3_x1_30 : BIT;	-- ctl.seq_na3_x1_30
  SIGNAL ctl_seq_no2_x1_144 : BIT;	-- ctl.seq_no2_x1_144
  SIGNAL ctl_seq_no2_x1_145 : BIT;	-- ctl.seq_no2_x1_145
  SIGNAL ctl_seq_no2_x1_146 : BIT;	-- ctl.seq_no2_x1_146
  SIGNAL ctl_seq_na2_x1_74 : BIT;	-- ctl.seq_na2_x1_74
  SIGNAL ctl_seq_no3_x1_41 : BIT;	-- ctl.seq_no3_x1_41
  SIGNAL ctl_seq_no4_x1_14 : BIT;	-- ctl.seq_no4_x1_14
  SIGNAL ctl_seq_na2_x1_75 : BIT;	-- ctl.seq_na2_x1_75
  SIGNAL ctl_seq_na2_x1_76 : BIT;	-- ctl.seq_na2_x1_76
  SIGNAL ctl_seq_na2_x1_77 : BIT;	-- ctl.seq_na2_x1_77
  SIGNAL ctl_seq_na2_x1_78 : BIT;	-- ctl.seq_na2_x1_78
  SIGNAL ctl_seq_no2_x1_147 : BIT;	-- ctl.seq_no2_x1_147
  SIGNAL ctl_seq_na3_x1_31 : BIT;	-- ctl.seq_na3_x1_31
  SIGNAL ctl_seq_no2_x1_148 : BIT;	-- ctl.seq_no2_x1_148
  SIGNAL ctl_seq_no2_x1_149 : BIT;	-- ctl.seq_no2_x1_149
  SIGNAL ctl_seq_no2_x1_150 : BIT;	-- ctl.seq_no2_x1_150
  SIGNAL ctl_seq_na2_x1_79 : BIT;	-- ctl.seq_na2_x1_79
  SIGNAL ctl_seq_no2_x1_151 : BIT;	-- ctl.seq_no2_x1_151
  SIGNAL ctl_seq_no2_x1_152 : BIT;	-- ctl.seq_no2_x1_152
  SIGNAL ctl_seq_na4_x1_20 : BIT;	-- ctl.seq_na4_x1_20
  SIGNAL ctl_seq_a3_x2_19 : BIT;	-- ctl.seq_a3_x2_19
  SIGNAL ctl_seq_no2_x1_153 : BIT;	-- ctl.seq_no2_x1_153
  SIGNAL ctl_seq_na2_x1_80 : BIT;	-- ctl.seq_na2_x1_80
  SIGNAL ctl_seq_na2_x1_81 : BIT;	-- ctl.seq_na2_x1_81
  SIGNAL ctl_seq_no2_x1_154 : BIT;	-- ctl.seq_no2_x1_154
  SIGNAL ctl_seq_na2_x1_82 : BIT;	-- ctl.seq_na2_x1_82
  SIGNAL ctl_seq_na2_x1_83 : BIT;	-- ctl.seq_na2_x1_83
  SIGNAL ctl_seq_no2_x1_155 : BIT;	-- ctl.seq_no2_x1_155
  SIGNAL ctl_seq_na2_x1_84 : BIT;	-- ctl.seq_na2_x1_84
  SIGNAL ctl_seq_na2_x1_85 : BIT;	-- ctl.seq_na2_x1_85
  SIGNAL ctl_seq_a2_x2_17 : BIT;	-- ctl.seq_a2_x2_17
  SIGNAL ctl_seq_no2_x1_156 : BIT;	-- ctl.seq_no2_x1_156
  SIGNAL ctl_seq_na3_x1_32 : BIT;	-- ctl.seq_na3_x1_32
  SIGNAL ctl_seq_na3_x1_33 : BIT;	-- ctl.seq_na3_x1_33
  SIGNAL ctl_seq_no3_x1_42 : BIT;	-- ctl.seq_no3_x1_42
  SIGNAL ctl_seq_na2_x1_86 : BIT;	-- ctl.seq_na2_x1_86
  SIGNAL ctl_seq_na2_x1_87 : BIT;	-- ctl.seq_na2_x1_87
  SIGNAL ctl_seq_na2_x1_88 : BIT;	-- ctl.seq_na2_x1_88
  SIGNAL ctl_seq_a3_x2_20 : BIT;	-- ctl.seq_a3_x2_20
  SIGNAL ctl_seq_no2_x1_157 : BIT;	-- ctl.seq_no2_x1_157
  SIGNAL ctl_seq_no2_x1_158 : BIT;	-- ctl.seq_no2_x1_158
  SIGNAL ctl_seq_no2_x1_159 : BIT;	-- ctl.seq_no2_x1_159
  SIGNAL ctl_seq_a4_x2_30 : BIT;	-- ctl.seq_a4_x2_30
  SIGNAL ctl_seq_no2_x1_160 : BIT;	-- ctl.seq_no2_x1_160
  SIGNAL ctl_seq_no2_x1_161 : BIT;	-- ctl.seq_no2_x1_161
  SIGNAL ctl_seq_no2_x1_162 : BIT;	-- ctl.seq_no2_x1_162
  SIGNAL ctl_seq_na4_x1_21 : BIT;	-- ctl.seq_na4_x1_21
  SIGNAL ctl_seq_a2_x2_18 : BIT;	-- ctl.seq_a2_x2_18
  SIGNAL ctl_seq_no2_x1_163 : BIT;	-- ctl.seq_no2_x1_163
  SIGNAL ctl_seq_no2_x1_164 : BIT;	-- ctl.seq_no2_x1_164
  SIGNAL ctl_seq_a2_x2_19 : BIT;	-- ctl.seq_a2_x2_19
  SIGNAL ctl_seq_no2_x1_165 : BIT;	-- ctl.seq_no2_x1_165
  SIGNAL ctl_seq_no2_x1_166 : BIT;	-- ctl.seq_no2_x1_166
  SIGNAL ctl_seq_a4_x2_31 : BIT;	-- ctl.seq_a4_x2_31
  SIGNAL ctl_seq_a2_x2_20 : BIT;	-- ctl.seq_a2_x2_20
  SIGNAL ctl_seq_a2_x2_21 : BIT;	-- ctl.seq_a2_x2_21
  SIGNAL ctl_seq_no2_x1_167 : BIT;	-- ctl.seq_no2_x1_167
  SIGNAL ctl_seq_no2_x1_168 : BIT;	-- ctl.seq_no2_x1_168
  SIGNAL ctl_seq_no4_x1_15 : BIT;	-- ctl.seq_no4_x1_15
  SIGNAL ctl_seq_na3_x1_34 : BIT;	-- ctl.seq_na3_x1_34
  SIGNAL ctl_seq_no2_x1_169 : BIT;	-- ctl.seq_no2_x1_169
  SIGNAL ctl_seq_no2_x1_170 : BIT;	-- ctl.seq_no2_x1_170
  SIGNAL ctl_seq_no2_x1_171 : BIT;	-- ctl.seq_no2_x1_171
  SIGNAL ctl_seq_na3_x1_35 : BIT;	-- ctl.seq_na3_x1_35
  SIGNAL ctl_seq_no3_x1_43 : BIT;	-- ctl.seq_no3_x1_43
  SIGNAL ctl_seq_no2_x1_172 : BIT;	-- ctl.seq_no2_x1_172
  SIGNAL ctl_seq_no2_x1_173 : BIT;	-- ctl.seq_no2_x1_173
  SIGNAL ctl_seq_na3_x1_36 : BIT;	-- ctl.seq_na3_x1_36
  SIGNAL ctl_seq_na4_x1_22 : BIT;	-- ctl.seq_na4_x1_22
  SIGNAL ctl_seq_no4_x1_16 : BIT;	-- ctl.seq_no4_x1_16
  SIGNAL ctl_seq_na2_x1_89 : BIT;	-- ctl.seq_na2_x1_89
  SIGNAL ctl_seq_na2_x1_90 : BIT;	-- ctl.seq_na2_x1_90
  SIGNAL ctl_seq_na2_x1_91 : BIT;	-- ctl.seq_na2_x1_91
  SIGNAL ctl_seq_no4_x1_17 : BIT;	-- ctl.seq_no4_x1_17
  SIGNAL ctl_seq_na4_x1_23 : BIT;	-- ctl.seq_na4_x1_23
  SIGNAL ctl_seq_a2_x2_22 : BIT;	-- ctl.seq_a2_x2_22
  SIGNAL ctl_seq_na2_x1_92 : BIT;	-- ctl.seq_na2_x1_92
  SIGNAL ctl_seq_no2_x1_174 : BIT;	-- ctl.seq_no2_x1_174
  SIGNAL ctl_seq_no2_x1_175 : BIT;	-- ctl.seq_no2_x1_175
  SIGNAL ctl_seq_na2_x1_93 : BIT;	-- ctl.seq_na2_x1_93
  SIGNAL ctl_seq_no2_x1_176 : BIT;	-- ctl.seq_no2_x1_176
  SIGNAL ctl_seq_no2_x1_177 : BIT;	-- ctl.seq_no2_x1_177
  SIGNAL ctl_seq_na2_x1_94 : BIT;	-- ctl.seq_na2_x1_94
  SIGNAL ctl_seq_no2_x1_178 : BIT;	-- ctl.seq_no2_x1_178
  SIGNAL ctl_seq_no2_x1_179 : BIT;	-- ctl.seq_no2_x1_179
  SIGNAL ctl_seq_no3_x1_44 : BIT;	-- ctl.seq_no3_x1_44
  SIGNAL ctl_seq_na2_x1_95 : BIT;	-- ctl.seq_na2_x1_95
  SIGNAL ctl_seq_no2_x1_180 : BIT;	-- ctl.seq_no2_x1_180
  SIGNAL ctl_seq_no2_x1_181 : BIT;	-- ctl.seq_no2_x1_181
  SIGNAL ctl_seq_na2_x1_96 : BIT;	-- ctl.seq_na2_x1_96
  SIGNAL ctl_seq_no3_x1_45 : BIT;	-- ctl.seq_no3_x1_45
  SIGNAL ctl_seq_no3_x1_46 : BIT;	-- ctl.seq_no3_x1_46
  SIGNAL ctl_seq_na2_x1_97 : BIT;	-- ctl.seq_na2_x1_97
  SIGNAL ctl_seq_no2_x1_182 : BIT;	-- ctl.seq_no2_x1_182
  SIGNAL ctl_seq_no2_x1_183 : BIT;	-- ctl.seq_no2_x1_183
  SIGNAL ctl_seq_no4_x1_18 : BIT;	-- ctl.seq_no4_x1_18
  SIGNAL ctl_seq_na2_x1_98 : BIT;	-- ctl.seq_na2_x1_98
  SIGNAL ctl_seq_na2_x1_99 : BIT;	-- ctl.seq_na2_x1_99
  SIGNAL ctl_seq_na2_x1_100 : BIT;	-- ctl.seq_na2_x1_100
  SIGNAL ctl_seq_no2_x1_184 : BIT;	-- ctl.seq_no2_x1_184
  SIGNAL ctl_seq_na3_x1_37 : BIT;	-- ctl.seq_na3_x1_37
  SIGNAL ctl_seq_no2_x1_185 : BIT;	-- ctl.seq_no2_x1_185
  SIGNAL ctl_seq_no2_x1_186 : BIT;	-- ctl.seq_no2_x1_186
  SIGNAL ctl_seq_no2_x1_187 : BIT;	-- ctl.seq_no2_x1_187
  SIGNAL ctl_seq_na3_x1_38 : BIT;	-- ctl.seq_na3_x1_38
  SIGNAL ctl_seq_no2_x1_188 : BIT;	-- ctl.seq_no2_x1_188
  SIGNAL ctl_seq_no2_x1_189 : BIT;	-- ctl.seq_no2_x1_189
  SIGNAL ctl_seq_no2_x1_190 : BIT;	-- ctl.seq_no2_x1_190
  SIGNAL ctl_seq_no3_x1_47 : BIT;	-- ctl.seq_no3_x1_47
  SIGNAL ctl_seq_no2_x1_191 : BIT;	-- ctl.seq_no2_x1_191
  SIGNAL ctl_seq_no4_x1_19 : BIT;	-- ctl.seq_no4_x1_19
  SIGNAL ctl_seq_na3_x1_39 : BIT;	-- ctl.seq_na3_x1_39
  SIGNAL ctl_seq_na2_x1_101 : BIT;	-- ctl.seq_na2_x1_101
  SIGNAL ctl_seq_no2_x1_192 : BIT;	-- ctl.seq_no2_x1_192
  SIGNAL ctl_seq_no2_x1_193 : BIT;	-- ctl.seq_no2_x1_193
  SIGNAL ctl_seq_na3_x1_40 : BIT;	-- ctl.seq_na3_x1_40
  SIGNAL ctl_seq_na3_x1_41 : BIT;	-- ctl.seq_na3_x1_41
  SIGNAL ctl_seq_no3_x1_48 : BIT;	-- ctl.seq_no3_x1_48
  SIGNAL ctl_seq_na4_x1_24 : BIT;	-- ctl.seq_na4_x1_24
  SIGNAL ctl_seq_na2_x1_102 : BIT;	-- ctl.seq_na2_x1_102
  SIGNAL ctl_seq_no2_x1_194 : BIT;	-- ctl.seq_no2_x1_194
  SIGNAL ctl_seq_no2_x1_195 : BIT;	-- ctl.seq_no2_x1_195
  SIGNAL ctl_seq_na2_x1_103 : BIT;	-- ctl.seq_na2_x1_103
  SIGNAL ctl_seq_no2_x1_196 : BIT;	-- ctl.seq_no2_x1_196
  SIGNAL ctl_seq_no2_x1_197 : BIT;	-- ctl.seq_no2_x1_197
  SIGNAL ctl_seq_no2_x1_198 : BIT;	-- ctl.seq_no2_x1_198
  SIGNAL ctl_seq_na3_x1_42 : BIT;	-- ctl.seq_na3_x1_42
  SIGNAL ctl_seq_no2_x1_199 : BIT;	-- ctl.seq_no2_x1_199
  SIGNAL ctl_seq_no2_x1_200 : BIT;	-- ctl.seq_no2_x1_200
  SIGNAL ctl_seq_no2_x1_201 : BIT;	-- ctl.seq_no2_x1_201
  SIGNAL ctl_seq_na2_x1_104 : BIT;	-- ctl.seq_na2_x1_104
  SIGNAL ctl_seq_no2_x1_202 : BIT;	-- ctl.seq_no2_x1_202
  SIGNAL ctl_seq_no2_x1_203 : BIT;	-- ctl.seq_no2_x1_203
  SIGNAL ctl_seq_no4_x1_20 : BIT;	-- ctl.seq_no4_x1_20
  SIGNAL ctl_seq_na4_x1_25 : BIT;	-- ctl.seq_na4_x1_25
  SIGNAL ctl_seq_na2_x1_105 : BIT;	-- ctl.seq_na2_x1_105
  SIGNAL ctl_seq_no2_x1_204 : BIT;	-- ctl.seq_no2_x1_204
  SIGNAL ctl_seq_no2_x1_205 : BIT;	-- ctl.seq_no2_x1_205
  SIGNAL ctl_seq_na2_x1_106 : BIT;	-- ctl.seq_na2_x1_106
  SIGNAL ctl_seq_na2_x1_107 : BIT;	-- ctl.seq_na2_x1_107
  SIGNAL ctl_seq_no2_x1_206 : BIT;	-- ctl.seq_no2_x1_206
  SIGNAL ctl_seq_no2_x1_207 : BIT;	-- ctl.seq_no2_x1_207
  SIGNAL ctl_seq_no2_x1_208 : BIT;	-- ctl.seq_no2_x1_208
  SIGNAL ctl_seq_na2_x1_108 : BIT;	-- ctl.seq_na2_x1_108
  SIGNAL ctl_seq_no3_x1_49 : BIT;	-- ctl.seq_no3_x1_49
  SIGNAL ctl_seq_no3_x1_50 : BIT;	-- ctl.seq_no3_x1_50
  SIGNAL ctl_seq_na2_x1_109 : BIT;	-- ctl.seq_na2_x1_109
  SIGNAL ctl_seq_no3_x1_51 : BIT;	-- ctl.seq_no3_x1_51
  SIGNAL ctl_seq_no2_x1_209 : BIT;	-- ctl.seq_no2_x1_209
  SIGNAL ctl_seq_no3_x1_52 : BIT;	-- ctl.seq_no3_x1_52
  SIGNAL ctl_seq_na2_x1_110 : BIT;	-- ctl.seq_na2_x1_110
  SIGNAL ctl_seq_na2_x1_111 : BIT;	-- ctl.seq_na2_x1_111
  SIGNAL ctl_seq_na2_x1_112 : BIT;	-- ctl.seq_na2_x1_112
  SIGNAL ctl_seq_no4_x1_21 : BIT;	-- ctl.seq_no4_x1_21
  SIGNAL ctl_seq_na2_x1_113 : BIT;	-- ctl.seq_na2_x1_113
  SIGNAL ctl_seq_na2_x1_114 : BIT;	-- ctl.seq_na2_x1_114
  SIGNAL ctl_seq_na2_x1_115 : BIT;	-- ctl.seq_na2_x1_115
  SIGNAL ctl_seq_no3_x1_53 : BIT;	-- ctl.seq_no3_x1_53
  SIGNAL ctl_seq_na2_x1_116 : BIT;	-- ctl.seq_na2_x1_116
  SIGNAL ctl_seq_na2_x1_117 : BIT;	-- ctl.seq_na2_x1_117
  SIGNAL ctl_seq_na2_x1_118 : BIT;	-- ctl.seq_na2_x1_118
  SIGNAL ctl_seq_no2_x1_210 : BIT;	-- ctl.seq_no2_x1_210
  SIGNAL ctl_seq_na3_x1_43 : BIT;	-- ctl.seq_na3_x1_43
  SIGNAL ctl_seq_na2_x1_119 : BIT;	-- ctl.seq_na2_x1_119
  SIGNAL ctl_seq_no2_x1_211 : BIT;	-- ctl.seq_no2_x1_211
  SIGNAL ctl_seq_na2_x1_120 : BIT;	-- ctl.seq_na2_x1_120
  SIGNAL ctl_seq_na2_x1_121 : BIT;	-- ctl.seq_na2_x1_121
  SIGNAL ctl_seq_no4_x1_22 : BIT;	-- ctl.seq_no4_x1_22
  SIGNAL ctl_seq_na2_x1_122 : BIT;	-- ctl.seq_na2_x1_122
  SIGNAL ctl_seq_na2_x1_123 : BIT;	-- ctl.seq_na2_x1_123
  SIGNAL ctl_seq_na2_x1_124 : BIT;	-- ctl.seq_na2_x1_124
  SIGNAL ctl_seq_no3_x1_54 : BIT;	-- ctl.seq_no3_x1_54
  SIGNAL ctl_seq_na2_x1_125 : BIT;	-- ctl.seq_na2_x1_125
  SIGNAL ctl_seq_na2_x1_126 : BIT;	-- ctl.seq_na2_x1_126
  SIGNAL ctl_seq_na2_x1_127 : BIT;	-- ctl.seq_na2_x1_127
  SIGNAL ctl_seq_no4_x1_23 : BIT;	-- ctl.seq_no4_x1_23
  SIGNAL ctl_seq_no2_x1_212 : BIT;	-- ctl.seq_no2_x1_212
  SIGNAL ctl_seq_na3_x1_44 : BIT;	-- ctl.seq_na3_x1_44
  SIGNAL ctl_seq_na3_x1_45 : BIT;	-- ctl.seq_na3_x1_45
  SIGNAL ctl_seq_no3_x1_55 : BIT;	-- ctl.seq_no3_x1_55
  SIGNAL ctl_seq_no2_x1_213 : BIT;	-- ctl.seq_no2_x1_213
  SIGNAL ctl_mbk_buf_sts_mbk_not_excrqs_s : BIT;	-- ctl.mbk_buf_sts_mbk_not_excrqs_s
  SIGNAL ctl_mbk_buf_sts_mbk_not_wen_rfe : BIT;	-- ctl.mbk_buf_sts_mbk_not_wen_rfe
  SIGNAL ctl_mbk_buf_seq_excp_5 : BIT;	-- ctl.mbk_buf_seq_excp_5
  SIGNAL ctl_mbk_buf_seq_mbk_not_ep_48 : BIT;	-- ctl.mbk_buf_seq_mbk_not_ep_48
  SIGNAL ctl_mbk_buf_seq_mbk_not_ep_87 : BIT;	-- ctl.mbk_buf_seq_mbk_not_ep_87
  SIGNAL ctl_mbk_buf_seq_mbk_not_ep_56 : BIT;	-- ctl.mbk_buf_seq_mbk_not_ep_56
  SIGNAL ctl_mbk_buf_seq_ep_48 : BIT;	-- ctl.mbk_buf_seq_ep_48
  SIGNAL ctl_mbk_buf_sts_sgmterr_en : BIT;	-- ctl.mbk_buf_sts_sgmterr_en
  SIGNAL ctl_mbk_buf_seq_ep_56 : BIT;	-- ctl.mbk_buf_seq_ep_56
  SIGNAL ctl_mbk_buf_sts_mbk_not_adel_x : BIT;	-- ctl.mbk_buf_sts_mbk_not_adel_x
  SIGNAL ctl_mbk_buf_seq_mbk_not_aux16 : BIT;	-- ctl.mbk_buf_seq_mbk_not_aux16
  SIGNAL ctl_mbk_buf_seq_mbk_not_aux8 : BIT;	-- ctl.mbk_buf_seq_mbk_not_aux8
  SIGNAL ctl_mbk_buf_seq_mbk_not_aux10 : BIT;	-- ctl.mbk_buf_seq_mbk_not_aux10
  SIGNAL dpt_ir_reg_desc_ckx : BIT;	-- dpt.ir_reg_desc.ckx
  SIGNAL dpt_ir_reg_desc_nckx : BIT;	-- dpt.ir_reg_desc.nckx
  SIGNAL dpt_ir_reg_desc_nscanx : BIT;	-- dpt.ir_reg_desc.nscanx
  SIGNAL dpt_ir_reg_desc_nwenx : BIT;	-- dpt.ir_reg_desc.nwenx
  SIGNAL dpt_ir_reg_desc_scanx : BIT;	-- dpt.ir_reg_desc.scanx
  SIGNAL dpt_ir_reg_desc_scoutx : BIT;	-- dpt.ir_reg_desc.scoutx
  SIGNAL dpt_ir_reg_desc_wenx : BIT;	-- dpt.ir_reg_desc.wenx
  SIGNAL dpt_pc_reg_desc_ckx : BIT;	-- dpt.pc_reg_desc.ckx
  SIGNAL dpt_pc_reg_desc_nckx : BIT;	-- dpt.pc_reg_desc.nckx
  SIGNAL dpt_pc_reg_desc_nscanx : BIT;	-- dpt.pc_reg_desc.nscanx
  SIGNAL dpt_pc_reg_desc_nwenx : BIT;	-- dpt.pc_reg_desc.nwenx
  SIGNAL dpt_pc_reg_desc_scanx : BIT;	-- dpt.pc_reg_desc.scanx
  SIGNAL dpt_pc_reg_desc_scoutx : BIT;	-- dpt.pc_reg_desc.scoutx
  SIGNAL dpt_pc_reg_desc_wenx : BIT;	-- dpt.pc_reg_desc.wenx
  SIGNAL dpt_ad_reg_desc_ckx : BIT;	-- dpt.ad_reg_desc.ckx
  SIGNAL dpt_ad_reg_desc_nckx : BIT;	-- dpt.ad_reg_desc.nckx
  SIGNAL dpt_ad_reg_desc_nscanx : BIT;	-- dpt.ad_reg_desc.nscanx
  SIGNAL dpt_ad_reg_desc_nwenx : BIT;	-- dpt.ad_reg_desc.nwenx
  SIGNAL dpt_ad_reg_desc_scanx : BIT;	-- dpt.ad_reg_desc.scanx
  SIGNAL dpt_ad_reg_desc_scoutx : BIT;	-- dpt.ad_reg_desc.scoutx
  SIGNAL dpt_ad_reg_desc_wenx : BIT;	-- dpt.ad_reg_desc.wenx
  SIGNAL dpt_hi_reg_desc_ckx : BIT;	-- dpt.hi_reg_desc.ckx
  SIGNAL dpt_hi_reg_desc_nckx : BIT;	-- dpt.hi_reg_desc.nckx
  SIGNAL dpt_hi_reg_desc_nscanx : BIT;	-- dpt.hi_reg_desc.nscanx
  SIGNAL dpt_hi_reg_desc_nwenx : BIT;	-- dpt.hi_reg_desc.nwenx
  SIGNAL dpt_hi_reg_desc_scanx : BIT;	-- dpt.hi_reg_desc.scanx
  SIGNAL dpt_hi_reg_desc_scoutx : BIT;	-- dpt.hi_reg_desc.scoutx
  SIGNAL dpt_hi_reg_desc_wenx : BIT;	-- dpt.hi_reg_desc.wenx
  SIGNAL dpt_lo_reg_desc_ckx : BIT;	-- dpt.lo_reg_desc.ckx
  SIGNAL dpt_lo_reg_desc_nckx : BIT;	-- dpt.lo_reg_desc.nckx
  SIGNAL dpt_lo_reg_desc_nscanx : BIT;	-- dpt.lo_reg_desc.nscanx
  SIGNAL dpt_lo_reg_desc_nwenx : BIT;	-- dpt.lo_reg_desc.nwenx
  SIGNAL dpt_lo_reg_desc_scanx : BIT;	-- dpt.lo_reg_desc.scanx
  SIGNAL dpt_lo_reg_desc_scoutx : BIT;	-- dpt.lo_reg_desc.scoutx
  SIGNAL dpt_lo_reg_desc_wenx : BIT;	-- dpt.lo_reg_desc.wenx
  SIGNAL dpt_epc_reg_desc_ckx : BIT;	-- dpt.epc_reg_desc.ckx
  SIGNAL dpt_epc_reg_desc_nckx : BIT;	-- dpt.epc_reg_desc.nckx
  SIGNAL dpt_epc_reg_desc_nscanx : BIT;	-- dpt.epc_reg_desc.nscanx
  SIGNAL dpt_epc_reg_desc_nwenx : BIT;	-- dpt.epc_reg_desc.nwenx
  SIGNAL dpt_epc_reg_desc_scanx : BIT;	-- dpt.epc_reg_desc.scanx
  SIGNAL dpt_epc_reg_desc_scoutx : BIT;	-- dpt.epc_reg_desc.scoutx
  SIGNAL dpt_epc_reg_desc_wenx : BIT;	-- dpt.epc_reg_desc.wenx
  SIGNAL dpt_bar_reg_desc_ckx : BIT;	-- dpt.bar_reg_desc.ckx
  SIGNAL dpt_bar_reg_desc_nckx : BIT;	-- dpt.bar_reg_desc.nckx
  SIGNAL dpt_bar_reg_desc_nscanx : BIT;	-- dpt.bar_reg_desc.nscanx
  SIGNAL dpt_bar_reg_desc_nwenx : BIT;	-- dpt.bar_reg_desc.nwenx
  SIGNAL dpt_bar_reg_desc_scanx : BIT;	-- dpt.bar_reg_desc.scanx
  SIGNAL dpt_bar_reg_desc_scoutx : BIT;	-- dpt.bar_reg_desc.scoutx
  SIGNAL dpt_bar_reg_desc_wenx : BIT;	-- dpt.bar_reg_desc.wenx
  SIGNAL dpt_dt_reg_desc_ckx : BIT;	-- dpt.dt_reg_desc.ckx
  SIGNAL dpt_dt_reg_desc_nckx : BIT;	-- dpt.dt_reg_desc.nckx
  SIGNAL dpt_dt_reg_desc_nscanx : BIT;	-- dpt.dt_reg_desc.nscanx
  SIGNAL dpt_dt_reg_desc_nwenx : BIT;	-- dpt.dt_reg_desc.nwenx
  SIGNAL dpt_dt_reg_desc_scanx : BIT;	-- dpt.dt_reg_desc.scanx
  SIGNAL dpt_dt_reg_desc_scoutx : BIT;	-- dpt.dt_reg_desc.scoutx
  SIGNAL dpt_dt_reg_desc_wenx : BIT;	-- dpt.dt_reg_desc.wenx
  SIGNAL dpt_wm_rf_adr0x : BIT;	-- dpt.wm_rf.adr0x
  SIGNAL dpt_wm_rf_adr1x : BIT;	-- dpt.wm_rf.adr1x
  SIGNAL dpt_wm_rf_adr2x : BIT;	-- dpt.wm_rf.adr2x
  SIGNAL dpt_wm_rf_adr3x : BIT;	-- dpt.wm_rf.adr3x
  SIGNAL dpt_wm_rf_adr4x : BIT;	-- dpt.wm_rf.adr4x
  SIGNAL dpt_wm_rf_adw0x : BIT;	-- dpt.wm_rf.adw0x
  SIGNAL dpt_wm_rf_adw1x : BIT;	-- dpt.wm_rf.adw1x
  SIGNAL dpt_wm_rf_adw2x : BIT;	-- dpt.wm_rf.adw2x
  SIGNAL dpt_wm_rf_adw3x : BIT;	-- dpt.wm_rf.adw3x
  SIGNAL dpt_wm_rf_adw4x : BIT;	-- dpt.wm_rf.adw4x
  SIGNAL dpt_wm_rf_dinx_0 : BIT;	-- dpt.wm_rf.dinx_0
  SIGNAL dpt_wm_rf_dinx_1 : BIT;	-- dpt.wm_rf.dinx_1
  SIGNAL dpt_wm_rf_dinx_2 : BIT;	-- dpt.wm_rf.dinx_2
  SIGNAL dpt_wm_rf_dinx_3 : BIT;	-- dpt.wm_rf.dinx_3
  SIGNAL dpt_wm_rf_dinx_4 : BIT;	-- dpt.wm_rf.dinx_4
  SIGNAL dpt_wm_rf_dinx_5 : BIT;	-- dpt.wm_rf.dinx_5
  SIGNAL dpt_wm_rf_dinx_6 : BIT;	-- dpt.wm_rf.dinx_6
  SIGNAL dpt_wm_rf_dinx_7 : BIT;	-- dpt.wm_rf.dinx_7
  SIGNAL dpt_wm_rf_dinx_8 : BIT;	-- dpt.wm_rf.dinx_8
  SIGNAL dpt_wm_rf_dinx_9 : BIT;	-- dpt.wm_rf.dinx_9
  SIGNAL dpt_wm_rf_dinx_10 : BIT;	-- dpt.wm_rf.dinx_10
  SIGNAL dpt_wm_rf_dinx_11 : BIT;	-- dpt.wm_rf.dinx_11
  SIGNAL dpt_wm_rf_dinx_12 : BIT;	-- dpt.wm_rf.dinx_12
  SIGNAL dpt_wm_rf_dinx_13 : BIT;	-- dpt.wm_rf.dinx_13
  SIGNAL dpt_wm_rf_dinx_14 : BIT;	-- dpt.wm_rf.dinx_14
  SIGNAL dpt_wm_rf_dinx_15 : BIT;	-- dpt.wm_rf.dinx_15
  SIGNAL dpt_wm_rf_dinx_16 : BIT;	-- dpt.wm_rf.dinx_16
  SIGNAL dpt_wm_rf_dinx_17 : BIT;	-- dpt.wm_rf.dinx_17
  SIGNAL dpt_wm_rf_dinx_18 : BIT;	-- dpt.wm_rf.dinx_18
  SIGNAL dpt_wm_rf_dinx_19 : BIT;	-- dpt.wm_rf.dinx_19
  SIGNAL dpt_wm_rf_dinx_20 : BIT;	-- dpt.wm_rf.dinx_20
  SIGNAL dpt_wm_rf_dinx_21 : BIT;	-- dpt.wm_rf.dinx_21
  SIGNAL dpt_wm_rf_dinx_22 : BIT;	-- dpt.wm_rf.dinx_22
  SIGNAL dpt_wm_rf_dinx_23 : BIT;	-- dpt.wm_rf.dinx_23
  SIGNAL dpt_wm_rf_dinx_24 : BIT;	-- dpt.wm_rf.dinx_24
  SIGNAL dpt_wm_rf_dinx_25 : BIT;	-- dpt.wm_rf.dinx_25
  SIGNAL dpt_wm_rf_dinx_26 : BIT;	-- dpt.wm_rf.dinx_26
  SIGNAL dpt_wm_rf_dinx_27 : BIT;	-- dpt.wm_rf.dinx_27
  SIGNAL dpt_wm_rf_dinx_28 : BIT;	-- dpt.wm_rf.dinx_28
  SIGNAL dpt_wm_rf_dinx_29 : BIT;	-- dpt.wm_rf.dinx_29
  SIGNAL dpt_wm_rf_dinx_30 : BIT;	-- dpt.wm_rf.dinx_30
  SIGNAL dpt_wm_rf_dinx_31 : BIT;	-- dpt.wm_rf.dinx_31
  SIGNAL dpt_wm_rf_nadr0x : BIT;	-- dpt.wm_rf.nadr0x
  SIGNAL dpt_wm_rf_nadr1x : BIT;	-- dpt.wm_rf.nadr1x
  SIGNAL dpt_wm_rf_nadr2x : BIT;	-- dpt.wm_rf.nadr2x
  SIGNAL dpt_wm_rf_nadr3x : BIT;	-- dpt.wm_rf.nadr3x
  SIGNAL dpt_wm_rf_nadr4x : BIT;	-- dpt.wm_rf.nadr4x
  SIGNAL dpt_wm_rf_nadw0x : BIT;	-- dpt.wm_rf.nadw0x
  SIGNAL dpt_wm_rf_nadw1x : BIT;	-- dpt.wm_rf.nadw1x
  SIGNAL dpt_wm_rf_nadw2x : BIT;	-- dpt.wm_rf.nadw2x
  SIGNAL dpt_wm_rf_nadw3x : BIT;	-- dpt.wm_rf.nadw3x
  SIGNAL dpt_wm_rf_nadw4x : BIT;	-- dpt.wm_rf.nadw4x
  SIGNAL dpt_wm_rf_nandr0 : BIT;	-- dpt.wm_rf.nandr0
  SIGNAL dpt_wm_rf_nandr1 : BIT;	-- dpt.wm_rf.nandr1
  SIGNAL dpt_wm_rf_nandr10 : BIT;	-- dpt.wm_rf.nandr10
  SIGNAL dpt_wm_rf_nandr11 : BIT;	-- dpt.wm_rf.nandr11
  SIGNAL dpt_wm_rf_nandr12 : BIT;	-- dpt.wm_rf.nandr12
  SIGNAL dpt_wm_rf_nandr13 : BIT;	-- dpt.wm_rf.nandr13
  SIGNAL dpt_wm_rf_nandr14 : BIT;	-- dpt.wm_rf.nandr14
  SIGNAL dpt_wm_rf_nandr15 : BIT;	-- dpt.wm_rf.nandr15
  SIGNAL dpt_wm_rf_nandr2 : BIT;	-- dpt.wm_rf.nandr2
  SIGNAL dpt_wm_rf_nandr3 : BIT;	-- dpt.wm_rf.nandr3
  SIGNAL dpt_wm_rf_nandr4 : BIT;	-- dpt.wm_rf.nandr4
  SIGNAL dpt_wm_rf_nandr5 : BIT;	-- dpt.wm_rf.nandr5
  SIGNAL dpt_wm_rf_nandr6 : BIT;	-- dpt.wm_rf.nandr6
  SIGNAL dpt_wm_rf_nandr7 : BIT;	-- dpt.wm_rf.nandr7
  SIGNAL dpt_wm_rf_nandr8 : BIT;	-- dpt.wm_rf.nandr8
  SIGNAL dpt_wm_rf_nandr9 : BIT;	-- dpt.wm_rf.nandr9
  SIGNAL dpt_wm_rf_nandw0 : BIT;	-- dpt.wm_rf.nandw0
  SIGNAL dpt_wm_rf_nandw1 : BIT;	-- dpt.wm_rf.nandw1
  SIGNAL dpt_wm_rf_nandw10 : BIT;	-- dpt.wm_rf.nandw10
  SIGNAL dpt_wm_rf_nandw11 : BIT;	-- dpt.wm_rf.nandw11
  SIGNAL dpt_wm_rf_nandw12 : BIT;	-- dpt.wm_rf.nandw12
  SIGNAL dpt_wm_rf_nandw13 : BIT;	-- dpt.wm_rf.nandw13
  SIGNAL dpt_wm_rf_nandw14 : BIT;	-- dpt.wm_rf.nandw14
  SIGNAL dpt_wm_rf_nandw15 : BIT;	-- dpt.wm_rf.nandw15
  SIGNAL dpt_wm_rf_nandw2 : BIT;	-- dpt.wm_rf.nandw2
  SIGNAL dpt_wm_rf_nandw3 : BIT;	-- dpt.wm_rf.nandw3
  SIGNAL dpt_wm_rf_nandw4 : BIT;	-- dpt.wm_rf.nandw4
  SIGNAL dpt_wm_rf_nandw5 : BIT;	-- dpt.wm_rf.nandw5
  SIGNAL dpt_wm_rf_nandw6 : BIT;	-- dpt.wm_rf.nandw6
  SIGNAL dpt_wm_rf_nandw7 : BIT;	-- dpt.wm_rf.nandw7
  SIGNAL dpt_wm_rf_nandw8 : BIT;	-- dpt.wm_rf.nandw8
  SIGNAL dpt_wm_rf_nandw9 : BIT;	-- dpt.wm_rf.nandw9
  SIGNAL dpt_wm_rf_nck : BIT;	-- dpt.wm_rf.nck
  SIGNAL dpt_wm_rf_nren : BIT;	-- dpt.wm_rf.nren
  SIGNAL dpt_wm_rf_nwen : BIT;	-- dpt.wm_rf.nwen
  SIGNAL dpt_wm_rf_rbus_0 : BIT;	-- dpt.wm_rf.rbus_0
  SIGNAL dpt_wm_rf_rbus_1 : BIT;	-- dpt.wm_rf.rbus_1
  SIGNAL dpt_wm_rf_rbus_2 : BIT;	-- dpt.wm_rf.rbus_2
  SIGNAL dpt_wm_rf_rbus_3 : BIT;	-- dpt.wm_rf.rbus_3
  SIGNAL dpt_wm_rf_rbus_4 : BIT;	-- dpt.wm_rf.rbus_4
  SIGNAL dpt_wm_rf_rbus_5 : BIT;	-- dpt.wm_rf.rbus_5
  SIGNAL dpt_wm_rf_rbus_6 : BIT;	-- dpt.wm_rf.rbus_6
  SIGNAL dpt_wm_rf_rbus_7 : BIT;	-- dpt.wm_rf.rbus_7
  SIGNAL dpt_wm_rf_rbus_8 : BIT;	-- dpt.wm_rf.rbus_8
  SIGNAL dpt_wm_rf_rbus_9 : BIT;	-- dpt.wm_rf.rbus_9
  SIGNAL dpt_wm_rf_rbus_10 : BIT;	-- dpt.wm_rf.rbus_10
  SIGNAL dpt_wm_rf_rbus_11 : BIT;	-- dpt.wm_rf.rbus_11
  SIGNAL dpt_wm_rf_rbus_12 : BIT;	-- dpt.wm_rf.rbus_12
  SIGNAL dpt_wm_rf_rbus_13 : BIT;	-- dpt.wm_rf.rbus_13
  SIGNAL dpt_wm_rf_rbus_14 : BIT;	-- dpt.wm_rf.rbus_14
  SIGNAL dpt_wm_rf_rbus_15 : BIT;	-- dpt.wm_rf.rbus_15
  SIGNAL dpt_wm_rf_rbus_16 : BIT;	-- dpt.wm_rf.rbus_16
  SIGNAL dpt_wm_rf_rbus_17 : BIT;	-- dpt.wm_rf.rbus_17
  SIGNAL dpt_wm_rf_rbus_18 : BIT;	-- dpt.wm_rf.rbus_18
  SIGNAL dpt_wm_rf_rbus_19 : BIT;	-- dpt.wm_rf.rbus_19
  SIGNAL dpt_wm_rf_rbus_20 : BIT;	-- dpt.wm_rf.rbus_20
  SIGNAL dpt_wm_rf_rbus_21 : BIT;	-- dpt.wm_rf.rbus_21
  SIGNAL dpt_wm_rf_rbus_22 : BIT;	-- dpt.wm_rf.rbus_22
  SIGNAL dpt_wm_rf_rbus_23 : BIT;	-- dpt.wm_rf.rbus_23
  SIGNAL dpt_wm_rf_rbus_24 : BIT;	-- dpt.wm_rf.rbus_24
  SIGNAL dpt_wm_rf_rbus_25 : BIT;	-- dpt.wm_rf.rbus_25
  SIGNAL dpt_wm_rf_rbus_26 : BIT;	-- dpt.wm_rf.rbus_26
  SIGNAL dpt_wm_rf_rbus_27 : BIT;	-- dpt.wm_rf.rbus_27
  SIGNAL dpt_wm_rf_rbus_28 : BIT;	-- dpt.wm_rf.rbus_28
  SIGNAL dpt_wm_rf_rbus_29 : BIT;	-- dpt.wm_rf.rbus_29
  SIGNAL dpt_wm_rf_rbus_30 : BIT;	-- dpt.wm_rf.rbus_30
  SIGNAL dpt_wm_rf_rbus_31 : BIT;	-- dpt.wm_rf.rbus_31
  SIGNAL dpt_wm_rf_read0 : BIT;	-- dpt.wm_rf.read0
  SIGNAL dpt_wm_rf_read1 : BIT;	-- dpt.wm_rf.read1
  SIGNAL dpt_wm_rf_read10 : BIT;	-- dpt.wm_rf.read10
  SIGNAL dpt_wm_rf_read11 : BIT;	-- dpt.wm_rf.read11
  SIGNAL dpt_wm_rf_read12 : BIT;	-- dpt.wm_rf.read12
  SIGNAL dpt_wm_rf_read13 : BIT;	-- dpt.wm_rf.read13
  SIGNAL dpt_wm_rf_read14 : BIT;	-- dpt.wm_rf.read14
  SIGNAL dpt_wm_rf_read15 : BIT;	-- dpt.wm_rf.read15
  SIGNAL dpt_wm_rf_read16 : BIT;	-- dpt.wm_rf.read16
  SIGNAL dpt_wm_rf_read17 : BIT;	-- dpt.wm_rf.read17
  SIGNAL dpt_wm_rf_read18 : BIT;	-- dpt.wm_rf.read18
  SIGNAL dpt_wm_rf_read19 : BIT;	-- dpt.wm_rf.read19
  SIGNAL dpt_wm_rf_read2 : BIT;	-- dpt.wm_rf.read2
  SIGNAL dpt_wm_rf_read20 : BIT;	-- dpt.wm_rf.read20
  SIGNAL dpt_wm_rf_read21 : BIT;	-- dpt.wm_rf.read21
  SIGNAL dpt_wm_rf_read22 : BIT;	-- dpt.wm_rf.read22
  SIGNAL dpt_wm_rf_read23 : BIT;	-- dpt.wm_rf.read23
  SIGNAL dpt_wm_rf_read24 : BIT;	-- dpt.wm_rf.read24
  SIGNAL dpt_wm_rf_read25 : BIT;	-- dpt.wm_rf.read25
  SIGNAL dpt_wm_rf_read26 : BIT;	-- dpt.wm_rf.read26
  SIGNAL dpt_wm_rf_read27 : BIT;	-- dpt.wm_rf.read27
  SIGNAL dpt_wm_rf_read28 : BIT;	-- dpt.wm_rf.read28
  SIGNAL dpt_wm_rf_read29 : BIT;	-- dpt.wm_rf.read29
  SIGNAL dpt_wm_rf_read3 : BIT;	-- dpt.wm_rf.read3
  SIGNAL dpt_wm_rf_read30 : BIT;	-- dpt.wm_rf.read30
  SIGNAL dpt_wm_rf_read31 : BIT;	-- dpt.wm_rf.read31
  SIGNAL dpt_wm_rf_read4 : BIT;	-- dpt.wm_rf.read4
  SIGNAL dpt_wm_rf_read5 : BIT;	-- dpt.wm_rf.read5
  SIGNAL dpt_wm_rf_read6 : BIT;	-- dpt.wm_rf.read6
  SIGNAL dpt_wm_rf_read7 : BIT;	-- dpt.wm_rf.read7
  SIGNAL dpt_wm_rf_read8 : BIT;	-- dpt.wm_rf.read8
  SIGNAL dpt_wm_rf_read9 : BIT;	-- dpt.wm_rf.read9
  SIGNAL dpt_wm_rf_sel0 : BIT;	-- dpt.wm_rf.sel0
  SIGNAL dpt_wm_rf_sel1 : BIT;	-- dpt.wm_rf.sel1
  SIGNAL dpt_wm_rf_selr_0 : BIT;	-- dpt.wm_rf.selr_0
  SIGNAL dpt_wm_rf_selr_1 : BIT;	-- dpt.wm_rf.selr_1
  SIGNAL dpt_wm_rf_selr_2 : BIT;	-- dpt.wm_rf.selr_2
  SIGNAL dpt_wm_rf_selr_3 : BIT;	-- dpt.wm_rf.selr_3
  SIGNAL dpt_wm_rf_selr_4 : BIT;	-- dpt.wm_rf.selr_4
  SIGNAL dpt_wm_rf_selr_5 : BIT;	-- dpt.wm_rf.selr_5
  SIGNAL dpt_wm_rf_selr_6 : BIT;	-- dpt.wm_rf.selr_6
  SIGNAL dpt_wm_rf_selr_7 : BIT;	-- dpt.wm_rf.selr_7
  SIGNAL dpt_wm_rf_selr_8 : BIT;	-- dpt.wm_rf.selr_8
  SIGNAL dpt_wm_rf_selr_9 : BIT;	-- dpt.wm_rf.selr_9
  SIGNAL dpt_wm_rf_selr_10 : BIT;	-- dpt.wm_rf.selr_10
  SIGNAL dpt_wm_rf_selr_11 : BIT;	-- dpt.wm_rf.selr_11
  SIGNAL dpt_wm_rf_selr_12 : BIT;	-- dpt.wm_rf.selr_12
  SIGNAL dpt_wm_rf_selr_13 : BIT;	-- dpt.wm_rf.selr_13
  SIGNAL dpt_wm_rf_selr_14 : BIT;	-- dpt.wm_rf.selr_14
  SIGNAL dpt_wm_rf_selr_15 : BIT;	-- dpt.wm_rf.selr_15
  SIGNAL dpt_wm_rf_selr_16 : BIT;	-- dpt.wm_rf.selr_16
  SIGNAL dpt_wm_rf_selr_17 : BIT;	-- dpt.wm_rf.selr_17
  SIGNAL dpt_wm_rf_selr_18 : BIT;	-- dpt.wm_rf.selr_18
  SIGNAL dpt_wm_rf_selr_19 : BIT;	-- dpt.wm_rf.selr_19
  SIGNAL dpt_wm_rf_selr_20 : BIT;	-- dpt.wm_rf.selr_20
  SIGNAL dpt_wm_rf_selr_21 : BIT;	-- dpt.wm_rf.selr_21
  SIGNAL dpt_wm_rf_selr_22 : BIT;	-- dpt.wm_rf.selr_22
  SIGNAL dpt_wm_rf_selr_23 : BIT;	-- dpt.wm_rf.selr_23
  SIGNAL dpt_wm_rf_selr_24 : BIT;	-- dpt.wm_rf.selr_24
  SIGNAL dpt_wm_rf_selr_25 : BIT;	-- dpt.wm_rf.selr_25
  SIGNAL dpt_wm_rf_selr_26 : BIT;	-- dpt.wm_rf.selr_26
  SIGNAL dpt_wm_rf_selr_27 : BIT;	-- dpt.wm_rf.selr_27
  SIGNAL dpt_wm_rf_selr_28 : BIT;	-- dpt.wm_rf.selr_28
  SIGNAL dpt_wm_rf_selr_29 : BIT;	-- dpt.wm_rf.selr_29
  SIGNAL dpt_wm_rf_selr_30 : BIT;	-- dpt.wm_rf.selr_30
  SIGNAL dpt_wm_rf_selr_31 : BIT;	-- dpt.wm_rf.selr_31
  SIGNAL dpt_wm_rf_selw_0 : BIT;	-- dpt.wm_rf.selw_0
  SIGNAL dpt_wm_rf_selw_1 : BIT;	-- dpt.wm_rf.selw_1
  SIGNAL dpt_wm_rf_selw_2 : BIT;	-- dpt.wm_rf.selw_2
  SIGNAL dpt_wm_rf_selw_3 : BIT;	-- dpt.wm_rf.selw_3
  SIGNAL dpt_wm_rf_selw_4 : BIT;	-- dpt.wm_rf.selw_4
  SIGNAL dpt_wm_rf_selw_5 : BIT;	-- dpt.wm_rf.selw_5
  SIGNAL dpt_wm_rf_selw_6 : BIT;	-- dpt.wm_rf.selw_6
  SIGNAL dpt_wm_rf_selw_7 : BIT;	-- dpt.wm_rf.selw_7
  SIGNAL dpt_wm_rf_selw_8 : BIT;	-- dpt.wm_rf.selw_8
  SIGNAL dpt_wm_rf_selw_9 : BIT;	-- dpt.wm_rf.selw_9
  SIGNAL dpt_wm_rf_selw_10 : BIT;	-- dpt.wm_rf.selw_10
  SIGNAL dpt_wm_rf_selw_11 : BIT;	-- dpt.wm_rf.selw_11
  SIGNAL dpt_wm_rf_selw_12 : BIT;	-- dpt.wm_rf.selw_12
  SIGNAL dpt_wm_rf_selw_13 : BIT;	-- dpt.wm_rf.selw_13
  SIGNAL dpt_wm_rf_selw_14 : BIT;	-- dpt.wm_rf.selw_14
  SIGNAL dpt_wm_rf_selw_15 : BIT;	-- dpt.wm_rf.selw_15
  SIGNAL dpt_wm_rf_selw_16 : BIT;	-- dpt.wm_rf.selw_16
  SIGNAL dpt_wm_rf_selw_17 : BIT;	-- dpt.wm_rf.selw_17
  SIGNAL dpt_wm_rf_selw_18 : BIT;	-- dpt.wm_rf.selw_18
  SIGNAL dpt_wm_rf_selw_19 : BIT;	-- dpt.wm_rf.selw_19
  SIGNAL dpt_wm_rf_selw_20 : BIT;	-- dpt.wm_rf.selw_20
  SIGNAL dpt_wm_rf_selw_21 : BIT;	-- dpt.wm_rf.selw_21
  SIGNAL dpt_wm_rf_selw_22 : BIT;	-- dpt.wm_rf.selw_22
  SIGNAL dpt_wm_rf_selw_23 : BIT;	-- dpt.wm_rf.selw_23
  SIGNAL dpt_wm_rf_selw_24 : BIT;	-- dpt.wm_rf.selw_24
  SIGNAL dpt_wm_rf_selw_25 : BIT;	-- dpt.wm_rf.selw_25
  SIGNAL dpt_wm_rf_selw_26 : BIT;	-- dpt.wm_rf.selw_26
  SIGNAL dpt_wm_rf_selw_27 : BIT;	-- dpt.wm_rf.selw_27
  SIGNAL dpt_wm_rf_selw_28 : BIT;	-- dpt.wm_rf.selw_28
  SIGNAL dpt_wm_rf_selw_29 : BIT;	-- dpt.wm_rf.selw_29
  SIGNAL dpt_wm_rf_selw_30 : BIT;	-- dpt.wm_rf.selw_30
  SIGNAL dpt_wm_rf_selw_31 : BIT;	-- dpt.wm_rf.selw_31
  SIGNAL dpt_wm_rf_write0 : BIT;	-- dpt.wm_rf.write0
  SIGNAL dpt_wm_rf_write1 : BIT;	-- dpt.wm_rf.write1
  SIGNAL dpt_wm_rf_write10 : BIT;	-- dpt.wm_rf.write10
  SIGNAL dpt_wm_rf_write11 : BIT;	-- dpt.wm_rf.write11
  SIGNAL dpt_wm_rf_write12 : BIT;	-- dpt.wm_rf.write12
  SIGNAL dpt_wm_rf_write13 : BIT;	-- dpt.wm_rf.write13
  SIGNAL dpt_wm_rf_write14 : BIT;	-- dpt.wm_rf.write14
  SIGNAL dpt_wm_rf_write15 : BIT;	-- dpt.wm_rf.write15
  SIGNAL dpt_wm_rf_write16 : BIT;	-- dpt.wm_rf.write16
  SIGNAL dpt_wm_rf_write17 : BIT;	-- dpt.wm_rf.write17
  SIGNAL dpt_wm_rf_write18 : BIT;	-- dpt.wm_rf.write18
  SIGNAL dpt_wm_rf_write19 : BIT;	-- dpt.wm_rf.write19
  SIGNAL dpt_wm_rf_write2 : BIT;	-- dpt.wm_rf.write2
  SIGNAL dpt_wm_rf_write20 : BIT;	-- dpt.wm_rf.write20
  SIGNAL dpt_wm_rf_write21 : BIT;	-- dpt.wm_rf.write21
  SIGNAL dpt_wm_rf_write22 : BIT;	-- dpt.wm_rf.write22
  SIGNAL dpt_wm_rf_write23 : BIT;	-- dpt.wm_rf.write23
  SIGNAL dpt_wm_rf_write24 : BIT;	-- dpt.wm_rf.write24
  SIGNAL dpt_wm_rf_write25 : BIT;	-- dpt.wm_rf.write25
  SIGNAL dpt_wm_rf_write26 : BIT;	-- dpt.wm_rf.write26
  SIGNAL dpt_wm_rf_write27 : BIT;	-- dpt.wm_rf.write27
  SIGNAL dpt_wm_rf_write28 : BIT;	-- dpt.wm_rf.write28
  SIGNAL dpt_wm_rf_write29 : BIT;	-- dpt.wm_rf.write29
  SIGNAL dpt_wm_rf_write3 : BIT;	-- dpt.wm_rf.write3
  SIGNAL dpt_wm_rf_write30 : BIT;	-- dpt.wm_rf.write30
  SIGNAL dpt_wm_rf_write31 : BIT;	-- dpt.wm_rf.write31
  SIGNAL dpt_wm_rf_write4 : BIT;	-- dpt.wm_rf.write4
  SIGNAL dpt_wm_rf_write5 : BIT;	-- dpt.wm_rf.write5
  SIGNAL dpt_wm_rf_write6 : BIT;	-- dpt.wm_rf.write6
  SIGNAL dpt_wm_rf_write7 : BIT;	-- dpt.wm_rf.write7
  SIGNAL dpt_wm_rf_write8 : BIT;	-- dpt.wm_rf.write8
  SIGNAL dpt_wm_rf_write9 : BIT;	-- dpt.wm_rf.write9
  SIGNAL dpt_wm_rf_xck : BIT;	-- dpt.wm_rf.xck
  SIGNAL dpt_x_ts0_enx : BIT;	-- dpt.x_ts0.enx
  SIGNAL dpt_x_ts0_nenx : BIT;	-- dpt.x_ts0.nenx
  SIGNAL dpt_mux_opx_its1_sel0 : BIT;	-- dpt.mux_opx_its1.sel0
  SIGNAL dpt_mux_opx_its1_sel1 : BIT;	-- dpt.mux_opx_its1.sel1
  SIGNAL dpt_x_ts1_enx : BIT;	-- dpt.x_ts1.enx
  SIGNAL dpt_x_ts1_nenx : BIT;	-- dpt.x_ts1.nenx
  SIGNAL dpt_mux_opx_its2_sel0 : BIT;	-- dpt.mux_opx_its2.sel0
  SIGNAL dpt_mux_opx_its2_sel1 : BIT;	-- dpt.mux_opx_its2.sel1
  SIGNAL dpt_x_ts2_enx : BIT;	-- dpt.x_ts2.enx
  SIGNAL dpt_x_ts2_nenx : BIT;	-- dpt.x_ts2.nenx
  SIGNAL dpt_x_ts3_enx : BIT;	-- dpt.x_ts3.enx
  SIGNAL dpt_x_ts3_nenx : BIT;	-- dpt.x_ts3.nenx
  SIGNAL dpt_mux_opx_its4_sel0 : BIT;	-- dpt.mux_opx_its4.sel0
  SIGNAL dpt_mux_opx_its4_sel1 : BIT;	-- dpt.mux_opx_its4.sel1
  SIGNAL dpt_x_ts4_enx : BIT;	-- dpt.x_ts4.enx
  SIGNAL dpt_x_ts4_nenx : BIT;	-- dpt.x_ts4.nenx
  SIGNAL dpt_x_cons_mx_ts5 : BIT;	-- dpt.x_cons.mx_ts5
  SIGNAL dpt_x_cons_mxn_ts7 : BIT;	-- dpt.x_cons.mxn_ts7
  SIGNAL dpt_x_cons_opx_mxn : BIT;	-- dpt.x_cons.opx_mxn
  SIGNAL dpt_x_cons_pc3 : BIT;	-- dpt.x_cons.pc3
  SIGNAL dpt_x_ts5_enx : BIT;	-- dpt.x_ts5.enx
  SIGNAL dpt_x_ts5_nenx : BIT;	-- dpt.x_ts5.nenx
  SIGNAL dpt_mux_opx_its6_sel0 : BIT;	-- dpt.mux_opx_its6.sel0
  SIGNAL dpt_mux_opx_its6_sel1 : BIT;	-- dpt.mux_opx_its6.sel1
  SIGNAL dpt_x_ts6_enx : BIT;	-- dpt.x_ts6.enx
  SIGNAL dpt_x_ts6_nenx : BIT;	-- dpt.x_ts6.nenx
  SIGNAL dpt_x_ts7_enx : BIT;	-- dpt.x_ts7.enx
  SIGNAL dpt_x_ts7_nenx : BIT;	-- dpt.x_ts7.nenx
  SIGNAL dpt_mux_opy_its1_sel0 : BIT;	-- dpt.mux_opy_its1.sel0
  SIGNAL dpt_mux_opy_its1_sel1 : BIT;	-- dpt.mux_opy_its1.sel1
  SIGNAL dpt_y_ts1_enx : BIT;	-- dpt.y_ts1.enx
  SIGNAL dpt_y_ts1_nenx : BIT;	-- dpt.y_ts1.nenx
  SIGNAL dpt_opyir18ins_mux_sel0 : BIT;	-- dpt.opyir18ins.mux.sel0
  SIGNAL dpt_opyir18ins_mux_sel1 : BIT;	-- dpt.opyir18ins.mux.sel1
  SIGNAL dpt_opyir18ins_ir15 : BIT;	-- dpt.opyir18ins.ir15
  SIGNAL dpt_opyir18ins_mxn : BIT;	-- dpt.opyir18ins.mxn
  SIGNAL dpt_y_ts2_enx : BIT;	-- dpt.y_ts2.enx
  SIGNAL dpt_y_ts2_nenx : BIT;	-- dpt.y_ts2.nenx
  SIGNAL dpt_opyir16ins_bit15 : BIT;	-- dpt.opyir16ins.bit15
  SIGNAL dpt_opyir16ins_bit15p : BIT;	-- dpt.opyir16ins.bit15p
  SIGNAL dpt_opyir16ins_mxn : BIT;	-- dpt.opyir16ins.mxn
  SIGNAL dpt_opyir16ins_mxn1 : BIT;	-- dpt.opyir16ins.mxn1
  SIGNAL dpt_y_ts3_enx : BIT;	-- dpt.y_ts3.enx
  SIGNAL dpt_y_ts3_nenx : BIT;	-- dpt.y_ts3.nenx
  SIGNAL dpt_y_cons_mx4_ts4 : BIT;	-- dpt.y_cons.mx4_ts4
  SIGNAL dpt_y_cons_mx4n_ts4 : BIT;	-- dpt.y_cons.mx4n_ts4
  SIGNAL dpt_y_cons_mx6_ts6 : BIT;	-- dpt.y_cons.mx6_ts6
  SIGNAL dpt_y_cons_opy_mx4n : BIT;	-- dpt.y_cons.opy_mx4n
  SIGNAL dpt_y_ts4_enx : BIT;	-- dpt.y_ts4.enx
  SIGNAL dpt_y_ts4_nenx : BIT;	-- dpt.y_ts4.nenx
  SIGNAL dpt_shamtextens_ir4int : BIT;	-- dpt.shamtextens.ir4int
  SIGNAL dpt_shamtextens_ir4int1 : BIT;	-- dpt.shamtextens.ir4int1
  SIGNAL dpt_shamtextens_ir4int2 : BIT;	-- dpt.shamtextens.ir4int2
  SIGNAL dpt_shamtextens_ir4int3 : BIT;	-- dpt.shamtextens.ir4int3
  SIGNAL dpt_shamtextens_ir4int4 : BIT;	-- dpt.shamtextens.ir4int4
  SIGNAL dpt_mux_opy_its5_sel0 : BIT;	-- dpt.mux_opy_its5.sel0
  SIGNAL dpt_mux_opy_its5_sel1 : BIT;	-- dpt.mux_opy_its5.sel1
  SIGNAL dpt_y_ts5_enx : BIT;	-- dpt.y_ts5.enx
  SIGNAL dpt_y_ts5_nenx : BIT;	-- dpt.y_ts5.nenx
  SIGNAL dpt_y_ts6_enx : BIT;	-- dpt.y_ts6.enx
  SIGNAL dpt_y_ts6_nenx : BIT;	-- dpt.y_ts6.nenx
  SIGNAL dpt_mux_adrout_sel0 : BIT;	-- dpt.mux_adrout.sel0
  SIGNAL dpt_mux_adrout_sel1 : BIT;	-- dpt.mux_adrout.sel1
  SIGNAL dpt_adder_sub_gi_0_1 : BIT;	-- dpt.adder_sub.gi_0_1
  SIGNAL dpt_adder_sub_gi_0_10 : BIT;	-- dpt.adder_sub.gi_0_10
  SIGNAL dpt_adder_sub_gi_0_11 : BIT;	-- dpt.adder_sub.gi_0_11
  SIGNAL dpt_adder_sub_gi_0_12 : BIT;	-- dpt.adder_sub.gi_0_12
  SIGNAL dpt_adder_sub_gi_0_13 : BIT;	-- dpt.adder_sub.gi_0_13
  SIGNAL dpt_adder_sub_gi_0_14 : BIT;	-- dpt.adder_sub.gi_0_14
  SIGNAL dpt_adder_sub_gi_0_15 : BIT;	-- dpt.adder_sub.gi_0_15
  SIGNAL dpt_adder_sub_gi_0_16 : BIT;	-- dpt.adder_sub.gi_0_16
  SIGNAL dpt_adder_sub_gi_0_17 : BIT;	-- dpt.adder_sub.gi_0_17
  SIGNAL dpt_adder_sub_gi_0_18 : BIT;	-- dpt.adder_sub.gi_0_18
  SIGNAL dpt_adder_sub_gi_0_19 : BIT;	-- dpt.adder_sub.gi_0_19
  SIGNAL dpt_adder_sub_gi_0_2 : BIT;	-- dpt.adder_sub.gi_0_2
  SIGNAL dpt_adder_sub_gi_0_20 : BIT;	-- dpt.adder_sub.gi_0_20
  SIGNAL dpt_adder_sub_gi_0_21 : BIT;	-- dpt.adder_sub.gi_0_21
  SIGNAL dpt_adder_sub_gi_0_22 : BIT;	-- dpt.adder_sub.gi_0_22
  SIGNAL dpt_adder_sub_gi_0_23 : BIT;	-- dpt.adder_sub.gi_0_23
  SIGNAL dpt_adder_sub_gi_0_24 : BIT;	-- dpt.adder_sub.gi_0_24
  SIGNAL dpt_adder_sub_gi_0_25 : BIT;	-- dpt.adder_sub.gi_0_25
  SIGNAL dpt_adder_sub_gi_0_26 : BIT;	-- dpt.adder_sub.gi_0_26
  SIGNAL dpt_adder_sub_gi_0_27 : BIT;	-- dpt.adder_sub.gi_0_27
  SIGNAL dpt_adder_sub_gi_0_28 : BIT;	-- dpt.adder_sub.gi_0_28
  SIGNAL dpt_adder_sub_gi_0_29 : BIT;	-- dpt.adder_sub.gi_0_29
  SIGNAL dpt_adder_sub_gi_0_3 : BIT;	-- dpt.adder_sub.gi_0_3
  SIGNAL dpt_adder_sub_gi_0_30 : BIT;	-- dpt.adder_sub.gi_0_30
  SIGNAL dpt_adder_sub_gi_0_31 : BIT;	-- dpt.adder_sub.gi_0_31
  SIGNAL dpt_adder_sub_gi_0_4 : BIT;	-- dpt.adder_sub.gi_0_4
  SIGNAL dpt_adder_sub_gi_0_5 : BIT;	-- dpt.adder_sub.gi_0_5
  SIGNAL dpt_adder_sub_gi_0_6 : BIT;	-- dpt.adder_sub.gi_0_6
  SIGNAL dpt_adder_sub_gi_0_7 : BIT;	-- dpt.adder_sub.gi_0_7
  SIGNAL dpt_adder_sub_gi_0_8 : BIT;	-- dpt.adder_sub.gi_0_8
  SIGNAL dpt_adder_sub_gi_0_9 : BIT;	-- dpt.adder_sub.gi_0_9
  SIGNAL dpt_adder_sub_gi_1_11 : BIT;	-- dpt.adder_sub.gi_1_11
  SIGNAL dpt_adder_sub_gi_1_13 : BIT;	-- dpt.adder_sub.gi_1_13
  SIGNAL dpt_adder_sub_gi_1_15 : BIT;	-- dpt.adder_sub.gi_1_15
  SIGNAL dpt_adder_sub_gi_1_17 : BIT;	-- dpt.adder_sub.gi_1_17
  SIGNAL dpt_adder_sub_gi_1_19 : BIT;	-- dpt.adder_sub.gi_1_19
  SIGNAL dpt_adder_sub_gi_1_21 : BIT;	-- dpt.adder_sub.gi_1_21
  SIGNAL dpt_adder_sub_gi_1_23 : BIT;	-- dpt.adder_sub.gi_1_23
  SIGNAL dpt_adder_sub_gi_1_25 : BIT;	-- dpt.adder_sub.gi_1_25
  SIGNAL dpt_adder_sub_gi_1_27 : BIT;	-- dpt.adder_sub.gi_1_27
  SIGNAL dpt_adder_sub_gi_1_29 : BIT;	-- dpt.adder_sub.gi_1_29
  SIGNAL dpt_adder_sub_gi_1_3 : BIT;	-- dpt.adder_sub.gi_1_3
  SIGNAL dpt_adder_sub_gi_1_31 : BIT;	-- dpt.adder_sub.gi_1_31
  SIGNAL dpt_adder_sub_gi_1_5 : BIT;	-- dpt.adder_sub.gi_1_5
  SIGNAL dpt_adder_sub_gi_1_7 : BIT;	-- dpt.adder_sub.gi_1_7
  SIGNAL dpt_adder_sub_gi_1_9 : BIT;	-- dpt.adder_sub.gi_1_9
  SIGNAL dpt_adder_sub_gi_2_10 : BIT;	-- dpt.adder_sub.gi_2_10
  SIGNAL dpt_adder_sub_gi_2_11 : BIT;	-- dpt.adder_sub.gi_2_11
  SIGNAL dpt_adder_sub_gi_2_14 : BIT;	-- dpt.adder_sub.gi_2_14
  SIGNAL dpt_adder_sub_gi_2_15 : BIT;	-- dpt.adder_sub.gi_2_15
  SIGNAL dpt_adder_sub_gi_2_18 : BIT;	-- dpt.adder_sub.gi_2_18
  SIGNAL dpt_adder_sub_gi_2_19 : BIT;	-- dpt.adder_sub.gi_2_19
  SIGNAL dpt_adder_sub_gi_2_22 : BIT;	-- dpt.adder_sub.gi_2_22
  SIGNAL dpt_adder_sub_gi_2_23 : BIT;	-- dpt.adder_sub.gi_2_23
  SIGNAL dpt_adder_sub_gi_2_26 : BIT;	-- dpt.adder_sub.gi_2_26
  SIGNAL dpt_adder_sub_gi_2_27 : BIT;	-- dpt.adder_sub.gi_2_27
  SIGNAL dpt_adder_sub_gi_2_30 : BIT;	-- dpt.adder_sub.gi_2_30
  SIGNAL dpt_adder_sub_gi_2_31 : BIT;	-- dpt.adder_sub.gi_2_31
  SIGNAL dpt_adder_sub_gi_2_6 : BIT;	-- dpt.adder_sub.gi_2_6
  SIGNAL dpt_adder_sub_gi_2_7 : BIT;	-- dpt.adder_sub.gi_2_7
  SIGNAL dpt_adder_sub_gi_3_12 : BIT;	-- dpt.adder_sub.gi_3_12
  SIGNAL dpt_adder_sub_gi_3_13 : BIT;	-- dpt.adder_sub.gi_3_13
  SIGNAL dpt_adder_sub_gi_3_14 : BIT;	-- dpt.adder_sub.gi_3_14
  SIGNAL dpt_adder_sub_gi_3_15 : BIT;	-- dpt.adder_sub.gi_3_15
  SIGNAL dpt_adder_sub_gi_3_20 : BIT;	-- dpt.adder_sub.gi_3_20
  SIGNAL dpt_adder_sub_gi_3_21 : BIT;	-- dpt.adder_sub.gi_3_21
  SIGNAL dpt_adder_sub_gi_3_22 : BIT;	-- dpt.adder_sub.gi_3_22
  SIGNAL dpt_adder_sub_gi_3_23 : BIT;	-- dpt.adder_sub.gi_3_23
  SIGNAL dpt_adder_sub_gi_3_28 : BIT;	-- dpt.adder_sub.gi_3_28
  SIGNAL dpt_adder_sub_gi_3_29 : BIT;	-- dpt.adder_sub.gi_3_29
  SIGNAL dpt_adder_sub_gi_3_30 : BIT;	-- dpt.adder_sub.gi_3_30
  SIGNAL dpt_adder_sub_gi_3_31 : BIT;	-- dpt.adder_sub.gi_3_31
  SIGNAL dpt_adder_sub_gi_4_24 : BIT;	-- dpt.adder_sub.gi_4_24
  SIGNAL dpt_adder_sub_gi_4_25 : BIT;	-- dpt.adder_sub.gi_4_25
  SIGNAL dpt_adder_sub_gi_4_26 : BIT;	-- dpt.adder_sub.gi_4_26
  SIGNAL dpt_adder_sub_gi_4_27 : BIT;	-- dpt.adder_sub.gi_4_27
  SIGNAL dpt_adder_sub_gi_4_28 : BIT;	-- dpt.adder_sub.gi_4_28
  SIGNAL dpt_adder_sub_gi_4_29 : BIT;	-- dpt.adder_sub.gi_4_29
  SIGNAL dpt_adder_sub_gi_4_30 : BIT;	-- dpt.adder_sub.gi_4_30
  SIGNAL dpt_adder_sub_gi_4_31 : BIT;	-- dpt.adder_sub.gi_4_31
  SIGNAL dpt_adder_sub_pi_0_1 : BIT;	-- dpt.adder_sub.pi_0_1
  SIGNAL dpt_adder_sub_pi_0_10 : BIT;	-- dpt.adder_sub.pi_0_10
  SIGNAL dpt_adder_sub_pi_0_11 : BIT;	-- dpt.adder_sub.pi_0_11
  SIGNAL dpt_adder_sub_pi_0_12 : BIT;	-- dpt.adder_sub.pi_0_12
  SIGNAL dpt_adder_sub_pi_0_13 : BIT;	-- dpt.adder_sub.pi_0_13
  SIGNAL dpt_adder_sub_pi_0_14 : BIT;	-- dpt.adder_sub.pi_0_14
  SIGNAL dpt_adder_sub_pi_0_15 : BIT;	-- dpt.adder_sub.pi_0_15
  SIGNAL dpt_adder_sub_pi_0_16 : BIT;	-- dpt.adder_sub.pi_0_16
  SIGNAL dpt_adder_sub_pi_0_17 : BIT;	-- dpt.adder_sub.pi_0_17
  SIGNAL dpt_adder_sub_pi_0_18 : BIT;	-- dpt.adder_sub.pi_0_18
  SIGNAL dpt_adder_sub_pi_0_19 : BIT;	-- dpt.adder_sub.pi_0_19
  SIGNAL dpt_adder_sub_pi_0_2 : BIT;	-- dpt.adder_sub.pi_0_2
  SIGNAL dpt_adder_sub_pi_0_20 : BIT;	-- dpt.adder_sub.pi_0_20
  SIGNAL dpt_adder_sub_pi_0_21 : BIT;	-- dpt.adder_sub.pi_0_21
  SIGNAL dpt_adder_sub_pi_0_22 : BIT;	-- dpt.adder_sub.pi_0_22
  SIGNAL dpt_adder_sub_pi_0_23 : BIT;	-- dpt.adder_sub.pi_0_23
  SIGNAL dpt_adder_sub_pi_0_24 : BIT;	-- dpt.adder_sub.pi_0_24
  SIGNAL dpt_adder_sub_pi_0_25 : BIT;	-- dpt.adder_sub.pi_0_25
  SIGNAL dpt_adder_sub_pi_0_26 : BIT;	-- dpt.adder_sub.pi_0_26
  SIGNAL dpt_adder_sub_pi_0_27 : BIT;	-- dpt.adder_sub.pi_0_27
  SIGNAL dpt_adder_sub_pi_0_28 : BIT;	-- dpt.adder_sub.pi_0_28
  SIGNAL dpt_adder_sub_pi_0_29 : BIT;	-- dpt.adder_sub.pi_0_29
  SIGNAL dpt_adder_sub_pi_0_3 : BIT;	-- dpt.adder_sub.pi_0_3
  SIGNAL dpt_adder_sub_pi_0_30 : BIT;	-- dpt.adder_sub.pi_0_30
  SIGNAL dpt_adder_sub_pi_0_31 : BIT;	-- dpt.adder_sub.pi_0_31
  SIGNAL dpt_adder_sub_pi_0_4 : BIT;	-- dpt.adder_sub.pi_0_4
  SIGNAL dpt_adder_sub_pi_0_5 : BIT;	-- dpt.adder_sub.pi_0_5
  SIGNAL dpt_adder_sub_pi_0_6 : BIT;	-- dpt.adder_sub.pi_0_6
  SIGNAL dpt_adder_sub_pi_0_7 : BIT;	-- dpt.adder_sub.pi_0_7
  SIGNAL dpt_adder_sub_pi_0_8 : BIT;	-- dpt.adder_sub.pi_0_8
  SIGNAL dpt_adder_sub_pi_0_9 : BIT;	-- dpt.adder_sub.pi_0_9
  SIGNAL dpt_adder_sub_pi_1_11 : BIT;	-- dpt.adder_sub.pi_1_11
  SIGNAL dpt_adder_sub_pi_1_13 : BIT;	-- dpt.adder_sub.pi_1_13
  SIGNAL dpt_adder_sub_pi_1_15 : BIT;	-- dpt.adder_sub.pi_1_15
  SIGNAL dpt_adder_sub_pi_1_17 : BIT;	-- dpt.adder_sub.pi_1_17
  SIGNAL dpt_adder_sub_pi_1_19 : BIT;	-- dpt.adder_sub.pi_1_19
  SIGNAL dpt_adder_sub_pi_1_21 : BIT;	-- dpt.adder_sub.pi_1_21
  SIGNAL dpt_adder_sub_pi_1_23 : BIT;	-- dpt.adder_sub.pi_1_23
  SIGNAL dpt_adder_sub_pi_1_25 : BIT;	-- dpt.adder_sub.pi_1_25
  SIGNAL dpt_adder_sub_pi_1_27 : BIT;	-- dpt.adder_sub.pi_1_27
  SIGNAL dpt_adder_sub_pi_1_29 : BIT;	-- dpt.adder_sub.pi_1_29
  SIGNAL dpt_adder_sub_pi_1_3 : BIT;	-- dpt.adder_sub.pi_1_3
  SIGNAL dpt_adder_sub_pi_1_31 : BIT;	-- dpt.adder_sub.pi_1_31
  SIGNAL dpt_adder_sub_pi_1_5 : BIT;	-- dpt.adder_sub.pi_1_5
  SIGNAL dpt_adder_sub_pi_1_7 : BIT;	-- dpt.adder_sub.pi_1_7
  SIGNAL dpt_adder_sub_pi_1_9 : BIT;	-- dpt.adder_sub.pi_1_9
  SIGNAL dpt_adder_sub_pi_2_10 : BIT;	-- dpt.adder_sub.pi_2_10
  SIGNAL dpt_adder_sub_pi_2_11 : BIT;	-- dpt.adder_sub.pi_2_11
  SIGNAL dpt_adder_sub_pi_2_14 : BIT;	-- dpt.adder_sub.pi_2_14
  SIGNAL dpt_adder_sub_pi_2_15 : BIT;	-- dpt.adder_sub.pi_2_15
  SIGNAL dpt_adder_sub_pi_2_18 : BIT;	-- dpt.adder_sub.pi_2_18
  SIGNAL dpt_adder_sub_pi_2_19 : BIT;	-- dpt.adder_sub.pi_2_19
  SIGNAL dpt_adder_sub_pi_2_22 : BIT;	-- dpt.adder_sub.pi_2_22
  SIGNAL dpt_adder_sub_pi_2_23 : BIT;	-- dpt.adder_sub.pi_2_23
  SIGNAL dpt_adder_sub_pi_2_26 : BIT;	-- dpt.adder_sub.pi_2_26
  SIGNAL dpt_adder_sub_pi_2_27 : BIT;	-- dpt.adder_sub.pi_2_27
  SIGNAL dpt_adder_sub_pi_2_30 : BIT;	-- dpt.adder_sub.pi_2_30
  SIGNAL dpt_adder_sub_pi_2_31 : BIT;	-- dpt.adder_sub.pi_2_31
  SIGNAL dpt_adder_sub_pi_2_6 : BIT;	-- dpt.adder_sub.pi_2_6
  SIGNAL dpt_adder_sub_pi_2_7 : BIT;	-- dpt.adder_sub.pi_2_7
  SIGNAL dpt_adder_sub_pi_3_12 : BIT;	-- dpt.adder_sub.pi_3_12
  SIGNAL dpt_adder_sub_pi_3_13 : BIT;	-- dpt.adder_sub.pi_3_13
  SIGNAL dpt_adder_sub_pi_3_14 : BIT;	-- dpt.adder_sub.pi_3_14
  SIGNAL dpt_adder_sub_pi_3_15 : BIT;	-- dpt.adder_sub.pi_3_15
  SIGNAL dpt_adder_sub_pi_3_20 : BIT;	-- dpt.adder_sub.pi_3_20
  SIGNAL dpt_adder_sub_pi_3_21 : BIT;	-- dpt.adder_sub.pi_3_21
  SIGNAL dpt_adder_sub_pi_3_22 : BIT;	-- dpt.adder_sub.pi_3_22
  SIGNAL dpt_adder_sub_pi_3_23 : BIT;	-- dpt.adder_sub.pi_3_23
  SIGNAL dpt_adder_sub_pi_3_28 : BIT;	-- dpt.adder_sub.pi_3_28
  SIGNAL dpt_adder_sub_pi_3_29 : BIT;	-- dpt.adder_sub.pi_3_29
  SIGNAL dpt_adder_sub_pi_3_30 : BIT;	-- dpt.adder_sub.pi_3_30
  SIGNAL dpt_adder_sub_pi_3_31 : BIT;	-- dpt.adder_sub.pi_3_31
  SIGNAL dpt_adder_sub_pi_4_24 : BIT;	-- dpt.adder_sub.pi_4_24
  SIGNAL dpt_adder_sub_pi_4_25 : BIT;	-- dpt.adder_sub.pi_4_25
  SIGNAL dpt_adder_sub_pi_4_26 : BIT;	-- dpt.adder_sub.pi_4_26
  SIGNAL dpt_adder_sub_pi_4_27 : BIT;	-- dpt.adder_sub.pi_4_27
  SIGNAL dpt_adder_sub_pi_4_28 : BIT;	-- dpt.adder_sub.pi_4_28
  SIGNAL dpt_adder_sub_pi_4_29 : BIT;	-- dpt.adder_sub.pi_4_29
  SIGNAL dpt_adder_sub_pi_4_30 : BIT;	-- dpt.adder_sub.pi_4_30
  SIGNAL dpt_adder_sub_pi_4_31 : BIT;	-- dpt.adder_sub.pi_4_31
  SIGNAL dpt_adder_sub_r_1 : BIT;	-- dpt.adder_sub.r_1
  SIGNAL dpt_adder_sub_r_10 : BIT;	-- dpt.adder_sub.r_10
  SIGNAL dpt_adder_sub_r_11 : BIT;	-- dpt.adder_sub.r_11
  SIGNAL dpt_adder_sub_r_12 : BIT;	-- dpt.adder_sub.r_12
  SIGNAL dpt_adder_sub_r_13 : BIT;	-- dpt.adder_sub.r_13
  SIGNAL dpt_adder_sub_r_14 : BIT;	-- dpt.adder_sub.r_14
  SIGNAL dpt_adder_sub_r_15 : BIT;	-- dpt.adder_sub.r_15
  SIGNAL dpt_adder_sub_r_16 : BIT;	-- dpt.adder_sub.r_16
  SIGNAL dpt_adder_sub_r_17 : BIT;	-- dpt.adder_sub.r_17
  SIGNAL dpt_adder_sub_r_18 : BIT;	-- dpt.adder_sub.r_18
  SIGNAL dpt_adder_sub_r_19 : BIT;	-- dpt.adder_sub.r_19
  SIGNAL dpt_adder_sub_r_2 : BIT;	-- dpt.adder_sub.r_2
  SIGNAL dpt_adder_sub_r_20 : BIT;	-- dpt.adder_sub.r_20
  SIGNAL dpt_adder_sub_r_21 : BIT;	-- dpt.adder_sub.r_21
  SIGNAL dpt_adder_sub_r_22 : BIT;	-- dpt.adder_sub.r_22
  SIGNAL dpt_adder_sub_r_23 : BIT;	-- dpt.adder_sub.r_23
  SIGNAL dpt_adder_sub_r_24 : BIT;	-- dpt.adder_sub.r_24
  SIGNAL dpt_adder_sub_r_25 : BIT;	-- dpt.adder_sub.r_25
  SIGNAL dpt_adder_sub_r_26 : BIT;	-- dpt.adder_sub.r_26
  SIGNAL dpt_adder_sub_r_27 : BIT;	-- dpt.adder_sub.r_27
  SIGNAL dpt_adder_sub_r_28 : BIT;	-- dpt.adder_sub.r_28
  SIGNAL dpt_adder_sub_r_29 : BIT;	-- dpt.adder_sub.r_29
  SIGNAL dpt_adder_sub_r_3 : BIT;	-- dpt.adder_sub.r_3
  SIGNAL dpt_adder_sub_r_30 : BIT;	-- dpt.adder_sub.r_30
  SIGNAL dpt_adder_sub_r_4 : BIT;	-- dpt.adder_sub.r_4
  SIGNAL dpt_adder_sub_r_5 : BIT;	-- dpt.adder_sub.r_5
  SIGNAL dpt_adder_sub_r_6 : BIT;	-- dpt.adder_sub.r_6
  SIGNAL dpt_adder_sub_r_7 : BIT;	-- dpt.adder_sub.r_7
  SIGNAL dpt_adder_sub_r_8 : BIT;	-- dpt.adder_sub.r_8
  SIGNAL dpt_adder_sub_r_9 : BIT;	-- dpt.adder_sub.r_9
  SIGNAL dpt_adder_sub_xorb_0 : BIT;	-- dpt.adder_sub.xorb_0
  SIGNAL dpt_adder_sub_xorb_1 : BIT;	-- dpt.adder_sub.xorb_1
  SIGNAL dpt_adder_sub_xorb_2 : BIT;	-- dpt.adder_sub.xorb_2
  SIGNAL dpt_adder_sub_xorb_3 : BIT;	-- dpt.adder_sub.xorb_3
  SIGNAL dpt_adder_sub_xorb_4 : BIT;	-- dpt.adder_sub.xorb_4
  SIGNAL dpt_adder_sub_xorb_5 : BIT;	-- dpt.adder_sub.xorb_5
  SIGNAL dpt_adder_sub_xorb_6 : BIT;	-- dpt.adder_sub.xorb_6
  SIGNAL dpt_adder_sub_xorb_7 : BIT;	-- dpt.adder_sub.xorb_7
  SIGNAL dpt_adder_sub_xorb_8 : BIT;	-- dpt.adder_sub.xorb_8
  SIGNAL dpt_adder_sub_xorb_9 : BIT;	-- dpt.adder_sub.xorb_9
  SIGNAL dpt_adder_sub_xorb_10 : BIT;	-- dpt.adder_sub.xorb_10
  SIGNAL dpt_adder_sub_xorb_11 : BIT;	-- dpt.adder_sub.xorb_11
  SIGNAL dpt_adder_sub_xorb_12 : BIT;	-- dpt.adder_sub.xorb_12
  SIGNAL dpt_adder_sub_xorb_13 : BIT;	-- dpt.adder_sub.xorb_13
  SIGNAL dpt_adder_sub_xorb_14 : BIT;	-- dpt.adder_sub.xorb_14
  SIGNAL dpt_adder_sub_xorb_15 : BIT;	-- dpt.adder_sub.xorb_15
  SIGNAL dpt_adder_sub_xorb_16 : BIT;	-- dpt.adder_sub.xorb_16
  SIGNAL dpt_adder_sub_xorb_17 : BIT;	-- dpt.adder_sub.xorb_17
  SIGNAL dpt_adder_sub_xorb_18 : BIT;	-- dpt.adder_sub.xorb_18
  SIGNAL dpt_adder_sub_xorb_19 : BIT;	-- dpt.adder_sub.xorb_19
  SIGNAL dpt_adder_sub_xorb_20 : BIT;	-- dpt.adder_sub.xorb_20
  SIGNAL dpt_adder_sub_xorb_21 : BIT;	-- dpt.adder_sub.xorb_21
  SIGNAL dpt_adder_sub_xorb_22 : BIT;	-- dpt.adder_sub.xorb_22
  SIGNAL dpt_adder_sub_xorb_23 : BIT;	-- dpt.adder_sub.xorb_23
  SIGNAL dpt_adder_sub_xorb_24 : BIT;	-- dpt.adder_sub.xorb_24
  SIGNAL dpt_adder_sub_xorb_25 : BIT;	-- dpt.adder_sub.xorb_25
  SIGNAL dpt_adder_sub_xorb_26 : BIT;	-- dpt.adder_sub.xorb_26
  SIGNAL dpt_adder_sub_xorb_27 : BIT;	-- dpt.adder_sub.xorb_27
  SIGNAL dpt_adder_sub_xorb_28 : BIT;	-- dpt.adder_sub.xorb_28
  SIGNAL dpt_adder_sub_xorb_29 : BIT;	-- dpt.adder_sub.xorb_29
  SIGNAL dpt_adder_sub_xorb_30 : BIT;	-- dpt.adder_sub.xorb_30
  SIGNAL dpt_adder_sub_xorb_31 : BIT;	-- dpt.adder_sub.xorb_31
  SIGNAL dpt_ishifter_c0_0 : BIT;	-- dpt.ishifter.c0_0
  SIGNAL dpt_ishifter_c0_1 : BIT;	-- dpt.ishifter.c0_1
  SIGNAL dpt_ishifter_c0_2 : BIT;	-- dpt.ishifter.c0_2
  SIGNAL dpt_ishifter_c0_3 : BIT;	-- dpt.ishifter.c0_3
  SIGNAL dpt_ishifter_c0_4 : BIT;	-- dpt.ishifter.c0_4
  SIGNAL dpt_ishifter_c1_0 : BIT;	-- dpt.ishifter.c1_0
  SIGNAL dpt_ishifter_c1_1 : BIT;	-- dpt.ishifter.c1_1
  SIGNAL dpt_ishifter_c1_2 : BIT;	-- dpt.ishifter.c1_2
  SIGNAL dpt_ishifter_c1_3 : BIT;	-- dpt.ishifter.c1_3
  SIGNAL dpt_ishifter_c1_4 : BIT;	-- dpt.ishifter.c1_4
  SIGNAL dpt_ishifter_msb : BIT;	-- dpt.ishifter.msb
  SIGNAL dpt_ishifter_muxoutput_32 : BIT;	-- dpt.ishifter.muxoutput_32
  SIGNAL dpt_ishifter_muxoutput_33 : BIT;	-- dpt.ishifter.muxoutput_33
  SIGNAL dpt_ishifter_muxoutput_34 : BIT;	-- dpt.ishifter.muxoutput_34
  SIGNAL dpt_ishifter_muxoutput_35 : BIT;	-- dpt.ishifter.muxoutput_35
  SIGNAL dpt_ishifter_muxoutput_36 : BIT;	-- dpt.ishifter.muxoutput_36
  SIGNAL dpt_ishifter_muxoutput_37 : BIT;	-- dpt.ishifter.muxoutput_37
  SIGNAL dpt_ishifter_muxoutput_38 : BIT;	-- dpt.ishifter.muxoutput_38
  SIGNAL dpt_ishifter_muxoutput_39 : BIT;	-- dpt.ishifter.muxoutput_39
  SIGNAL dpt_ishifter_muxoutput_40 : BIT;	-- dpt.ishifter.muxoutput_40
  SIGNAL dpt_ishifter_muxoutput_41 : BIT;	-- dpt.ishifter.muxoutput_41
  SIGNAL dpt_ishifter_muxoutput_42 : BIT;	-- dpt.ishifter.muxoutput_42
  SIGNAL dpt_ishifter_muxoutput_43 : BIT;	-- dpt.ishifter.muxoutput_43
  SIGNAL dpt_ishifter_muxoutput_44 : BIT;	-- dpt.ishifter.muxoutput_44
  SIGNAL dpt_ishifter_muxoutput_45 : BIT;	-- dpt.ishifter.muxoutput_45
  SIGNAL dpt_ishifter_muxoutput_46 : BIT;	-- dpt.ishifter.muxoutput_46
  SIGNAL dpt_ishifter_muxoutput_47 : BIT;	-- dpt.ishifter.muxoutput_47
  SIGNAL dpt_ishifter_muxoutput_48 : BIT;	-- dpt.ishifter.muxoutput_48
  SIGNAL dpt_ishifter_muxoutput_49 : BIT;	-- dpt.ishifter.muxoutput_49
  SIGNAL dpt_ishifter_muxoutput_50 : BIT;	-- dpt.ishifter.muxoutput_50
  SIGNAL dpt_ishifter_muxoutput_51 : BIT;	-- dpt.ishifter.muxoutput_51
  SIGNAL dpt_ishifter_muxoutput_52 : BIT;	-- dpt.ishifter.muxoutput_52
  SIGNAL dpt_ishifter_muxoutput_53 : BIT;	-- dpt.ishifter.muxoutput_53
  SIGNAL dpt_ishifter_muxoutput_54 : BIT;	-- dpt.ishifter.muxoutput_54
  SIGNAL dpt_ishifter_muxoutput_55 : BIT;	-- dpt.ishifter.muxoutput_55
  SIGNAL dpt_ishifter_muxoutput_56 : BIT;	-- dpt.ishifter.muxoutput_56
  SIGNAL dpt_ishifter_muxoutput_57 : BIT;	-- dpt.ishifter.muxoutput_57
  SIGNAL dpt_ishifter_muxoutput_58 : BIT;	-- dpt.ishifter.muxoutput_58
  SIGNAL dpt_ishifter_muxoutput_59 : BIT;	-- dpt.ishifter.muxoutput_59
  SIGNAL dpt_ishifter_muxoutput_60 : BIT;	-- dpt.ishifter.muxoutput_60
  SIGNAL dpt_ishifter_muxoutput_61 : BIT;	-- dpt.ishifter.muxoutput_61
  SIGNAL dpt_ishifter_muxoutput_62 : BIT;	-- dpt.ishifter.muxoutput_62
  SIGNAL dpt_ishifter_muxoutput_63 : BIT;	-- dpt.ishifter.muxoutput_63
  SIGNAL dpt_ishifter_muxoutput_64 : BIT;	-- dpt.ishifter.muxoutput_64
  SIGNAL dpt_ishifter_muxoutput_65 : BIT;	-- dpt.ishifter.muxoutput_65
  SIGNAL dpt_ishifter_muxoutput_66 : BIT;	-- dpt.ishifter.muxoutput_66
  SIGNAL dpt_ishifter_muxoutput_67 : BIT;	-- dpt.ishifter.muxoutput_67
  SIGNAL dpt_ishifter_muxoutput_68 : BIT;	-- dpt.ishifter.muxoutput_68
  SIGNAL dpt_ishifter_muxoutput_69 : BIT;	-- dpt.ishifter.muxoutput_69
  SIGNAL dpt_ishifter_muxoutput_70 : BIT;	-- dpt.ishifter.muxoutput_70
  SIGNAL dpt_ishifter_muxoutput_71 : BIT;	-- dpt.ishifter.muxoutput_71
  SIGNAL dpt_ishifter_muxoutput_72 : BIT;	-- dpt.ishifter.muxoutput_72
  SIGNAL dpt_ishifter_muxoutput_73 : BIT;	-- dpt.ishifter.muxoutput_73
  SIGNAL dpt_ishifter_muxoutput_74 : BIT;	-- dpt.ishifter.muxoutput_74
  SIGNAL dpt_ishifter_muxoutput_75 : BIT;	-- dpt.ishifter.muxoutput_75
  SIGNAL dpt_ishifter_muxoutput_76 : BIT;	-- dpt.ishifter.muxoutput_76
  SIGNAL dpt_ishifter_muxoutput_77 : BIT;	-- dpt.ishifter.muxoutput_77
  SIGNAL dpt_ishifter_muxoutput_78 : BIT;	-- dpt.ishifter.muxoutput_78
  SIGNAL dpt_ishifter_muxoutput_79 : BIT;	-- dpt.ishifter.muxoutput_79
  SIGNAL dpt_ishifter_muxoutput_80 : BIT;	-- dpt.ishifter.muxoutput_80
  SIGNAL dpt_ishifter_muxoutput_81 : BIT;	-- dpt.ishifter.muxoutput_81
  SIGNAL dpt_ishifter_muxoutput_82 : BIT;	-- dpt.ishifter.muxoutput_82
  SIGNAL dpt_ishifter_muxoutput_83 : BIT;	-- dpt.ishifter.muxoutput_83
  SIGNAL dpt_ishifter_muxoutput_84 : BIT;	-- dpt.ishifter.muxoutput_84
  SIGNAL dpt_ishifter_muxoutput_85 : BIT;	-- dpt.ishifter.muxoutput_85
  SIGNAL dpt_ishifter_muxoutput_86 : BIT;	-- dpt.ishifter.muxoutput_86
  SIGNAL dpt_ishifter_muxoutput_87 : BIT;	-- dpt.ishifter.muxoutput_87
  SIGNAL dpt_ishifter_muxoutput_88 : BIT;	-- dpt.ishifter.muxoutput_88
  SIGNAL dpt_ishifter_muxoutput_89 : BIT;	-- dpt.ishifter.muxoutput_89
  SIGNAL dpt_ishifter_muxoutput_90 : BIT;	-- dpt.ishifter.muxoutput_90
  SIGNAL dpt_ishifter_muxoutput_91 : BIT;	-- dpt.ishifter.muxoutput_91
  SIGNAL dpt_ishifter_muxoutput_92 : BIT;	-- dpt.ishifter.muxoutput_92
  SIGNAL dpt_ishifter_muxoutput_93 : BIT;	-- dpt.ishifter.muxoutput_93
  SIGNAL dpt_ishifter_muxoutput_94 : BIT;	-- dpt.ishifter.muxoutput_94
  SIGNAL dpt_ishifter_muxoutput_95 : BIT;	-- dpt.ishifter.muxoutput_95
  SIGNAL dpt_ishifter_muxoutput_96 : BIT;	-- dpt.ishifter.muxoutput_96
  SIGNAL dpt_ishifter_muxoutput_97 : BIT;	-- dpt.ishifter.muxoutput_97
  SIGNAL dpt_ishifter_muxoutput_98 : BIT;	-- dpt.ishifter.muxoutput_98
  SIGNAL dpt_ishifter_muxoutput_99 : BIT;	-- dpt.ishifter.muxoutput_99
  SIGNAL dpt_ishifter_muxoutput_100 : BIT;	-- dpt.ishifter.muxoutput_100
  SIGNAL dpt_ishifter_muxoutput_101 : BIT;	-- dpt.ishifter.muxoutput_101
  SIGNAL dpt_ishifter_muxoutput_102 : BIT;	-- dpt.ishifter.muxoutput_102
  SIGNAL dpt_ishifter_muxoutput_103 : BIT;	-- dpt.ishifter.muxoutput_103
  SIGNAL dpt_ishifter_muxoutput_104 : BIT;	-- dpt.ishifter.muxoutput_104
  SIGNAL dpt_ishifter_muxoutput_105 : BIT;	-- dpt.ishifter.muxoutput_105
  SIGNAL dpt_ishifter_muxoutput_106 : BIT;	-- dpt.ishifter.muxoutput_106
  SIGNAL dpt_ishifter_muxoutput_107 : BIT;	-- dpt.ishifter.muxoutput_107
  SIGNAL dpt_ishifter_muxoutput_108 : BIT;	-- dpt.ishifter.muxoutput_108
  SIGNAL dpt_ishifter_muxoutput_109 : BIT;	-- dpt.ishifter.muxoutput_109
  SIGNAL dpt_ishifter_muxoutput_110 : BIT;	-- dpt.ishifter.muxoutput_110
  SIGNAL dpt_ishifter_muxoutput_111 : BIT;	-- dpt.ishifter.muxoutput_111
  SIGNAL dpt_ishifter_muxoutput_112 : BIT;	-- dpt.ishifter.muxoutput_112
  SIGNAL dpt_ishifter_muxoutput_113 : BIT;	-- dpt.ishifter.muxoutput_113
  SIGNAL dpt_ishifter_muxoutput_114 : BIT;	-- dpt.ishifter.muxoutput_114
  SIGNAL dpt_ishifter_muxoutput_115 : BIT;	-- dpt.ishifter.muxoutput_115
  SIGNAL dpt_ishifter_muxoutput_116 : BIT;	-- dpt.ishifter.muxoutput_116
  SIGNAL dpt_ishifter_muxoutput_117 : BIT;	-- dpt.ishifter.muxoutput_117
  SIGNAL dpt_ishifter_muxoutput_118 : BIT;	-- dpt.ishifter.muxoutput_118
  SIGNAL dpt_ishifter_muxoutput_119 : BIT;	-- dpt.ishifter.muxoutput_119
  SIGNAL dpt_ishifter_muxoutput_120 : BIT;	-- dpt.ishifter.muxoutput_120
  SIGNAL dpt_ishifter_muxoutput_121 : BIT;	-- dpt.ishifter.muxoutput_121
  SIGNAL dpt_ishifter_muxoutput_122 : BIT;	-- dpt.ishifter.muxoutput_122
  SIGNAL dpt_ishifter_muxoutput_123 : BIT;	-- dpt.ishifter.muxoutput_123
  SIGNAL dpt_ishifter_muxoutput_124 : BIT;	-- dpt.ishifter.muxoutput_124
  SIGNAL dpt_ishifter_muxoutput_125 : BIT;	-- dpt.ishifter.muxoutput_125
  SIGNAL dpt_ishifter_muxoutput_126 : BIT;	-- dpt.ishifter.muxoutput_126
  SIGNAL dpt_ishifter_muxoutput_127 : BIT;	-- dpt.ishifter.muxoutput_127
  SIGNAL dpt_ishifter_muxoutput_128 : BIT;	-- dpt.ishifter.muxoutput_128
  SIGNAL dpt_ishifter_muxoutput_129 : BIT;	-- dpt.ishifter.muxoutput_129
  SIGNAL dpt_ishifter_muxoutput_130 : BIT;	-- dpt.ishifter.muxoutput_130
  SIGNAL dpt_ishifter_muxoutput_131 : BIT;	-- dpt.ishifter.muxoutput_131
  SIGNAL dpt_ishifter_muxoutput_132 : BIT;	-- dpt.ishifter.muxoutput_132
  SIGNAL dpt_ishifter_muxoutput_133 : BIT;	-- dpt.ishifter.muxoutput_133
  SIGNAL dpt_ishifter_muxoutput_134 : BIT;	-- dpt.ishifter.muxoutput_134
  SIGNAL dpt_ishifter_muxoutput_135 : BIT;	-- dpt.ishifter.muxoutput_135
  SIGNAL dpt_ishifter_muxoutput_136 : BIT;	-- dpt.ishifter.muxoutput_136
  SIGNAL dpt_ishifter_muxoutput_137 : BIT;	-- dpt.ishifter.muxoutput_137
  SIGNAL dpt_ishifter_muxoutput_138 : BIT;	-- dpt.ishifter.muxoutput_138
  SIGNAL dpt_ishifter_muxoutput_139 : BIT;	-- dpt.ishifter.muxoutput_139
  SIGNAL dpt_ishifter_muxoutput_140 : BIT;	-- dpt.ishifter.muxoutput_140
  SIGNAL dpt_ishifter_muxoutput_141 : BIT;	-- dpt.ishifter.muxoutput_141
  SIGNAL dpt_ishifter_muxoutput_142 : BIT;	-- dpt.ishifter.muxoutput_142
  SIGNAL dpt_ishifter_muxoutput_143 : BIT;	-- dpt.ishifter.muxoutput_143
  SIGNAL dpt_ishifter_muxoutput_144 : BIT;	-- dpt.ishifter.muxoutput_144
  SIGNAL dpt_ishifter_muxoutput_145 : BIT;	-- dpt.ishifter.muxoutput_145
  SIGNAL dpt_ishifter_muxoutput_146 : BIT;	-- dpt.ishifter.muxoutput_146
  SIGNAL dpt_ishifter_muxoutput_147 : BIT;	-- dpt.ishifter.muxoutput_147
  SIGNAL dpt_ishifter_muxoutput_148 : BIT;	-- dpt.ishifter.muxoutput_148
  SIGNAL dpt_ishifter_muxoutput_149 : BIT;	-- dpt.ishifter.muxoutput_149
  SIGNAL dpt_ishifter_muxoutput_150 : BIT;	-- dpt.ishifter.muxoutput_150
  SIGNAL dpt_ishifter_muxoutput_151 : BIT;	-- dpt.ishifter.muxoutput_151
  SIGNAL dpt_ishifter_muxoutput_152 : BIT;	-- dpt.ishifter.muxoutput_152
  SIGNAL dpt_ishifter_muxoutput_153 : BIT;	-- dpt.ishifter.muxoutput_153
  SIGNAL dpt_ishifter_muxoutput_154 : BIT;	-- dpt.ishifter.muxoutput_154
  SIGNAL dpt_ishifter_muxoutput_155 : BIT;	-- dpt.ishifter.muxoutput_155
  SIGNAL dpt_ishifter_muxoutput_156 : BIT;	-- dpt.ishifter.muxoutput_156
  SIGNAL dpt_ishifter_muxoutput_157 : BIT;	-- dpt.ishifter.muxoutput_157
  SIGNAL dpt_ishifter_muxoutput_158 : BIT;	-- dpt.ishifter.muxoutput_158
  SIGNAL dpt_ishifter_muxoutput_159 : BIT;	-- dpt.ishifter.muxoutput_159
  SIGNAL dpt_izero_nul_0 : BIT;	-- dpt.izero.nul_0
  SIGNAL dpt_izero_nul_1 : BIT;	-- dpt.izero.nul_1
  SIGNAL dpt_izero_nul_10 : BIT;	-- dpt.izero.nul_10
  SIGNAL dpt_izero_nul_11 : BIT;	-- dpt.izero.nul_11
  SIGNAL dpt_izero_nul_12 : BIT;	-- dpt.izero.nul_12
  SIGNAL dpt_izero_nul_13 : BIT;	-- dpt.izero.nul_13
  SIGNAL dpt_izero_nul_14 : BIT;	-- dpt.izero.nul_14
  SIGNAL dpt_izero_nul_16 : BIT;	-- dpt.izero.nul_16
  SIGNAL dpt_izero_nul_17 : BIT;	-- dpt.izero.nul_17
  SIGNAL dpt_izero_nul_18 : BIT;	-- dpt.izero.nul_18
  SIGNAL dpt_izero_nul_19 : BIT;	-- dpt.izero.nul_19
  SIGNAL dpt_izero_nul_2 : BIT;	-- dpt.izero.nul_2
  SIGNAL dpt_izero_nul_20 : BIT;	-- dpt.izero.nul_20
  SIGNAL dpt_izero_nul_21 : BIT;	-- dpt.izero.nul_21
  SIGNAL dpt_izero_nul_22 : BIT;	-- dpt.izero.nul_22
  SIGNAL dpt_izero_nul_23 : BIT;	-- dpt.izero.nul_23
  SIGNAL dpt_izero_nul_24 : BIT;	-- dpt.izero.nul_24
  SIGNAL dpt_izero_nul_25 : BIT;	-- dpt.izero.nul_25
  SIGNAL dpt_izero_nul_26 : BIT;	-- dpt.izero.nul_26
  SIGNAL dpt_izero_nul_27 : BIT;	-- dpt.izero.nul_27
  SIGNAL dpt_izero_nul_28 : BIT;	-- dpt.izero.nul_28
  SIGNAL dpt_izero_nul_29 : BIT;	-- dpt.izero.nul_29
  SIGNAL dpt_izero_nul_3 : BIT;	-- dpt.izero.nul_3
  SIGNAL dpt_izero_nul_30 : BIT;	-- dpt.izero.nul_30
  SIGNAL dpt_izero_nul_4 : BIT;	-- dpt.izero.nul_4
  SIGNAL dpt_izero_nul_5 : BIT;	-- dpt.izero.nul_5
  SIGNAL dpt_izero_nul_6 : BIT;	-- dpt.izero.nul_6
  SIGNAL dpt_izero_nul_7 : BIT;	-- dpt.izero.nul_7
  SIGNAL dpt_izero_nul_8 : BIT;	-- dpt.izero.nul_8
  SIGNAL dpt_izero_nul_9 : BIT;	-- dpt.izero.nul_9
  SIGNAL dpt_mux_out1_sel0 : BIT;	-- dpt.mux_out1.sel0
  SIGNAL dpt_mux_out1_sel1 : BIT;	-- dpt.mux_out1.sel1
  SIGNAL dpt_mux_out2_sel0 : BIT;	-- dpt.mux_out2.sel0
  SIGNAL dpt_mux_out2_sel1 : BIT;	-- dpt.mux_out2.sel1
  SIGNAL dpt_mux_out_sel0 : BIT;	-- dpt.mux_out.sel0
  SIGNAL dpt_mux_out_sel1 : BIT;	-- dpt.mux_out.sel1
  SIGNAL dpt_mux_1_sel0 : BIT;	-- dpt.mux_1.sel0
  SIGNAL dpt_mux_1_sel1 : BIT;	-- dpt.mux_1.sel1
  SIGNAL dpt_mux_2_sel0 : BIT;	-- dpt.mux_2.sel0
  SIGNAL dpt_mux_2_sel1 : BIT;	-- dpt.mux_2.sel1
  SIGNAL dpt_mux_3_sel0 : BIT;	-- dpt.mux_3.sel0
  SIGNAL dpt_mux_3_sel1 : BIT;	-- dpt.mux_3.sel1
  SIGNAL dpt_mux_4_sel0 : BIT;	-- dpt.mux_4.sel0
  SIGNAL dpt_mux_4_sel1 : BIT;	-- dpt.mux_4.sel1
  SIGNAL dpt_mux_5_sel0 : BIT;	-- dpt.mux_5.sel0
  SIGNAL dpt_mux_5_sel1 : BIT;	-- dpt.mux_5.sel1
  SIGNAL dpt_mux_6_out_mux5_0 : BIT;	-- dpt.mux_6.out_mux5_0
  SIGNAL dpt_ad_s_0 : BIT;	-- dpt.ad_s_0
  SIGNAL dpt_ad_s_1 : BIT;	-- dpt.ad_s_1
  SIGNAL dpt_ad_s_2 : BIT;	-- dpt.ad_s_2
  SIGNAL dpt_ad_s_3 : BIT;	-- dpt.ad_s_3
  SIGNAL dpt_ad_s_4 : BIT;	-- dpt.ad_s_4
  SIGNAL dpt_ad_s_5 : BIT;	-- dpt.ad_s_5
  SIGNAL dpt_ad_s_6 : BIT;	-- dpt.ad_s_6
  SIGNAL dpt_ad_s_7 : BIT;	-- dpt.ad_s_7
  SIGNAL dpt_ad_s_8 : BIT;	-- dpt.ad_s_8
  SIGNAL dpt_ad_s_9 : BIT;	-- dpt.ad_s_9
  SIGNAL dpt_ad_s_10 : BIT;	-- dpt.ad_s_10
  SIGNAL dpt_ad_s_11 : BIT;	-- dpt.ad_s_11
  SIGNAL dpt_ad_s_12 : BIT;	-- dpt.ad_s_12
  SIGNAL dpt_ad_s_13 : BIT;	-- dpt.ad_s_13
  SIGNAL dpt_ad_s_14 : BIT;	-- dpt.ad_s_14
  SIGNAL dpt_ad_s_15 : BIT;	-- dpt.ad_s_15
  SIGNAL dpt_ad_s_16 : BIT;	-- dpt.ad_s_16
  SIGNAL dpt_ad_s_17 : BIT;	-- dpt.ad_s_17
  SIGNAL dpt_ad_s_18 : BIT;	-- dpt.ad_s_18
  SIGNAL dpt_ad_s_19 : BIT;	-- dpt.ad_s_19
  SIGNAL dpt_ad_s_20 : BIT;	-- dpt.ad_s_20
  SIGNAL dpt_ad_s_21 : BIT;	-- dpt.ad_s_21
  SIGNAL dpt_ad_s_22 : BIT;	-- dpt.ad_s_22
  SIGNAL dpt_ad_s_23 : BIT;	-- dpt.ad_s_23
  SIGNAL dpt_ad_s_24 : BIT;	-- dpt.ad_s_24
  SIGNAL dpt_ad_s_25 : BIT;	-- dpt.ad_s_25
  SIGNAL dpt_ad_s_26 : BIT;	-- dpt.ad_s_26
  SIGNAL dpt_ad_s_27 : BIT;	-- dpt.ad_s_27
  SIGNAL dpt_ad_s_28 : BIT;	-- dpt.ad_s_28
  SIGNAL dpt_ad_s_29 : BIT;	-- dpt.ad_s_29
  SIGNAL dpt_ad_s_30 : BIT;	-- dpt.ad_s_30
  SIGNAL dpt_ad_s_31 : BIT;	-- dpt.ad_s_31
  SIGNAL dpt_alu_c30_n : BIT;	-- dpt.alu_c30_n
  SIGNAL dpt_alu_c31_n : BIT;	-- dpt.alu_c31_n
  SIGNAL dpt_alu_mx2i0_n : BIT;	-- dpt.alu_mx2i0_n
  SIGNAL dpt_alu_nand_0 : BIT;	-- dpt.alu_nand_0
  SIGNAL dpt_alu_nand_1 : BIT;	-- dpt.alu_nand_1
  SIGNAL dpt_alu_nand_2 : BIT;	-- dpt.alu_nand_2
  SIGNAL dpt_alu_nand_3 : BIT;	-- dpt.alu_nand_3
  SIGNAL dpt_alu_nand_4 : BIT;	-- dpt.alu_nand_4
  SIGNAL dpt_alu_nand_5 : BIT;	-- dpt.alu_nand_5
  SIGNAL dpt_alu_nand_6 : BIT;	-- dpt.alu_nand_6
  SIGNAL dpt_alu_nand_7 : BIT;	-- dpt.alu_nand_7
  SIGNAL dpt_alu_nand_8 : BIT;	-- dpt.alu_nand_8
  SIGNAL dpt_alu_nand_9 : BIT;	-- dpt.alu_nand_9
  SIGNAL dpt_alu_nand_10 : BIT;	-- dpt.alu_nand_10
  SIGNAL dpt_alu_nand_11 : BIT;	-- dpt.alu_nand_11
  SIGNAL dpt_alu_nand_12 : BIT;	-- dpt.alu_nand_12
  SIGNAL dpt_alu_nand_13 : BIT;	-- dpt.alu_nand_13
  SIGNAL dpt_alu_nand_14 : BIT;	-- dpt.alu_nand_14
  SIGNAL dpt_alu_nand_15 : BIT;	-- dpt.alu_nand_15
  SIGNAL dpt_alu_nand_16 : BIT;	-- dpt.alu_nand_16
  SIGNAL dpt_alu_nand_17 : BIT;	-- dpt.alu_nand_17
  SIGNAL dpt_alu_nand_18 : BIT;	-- dpt.alu_nand_18
  SIGNAL dpt_alu_nand_19 : BIT;	-- dpt.alu_nand_19
  SIGNAL dpt_alu_nand_20 : BIT;	-- dpt.alu_nand_20
  SIGNAL dpt_alu_nand_21 : BIT;	-- dpt.alu_nand_21
  SIGNAL dpt_alu_nand_22 : BIT;	-- dpt.alu_nand_22
  SIGNAL dpt_alu_nand_23 : BIT;	-- dpt.alu_nand_23
  SIGNAL dpt_alu_nand_24 : BIT;	-- dpt.alu_nand_24
  SIGNAL dpt_alu_nand_25 : BIT;	-- dpt.alu_nand_25
  SIGNAL dpt_alu_nand_26 : BIT;	-- dpt.alu_nand_26
  SIGNAL dpt_alu_nand_27 : BIT;	-- dpt.alu_nand_27
  SIGNAL dpt_alu_nand_28 : BIT;	-- dpt.alu_nand_28
  SIGNAL dpt_alu_nand_29 : BIT;	-- dpt.alu_nand_29
  SIGNAL dpt_alu_nand_30 : BIT;	-- dpt.alu_nand_30
  SIGNAL dpt_alu_nand_31 : BIT;	-- dpt.alu_nand_31
  SIGNAL dpt_alu_nor_0 : BIT;	-- dpt.alu_nor_0
  SIGNAL dpt_alu_nor_1 : BIT;	-- dpt.alu_nor_1
  SIGNAL dpt_alu_nor_2 : BIT;	-- dpt.alu_nor_2
  SIGNAL dpt_alu_nor_3 : BIT;	-- dpt.alu_nor_3
  SIGNAL dpt_alu_nor_4 : BIT;	-- dpt.alu_nor_4
  SIGNAL dpt_alu_nor_5 : BIT;	-- dpt.alu_nor_5
  SIGNAL dpt_alu_nor_6 : BIT;	-- dpt.alu_nor_6
  SIGNAL dpt_alu_nor_7 : BIT;	-- dpt.alu_nor_7
  SIGNAL dpt_alu_nor_8 : BIT;	-- dpt.alu_nor_8
  SIGNAL dpt_alu_nor_9 : BIT;	-- dpt.alu_nor_9
  SIGNAL dpt_alu_nor_10 : BIT;	-- dpt.alu_nor_10
  SIGNAL dpt_alu_nor_11 : BIT;	-- dpt.alu_nor_11
  SIGNAL dpt_alu_nor_12 : BIT;	-- dpt.alu_nor_12
  SIGNAL dpt_alu_nor_13 : BIT;	-- dpt.alu_nor_13
  SIGNAL dpt_alu_nor_14 : BIT;	-- dpt.alu_nor_14
  SIGNAL dpt_alu_nor_15 : BIT;	-- dpt.alu_nor_15
  SIGNAL dpt_alu_nor_16 : BIT;	-- dpt.alu_nor_16
  SIGNAL dpt_alu_nor_17 : BIT;	-- dpt.alu_nor_17
  SIGNAL dpt_alu_nor_18 : BIT;	-- dpt.alu_nor_18
  SIGNAL dpt_alu_nor_19 : BIT;	-- dpt.alu_nor_19
  SIGNAL dpt_alu_nor_20 : BIT;	-- dpt.alu_nor_20
  SIGNAL dpt_alu_nor_21 : BIT;	-- dpt.alu_nor_21
  SIGNAL dpt_alu_nor_22 : BIT;	-- dpt.alu_nor_22
  SIGNAL dpt_alu_nor_23 : BIT;	-- dpt.alu_nor_23
  SIGNAL dpt_alu_nor_24 : BIT;	-- dpt.alu_nor_24
  SIGNAL dpt_alu_nor_25 : BIT;	-- dpt.alu_nor_25
  SIGNAL dpt_alu_nor_26 : BIT;	-- dpt.alu_nor_26
  SIGNAL dpt_alu_nor_27 : BIT;	-- dpt.alu_nor_27
  SIGNAL dpt_alu_nor_28 : BIT;	-- dpt.alu_nor_28
  SIGNAL dpt_alu_nor_29 : BIT;	-- dpt.alu_nor_29
  SIGNAL dpt_alu_nor_30 : BIT;	-- dpt.alu_nor_30
  SIGNAL dpt_alu_nor_31 : BIT;	-- dpt.alu_nor_31
  SIGNAL dpt_alu_out_16 : BIT;	-- dpt.alu_out_16
  SIGNAL dpt_alu_out_17 : BIT;	-- dpt.alu_out_17
  SIGNAL dpt_alu_out_18 : BIT;	-- dpt.alu_out_18
  SIGNAL dpt_alu_out_19 : BIT;	-- dpt.alu_out_19
  SIGNAL dpt_alu_out_20 : BIT;	-- dpt.alu_out_20
  SIGNAL dpt_alu_out_21 : BIT;	-- dpt.alu_out_21
  SIGNAL dpt_alu_out_22 : BIT;	-- dpt.alu_out_22
  SIGNAL dpt_alu_out_23 : BIT;	-- dpt.alu_out_23
  SIGNAL dpt_alu_out_24 : BIT;	-- dpt.alu_out_24
  SIGNAL dpt_alu_out_25 : BIT;	-- dpt.alu_out_25
  SIGNAL dpt_alu_out_26 : BIT;	-- dpt.alu_out_26
  SIGNAL dpt_alu_out_27 : BIT;	-- dpt.alu_out_27
  SIGNAL dpt_alu_out_28 : BIT;	-- dpt.alu_out_28
  SIGNAL dpt_alu_out_29 : BIT;	-- dpt.alu_out_29
  SIGNAL dpt_alu_out_30 : BIT;	-- dpt.alu_out_30
  SIGNAL dpt_alu_out_31 : BIT;	-- dpt.alu_out_31
  SIGNAL dpt_alu_shout_0 : BIT;	-- dpt.alu_shout_0
  SIGNAL dpt_alu_shout_1 : BIT;	-- dpt.alu_shout_1
  SIGNAL dpt_alu_shout_2 : BIT;	-- dpt.alu_shout_2
  SIGNAL dpt_alu_shout_3 : BIT;	-- dpt.alu_shout_3
  SIGNAL dpt_alu_shout_4 : BIT;	-- dpt.alu_shout_4
  SIGNAL dpt_alu_shout_5 : BIT;	-- dpt.alu_shout_5
  SIGNAL dpt_alu_shout_6 : BIT;	-- dpt.alu_shout_6
  SIGNAL dpt_alu_shout_7 : BIT;	-- dpt.alu_shout_7
  SIGNAL dpt_alu_shout_8 : BIT;	-- dpt.alu_shout_8
  SIGNAL dpt_alu_shout_9 : BIT;	-- dpt.alu_shout_9
  SIGNAL dpt_alu_shout_10 : BIT;	-- dpt.alu_shout_10
  SIGNAL dpt_alu_shout_11 : BIT;	-- dpt.alu_shout_11
  SIGNAL dpt_alu_shout_12 : BIT;	-- dpt.alu_shout_12
  SIGNAL dpt_alu_shout_13 : BIT;	-- dpt.alu_shout_13
  SIGNAL dpt_alu_shout_14 : BIT;	-- dpt.alu_shout_14
  SIGNAL dpt_alu_shout_15 : BIT;	-- dpt.alu_shout_15
  SIGNAL dpt_alu_shout_16 : BIT;	-- dpt.alu_shout_16
  SIGNAL dpt_alu_shout_17 : BIT;	-- dpt.alu_shout_17
  SIGNAL dpt_alu_shout_18 : BIT;	-- dpt.alu_shout_18
  SIGNAL dpt_alu_shout_19 : BIT;	-- dpt.alu_shout_19
  SIGNAL dpt_alu_shout_20 : BIT;	-- dpt.alu_shout_20
  SIGNAL dpt_alu_shout_21 : BIT;	-- dpt.alu_shout_21
  SIGNAL dpt_alu_shout_22 : BIT;	-- dpt.alu_shout_22
  SIGNAL dpt_alu_shout_23 : BIT;	-- dpt.alu_shout_23
  SIGNAL dpt_alu_shout_24 : BIT;	-- dpt.alu_shout_24
  SIGNAL dpt_alu_shout_25 : BIT;	-- dpt.alu_shout_25
  SIGNAL dpt_alu_shout_26 : BIT;	-- dpt.alu_shout_26
  SIGNAL dpt_alu_shout_27 : BIT;	-- dpt.alu_shout_27
  SIGNAL dpt_alu_shout_28 : BIT;	-- dpt.alu_shout_28
  SIGNAL dpt_alu_shout_29 : BIT;	-- dpt.alu_shout_29
  SIGNAL dpt_alu_shout_30 : BIT;	-- dpt.alu_shout_30
  SIGNAL dpt_alu_shout_31 : BIT;	-- dpt.alu_shout_31
  SIGNAL dpt_alu_sum_0 : BIT;	-- dpt.alu_sum_0
  SIGNAL dpt_alu_sum_1 : BIT;	-- dpt.alu_sum_1
  SIGNAL dpt_alu_sum_2 : BIT;	-- dpt.alu_sum_2
  SIGNAL dpt_alu_sum_3 : BIT;	-- dpt.alu_sum_3
  SIGNAL dpt_alu_sum_4 : BIT;	-- dpt.alu_sum_4
  SIGNAL dpt_alu_sum_5 : BIT;	-- dpt.alu_sum_5
  SIGNAL dpt_alu_sum_6 : BIT;	-- dpt.alu_sum_6
  SIGNAL dpt_alu_sum_7 : BIT;	-- dpt.alu_sum_7
  SIGNAL dpt_alu_sum_8 : BIT;	-- dpt.alu_sum_8
  SIGNAL dpt_alu_sum_9 : BIT;	-- dpt.alu_sum_9
  SIGNAL dpt_alu_sum_10 : BIT;	-- dpt.alu_sum_10
  SIGNAL dpt_alu_sum_11 : BIT;	-- dpt.alu_sum_11
  SIGNAL dpt_alu_sum_12 : BIT;	-- dpt.alu_sum_12
  SIGNAL dpt_alu_sum_13 : BIT;	-- dpt.alu_sum_13
  SIGNAL dpt_alu_sum_14 : BIT;	-- dpt.alu_sum_14
  SIGNAL dpt_alu_sum_15 : BIT;	-- dpt.alu_sum_15
  SIGNAL dpt_alu_sum_16 : BIT;	-- dpt.alu_sum_16
  SIGNAL dpt_alu_sum_17 : BIT;	-- dpt.alu_sum_17
  SIGNAL dpt_alu_sum_18 : BIT;	-- dpt.alu_sum_18
  SIGNAL dpt_alu_sum_19 : BIT;	-- dpt.alu_sum_19
  SIGNAL dpt_alu_sum_20 : BIT;	-- dpt.alu_sum_20
  SIGNAL dpt_alu_sum_21 : BIT;	-- dpt.alu_sum_21
  SIGNAL dpt_alu_sum_22 : BIT;	-- dpt.alu_sum_22
  SIGNAL dpt_alu_sum_23 : BIT;	-- dpt.alu_sum_23
  SIGNAL dpt_alu_sum_24 : BIT;	-- dpt.alu_sum_24
  SIGNAL dpt_alu_sum_25 : BIT;	-- dpt.alu_sum_25
  SIGNAL dpt_alu_sum_26 : BIT;	-- dpt.alu_sum_26
  SIGNAL dpt_alu_sum_27 : BIT;	-- dpt.alu_sum_27
  SIGNAL dpt_alu_sum_28 : BIT;	-- dpt.alu_sum_28
  SIGNAL dpt_alu_sum_29 : BIT;	-- dpt.alu_sum_29
  SIGNAL dpt_alu_sum_30 : BIT;	-- dpt.alu_sum_30
  SIGNAL dpt_alu_xor_0 : BIT;	-- dpt.alu_xor_0
  SIGNAL dpt_alu_xor_1 : BIT;	-- dpt.alu_xor_1
  SIGNAL dpt_alu_xor_2 : BIT;	-- dpt.alu_xor_2
  SIGNAL dpt_alu_xor_3 : BIT;	-- dpt.alu_xor_3
  SIGNAL dpt_alu_xor_4 : BIT;	-- dpt.alu_xor_4
  SIGNAL dpt_alu_xor_5 : BIT;	-- dpt.alu_xor_5
  SIGNAL dpt_alu_xor_6 : BIT;	-- dpt.alu_xor_6
  SIGNAL dpt_alu_xor_7 : BIT;	-- dpt.alu_xor_7
  SIGNAL dpt_alu_xor_8 : BIT;	-- dpt.alu_xor_8
  SIGNAL dpt_alu_xor_9 : BIT;	-- dpt.alu_xor_9
  SIGNAL dpt_alu_xor_10 : BIT;	-- dpt.alu_xor_10
  SIGNAL dpt_alu_xor_11 : BIT;	-- dpt.alu_xor_11
  SIGNAL dpt_alu_xor_12 : BIT;	-- dpt.alu_xor_12
  SIGNAL dpt_alu_xor_13 : BIT;	-- dpt.alu_xor_13
  SIGNAL dpt_alu_xor_14 : BIT;	-- dpt.alu_xor_14
  SIGNAL dpt_alu_xor_15 : BIT;	-- dpt.alu_xor_15
  SIGNAL dpt_alu_xor_16 : BIT;	-- dpt.alu_xor_16
  SIGNAL dpt_alu_xor_17 : BIT;	-- dpt.alu_xor_17
  SIGNAL dpt_alu_xor_18 : BIT;	-- dpt.alu_xor_18
  SIGNAL dpt_alu_xor_19 : BIT;	-- dpt.alu_xor_19
  SIGNAL dpt_alu_xor_20 : BIT;	-- dpt.alu_xor_20
  SIGNAL dpt_alu_xor_21 : BIT;	-- dpt.alu_xor_21
  SIGNAL dpt_alu_xor_22 : BIT;	-- dpt.alu_xor_22
  SIGNAL dpt_alu_xor_23 : BIT;	-- dpt.alu_xor_23
  SIGNAL dpt_alu_xor_24 : BIT;	-- dpt.alu_xor_24
  SIGNAL dpt_alu_xor_25 : BIT;	-- dpt.alu_xor_25
  SIGNAL dpt_alu_xor_26 : BIT;	-- dpt.alu_xor_26
  SIGNAL dpt_alu_xor_27 : BIT;	-- dpt.alu_xor_27
  SIGNAL dpt_alu_xor_28 : BIT;	-- dpt.alu_xor_28
  SIGNAL dpt_alu_xor_29 : BIT;	-- dpt.alu_xor_29
  SIGNAL dpt_alu_xor_30 : BIT;	-- dpt.alu_xor_30
  SIGNAL dpt_alu_xor_31 : BIT;	-- dpt.alu_xor_31
  SIGNAL dpt_bar_s_0 : BIT;	-- dpt.bar_s_0
  SIGNAL dpt_bar_s_1 : BIT;	-- dpt.bar_s_1
  SIGNAL dpt_bar_s_2 : BIT;	-- dpt.bar_s_2
  SIGNAL dpt_bar_s_3 : BIT;	-- dpt.bar_s_3
  SIGNAL dpt_bar_s_4 : BIT;	-- dpt.bar_s_4
  SIGNAL dpt_bar_s_5 : BIT;	-- dpt.bar_s_5
  SIGNAL dpt_bar_s_6 : BIT;	-- dpt.bar_s_6
  SIGNAL dpt_bar_s_7 : BIT;	-- dpt.bar_s_7
  SIGNAL dpt_bar_s_8 : BIT;	-- dpt.bar_s_8
  SIGNAL dpt_bar_s_9 : BIT;	-- dpt.bar_s_9
  SIGNAL dpt_bar_s_10 : BIT;	-- dpt.bar_s_10
  SIGNAL dpt_bar_s_11 : BIT;	-- dpt.bar_s_11
  SIGNAL dpt_bar_s_12 : BIT;	-- dpt.bar_s_12
  SIGNAL dpt_bar_s_13 : BIT;	-- dpt.bar_s_13
  SIGNAL dpt_bar_s_14 : BIT;	-- dpt.bar_s_14
  SIGNAL dpt_bar_s_15 : BIT;	-- dpt.bar_s_15
  SIGNAL dpt_bar_s_16 : BIT;	-- dpt.bar_s_16
  SIGNAL dpt_bar_s_17 : BIT;	-- dpt.bar_s_17
  SIGNAL dpt_bar_s_18 : BIT;	-- dpt.bar_s_18
  SIGNAL dpt_bar_s_19 : BIT;	-- dpt.bar_s_19
  SIGNAL dpt_bar_s_20 : BIT;	-- dpt.bar_s_20
  SIGNAL dpt_bar_s_21 : BIT;	-- dpt.bar_s_21
  SIGNAL dpt_bar_s_22 : BIT;	-- dpt.bar_s_22
  SIGNAL dpt_bar_s_23 : BIT;	-- dpt.bar_s_23
  SIGNAL dpt_bar_s_24 : BIT;	-- dpt.bar_s_24
  SIGNAL dpt_bar_s_25 : BIT;	-- dpt.bar_s_25
  SIGNAL dpt_bar_s_26 : BIT;	-- dpt.bar_s_26
  SIGNAL dpt_bar_s_27 : BIT;	-- dpt.bar_s_27
  SIGNAL dpt_bar_s_28 : BIT;	-- dpt.bar_s_28
  SIGNAL dpt_bar_s_29 : BIT;	-- dpt.bar_s_29
  SIGNAL dpt_bar_s_30 : BIT;	-- dpt.bar_s_30
  SIGNAL dpt_bar_s_31 : BIT;	-- dpt.bar_s_31
  SIGNAL dpt_cons_out_0 : BIT;	-- dpt.cons_out_0
  SIGNAL dpt_cons_out_1 : BIT;	-- dpt.cons_out_1
  SIGNAL dpt_cons_out_2 : BIT;	-- dpt.cons_out_2
  SIGNAL dpt_cons_out_3 : BIT;	-- dpt.cons_out_3
  SIGNAL dpt_cons_out_4 : BIT;	-- dpt.cons_out_4
  SIGNAL dpt_cons_out_5 : BIT;	-- dpt.cons_out_5
  SIGNAL dpt_cons_out_6 : BIT;	-- dpt.cons_out_6
  SIGNAL dpt_cons_out_7 : BIT;	-- dpt.cons_out_7
  SIGNAL dpt_cons_out_8 : BIT;	-- dpt.cons_out_8
  SIGNAL dpt_cons_out_9 : BIT;	-- dpt.cons_out_9
  SIGNAL dpt_cons_out_10 : BIT;	-- dpt.cons_out_10
  SIGNAL dpt_cons_out_11 : BIT;	-- dpt.cons_out_11
  SIGNAL dpt_cons_out_12 : BIT;	-- dpt.cons_out_12
  SIGNAL dpt_cons_out_13 : BIT;	-- dpt.cons_out_13
  SIGNAL dpt_cons_out_14 : BIT;	-- dpt.cons_out_14
  SIGNAL dpt_cons_out_15 : BIT;	-- dpt.cons_out_15
  SIGNAL dpt_cons_out_16 : BIT;	-- dpt.cons_out_16
  SIGNAL dpt_cons_out_17 : BIT;	-- dpt.cons_out_17
  SIGNAL dpt_cons_out_18 : BIT;	-- dpt.cons_out_18
  SIGNAL dpt_cons_out_19 : BIT;	-- dpt.cons_out_19
  SIGNAL dpt_cons_out_20 : BIT;	-- dpt.cons_out_20
  SIGNAL dpt_cons_out_21 : BIT;	-- dpt.cons_out_21
  SIGNAL dpt_cons_out_22 : BIT;	-- dpt.cons_out_22
  SIGNAL dpt_cons_out_23 : BIT;	-- dpt.cons_out_23
  SIGNAL dpt_cons_out_24 : BIT;	-- dpt.cons_out_24
  SIGNAL dpt_cons_out_25 : BIT;	-- dpt.cons_out_25
  SIGNAL dpt_cons_out_26 : BIT;	-- dpt.cons_out_26
  SIGNAL dpt_cons_out_27 : BIT;	-- dpt.cons_out_27
  SIGNAL dpt_cons_out_28 : BIT;	-- dpt.cons_out_28
  SIGNAL dpt_cons_out_29 : BIT;	-- dpt.cons_out_29
  SIGNAL dpt_cons_out_30 : BIT;	-- dpt.cons_out_30
  SIGNAL dpt_cons_out_31 : BIT;	-- dpt.cons_out_31
  SIGNAL dpt_const_xout_0 : BIT;	-- dpt.const_xout_0
  SIGNAL dpt_const_xout_1 : BIT;	-- dpt.const_xout_1
  SIGNAL dpt_const_xout_2 : BIT;	-- dpt.const_xout_2
  SIGNAL dpt_const_xout_3 : BIT;	-- dpt.const_xout_3
  SIGNAL dpt_const_xout_4 : BIT;	-- dpt.const_xout_4
  SIGNAL dpt_const_xout_5 : BIT;	-- dpt.const_xout_5
  SIGNAL dpt_const_xout_6 : BIT;	-- dpt.const_xout_6
  SIGNAL dpt_const_xout_7 : BIT;	-- dpt.const_xout_7
  SIGNAL dpt_const_xout_8 : BIT;	-- dpt.const_xout_8
  SIGNAL dpt_const_xout_9 : BIT;	-- dpt.const_xout_9
  SIGNAL dpt_const_xout_10 : BIT;	-- dpt.const_xout_10
  SIGNAL dpt_const_xout_11 : BIT;	-- dpt.const_xout_11
  SIGNAL dpt_const_xout_12 : BIT;	-- dpt.const_xout_12
  SIGNAL dpt_const_xout_13 : BIT;	-- dpt.const_xout_13
  SIGNAL dpt_const_xout_14 : BIT;	-- dpt.const_xout_14
  SIGNAL dpt_const_xout_15 : BIT;	-- dpt.const_xout_15
  SIGNAL dpt_const_xout_16 : BIT;	-- dpt.const_xout_16
  SIGNAL dpt_const_xout_17 : BIT;	-- dpt.const_xout_17
  SIGNAL dpt_const_xout_18 : BIT;	-- dpt.const_xout_18
  SIGNAL dpt_const_xout_19 : BIT;	-- dpt.const_xout_19
  SIGNAL dpt_const_xout_20 : BIT;	-- dpt.const_xout_20
  SIGNAL dpt_const_xout_21 : BIT;	-- dpt.const_xout_21
  SIGNAL dpt_const_xout_22 : BIT;	-- dpt.const_xout_22
  SIGNAL dpt_const_xout_23 : BIT;	-- dpt.const_xout_23
  SIGNAL dpt_const_xout_24 : BIT;	-- dpt.const_xout_24
  SIGNAL dpt_const_xout_25 : BIT;	-- dpt.const_xout_25
  SIGNAL dpt_const_xout_26 : BIT;	-- dpt.const_xout_26
  SIGNAL dpt_const_xout_27 : BIT;	-- dpt.const_xout_27
  SIGNAL dpt_const_xout_28 : BIT;	-- dpt.const_xout_28
  SIGNAL dpt_const_xout_29 : BIT;	-- dpt.const_xout_29
  SIGNAL dpt_const_xout_30 : BIT;	-- dpt.const_xout_30
  SIGNAL dpt_const_xout_31 : BIT;	-- dpt.const_xout_31
  SIGNAL dpt_data_outb_n_0 : BIT;	-- dpt.data_outb_n_0
  SIGNAL dpt_data_outb_n_1 : BIT;	-- dpt.data_outb_n_1
  SIGNAL dpt_data_outb_n_2 : BIT;	-- dpt.data_outb_n_2
  SIGNAL dpt_data_outb_n_3 : BIT;	-- dpt.data_outb_n_3
  SIGNAL dpt_data_outb_n_4 : BIT;	-- dpt.data_outb_n_4
  SIGNAL dpt_data_outb_n_5 : BIT;	-- dpt.data_outb_n_5
  SIGNAL dpt_data_outb_n_6 : BIT;	-- dpt.data_outb_n_6
  SIGNAL dpt_data_outb_n_7 : BIT;	-- dpt.data_outb_n_7
  SIGNAL dpt_data_outb_n_8 : BIT;	-- dpt.data_outb_n_8
  SIGNAL dpt_data_outb_n_9 : BIT;	-- dpt.data_outb_n_9
  SIGNAL dpt_data_outb_n_10 : BIT;	-- dpt.data_outb_n_10
  SIGNAL dpt_data_outb_n_11 : BIT;	-- dpt.data_outb_n_11
  SIGNAL dpt_data_outb_n_12 : BIT;	-- dpt.data_outb_n_12
  SIGNAL dpt_data_outb_n_13 : BIT;	-- dpt.data_outb_n_13
  SIGNAL dpt_data_outb_n_14 : BIT;	-- dpt.data_outb_n_14
  SIGNAL dpt_data_outb_n_15 : BIT;	-- dpt.data_outb_n_15
  SIGNAL dpt_data_outb_n_16 : BIT;	-- dpt.data_outb_n_16
  SIGNAL dpt_data_outb_n_17 : BIT;	-- dpt.data_outb_n_17
  SIGNAL dpt_data_outb_n_18 : BIT;	-- dpt.data_outb_n_18
  SIGNAL dpt_data_outb_n_19 : BIT;	-- dpt.data_outb_n_19
  SIGNAL dpt_data_outb_n_20 : BIT;	-- dpt.data_outb_n_20
  SIGNAL dpt_data_outb_n_21 : BIT;	-- dpt.data_outb_n_21
  SIGNAL dpt_data_outb_n_22 : BIT;	-- dpt.data_outb_n_22
  SIGNAL dpt_data_outb_n_23 : BIT;	-- dpt.data_outb_n_23
  SIGNAL dpt_data_outb_n_24 : BIT;	-- dpt.data_outb_n_24
  SIGNAL dpt_data_outb_n_25 : BIT;	-- dpt.data_outb_n_25
  SIGNAL dpt_data_outb_n_26 : BIT;	-- dpt.data_outb_n_26
  SIGNAL dpt_data_outb_n_27 : BIT;	-- dpt.data_outb_n_27
  SIGNAL dpt_data_outb_n_28 : BIT;	-- dpt.data_outb_n_28
  SIGNAL dpt_data_outb_n_29 : BIT;	-- dpt.data_outb_n_29
  SIGNAL dpt_data_outb_n_30 : BIT;	-- dpt.data_outb_n_30
  SIGNAL dpt_data_outb_n_31 : BIT;	-- dpt.data_outb_n_31
  SIGNAL dpt_data_outh_n_0 : BIT;	-- dpt.data_outh_n_0
  SIGNAL dpt_data_outh_n_1 : BIT;	-- dpt.data_outh_n_1
  SIGNAL dpt_data_outh_n_2 : BIT;	-- dpt.data_outh_n_2
  SIGNAL dpt_data_outh_n_3 : BIT;	-- dpt.data_outh_n_3
  SIGNAL dpt_data_outh_n_4 : BIT;	-- dpt.data_outh_n_4
  SIGNAL dpt_data_outh_n_5 : BIT;	-- dpt.data_outh_n_5
  SIGNAL dpt_data_outh_n_6 : BIT;	-- dpt.data_outh_n_6
  SIGNAL dpt_data_outh_n_7 : BIT;	-- dpt.data_outh_n_7
  SIGNAL dpt_data_outh_n_8 : BIT;	-- dpt.data_outh_n_8
  SIGNAL dpt_data_outh_n_9 : BIT;	-- dpt.data_outh_n_9
  SIGNAL dpt_data_outh_n_10 : BIT;	-- dpt.data_outh_n_10
  SIGNAL dpt_data_outh_n_11 : BIT;	-- dpt.data_outh_n_11
  SIGNAL dpt_data_outh_n_12 : BIT;	-- dpt.data_outh_n_12
  SIGNAL dpt_data_outh_n_13 : BIT;	-- dpt.data_outh_n_13
  SIGNAL dpt_data_outh_n_14 : BIT;	-- dpt.data_outh_n_14
  SIGNAL dpt_data_outh_n_15 : BIT;	-- dpt.data_outh_n_15
  SIGNAL dpt_data_outh_n_16 : BIT;	-- dpt.data_outh_n_16
  SIGNAL dpt_data_outh_n_17 : BIT;	-- dpt.data_outh_n_17
  SIGNAL dpt_data_outh_n_18 : BIT;	-- dpt.data_outh_n_18
  SIGNAL dpt_data_outh_n_19 : BIT;	-- dpt.data_outh_n_19
  SIGNAL dpt_data_outh_n_20 : BIT;	-- dpt.data_outh_n_20
  SIGNAL dpt_data_outh_n_21 : BIT;	-- dpt.data_outh_n_21
  SIGNAL dpt_data_outh_n_22 : BIT;	-- dpt.data_outh_n_22
  SIGNAL dpt_data_outh_n_23 : BIT;	-- dpt.data_outh_n_23
  SIGNAL dpt_data_outh_n_24 : BIT;	-- dpt.data_outh_n_24
  SIGNAL dpt_data_outh_n_25 : BIT;	-- dpt.data_outh_n_25
  SIGNAL dpt_data_outh_n_26 : BIT;	-- dpt.data_outh_n_26
  SIGNAL dpt_data_outh_n_27 : BIT;	-- dpt.data_outh_n_27
  SIGNAL dpt_data_outh_n_28 : BIT;	-- dpt.data_outh_n_28
  SIGNAL dpt_data_outh_n_29 : BIT;	-- dpt.data_outh_n_29
  SIGNAL dpt_data_outh_n_30 : BIT;	-- dpt.data_outh_n_30
  SIGNAL dpt_data_outh_n_31 : BIT;	-- dpt.data_outh_n_31
  SIGNAL dpt_dt_s_0 : BIT;	-- dpt.dt_s_0
  SIGNAL dpt_dt_s_1 : BIT;	-- dpt.dt_s_1
  SIGNAL dpt_dt_s_2 : BIT;	-- dpt.dt_s_2
  SIGNAL dpt_dt_s_3 : BIT;	-- dpt.dt_s_3
  SIGNAL dpt_dt_s_4 : BIT;	-- dpt.dt_s_4
  SIGNAL dpt_dt_s_5 : BIT;	-- dpt.dt_s_5
  SIGNAL dpt_dt_s_6 : BIT;	-- dpt.dt_s_6
  SIGNAL dpt_dt_s_7 : BIT;	-- dpt.dt_s_7
  SIGNAL dpt_dt_s_8 : BIT;	-- dpt.dt_s_8
  SIGNAL dpt_dt_s_9 : BIT;	-- dpt.dt_s_9
  SIGNAL dpt_dt_s_10 : BIT;	-- dpt.dt_s_10
  SIGNAL dpt_dt_s_11 : BIT;	-- dpt.dt_s_11
  SIGNAL dpt_dt_s_12 : BIT;	-- dpt.dt_s_12
  SIGNAL dpt_dt_s_13 : BIT;	-- dpt.dt_s_13
  SIGNAL dpt_dt_s_14 : BIT;	-- dpt.dt_s_14
  SIGNAL dpt_dt_s_15 : BIT;	-- dpt.dt_s_15
  SIGNAL dpt_dt_s_16 : BIT;	-- dpt.dt_s_16
  SIGNAL dpt_dt_s_17 : BIT;	-- dpt.dt_s_17
  SIGNAL dpt_dt_s_18 : BIT;	-- dpt.dt_s_18
  SIGNAL dpt_dt_s_19 : BIT;	-- dpt.dt_s_19
  SIGNAL dpt_dt_s_20 : BIT;	-- dpt.dt_s_20
  SIGNAL dpt_dt_s_21 : BIT;	-- dpt.dt_s_21
  SIGNAL dpt_dt_s_22 : BIT;	-- dpt.dt_s_22
  SIGNAL dpt_dt_s_23 : BIT;	-- dpt.dt_s_23
  SIGNAL dpt_dt_s_24 : BIT;	-- dpt.dt_s_24
  SIGNAL dpt_dt_s_25 : BIT;	-- dpt.dt_s_25
  SIGNAL dpt_dt_s_26 : BIT;	-- dpt.dt_s_26
  SIGNAL dpt_dt_s_27 : BIT;	-- dpt.dt_s_27
  SIGNAL dpt_dt_s_28 : BIT;	-- dpt.dt_s_28
  SIGNAL dpt_dt_s_29 : BIT;	-- dpt.dt_s_29
  SIGNAL dpt_dt_s_30 : BIT;	-- dpt.dt_s_30
  SIGNAL dpt_epc_s_0 : BIT;	-- dpt.epc_s_0
  SIGNAL dpt_epc_s_1 : BIT;	-- dpt.epc_s_1
  SIGNAL dpt_epc_s_2 : BIT;	-- dpt.epc_s_2
  SIGNAL dpt_epc_s_3 : BIT;	-- dpt.epc_s_3
  SIGNAL dpt_epc_s_4 : BIT;	-- dpt.epc_s_4
  SIGNAL dpt_epc_s_5 : BIT;	-- dpt.epc_s_5
  SIGNAL dpt_epc_s_6 : BIT;	-- dpt.epc_s_6
  SIGNAL dpt_epc_s_7 : BIT;	-- dpt.epc_s_7
  SIGNAL dpt_epc_s_8 : BIT;	-- dpt.epc_s_8
  SIGNAL dpt_epc_s_9 : BIT;	-- dpt.epc_s_9
  SIGNAL dpt_epc_s_10 : BIT;	-- dpt.epc_s_10
  SIGNAL dpt_epc_s_11 : BIT;	-- dpt.epc_s_11
  SIGNAL dpt_epc_s_12 : BIT;	-- dpt.epc_s_12
  SIGNAL dpt_epc_s_13 : BIT;	-- dpt.epc_s_13
  SIGNAL dpt_epc_s_14 : BIT;	-- dpt.epc_s_14
  SIGNAL dpt_epc_s_15 : BIT;	-- dpt.epc_s_15
  SIGNAL dpt_epc_s_16 : BIT;	-- dpt.epc_s_16
  SIGNAL dpt_epc_s_17 : BIT;	-- dpt.epc_s_17
  SIGNAL dpt_epc_s_18 : BIT;	-- dpt.epc_s_18
  SIGNAL dpt_epc_s_19 : BIT;	-- dpt.epc_s_19
  SIGNAL dpt_epc_s_20 : BIT;	-- dpt.epc_s_20
  SIGNAL dpt_epc_s_21 : BIT;	-- dpt.epc_s_21
  SIGNAL dpt_epc_s_22 : BIT;	-- dpt.epc_s_22
  SIGNAL dpt_epc_s_23 : BIT;	-- dpt.epc_s_23
  SIGNAL dpt_epc_s_24 : BIT;	-- dpt.epc_s_24
  SIGNAL dpt_epc_s_25 : BIT;	-- dpt.epc_s_25
  SIGNAL dpt_epc_s_26 : BIT;	-- dpt.epc_s_26
  SIGNAL dpt_epc_s_27 : BIT;	-- dpt.epc_s_27
  SIGNAL dpt_epc_s_28 : BIT;	-- dpt.epc_s_28
  SIGNAL dpt_epc_s_29 : BIT;	-- dpt.epc_s_29
  SIGNAL dpt_epc_s_30 : BIT;	-- dpt.epc_s_30
  SIGNAL dpt_epc_s_31 : BIT;	-- dpt.epc_s_31
  SIGNAL dpt_hi_s_0 : BIT;	-- dpt.hi_s_0
  SIGNAL dpt_hi_s_1 : BIT;	-- dpt.hi_s_1
  SIGNAL dpt_hi_s_2 : BIT;	-- dpt.hi_s_2
  SIGNAL dpt_hi_s_3 : BIT;	-- dpt.hi_s_3
  SIGNAL dpt_hi_s_4 : BIT;	-- dpt.hi_s_4
  SIGNAL dpt_hi_s_5 : BIT;	-- dpt.hi_s_5
  SIGNAL dpt_hi_s_6 : BIT;	-- dpt.hi_s_6
  SIGNAL dpt_hi_s_7 : BIT;	-- dpt.hi_s_7
  SIGNAL dpt_hi_s_8 : BIT;	-- dpt.hi_s_8
  SIGNAL dpt_hi_s_9 : BIT;	-- dpt.hi_s_9
  SIGNAL dpt_hi_s_10 : BIT;	-- dpt.hi_s_10
  SIGNAL dpt_hi_s_11 : BIT;	-- dpt.hi_s_11
  SIGNAL dpt_hi_s_12 : BIT;	-- dpt.hi_s_12
  SIGNAL dpt_hi_s_13 : BIT;	-- dpt.hi_s_13
  SIGNAL dpt_hi_s_14 : BIT;	-- dpt.hi_s_14
  SIGNAL dpt_hi_s_15 : BIT;	-- dpt.hi_s_15
  SIGNAL dpt_hi_s_16 : BIT;	-- dpt.hi_s_16
  SIGNAL dpt_hi_s_17 : BIT;	-- dpt.hi_s_17
  SIGNAL dpt_hi_s_18 : BIT;	-- dpt.hi_s_18
  SIGNAL dpt_hi_s_19 : BIT;	-- dpt.hi_s_19
  SIGNAL dpt_hi_s_20 : BIT;	-- dpt.hi_s_20
  SIGNAL dpt_hi_s_21 : BIT;	-- dpt.hi_s_21
  SIGNAL dpt_hi_s_22 : BIT;	-- dpt.hi_s_22
  SIGNAL dpt_hi_s_23 : BIT;	-- dpt.hi_s_23
  SIGNAL dpt_hi_s_24 : BIT;	-- dpt.hi_s_24
  SIGNAL dpt_hi_s_25 : BIT;	-- dpt.hi_s_25
  SIGNAL dpt_hi_s_26 : BIT;	-- dpt.hi_s_26
  SIGNAL dpt_hi_s_27 : BIT;	-- dpt.hi_s_27
  SIGNAL dpt_hi_s_28 : BIT;	-- dpt.hi_s_28
  SIGNAL dpt_hi_s_29 : BIT;	-- dpt.hi_s_29
  SIGNAL dpt_hi_s_30 : BIT;	-- dpt.hi_s_30
  SIGNAL dpt_hi_s_31 : BIT;	-- dpt.hi_s_31
  SIGNAL dpt_ir_ns_0 : BIT;	-- dpt.ir_ns_0
  SIGNAL dpt_ir_ns_1 : BIT;	-- dpt.ir_ns_1
  SIGNAL dpt_ir_ns_2 : BIT;	-- dpt.ir_ns_2
  SIGNAL dpt_ir_ns_3 : BIT;	-- dpt.ir_ns_3
  SIGNAL dpt_ir_ns_4 : BIT;	-- dpt.ir_ns_4
  SIGNAL dpt_ir_ns_5 : BIT;	-- dpt.ir_ns_5
  SIGNAL dpt_ir_ns_6 : BIT;	-- dpt.ir_ns_6
  SIGNAL dpt_ir_ns_7 : BIT;	-- dpt.ir_ns_7
  SIGNAL dpt_ir_ns_8 : BIT;	-- dpt.ir_ns_8
  SIGNAL dpt_ir_ns_9 : BIT;	-- dpt.ir_ns_9
  SIGNAL dpt_ir_ns_10 : BIT;	-- dpt.ir_ns_10
  SIGNAL dpt_ir_ns_11 : BIT;	-- dpt.ir_ns_11
  SIGNAL dpt_ir_ns_12 : BIT;	-- dpt.ir_ns_12
  SIGNAL dpt_ir_ns_13 : BIT;	-- dpt.ir_ns_13
  SIGNAL dpt_ir_ns_14 : BIT;	-- dpt.ir_ns_14
  SIGNAL dpt_ir_ns_15 : BIT;	-- dpt.ir_ns_15
  SIGNAL dpt_ir_ns_16 : BIT;	-- dpt.ir_ns_16
  SIGNAL dpt_ir_ns_17 : BIT;	-- dpt.ir_ns_17
  SIGNAL dpt_ir_ns_18 : BIT;	-- dpt.ir_ns_18
  SIGNAL dpt_ir_ns_19 : BIT;	-- dpt.ir_ns_19
  SIGNAL dpt_ir_ns_20 : BIT;	-- dpt.ir_ns_20
  SIGNAL dpt_ir_ns_21 : BIT;	-- dpt.ir_ns_21
  SIGNAL dpt_ir_ns_22 : BIT;	-- dpt.ir_ns_22
  SIGNAL dpt_ir_ns_23 : BIT;	-- dpt.ir_ns_23
  SIGNAL dpt_ir_ns_24 : BIT;	-- dpt.ir_ns_24
  SIGNAL dpt_ir_ns_25 : BIT;	-- dpt.ir_ns_25
  SIGNAL dpt_ir_ns_26 : BIT;	-- dpt.ir_ns_26
  SIGNAL dpt_ir_ns_27 : BIT;	-- dpt.ir_ns_27
  SIGNAL dpt_ir_ns_28 : BIT;	-- dpt.ir_ns_28
  SIGNAL dpt_ir_ns_29 : BIT;	-- dpt.ir_ns_29
  SIGNAL dpt_ir_ns_30 : BIT;	-- dpt.ir_ns_30
  SIGNAL dpt_ir_ns_31 : BIT;	-- dpt.ir_ns_31
  SIGNAL dpt_ir_s_6 : BIT;	-- dpt.ir_s_6
  SIGNAL dpt_ir_s_7 : BIT;	-- dpt.ir_s_7
  SIGNAL dpt_ir_s_8 : BIT;	-- dpt.ir_s_8
  SIGNAL dpt_ir_s_9 : BIT;	-- dpt.ir_s_9
  SIGNAL dpt_ir_s_10 : BIT;	-- dpt.ir_s_10
  SIGNAL dpt_ir_s_14 : BIT;	-- dpt.ir_s_14
  SIGNAL dpt_ir_s_15 : BIT;	-- dpt.ir_s_15
  SIGNAL dpt_ir_s_17 : BIT;	-- dpt.ir_s_17
  SIGNAL dpt_ir_s_18 : BIT;	-- dpt.ir_s_18
  SIGNAL dpt_ir_s_19 : BIT;	-- dpt.ir_s_19
  SIGNAL dpt_ir_s_21 : BIT;	-- dpt.ir_s_21
  SIGNAL dpt_ir_s_22 : BIT;	-- dpt.ir_s_22
  SIGNAL dpt_ir_s_24 : BIT;	-- dpt.ir_s_24
  SIGNAL dpt_lo_s_0 : BIT;	-- dpt.lo_s_0
  SIGNAL dpt_lo_s_1 : BIT;	-- dpt.lo_s_1
  SIGNAL dpt_lo_s_2 : BIT;	-- dpt.lo_s_2
  SIGNAL dpt_lo_s_3 : BIT;	-- dpt.lo_s_3
  SIGNAL dpt_lo_s_4 : BIT;	-- dpt.lo_s_4
  SIGNAL dpt_lo_s_5 : BIT;	-- dpt.lo_s_5
  SIGNAL dpt_lo_s_6 : BIT;	-- dpt.lo_s_6
  SIGNAL dpt_lo_s_7 : BIT;	-- dpt.lo_s_7
  SIGNAL dpt_lo_s_8 : BIT;	-- dpt.lo_s_8
  SIGNAL dpt_lo_s_9 : BIT;	-- dpt.lo_s_9
  SIGNAL dpt_lo_s_10 : BIT;	-- dpt.lo_s_10
  SIGNAL dpt_lo_s_11 : BIT;	-- dpt.lo_s_11
  SIGNAL dpt_lo_s_12 : BIT;	-- dpt.lo_s_12
  SIGNAL dpt_lo_s_13 : BIT;	-- dpt.lo_s_13
  SIGNAL dpt_lo_s_14 : BIT;	-- dpt.lo_s_14
  SIGNAL dpt_lo_s_15 : BIT;	-- dpt.lo_s_15
  SIGNAL dpt_lo_s_16 : BIT;	-- dpt.lo_s_16
  SIGNAL dpt_lo_s_17 : BIT;	-- dpt.lo_s_17
  SIGNAL dpt_lo_s_18 : BIT;	-- dpt.lo_s_18
  SIGNAL dpt_lo_s_19 : BIT;	-- dpt.lo_s_19
  SIGNAL dpt_lo_s_20 : BIT;	-- dpt.lo_s_20
  SIGNAL dpt_lo_s_21 : BIT;	-- dpt.lo_s_21
  SIGNAL dpt_lo_s_22 : BIT;	-- dpt.lo_s_22
  SIGNAL dpt_lo_s_23 : BIT;	-- dpt.lo_s_23
  SIGNAL dpt_lo_s_24 : BIT;	-- dpt.lo_s_24
  SIGNAL dpt_lo_s_25 : BIT;	-- dpt.lo_s_25
  SIGNAL dpt_lo_s_26 : BIT;	-- dpt.lo_s_26
  SIGNAL dpt_lo_s_27 : BIT;	-- dpt.lo_s_27
  SIGNAL dpt_lo_s_28 : BIT;	-- dpt.lo_s_28
  SIGNAL dpt_lo_s_29 : BIT;	-- dpt.lo_s_29
  SIGNAL dpt_lo_s_30 : BIT;	-- dpt.lo_s_30
  SIGNAL dpt_lo_s_31 : BIT;	-- dpt.lo_s_31
  SIGNAL dpt_one : BIT;	-- dpt.one
  SIGNAL dpt_opx_its1_0 : BIT;	-- dpt.opx_its1_0
  SIGNAL dpt_opx_its1_1 : BIT;	-- dpt.opx_its1_1
  SIGNAL dpt_opx_its1_2 : BIT;	-- dpt.opx_its1_2
  SIGNAL dpt_opx_its1_3 : BIT;	-- dpt.opx_its1_3
  SIGNAL dpt_opx_its1_4 : BIT;	-- dpt.opx_its1_4
  SIGNAL dpt_opx_its1_5 : BIT;	-- dpt.opx_its1_5
  SIGNAL dpt_opx_its1_6 : BIT;	-- dpt.opx_its1_6
  SIGNAL dpt_opx_its1_7 : BIT;	-- dpt.opx_its1_7
  SIGNAL dpt_opx_its1_8 : BIT;	-- dpt.opx_its1_8
  SIGNAL dpt_opx_its1_9 : BIT;	-- dpt.opx_its1_9
  SIGNAL dpt_opx_its1_10 : BIT;	-- dpt.opx_its1_10
  SIGNAL dpt_opx_its1_11 : BIT;	-- dpt.opx_its1_11
  SIGNAL dpt_opx_its1_12 : BIT;	-- dpt.opx_its1_12
  SIGNAL dpt_opx_its1_13 : BIT;	-- dpt.opx_its1_13
  SIGNAL dpt_opx_its1_14 : BIT;	-- dpt.opx_its1_14
  SIGNAL dpt_opx_its1_15 : BIT;	-- dpt.opx_its1_15
  SIGNAL dpt_opx_its1_16 : BIT;	-- dpt.opx_its1_16
  SIGNAL dpt_opx_its1_17 : BIT;	-- dpt.opx_its1_17
  SIGNAL dpt_opx_its1_18 : BIT;	-- dpt.opx_its1_18
  SIGNAL dpt_opx_its1_19 : BIT;	-- dpt.opx_its1_19
  SIGNAL dpt_opx_its1_20 : BIT;	-- dpt.opx_its1_20
  SIGNAL dpt_opx_its1_21 : BIT;	-- dpt.opx_its1_21
  SIGNAL dpt_opx_its1_22 : BIT;	-- dpt.opx_its1_22
  SIGNAL dpt_opx_its1_23 : BIT;	-- dpt.opx_its1_23
  SIGNAL dpt_opx_its1_24 : BIT;	-- dpt.opx_its1_24
  SIGNAL dpt_opx_its1_25 : BIT;	-- dpt.opx_its1_25
  SIGNAL dpt_opx_its1_26 : BIT;	-- dpt.opx_its1_26
  SIGNAL dpt_opx_its1_27 : BIT;	-- dpt.opx_its1_27
  SIGNAL dpt_opx_its1_28 : BIT;	-- dpt.opx_its1_28
  SIGNAL dpt_opx_its1_29 : BIT;	-- dpt.opx_its1_29
  SIGNAL dpt_opx_its1_30 : BIT;	-- dpt.opx_its1_30
  SIGNAL dpt_opx_its1_31 : BIT;	-- dpt.opx_its1_31
  SIGNAL dpt_opx_its2_0 : BIT;	-- dpt.opx_its2_0
  SIGNAL dpt_opx_its2_1 : BIT;	-- dpt.opx_its2_1
  SIGNAL dpt_opx_its2_2 : BIT;	-- dpt.opx_its2_2
  SIGNAL dpt_opx_its2_3 : BIT;	-- dpt.opx_its2_3
  SIGNAL dpt_opx_its2_4 : BIT;	-- dpt.opx_its2_4
  SIGNAL dpt_opx_its2_5 : BIT;	-- dpt.opx_its2_5
  SIGNAL dpt_opx_its2_6 : BIT;	-- dpt.opx_its2_6
  SIGNAL dpt_opx_its2_7 : BIT;	-- dpt.opx_its2_7
  SIGNAL dpt_opx_its2_8 : BIT;	-- dpt.opx_its2_8
  SIGNAL dpt_opx_its2_9 : BIT;	-- dpt.opx_its2_9
  SIGNAL dpt_opx_its2_10 : BIT;	-- dpt.opx_its2_10
  SIGNAL dpt_opx_its2_11 : BIT;	-- dpt.opx_its2_11
  SIGNAL dpt_opx_its2_12 : BIT;	-- dpt.opx_its2_12
  SIGNAL dpt_opx_its2_13 : BIT;	-- dpt.opx_its2_13
  SIGNAL dpt_opx_its2_14 : BIT;	-- dpt.opx_its2_14
  SIGNAL dpt_opx_its2_15 : BIT;	-- dpt.opx_its2_15
  SIGNAL dpt_opx_its2_16 : BIT;	-- dpt.opx_its2_16
  SIGNAL dpt_opx_its2_17 : BIT;	-- dpt.opx_its2_17
  SIGNAL dpt_opx_its2_18 : BIT;	-- dpt.opx_its2_18
  SIGNAL dpt_opx_its2_19 : BIT;	-- dpt.opx_its2_19
  SIGNAL dpt_opx_its2_20 : BIT;	-- dpt.opx_its2_20
  SIGNAL dpt_opx_its2_21 : BIT;	-- dpt.opx_its2_21
  SIGNAL dpt_opx_its2_22 : BIT;	-- dpt.opx_its2_22
  SIGNAL dpt_opx_its2_23 : BIT;	-- dpt.opx_its2_23
  SIGNAL dpt_opx_its2_24 : BIT;	-- dpt.opx_its2_24
  SIGNAL dpt_opx_its2_25 : BIT;	-- dpt.opx_its2_25
  SIGNAL dpt_opx_its2_26 : BIT;	-- dpt.opx_its2_26
  SIGNAL dpt_opx_its2_27 : BIT;	-- dpt.opx_its2_27
  SIGNAL dpt_opx_its2_28 : BIT;	-- dpt.opx_its2_28
  SIGNAL dpt_opx_its2_29 : BIT;	-- dpt.opx_its2_29
  SIGNAL dpt_opx_its2_30 : BIT;	-- dpt.opx_its2_30
  SIGNAL dpt_opx_its2_31 : BIT;	-- dpt.opx_its2_31
  SIGNAL dpt_opx_its3_0 : BIT;	-- dpt.opx_its3_0
  SIGNAL dpt_opx_its3_1 : BIT;	-- dpt.opx_its3_1
  SIGNAL dpt_opx_its3_2 : BIT;	-- dpt.opx_its3_2
  SIGNAL dpt_opx_its3_3 : BIT;	-- dpt.opx_its3_3
  SIGNAL dpt_opx_its3_4 : BIT;	-- dpt.opx_its3_4
  SIGNAL dpt_opx_its3_5 : BIT;	-- dpt.opx_its3_5
  SIGNAL dpt_opx_its3_6 : BIT;	-- dpt.opx_its3_6
  SIGNAL dpt_opx_its3_7 : BIT;	-- dpt.opx_its3_7
  SIGNAL dpt_opx_its3_8 : BIT;	-- dpt.opx_its3_8
  SIGNAL dpt_opx_its3_9 : BIT;	-- dpt.opx_its3_9
  SIGNAL dpt_opx_its3_10 : BIT;	-- dpt.opx_its3_10
  SIGNAL dpt_opx_its3_11 : BIT;	-- dpt.opx_its3_11
  SIGNAL dpt_opx_its3_12 : BIT;	-- dpt.opx_its3_12
  SIGNAL dpt_opx_its3_13 : BIT;	-- dpt.opx_its3_13
  SIGNAL dpt_opx_its3_14 : BIT;	-- dpt.opx_its3_14
  SIGNAL dpt_opx_its3_15 : BIT;	-- dpt.opx_its3_15
  SIGNAL dpt_opx_its3_16 : BIT;	-- dpt.opx_its3_16
  SIGNAL dpt_opx_its3_17 : BIT;	-- dpt.opx_its3_17
  SIGNAL dpt_opx_its3_18 : BIT;	-- dpt.opx_its3_18
  SIGNAL dpt_opx_its3_19 : BIT;	-- dpt.opx_its3_19
  SIGNAL dpt_opx_its3_20 : BIT;	-- dpt.opx_its3_20
  SIGNAL dpt_opx_its3_21 : BIT;	-- dpt.opx_its3_21
  SIGNAL dpt_opx_its3_22 : BIT;	-- dpt.opx_its3_22
  SIGNAL dpt_opx_its3_23 : BIT;	-- dpt.opx_its3_23
  SIGNAL dpt_opx_its3_24 : BIT;	-- dpt.opx_its3_24
  SIGNAL dpt_opx_its3_25 : BIT;	-- dpt.opx_its3_25
  SIGNAL dpt_opx_its3_26 : BIT;	-- dpt.opx_its3_26
  SIGNAL dpt_opx_its3_27 : BIT;	-- dpt.opx_its3_27
  SIGNAL dpt_opx_its3_28 : BIT;	-- dpt.opx_its3_28
  SIGNAL dpt_opx_its3_29 : BIT;	-- dpt.opx_its3_29
  SIGNAL dpt_opx_its3_30 : BIT;	-- dpt.opx_its3_30
  SIGNAL dpt_opx_its3_31 : BIT;	-- dpt.opx_its3_31
  SIGNAL dpt_opx_its4_0 : BIT;	-- dpt.opx_its4_0
  SIGNAL dpt_opx_its4_1 : BIT;	-- dpt.opx_its4_1
  SIGNAL dpt_opx_its4_2 : BIT;	-- dpt.opx_its4_2
  SIGNAL dpt_opx_its4_3 : BIT;	-- dpt.opx_its4_3
  SIGNAL dpt_opx_its4_4 : BIT;	-- dpt.opx_its4_4
  SIGNAL dpt_opx_its4_5 : BIT;	-- dpt.opx_its4_5
  SIGNAL dpt_opx_its4_6 : BIT;	-- dpt.opx_its4_6
  SIGNAL dpt_opx_its4_7 : BIT;	-- dpt.opx_its4_7
  SIGNAL dpt_opx_its4_8 : BIT;	-- dpt.opx_its4_8
  SIGNAL dpt_opx_its4_9 : BIT;	-- dpt.opx_its4_9
  SIGNAL dpt_opx_its4_10 : BIT;	-- dpt.opx_its4_10
  SIGNAL dpt_opx_its4_11 : BIT;	-- dpt.opx_its4_11
  SIGNAL dpt_opx_its4_12 : BIT;	-- dpt.opx_its4_12
  SIGNAL dpt_opx_its4_13 : BIT;	-- dpt.opx_its4_13
  SIGNAL dpt_opx_its4_14 : BIT;	-- dpt.opx_its4_14
  SIGNAL dpt_opx_its4_15 : BIT;	-- dpt.opx_its4_15
  SIGNAL dpt_opx_its4_16 : BIT;	-- dpt.opx_its4_16
  SIGNAL dpt_opx_its4_17 : BIT;	-- dpt.opx_its4_17
  SIGNAL dpt_opx_its4_18 : BIT;	-- dpt.opx_its4_18
  SIGNAL dpt_opx_its4_19 : BIT;	-- dpt.opx_its4_19
  SIGNAL dpt_opx_its4_20 : BIT;	-- dpt.opx_its4_20
  SIGNAL dpt_opx_its4_21 : BIT;	-- dpt.opx_its4_21
  SIGNAL dpt_opx_its4_22 : BIT;	-- dpt.opx_its4_22
  SIGNAL dpt_opx_its4_23 : BIT;	-- dpt.opx_its4_23
  SIGNAL dpt_opx_its4_24 : BIT;	-- dpt.opx_its4_24
  SIGNAL dpt_opx_its4_25 : BIT;	-- dpt.opx_its4_25
  SIGNAL dpt_opx_its4_26 : BIT;	-- dpt.opx_its4_26
  SIGNAL dpt_opx_its4_27 : BIT;	-- dpt.opx_its4_27
  SIGNAL dpt_opx_its4_28 : BIT;	-- dpt.opx_its4_28
  SIGNAL dpt_opx_its4_29 : BIT;	-- dpt.opx_its4_29
  SIGNAL dpt_opx_its4_30 : BIT;	-- dpt.opx_its4_30
  SIGNAL dpt_opx_its4_31 : BIT;	-- dpt.opx_its4_31
  SIGNAL dpt_opx_its6_0 : BIT;	-- dpt.opx_its6_0
  SIGNAL dpt_opx_its6_1 : BIT;	-- dpt.opx_its6_1
  SIGNAL dpt_opx_its6_2 : BIT;	-- dpt.opx_its6_2
  SIGNAL dpt_opx_its6_3 : BIT;	-- dpt.opx_its6_3
  SIGNAL dpt_opx_its6_4 : BIT;	-- dpt.opx_its6_4
  SIGNAL dpt_opx_its6_5 : BIT;	-- dpt.opx_its6_5
  SIGNAL dpt_opx_its6_6 : BIT;	-- dpt.opx_its6_6
  SIGNAL dpt_opx_its6_7 : BIT;	-- dpt.opx_its6_7
  SIGNAL dpt_opx_its6_8 : BIT;	-- dpt.opx_its6_8
  SIGNAL dpt_opx_its6_9 : BIT;	-- dpt.opx_its6_9
  SIGNAL dpt_opx_its6_10 : BIT;	-- dpt.opx_its6_10
  SIGNAL dpt_opx_its6_11 : BIT;	-- dpt.opx_its6_11
  SIGNAL dpt_opx_its6_12 : BIT;	-- dpt.opx_its6_12
  SIGNAL dpt_opx_its6_13 : BIT;	-- dpt.opx_its6_13
  SIGNAL dpt_opx_its6_14 : BIT;	-- dpt.opx_its6_14
  SIGNAL dpt_opx_its6_15 : BIT;	-- dpt.opx_its6_15
  SIGNAL dpt_opx_its6_16 : BIT;	-- dpt.opx_its6_16
  SIGNAL dpt_opx_its6_17 : BIT;	-- dpt.opx_its6_17
  SIGNAL dpt_opx_its6_18 : BIT;	-- dpt.opx_its6_18
  SIGNAL dpt_opx_its6_19 : BIT;	-- dpt.opx_its6_19
  SIGNAL dpt_opx_its6_20 : BIT;	-- dpt.opx_its6_20
  SIGNAL dpt_opx_its6_21 : BIT;	-- dpt.opx_its6_21
  SIGNAL dpt_opx_its6_22 : BIT;	-- dpt.opx_its6_22
  SIGNAL dpt_opx_its6_23 : BIT;	-- dpt.opx_its6_23
  SIGNAL dpt_opx_its6_24 : BIT;	-- dpt.opx_its6_24
  SIGNAL dpt_opx_its6_25 : BIT;	-- dpt.opx_its6_25
  SIGNAL dpt_opx_its6_26 : BIT;	-- dpt.opx_its6_26
  SIGNAL dpt_opx_its6_27 : BIT;	-- dpt.opx_its6_27
  SIGNAL dpt_opx_its6_28 : BIT;	-- dpt.opx_its6_28
  SIGNAL dpt_opx_its6_29 : BIT;	-- dpt.opx_its6_29
  SIGNAL dpt_opx_its6_30 : BIT;	-- dpt.opx_its6_30
  SIGNAL dpt_opx_its6_31 : BIT;	-- dpt.opx_its6_31
  SIGNAL dpt_opx_out_0 : BIT;	-- dpt.opx_out_0
  SIGNAL dpt_opx_out_1 : BIT;	-- dpt.opx_out_1
  SIGNAL dpt_opx_out_2 : BIT;	-- dpt.opx_out_2
  SIGNAL dpt_opx_out_3 : BIT;	-- dpt.opx_out_3
  SIGNAL dpt_opx_out_4 : BIT;	-- dpt.opx_out_4
  SIGNAL dpt_opx_out_5 : BIT;	-- dpt.opx_out_5
  SIGNAL dpt_opx_out_6 : BIT;	-- dpt.opx_out_6
  SIGNAL dpt_opx_out_7 : BIT;	-- dpt.opx_out_7
  SIGNAL dpt_opx_out_8 : BIT;	-- dpt.opx_out_8
  SIGNAL dpt_opx_out_9 : BIT;	-- dpt.opx_out_9
  SIGNAL dpt_opx_out_10 : BIT;	-- dpt.opx_out_10
  SIGNAL dpt_opx_out_11 : BIT;	-- dpt.opx_out_11
  SIGNAL dpt_opx_out_12 : BIT;	-- dpt.opx_out_12
  SIGNAL dpt_opx_out_13 : BIT;	-- dpt.opx_out_13
  SIGNAL dpt_opx_out_14 : BIT;	-- dpt.opx_out_14
  SIGNAL dpt_opx_out_15 : BIT;	-- dpt.opx_out_15
  SIGNAL dpt_opx_out_16 : BIT;	-- dpt.opx_out_16
  SIGNAL dpt_opx_out_17 : BIT;	-- dpt.opx_out_17
  SIGNAL dpt_opx_out_18 : BIT;	-- dpt.opx_out_18
  SIGNAL dpt_opx_out_19 : BIT;	-- dpt.opx_out_19
  SIGNAL dpt_opx_out_20 : BIT;	-- dpt.opx_out_20
  SIGNAL dpt_opx_out_21 : BIT;	-- dpt.opx_out_21
  SIGNAL dpt_opx_out_22 : BIT;	-- dpt.opx_out_22
  SIGNAL dpt_opx_out_23 : BIT;	-- dpt.opx_out_23
  SIGNAL dpt_opx_out_24 : BIT;	-- dpt.opx_out_24
  SIGNAL dpt_opx_out_25 : BIT;	-- dpt.opx_out_25
  SIGNAL dpt_opx_out_26 : BIT;	-- dpt.opx_out_26
  SIGNAL dpt_opx_out_27 : BIT;	-- dpt.opx_out_27
  SIGNAL dpt_opx_out_28 : BIT;	-- dpt.opx_out_28
  SIGNAL dpt_opx_out_29 : BIT;	-- dpt.opx_out_29
  SIGNAL dpt_opx_out_30 : BIT;	-- dpt.opx_out_30
  SIGNAL dpt_opy_its1_0 : BIT;	-- dpt.opy_its1_0
  SIGNAL dpt_opy_its1_1 : BIT;	-- dpt.opy_its1_1
  SIGNAL dpt_opy_its1_2 : BIT;	-- dpt.opy_its1_2
  SIGNAL dpt_opy_its1_3 : BIT;	-- dpt.opy_its1_3
  SIGNAL dpt_opy_its1_4 : BIT;	-- dpt.opy_its1_4
  SIGNAL dpt_opy_its1_5 : BIT;	-- dpt.opy_its1_5
  SIGNAL dpt_opy_its1_6 : BIT;	-- dpt.opy_its1_6
  SIGNAL dpt_opy_its1_7 : BIT;	-- dpt.opy_its1_7
  SIGNAL dpt_opy_its1_8 : BIT;	-- dpt.opy_its1_8
  SIGNAL dpt_opy_its1_9 : BIT;	-- dpt.opy_its1_9
  SIGNAL dpt_opy_its1_10 : BIT;	-- dpt.opy_its1_10
  SIGNAL dpt_opy_its1_11 : BIT;	-- dpt.opy_its1_11
  SIGNAL dpt_opy_its1_12 : BIT;	-- dpt.opy_its1_12
  SIGNAL dpt_opy_its1_13 : BIT;	-- dpt.opy_its1_13
  SIGNAL dpt_opy_its1_14 : BIT;	-- dpt.opy_its1_14
  SIGNAL dpt_opy_its1_15 : BIT;	-- dpt.opy_its1_15
  SIGNAL dpt_opy_its1_16 : BIT;	-- dpt.opy_its1_16
  SIGNAL dpt_opy_its1_17 : BIT;	-- dpt.opy_its1_17
  SIGNAL dpt_opy_its1_18 : BIT;	-- dpt.opy_its1_18
  SIGNAL dpt_opy_its1_19 : BIT;	-- dpt.opy_its1_19
  SIGNAL dpt_opy_its1_20 : BIT;	-- dpt.opy_its1_20
  SIGNAL dpt_opy_its1_21 : BIT;	-- dpt.opy_its1_21
  SIGNAL dpt_opy_its1_22 : BIT;	-- dpt.opy_its1_22
  SIGNAL dpt_opy_its1_23 : BIT;	-- dpt.opy_its1_23
  SIGNAL dpt_opy_its1_24 : BIT;	-- dpt.opy_its1_24
  SIGNAL dpt_opy_its1_25 : BIT;	-- dpt.opy_its1_25
  SIGNAL dpt_opy_its1_26 : BIT;	-- dpt.opy_its1_26
  SIGNAL dpt_opy_its1_27 : BIT;	-- dpt.opy_its1_27
  SIGNAL dpt_opy_its1_28 : BIT;	-- dpt.opy_its1_28
  SIGNAL dpt_opy_its1_29 : BIT;	-- dpt.opy_its1_29
  SIGNAL dpt_opy_its1_30 : BIT;	-- dpt.opy_its1_30
  SIGNAL dpt_opy_its1_31 : BIT;	-- dpt.opy_its1_31
  SIGNAL dpt_opy_its2_0 : BIT;	-- dpt.opy_its2_0
  SIGNAL dpt_opy_its2_1 : BIT;	-- dpt.opy_its2_1
  SIGNAL dpt_opy_its2_2 : BIT;	-- dpt.opy_its2_2
  SIGNAL dpt_opy_its2_3 : BIT;	-- dpt.opy_its2_3
  SIGNAL dpt_opy_its2_4 : BIT;	-- dpt.opy_its2_4
  SIGNAL dpt_opy_its2_5 : BIT;	-- dpt.opy_its2_5
  SIGNAL dpt_opy_its2_6 : BIT;	-- dpt.opy_its2_6
  SIGNAL dpt_opy_its2_7 : BIT;	-- dpt.opy_its2_7
  SIGNAL dpt_opy_its2_8 : BIT;	-- dpt.opy_its2_8
  SIGNAL dpt_opy_its2_9 : BIT;	-- dpt.opy_its2_9
  SIGNAL dpt_opy_its2_10 : BIT;	-- dpt.opy_its2_10
  SIGNAL dpt_opy_its2_11 : BIT;	-- dpt.opy_its2_11
  SIGNAL dpt_opy_its2_12 : BIT;	-- dpt.opy_its2_12
  SIGNAL dpt_opy_its2_13 : BIT;	-- dpt.opy_its2_13
  SIGNAL dpt_opy_its2_14 : BIT;	-- dpt.opy_its2_14
  SIGNAL dpt_opy_its2_15 : BIT;	-- dpt.opy_its2_15
  SIGNAL dpt_opy_its2_16 : BIT;	-- dpt.opy_its2_16
  SIGNAL dpt_opy_its2_17 : BIT;	-- dpt.opy_its2_17
  SIGNAL dpt_opy_its2_18 : BIT;	-- dpt.opy_its2_18
  SIGNAL dpt_opy_its2_19 : BIT;	-- dpt.opy_its2_19
  SIGNAL dpt_opy_its2_20 : BIT;	-- dpt.opy_its2_20
  SIGNAL dpt_opy_its2_21 : BIT;	-- dpt.opy_its2_21
  SIGNAL dpt_opy_its2_22 : BIT;	-- dpt.opy_its2_22
  SIGNAL dpt_opy_its2_23 : BIT;	-- dpt.opy_its2_23
  SIGNAL dpt_opy_its2_24 : BIT;	-- dpt.opy_its2_24
  SIGNAL dpt_opy_its2_25 : BIT;	-- dpt.opy_its2_25
  SIGNAL dpt_opy_its2_26 : BIT;	-- dpt.opy_its2_26
  SIGNAL dpt_opy_its2_27 : BIT;	-- dpt.opy_its2_27
  SIGNAL dpt_opy_its2_28 : BIT;	-- dpt.opy_its2_28
  SIGNAL dpt_opy_its2_29 : BIT;	-- dpt.opy_its2_29
  SIGNAL dpt_opy_its2_30 : BIT;	-- dpt.opy_its2_30
  SIGNAL dpt_opy_its2_31 : BIT;	-- dpt.opy_its2_31
  SIGNAL dpt_opy_its3_0 : BIT;	-- dpt.opy_its3_0
  SIGNAL dpt_opy_its3_1 : BIT;	-- dpt.opy_its3_1
  SIGNAL dpt_opy_its3_2 : BIT;	-- dpt.opy_its3_2
  SIGNAL dpt_opy_its3_3 : BIT;	-- dpt.opy_its3_3
  SIGNAL dpt_opy_its3_4 : BIT;	-- dpt.opy_its3_4
  SIGNAL dpt_opy_its3_5 : BIT;	-- dpt.opy_its3_5
  SIGNAL dpt_opy_its3_6 : BIT;	-- dpt.opy_its3_6
  SIGNAL dpt_opy_its3_7 : BIT;	-- dpt.opy_its3_7
  SIGNAL dpt_opy_its3_8 : BIT;	-- dpt.opy_its3_8
  SIGNAL dpt_opy_its3_9 : BIT;	-- dpt.opy_its3_9
  SIGNAL dpt_opy_its3_10 : BIT;	-- dpt.opy_its3_10
  SIGNAL dpt_opy_its3_11 : BIT;	-- dpt.opy_its3_11
  SIGNAL dpt_opy_its3_12 : BIT;	-- dpt.opy_its3_12
  SIGNAL dpt_opy_its3_13 : BIT;	-- dpt.opy_its3_13
  SIGNAL dpt_opy_its3_14 : BIT;	-- dpt.opy_its3_14
  SIGNAL dpt_opy_its3_15 : BIT;	-- dpt.opy_its3_15
  SIGNAL dpt_opy_its3_16 : BIT;	-- dpt.opy_its3_16
  SIGNAL dpt_opy_its3_17 : BIT;	-- dpt.opy_its3_17
  SIGNAL dpt_opy_its3_18 : BIT;	-- dpt.opy_its3_18
  SIGNAL dpt_opy_its3_19 : BIT;	-- dpt.opy_its3_19
  SIGNAL dpt_opy_its3_20 : BIT;	-- dpt.opy_its3_20
  SIGNAL dpt_opy_its3_21 : BIT;	-- dpt.opy_its3_21
  SIGNAL dpt_opy_its3_22 : BIT;	-- dpt.opy_its3_22
  SIGNAL dpt_opy_its3_23 : BIT;	-- dpt.opy_its3_23
  SIGNAL dpt_opy_its3_24 : BIT;	-- dpt.opy_its3_24
  SIGNAL dpt_opy_its3_25 : BIT;	-- dpt.opy_its3_25
  SIGNAL dpt_opy_its3_26 : BIT;	-- dpt.opy_its3_26
  SIGNAL dpt_opy_its3_27 : BIT;	-- dpt.opy_its3_27
  SIGNAL dpt_opy_its3_28 : BIT;	-- dpt.opy_its3_28
  SIGNAL dpt_opy_its3_29 : BIT;	-- dpt.opy_its3_29
  SIGNAL dpt_opy_its3_30 : BIT;	-- dpt.opy_its3_30
  SIGNAL dpt_opy_its3_31 : BIT;	-- dpt.opy_its3_31
  SIGNAL dpt_opy_its5_0 : BIT;	-- dpt.opy_its5_0
  SIGNAL dpt_opy_its5_1 : BIT;	-- dpt.opy_its5_1
  SIGNAL dpt_opy_its5_2 : BIT;	-- dpt.opy_its5_2
  SIGNAL dpt_opy_its5_3 : BIT;	-- dpt.opy_its5_3
  SIGNAL dpt_opy_its5_4 : BIT;	-- dpt.opy_its5_4
  SIGNAL dpt_opy_its5_5 : BIT;	-- dpt.opy_its5_5
  SIGNAL dpt_opy_its5_6 : BIT;	-- dpt.opy_its5_6
  SIGNAL dpt_opy_its5_7 : BIT;	-- dpt.opy_its5_7
  SIGNAL dpt_opy_its5_8 : BIT;	-- dpt.opy_its5_8
  SIGNAL dpt_opy_its5_9 : BIT;	-- dpt.opy_its5_9
  SIGNAL dpt_opy_its5_10 : BIT;	-- dpt.opy_its5_10
  SIGNAL dpt_opy_its5_11 : BIT;	-- dpt.opy_its5_11
  SIGNAL dpt_opy_its5_12 : BIT;	-- dpt.opy_its5_12
  SIGNAL dpt_opy_its5_13 : BIT;	-- dpt.opy_its5_13
  SIGNAL dpt_opy_its5_14 : BIT;	-- dpt.opy_its5_14
  SIGNAL dpt_opy_its5_15 : BIT;	-- dpt.opy_its5_15
  SIGNAL dpt_opy_its5_16 : BIT;	-- dpt.opy_its5_16
  SIGNAL dpt_opy_its5_17 : BIT;	-- dpt.opy_its5_17
  SIGNAL dpt_opy_its5_18 : BIT;	-- dpt.opy_its5_18
  SIGNAL dpt_opy_its5_19 : BIT;	-- dpt.opy_its5_19
  SIGNAL dpt_opy_its5_20 : BIT;	-- dpt.opy_its5_20
  SIGNAL dpt_opy_its5_21 : BIT;	-- dpt.opy_its5_21
  SIGNAL dpt_opy_its5_22 : BIT;	-- dpt.opy_its5_22
  SIGNAL dpt_opy_its5_23 : BIT;	-- dpt.opy_its5_23
  SIGNAL dpt_opy_its5_24 : BIT;	-- dpt.opy_its5_24
  SIGNAL dpt_opy_its5_25 : BIT;	-- dpt.opy_its5_25
  SIGNAL dpt_opy_its5_26 : BIT;	-- dpt.opy_its5_26
  SIGNAL dpt_opy_its5_27 : BIT;	-- dpt.opy_its5_27
  SIGNAL dpt_opy_its5_28 : BIT;	-- dpt.opy_its5_28
  SIGNAL dpt_opy_its5_29 : BIT;	-- dpt.opy_its5_29
  SIGNAL dpt_opy_its5_30 : BIT;	-- dpt.opy_its5_30
  SIGNAL dpt_opy_its5_31 : BIT;	-- dpt.opy_its5_31
  SIGNAL dpt_opy_out_0 : BIT;	-- dpt.opy_out_0
  SIGNAL dpt_opy_out_1 : BIT;	-- dpt.opy_out_1
  SIGNAL dpt_opy_out_2 : BIT;	-- dpt.opy_out_2
  SIGNAL dpt_opy_out_3 : BIT;	-- dpt.opy_out_3
  SIGNAL dpt_opy_out_4 : BIT;	-- dpt.opy_out_4
  SIGNAL dpt_opy_out_5 : BIT;	-- dpt.opy_out_5
  SIGNAL dpt_opy_out_6 : BIT;	-- dpt.opy_out_6
  SIGNAL dpt_opy_out_7 : BIT;	-- dpt.opy_out_7
  SIGNAL dpt_opy_out_8 : BIT;	-- dpt.opy_out_8
  SIGNAL dpt_opy_out_9 : BIT;	-- dpt.opy_out_9
  SIGNAL dpt_opy_out_10 : BIT;	-- dpt.opy_out_10
  SIGNAL dpt_opy_out_11 : BIT;	-- dpt.opy_out_11
  SIGNAL dpt_opy_out_12 : BIT;	-- dpt.opy_out_12
  SIGNAL dpt_opy_out_13 : BIT;	-- dpt.opy_out_13
  SIGNAL dpt_opy_out_14 : BIT;	-- dpt.opy_out_14
  SIGNAL dpt_opy_out_15 : BIT;	-- dpt.opy_out_15
  SIGNAL dpt_opy_out_16 : BIT;	-- dpt.opy_out_16
  SIGNAL dpt_opy_out_17 : BIT;	-- dpt.opy_out_17
  SIGNAL dpt_opy_out_18 : BIT;	-- dpt.opy_out_18
  SIGNAL dpt_opy_out_19 : BIT;	-- dpt.opy_out_19
  SIGNAL dpt_opy_out_20 : BIT;	-- dpt.opy_out_20
  SIGNAL dpt_opy_out_21 : BIT;	-- dpt.opy_out_21
  SIGNAL dpt_opy_out_22 : BIT;	-- dpt.opy_out_22
  SIGNAL dpt_opy_out_23 : BIT;	-- dpt.opy_out_23
  SIGNAL dpt_opy_out_24 : BIT;	-- dpt.opy_out_24
  SIGNAL dpt_opy_out_25 : BIT;	-- dpt.opy_out_25
  SIGNAL dpt_opy_out_26 : BIT;	-- dpt.opy_out_26
  SIGNAL dpt_opy_out_27 : BIT;	-- dpt.opy_out_27
  SIGNAL dpt_opy_out_28 : BIT;	-- dpt.opy_out_28
  SIGNAL dpt_opy_out_29 : BIT;	-- dpt.opy_out_29
  SIGNAL dpt_opy_out_30 : BIT;	-- dpt.opy_out_30
  SIGNAL dpt_opy_shamt_0 : BIT;	-- dpt.opy_shamt_0
  SIGNAL dpt_opy_shamt_1 : BIT;	-- dpt.opy_shamt_1
  SIGNAL dpt_opy_shamt_2 : BIT;	-- dpt.opy_shamt_2
  SIGNAL dpt_opy_shamt_3 : BIT;	-- dpt.opy_shamt_3
  SIGNAL dpt_opy_shamt_4 : BIT;	-- dpt.opy_shamt_4
  SIGNAL dpt_opy_shamt_5 : BIT;	-- dpt.opy_shamt_5
  SIGNAL dpt_opy_shamt_6 : BIT;	-- dpt.opy_shamt_6
  SIGNAL dpt_opy_shamt_7 : BIT;	-- dpt.opy_shamt_7
  SIGNAL dpt_opy_shamt_8 : BIT;	-- dpt.opy_shamt_8
  SIGNAL dpt_opy_shamt_9 : BIT;	-- dpt.opy_shamt_9
  SIGNAL dpt_opy_shamt_10 : BIT;	-- dpt.opy_shamt_10
  SIGNAL dpt_opy_shamt_11 : BIT;	-- dpt.opy_shamt_11
  SIGNAL dpt_opy_shamt_12 : BIT;	-- dpt.opy_shamt_12
  SIGNAL dpt_opy_shamt_13 : BIT;	-- dpt.opy_shamt_13
  SIGNAL dpt_opy_shamt_14 : BIT;	-- dpt.opy_shamt_14
  SIGNAL dpt_opy_shamt_15 : BIT;	-- dpt.opy_shamt_15
  SIGNAL dpt_opy_shamt_16 : BIT;	-- dpt.opy_shamt_16
  SIGNAL dpt_opy_shamt_17 : BIT;	-- dpt.opy_shamt_17
  SIGNAL dpt_opy_shamt_18 : BIT;	-- dpt.opy_shamt_18
  SIGNAL dpt_opy_shamt_19 : BIT;	-- dpt.opy_shamt_19
  SIGNAL dpt_opy_shamt_20 : BIT;	-- dpt.opy_shamt_20
  SIGNAL dpt_opy_shamt_21 : BIT;	-- dpt.opy_shamt_21
  SIGNAL dpt_opy_shamt_22 : BIT;	-- dpt.opy_shamt_22
  SIGNAL dpt_opy_shamt_23 : BIT;	-- dpt.opy_shamt_23
  SIGNAL dpt_opy_shamt_24 : BIT;	-- dpt.opy_shamt_24
  SIGNAL dpt_opy_shamt_25 : BIT;	-- dpt.opy_shamt_25
  SIGNAL dpt_opy_shamt_26 : BIT;	-- dpt.opy_shamt_26
  SIGNAL dpt_opy_shamt_27 : BIT;	-- dpt.opy_shamt_27
  SIGNAL dpt_opy_shamt_28 : BIT;	-- dpt.opy_shamt_28
  SIGNAL dpt_opy_shamt_29 : BIT;	-- dpt.opy_shamt_29
  SIGNAL dpt_opy_shamt_30 : BIT;	-- dpt.opy_shamt_30
  SIGNAL dpt_opy_shamt_31 : BIT;	-- dpt.opy_shamt_31
  SIGNAL dpt_out_mux1_0 : BIT;	-- dpt.out_mux1_0
  SIGNAL dpt_out_mux1_1 : BIT;	-- dpt.out_mux1_1
  SIGNAL dpt_out_mux1_2 : BIT;	-- dpt.out_mux1_2
  SIGNAL dpt_out_mux1_3 : BIT;	-- dpt.out_mux1_3
  SIGNAL dpt_out_mux1_4 : BIT;	-- dpt.out_mux1_4
  SIGNAL dpt_out_mux1_5 : BIT;	-- dpt.out_mux1_5
  SIGNAL dpt_out_mux1_6 : BIT;	-- dpt.out_mux1_6
  SIGNAL dpt_out_mux1_7 : BIT;	-- dpt.out_mux1_7
  SIGNAL dpt_out_mux1_8 : BIT;	-- dpt.out_mux1_8
  SIGNAL dpt_out_mux1_9 : BIT;	-- dpt.out_mux1_9
  SIGNAL dpt_out_mux1_10 : BIT;	-- dpt.out_mux1_10
  SIGNAL dpt_out_mux1_11 : BIT;	-- dpt.out_mux1_11
  SIGNAL dpt_out_mux1_12 : BIT;	-- dpt.out_mux1_12
  SIGNAL dpt_out_mux1_13 : BIT;	-- dpt.out_mux1_13
  SIGNAL dpt_out_mux1_14 : BIT;	-- dpt.out_mux1_14
  SIGNAL dpt_out_mux1_15 : BIT;	-- dpt.out_mux1_15
  SIGNAL dpt_out_mux1_16 : BIT;	-- dpt.out_mux1_16
  SIGNAL dpt_out_mux1_17 : BIT;	-- dpt.out_mux1_17
  SIGNAL dpt_out_mux1_18 : BIT;	-- dpt.out_mux1_18
  SIGNAL dpt_out_mux1_19 : BIT;	-- dpt.out_mux1_19
  SIGNAL dpt_out_mux1_20 : BIT;	-- dpt.out_mux1_20
  SIGNAL dpt_out_mux1_21 : BIT;	-- dpt.out_mux1_21
  SIGNAL dpt_out_mux1_22 : BIT;	-- dpt.out_mux1_22
  SIGNAL dpt_out_mux1_23 : BIT;	-- dpt.out_mux1_23
  SIGNAL dpt_out_mux1_24 : BIT;	-- dpt.out_mux1_24
  SIGNAL dpt_out_mux1_25 : BIT;	-- dpt.out_mux1_25
  SIGNAL dpt_out_mux1_26 : BIT;	-- dpt.out_mux1_26
  SIGNAL dpt_out_mux1_27 : BIT;	-- dpt.out_mux1_27
  SIGNAL dpt_out_mux1_28 : BIT;	-- dpt.out_mux1_28
  SIGNAL dpt_out_mux1_29 : BIT;	-- dpt.out_mux1_29
  SIGNAL dpt_out_mux1_30 : BIT;	-- dpt.out_mux1_30
  SIGNAL dpt_out_mux1_31 : BIT;	-- dpt.out_mux1_31
  SIGNAL dpt_out_mux2_0 : BIT;	-- dpt.out_mux2_0
  SIGNAL dpt_out_mux2_1 : BIT;	-- dpt.out_mux2_1
  SIGNAL dpt_out_mux2_2 : BIT;	-- dpt.out_mux2_2
  SIGNAL dpt_out_mux2_3 : BIT;	-- dpt.out_mux2_3
  SIGNAL dpt_out_mux2_4 : BIT;	-- dpt.out_mux2_4
  SIGNAL dpt_out_mux2_5 : BIT;	-- dpt.out_mux2_5
  SIGNAL dpt_out_mux2_6 : BIT;	-- dpt.out_mux2_6
  SIGNAL dpt_out_mux2_7 : BIT;	-- dpt.out_mux2_7
  SIGNAL dpt_out_mux2_8 : BIT;	-- dpt.out_mux2_8
  SIGNAL dpt_out_mux2_9 : BIT;	-- dpt.out_mux2_9
  SIGNAL dpt_out_mux2_10 : BIT;	-- dpt.out_mux2_10
  SIGNAL dpt_out_mux2_11 : BIT;	-- dpt.out_mux2_11
  SIGNAL dpt_out_mux2_12 : BIT;	-- dpt.out_mux2_12
  SIGNAL dpt_out_mux2_13 : BIT;	-- dpt.out_mux2_13
  SIGNAL dpt_out_mux2_14 : BIT;	-- dpt.out_mux2_14
  SIGNAL dpt_out_mux2_15 : BIT;	-- dpt.out_mux2_15
  SIGNAL dpt_out_mux2_16 : BIT;	-- dpt.out_mux2_16
  SIGNAL dpt_out_mux2_17 : BIT;	-- dpt.out_mux2_17
  SIGNAL dpt_out_mux2_18 : BIT;	-- dpt.out_mux2_18
  SIGNAL dpt_out_mux2_19 : BIT;	-- dpt.out_mux2_19
  SIGNAL dpt_out_mux2_20 : BIT;	-- dpt.out_mux2_20
  SIGNAL dpt_out_mux2_21 : BIT;	-- dpt.out_mux2_21
  SIGNAL dpt_out_mux2_22 : BIT;	-- dpt.out_mux2_22
  SIGNAL dpt_out_mux2_23 : BIT;	-- dpt.out_mux2_23
  SIGNAL dpt_out_mux2_24 : BIT;	-- dpt.out_mux2_24
  SIGNAL dpt_out_mux2_25 : BIT;	-- dpt.out_mux2_25
  SIGNAL dpt_out_mux2_26 : BIT;	-- dpt.out_mux2_26
  SIGNAL dpt_out_mux2_27 : BIT;	-- dpt.out_mux2_27
  SIGNAL dpt_out_mux2_28 : BIT;	-- dpt.out_mux2_28
  SIGNAL dpt_out_mux2_29 : BIT;	-- dpt.out_mux2_29
  SIGNAL dpt_out_mux2_30 : BIT;	-- dpt.out_mux2_30
  SIGNAL dpt_out_mux2_31 : BIT;	-- dpt.out_mux2_31
  SIGNAL dpt_out_mux3_0 : BIT;	-- dpt.out_mux3_0
  SIGNAL dpt_out_mux3_1 : BIT;	-- dpt.out_mux3_1
  SIGNAL dpt_out_mux3_2 : BIT;	-- dpt.out_mux3_2
  SIGNAL dpt_out_mux3_3 : BIT;	-- dpt.out_mux3_3
  SIGNAL dpt_out_mux3_4 : BIT;	-- dpt.out_mux3_4
  SIGNAL dpt_out_mux3_5 : BIT;	-- dpt.out_mux3_5
  SIGNAL dpt_out_mux3_6 : BIT;	-- dpt.out_mux3_6
  SIGNAL dpt_out_mux3_7 : BIT;	-- dpt.out_mux3_7
  SIGNAL dpt_out_mux3_8 : BIT;	-- dpt.out_mux3_8
  SIGNAL dpt_out_mux3_9 : BIT;	-- dpt.out_mux3_9
  SIGNAL dpt_out_mux3_10 : BIT;	-- dpt.out_mux3_10
  SIGNAL dpt_out_mux3_11 : BIT;	-- dpt.out_mux3_11
  SIGNAL dpt_out_mux3_12 : BIT;	-- dpt.out_mux3_12
  SIGNAL dpt_out_mux3_13 : BIT;	-- dpt.out_mux3_13
  SIGNAL dpt_out_mux3_14 : BIT;	-- dpt.out_mux3_14
  SIGNAL dpt_out_mux3_15 : BIT;	-- dpt.out_mux3_15
  SIGNAL dpt_out_mux3_16 : BIT;	-- dpt.out_mux3_16
  SIGNAL dpt_out_mux3_17 : BIT;	-- dpt.out_mux3_17
  SIGNAL dpt_out_mux3_18 : BIT;	-- dpt.out_mux3_18
  SIGNAL dpt_out_mux3_19 : BIT;	-- dpt.out_mux3_19
  SIGNAL dpt_out_mux3_20 : BIT;	-- dpt.out_mux3_20
  SIGNAL dpt_out_mux3_21 : BIT;	-- dpt.out_mux3_21
  SIGNAL dpt_out_mux3_22 : BIT;	-- dpt.out_mux3_22
  SIGNAL dpt_out_mux3_23 : BIT;	-- dpt.out_mux3_23
  SIGNAL dpt_out_mux3_24 : BIT;	-- dpt.out_mux3_24
  SIGNAL dpt_out_mux3_25 : BIT;	-- dpt.out_mux3_25
  SIGNAL dpt_out_mux3_26 : BIT;	-- dpt.out_mux3_26
  SIGNAL dpt_out_mux3_27 : BIT;	-- dpt.out_mux3_27
  SIGNAL dpt_out_mux3_28 : BIT;	-- dpt.out_mux3_28
  SIGNAL dpt_out_mux3_29 : BIT;	-- dpt.out_mux3_29
  SIGNAL dpt_out_mux3_30 : BIT;	-- dpt.out_mux3_30
  SIGNAL dpt_out_mux3_31 : BIT;	-- dpt.out_mux3_31
  SIGNAL dpt_out_mux4_0 : BIT;	-- dpt.out_mux4_0
  SIGNAL dpt_out_mux4_1 : BIT;	-- dpt.out_mux4_1
  SIGNAL dpt_out_mux4_2 : BIT;	-- dpt.out_mux4_2
  SIGNAL dpt_out_mux4_3 : BIT;	-- dpt.out_mux4_3
  SIGNAL dpt_out_mux4_4 : BIT;	-- dpt.out_mux4_4
  SIGNAL dpt_out_mux4_5 : BIT;	-- dpt.out_mux4_5
  SIGNAL dpt_out_mux4_6 : BIT;	-- dpt.out_mux4_6
  SIGNAL dpt_out_mux4_7 : BIT;	-- dpt.out_mux4_7
  SIGNAL dpt_out_mux4_8 : BIT;	-- dpt.out_mux4_8
  SIGNAL dpt_out_mux4_9 : BIT;	-- dpt.out_mux4_9
  SIGNAL dpt_out_mux4_10 : BIT;	-- dpt.out_mux4_10
  SIGNAL dpt_out_mux4_11 : BIT;	-- dpt.out_mux4_11
  SIGNAL dpt_out_mux4_12 : BIT;	-- dpt.out_mux4_12
  SIGNAL dpt_out_mux4_13 : BIT;	-- dpt.out_mux4_13
  SIGNAL dpt_out_mux4_14 : BIT;	-- dpt.out_mux4_14
  SIGNAL dpt_out_mux4_15 : BIT;	-- dpt.out_mux4_15
  SIGNAL dpt_out_mux4_16 : BIT;	-- dpt.out_mux4_16
  SIGNAL dpt_out_mux4_17 : BIT;	-- dpt.out_mux4_17
  SIGNAL dpt_out_mux4_18 : BIT;	-- dpt.out_mux4_18
  SIGNAL dpt_out_mux4_19 : BIT;	-- dpt.out_mux4_19
  SIGNAL dpt_out_mux4_20 : BIT;	-- dpt.out_mux4_20
  SIGNAL dpt_out_mux4_21 : BIT;	-- dpt.out_mux4_21
  SIGNAL dpt_out_mux4_22 : BIT;	-- dpt.out_mux4_22
  SIGNAL dpt_out_mux4_23 : BIT;	-- dpt.out_mux4_23
  SIGNAL dpt_out_mux4_24 : BIT;	-- dpt.out_mux4_24
  SIGNAL dpt_out_mux4_25 : BIT;	-- dpt.out_mux4_25
  SIGNAL dpt_out_mux4_26 : BIT;	-- dpt.out_mux4_26
  SIGNAL dpt_out_mux4_27 : BIT;	-- dpt.out_mux4_27
  SIGNAL dpt_out_mux4_28 : BIT;	-- dpt.out_mux4_28
  SIGNAL dpt_out_mux4_29 : BIT;	-- dpt.out_mux4_29
  SIGNAL dpt_out_mux4_30 : BIT;	-- dpt.out_mux4_30
  SIGNAL dpt_out_mux4_31 : BIT;	-- dpt.out_mux4_31
  SIGNAL dpt_out_mux5_0 : BIT;	-- dpt.out_mux5_0
  SIGNAL dpt_out_mux5_1 : BIT;	-- dpt.out_mux5_1
  SIGNAL dpt_out_mux5_2 : BIT;	-- dpt.out_mux5_2
  SIGNAL dpt_out_mux5_3 : BIT;	-- dpt.out_mux5_3
  SIGNAL dpt_out_mux5_4 : BIT;	-- dpt.out_mux5_4
  SIGNAL dpt_out_mux5_5 : BIT;	-- dpt.out_mux5_5
  SIGNAL dpt_out_mux5_6 : BIT;	-- dpt.out_mux5_6
  SIGNAL dpt_out_mux5_7 : BIT;	-- dpt.out_mux5_7
  SIGNAL dpt_out_mux5_8 : BIT;	-- dpt.out_mux5_8
  SIGNAL dpt_out_mux5_9 : BIT;	-- dpt.out_mux5_9
  SIGNAL dpt_out_mux5_10 : BIT;	-- dpt.out_mux5_10
  SIGNAL dpt_out_mux5_11 : BIT;	-- dpt.out_mux5_11
  SIGNAL dpt_out_mux5_12 : BIT;	-- dpt.out_mux5_12
  SIGNAL dpt_out_mux5_13 : BIT;	-- dpt.out_mux5_13
  SIGNAL dpt_out_mux5_14 : BIT;	-- dpt.out_mux5_14
  SIGNAL dpt_out_mux5_15 : BIT;	-- dpt.out_mux5_15
  SIGNAL dpt_out_mux5_16 : BIT;	-- dpt.out_mux5_16
  SIGNAL dpt_out_mux5_17 : BIT;	-- dpt.out_mux5_17
  SIGNAL dpt_out_mux5_18 : BIT;	-- dpt.out_mux5_18
  SIGNAL dpt_out_mux5_19 : BIT;	-- dpt.out_mux5_19
  SIGNAL dpt_out_mux5_20 : BIT;	-- dpt.out_mux5_20
  SIGNAL dpt_out_mux5_21 : BIT;	-- dpt.out_mux5_21
  SIGNAL dpt_out_mux5_22 : BIT;	-- dpt.out_mux5_22
  SIGNAL dpt_out_mux5_23 : BIT;	-- dpt.out_mux5_23
  SIGNAL dpt_out_mux5_24 : BIT;	-- dpt.out_mux5_24
  SIGNAL dpt_out_mux5_25 : BIT;	-- dpt.out_mux5_25
  SIGNAL dpt_out_mux5_26 : BIT;	-- dpt.out_mux5_26
  SIGNAL dpt_out_mux5_27 : BIT;	-- dpt.out_mux5_27
  SIGNAL dpt_out_mux5_28 : BIT;	-- dpt.out_mux5_28
  SIGNAL dpt_out_mux5_29 : BIT;	-- dpt.out_mux5_29
  SIGNAL dpt_out_mux5_30 : BIT;	-- dpt.out_mux5_30
  SIGNAL dpt_out_mux5_31 : BIT;	-- dpt.out_mux5_31
  SIGNAL dpt_pc_s_0 : BIT;	-- dpt.pc_s_0
  SIGNAL dpt_pc_s_1 : BIT;	-- dpt.pc_s_1
  SIGNAL dpt_pc_s_2 : BIT;	-- dpt.pc_s_2
  SIGNAL dpt_pc_s_3 : BIT;	-- dpt.pc_s_3
  SIGNAL dpt_pc_s_4 : BIT;	-- dpt.pc_s_4
  SIGNAL dpt_pc_s_5 : BIT;	-- dpt.pc_s_5
  SIGNAL dpt_pc_s_6 : BIT;	-- dpt.pc_s_6
  SIGNAL dpt_pc_s_7 : BIT;	-- dpt.pc_s_7
  SIGNAL dpt_pc_s_8 : BIT;	-- dpt.pc_s_8
  SIGNAL dpt_pc_s_9 : BIT;	-- dpt.pc_s_9
  SIGNAL dpt_pc_s_10 : BIT;	-- dpt.pc_s_10
  SIGNAL dpt_pc_s_11 : BIT;	-- dpt.pc_s_11
  SIGNAL dpt_pc_s_12 : BIT;	-- dpt.pc_s_12
  SIGNAL dpt_pc_s_13 : BIT;	-- dpt.pc_s_13
  SIGNAL dpt_pc_s_14 : BIT;	-- dpt.pc_s_14
  SIGNAL dpt_pc_s_15 : BIT;	-- dpt.pc_s_15
  SIGNAL dpt_pc_s_16 : BIT;	-- dpt.pc_s_16
  SIGNAL dpt_pc_s_17 : BIT;	-- dpt.pc_s_17
  SIGNAL dpt_pc_s_18 : BIT;	-- dpt.pc_s_18
  SIGNAL dpt_pc_s_19 : BIT;	-- dpt.pc_s_19
  SIGNAL dpt_pc_s_20 : BIT;	-- dpt.pc_s_20
  SIGNAL dpt_pc_s_21 : BIT;	-- dpt.pc_s_21
  SIGNAL dpt_pc_s_22 : BIT;	-- dpt.pc_s_22
  SIGNAL dpt_pc_s_23 : BIT;	-- dpt.pc_s_23
  SIGNAL dpt_pc_s_24 : BIT;	-- dpt.pc_s_24
  SIGNAL dpt_pc_s_25 : BIT;	-- dpt.pc_s_25
  SIGNAL dpt_pc_s_26 : BIT;	-- dpt.pc_s_26
  SIGNAL dpt_pc_s_27 : BIT;	-- dpt.pc_s_27
  SIGNAL dpt_pc_s_28 : BIT;	-- dpt.pc_s_28
  SIGNAL dpt_pc_s_29 : BIT;	-- dpt.pc_s_29
  SIGNAL dpt_pc_s_30 : BIT;	-- dpt.pc_s_30
  SIGNAL dpt_pc_s_31 : BIT;	-- dpt.pc_s_31
  SIGNAL dpt_rf_s_0 : BIT;	-- dpt.rf_s_0
  SIGNAL dpt_rf_s_1 : BIT;	-- dpt.rf_s_1
  SIGNAL dpt_rf_s_2 : BIT;	-- dpt.rf_s_2
  SIGNAL dpt_rf_s_3 : BIT;	-- dpt.rf_s_3
  SIGNAL dpt_rf_s_4 : BIT;	-- dpt.rf_s_4
  SIGNAL dpt_rf_s_5 : BIT;	-- dpt.rf_s_5
  SIGNAL dpt_rf_s_6 : BIT;	-- dpt.rf_s_6
  SIGNAL dpt_rf_s_7 : BIT;	-- dpt.rf_s_7
  SIGNAL dpt_rf_s_8 : BIT;	-- dpt.rf_s_8
  SIGNAL dpt_rf_s_9 : BIT;	-- dpt.rf_s_9
  SIGNAL dpt_rf_s_10 : BIT;	-- dpt.rf_s_10
  SIGNAL dpt_rf_s_11 : BIT;	-- dpt.rf_s_11
  SIGNAL dpt_rf_s_12 : BIT;	-- dpt.rf_s_12
  SIGNAL dpt_rf_s_13 : BIT;	-- dpt.rf_s_13
  SIGNAL dpt_rf_s_14 : BIT;	-- dpt.rf_s_14
  SIGNAL dpt_rf_s_15 : BIT;	-- dpt.rf_s_15
  SIGNAL dpt_rf_s_16 : BIT;	-- dpt.rf_s_16
  SIGNAL dpt_rf_s_17 : BIT;	-- dpt.rf_s_17
  SIGNAL dpt_rf_s_18 : BIT;	-- dpt.rf_s_18
  SIGNAL dpt_rf_s_19 : BIT;	-- dpt.rf_s_19
  SIGNAL dpt_rf_s_20 : BIT;	-- dpt.rf_s_20
  SIGNAL dpt_rf_s_21 : BIT;	-- dpt.rf_s_21
  SIGNAL dpt_rf_s_22 : BIT;	-- dpt.rf_s_22
  SIGNAL dpt_rf_s_23 : BIT;	-- dpt.rf_s_23
  SIGNAL dpt_rf_s_24 : BIT;	-- dpt.rf_s_24
  SIGNAL dpt_rf_s_25 : BIT;	-- dpt.rf_s_25
  SIGNAL dpt_rf_s_26 : BIT;	-- dpt.rf_s_26
  SIGNAL dpt_rf_s_27 : BIT;	-- dpt.rf_s_27
  SIGNAL dpt_rf_s_28 : BIT;	-- dpt.rf_s_28
  SIGNAL dpt_rf_s_29 : BIT;	-- dpt.rf_s_29
  SIGNAL dpt_rf_s_30 : BIT;	-- dpt.rf_s_30
  SIGNAL dpt_rf_s_31 : BIT;	-- dpt.rf_s_31
  SIGNAL dpt_rstd_adr_alu_20 : BIT;	-- dpt.rstd_adr_alu_20
  SIGNAL wenable_6 : BIT;	-- wenable_6
  SIGNAL wenable_5 : BIT;	-- wenable_5
  SIGNAL wenable_4 : BIT;	-- wenable_4
  SIGNAL wenable_3 : BIT;	-- wenable_3
  SIGNAL wenable_2 : BIT;	-- wenable_2
  SIGNAL wenable_1 : BIT;	-- wenable_1
  SIGNAL wenable_0 : BIT;	-- wenable_0
  SIGNAL rs_4 : BIT;	-- rs_4
  SIGNAL rs_3 : BIT;	-- rs_3
  SIGNAL rs_2 : BIT;	-- rs_2
  SIGNAL rs_1 : BIT;	-- rs_1
  SIGNAL rs_0 : BIT;	-- rs_0
  SIGNAL rf_aw_4 : BIT;	-- rf_aw_4
  SIGNAL rf_aw_3 : BIT;	-- rf_aw_3
  SIGNAL rf_aw_2 : BIT;	-- rf_aw_2
  SIGNAL rf_aw_1 : BIT;	-- rf_aw_1
  SIGNAL rf_aw_0 : BIT;	-- rf_aw_0
  SIGNAL rf_ar_4 : BIT;	-- rf_ar_4
  SIGNAL rf_ar_3 : BIT;	-- rf_ar_3
  SIGNAL rf_ar_2 : BIT;	-- rf_ar_2
  SIGNAL rf_ar_1 : BIT;	-- rf_ar_1
  SIGNAL rf_ar_0 : BIT;	-- rf_ar_0
  SIGNAL rdrt_4 : BIT;	-- rdrt_4
  SIGNAL rdrt_3 : BIT;	-- rdrt_3
  SIGNAL rdrt_2 : BIT;	-- rdrt_2
  SIGNAL rdrt_1 : BIT;	-- rdrt_1
  SIGNAL rdrt_0 : BIT;	-- rdrt_0
  SIGNAL rd_4 : BIT;	-- rd_4
  SIGNAL rd_3 : BIT;	-- rd_3
  SIGNAL rd_2 : BIT;	-- rd_2
  SIGNAL rd_1 : BIT;	-- rd_1
  SIGNAL rd_0 : BIT;	-- rd_0
  SIGNAL opy_sign : BIT;	-- opy_sign
  SIGNAL opx_sign : BIT;	-- opx_sign
  SIGNAL ctlrw_4 : BIT;	-- ctlrw_4
  SIGNAL ctlrw_3 : BIT;	-- ctlrw_3
  SIGNAL ctlrw_2 : BIT;	-- ctlrw_2
  SIGNAL ctlrw_1 : BIT;	-- ctlrw_1
  SIGNAL ctlopy_6 : BIT;	-- ctlopy_6
  SIGNAL ctlopy_5 : BIT;	-- ctlopy_5
  SIGNAL ctlopy_4 : BIT;	-- ctlopy_4
  SIGNAL ctlopy_3 : BIT;	-- ctlopy_3
  SIGNAL ctlopy_2 : BIT;	-- ctlopy_2
  SIGNAL ctlopy_1 : BIT;	-- ctlopy_1
  SIGNAL ctlopy_0 : BIT;	-- ctlopy_0
  SIGNAL ctlopx_8 : BIT;	-- ctlopx_8
  SIGNAL ctlopx_7 : BIT;	-- ctlopx_7
  SIGNAL ctlopx_6 : BIT;	-- ctlopx_6
  SIGNAL ctlopx_5 : BIT;	-- ctlopx_5
  SIGNAL ctlopx_4 : BIT;	-- ctlopx_4
  SIGNAL ctlopx_3 : BIT;	-- ctlopx_3
  SIGNAL ctlopx_2 : BIT;	-- ctlopx_2
  SIGNAL ctlopx_1 : BIT;	-- ctlopx_1
  SIGNAL ctlopx_0 : BIT;	-- ctlopx_0
  SIGNAL ctlalu_5 : BIT;	-- ctlalu_5
  SIGNAL ctlalu_4 : BIT;	-- ctlalu_4
  SIGNAL ctlalu_3 : BIT;	-- ctlalu_3
  SIGNAL ctlalu_2 : BIT;	-- ctlalu_2
  SIGNAL ctlalu_1 : BIT;	-- ctlalu_1
  SIGNAL ctlalu_0 : BIT;	-- ctlalu_0
  SIGNAL ctladr : BIT;	-- ctladr
  SIGNAL ctl_scout : BIT;	-- ctl_scout
  SIGNAL crsrout_15 : BIT;	-- crsrout_15
  SIGNAL crsrout_14 : BIT;	-- crsrout_14
  SIGNAL crsrout_13 : BIT;	-- crsrout_13
  SIGNAL crsrout_12 : BIT;	-- crsrout_12
  SIGNAL crsrout_11 : BIT;	-- crsrout_11
  SIGNAL crsrout_10 : BIT;	-- crsrout_10
  SIGNAL crsrout_9 : BIT;	-- crsrout_9
  SIGNAL crsrout_8 : BIT;	-- crsrout_8
  SIGNAL crsrout_7 : BIT;	-- crsrout_7
  SIGNAL crsrout_6 : BIT;	-- crsrout_6
  SIGNAL crsrout_5 : BIT;	-- crsrout_5
  SIGNAL crsrout_4 : BIT;	-- crsrout_4
  SIGNAL crsrout_3 : BIT;	-- crsrout_3
  SIGNAL crsrout_2 : BIT;	-- crsrout_2
  SIGNAL crsrout_1 : BIT;	-- crsrout_1
  SIGNAL crsrout_0 : BIT;	-- crsrout_0
  SIGNAL crsrin_15 : BIT;	-- crsrin_15
  SIGNAL crsrin_14 : BIT;	-- crsrin_14
  SIGNAL crsrin_13 : BIT;	-- crsrin_13
  SIGNAL crsrin_12 : BIT;	-- crsrin_12
  SIGNAL crsrin_11 : BIT;	-- crsrin_11
  SIGNAL crsrin_10 : BIT;	-- crsrin_10
  SIGNAL crsrin_9 : BIT;	-- crsrin_9
  SIGNAL crsrin_8 : BIT;	-- crsrin_8
  SIGNAL crsrin_7 : BIT;	-- crsrin_7
  SIGNAL crsrin_6 : BIT;	-- crsrin_6
  SIGNAL crsrin_5 : BIT;	-- crsrin_5
  SIGNAL crsrin_4 : BIT;	-- crsrin_4
  SIGNAL crsrin_3 : BIT;	-- crsrin_3
  SIGNAL crsrin_2 : BIT;	-- crsrin_2
  SIGNAL crsrin_1 : BIT;	-- crsrin_1
  SIGNAL crsrin_0 : BIT;	-- crsrin_0
  SIGNAL codop_18 : BIT;	-- codop_18
  SIGNAL codop_17 : BIT;	-- codop_17
  SIGNAL codop_16 : BIT;	-- codop_16
  SIGNAL codop_15 : BIT;	-- codop_15
  SIGNAL codop_14 : BIT;	-- codop_14
  SIGNAL codop_13 : BIT;	-- codop_13
  SIGNAL codop_12 : BIT;	-- codop_12
  SIGNAL codop_11 : BIT;	-- codop_11
  SIGNAL codop_10 : BIT;	-- codop_10
  SIGNAL codop_9 : BIT;	-- codop_9
  SIGNAL codop_8 : BIT;	-- codop_8
  SIGNAL codop_7 : BIT;	-- codop_7
  SIGNAL codop_6 : BIT;	-- codop_6
  SIGNAL codop_5 : BIT;	-- codop_5
  SIGNAL codop_4 : BIT;	-- codop_4
  SIGNAL codop_3 : BIT;	-- codop_3
  SIGNAL codop_2 : BIT;	-- codop_2
  SIGNAL codop_1 : BIT;	-- codop_1
  SIGNAL codop_0 : BIT;	-- codop_0
  SIGNAL alu_test_n : BIT;	-- alu_test_n
  SIGNAL alu_sign : BIT;	-- alu_sign
  SIGNAL alu_nul : BIT;	-- alu_nul
  SIGNAL alu_c31_n : BIT;	-- alu_c31_n
  SIGNAL alu_c30_n : BIT;	-- alu_c30_n
  SIGNAL alu_31_n : BIT;	-- alu_31_n
  SIGNAL alu_1_n : BIT;	-- alu_1_n
  SIGNAL alu_0_n : BIT;	-- alu_0_n
  SIGNAL adr_1_n : BIT;	-- adr_1_n
  SIGNAL adr_0_n : BIT;	-- adr_0_n

BEGIN

  dpt_one : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_one);
  dpt_mux_6_mux_2 : nmx2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => crsrin_0,
    i1 => dpt_mux_6_out_mux5_0,
    i0 => alu_test_n,
    cmd => ctlalu_5);
  dpt_mux_6_andins_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_31,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_31);
  dpt_mux_6_andins_cell_1 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_30,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_30);
  dpt_mux_6_andins_cell_2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_29,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_29);
  dpt_mux_6_andins_cell_3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_28,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_28);
  dpt_mux_6_andins_cell_4 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_27,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_27);
  dpt_mux_6_andins_cell_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_26,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_26);
  dpt_mux_6_andins_cell_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_25,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_25);
  dpt_mux_6_andins_cell_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_24,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_24);
  dpt_mux_6_andins_cell_8 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_23,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_23);
  dpt_mux_6_andins_cell_9 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_22,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_22);
  dpt_mux_6_andins_cell_10 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_21,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_21);
  dpt_mux_6_andins_cell_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_20,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_20);
  dpt_mux_6_andins_cell_12 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_19,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_19);
  dpt_mux_6_andins_cell_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_18,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_18);
  dpt_mux_6_andins_cell_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_17,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_17);
  dpt_mux_6_andins_cell_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_out_16,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_16);
  dpt_mux_6_andins_cell_16 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_15,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_15);
  dpt_mux_6_andins_cell_17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_14,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_14);
  dpt_mux_6_andins_cell_18 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_13,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_13);
  dpt_mux_6_andins_cell_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_12,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_12);
  dpt_mux_6_andins_cell_20 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_11,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_11);
  dpt_mux_6_andins_cell_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_10,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_10);
  dpt_mux_6_andins_cell_22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_9,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_9);
  dpt_mux_6_andins_cell_23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_8,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_8);
  dpt_mux_6_andins_cell_24 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_7,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_7);
  dpt_mux_6_andins_cell_25 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_6,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_6);
  dpt_mux_6_andins_cell_26 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_5,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_5);
  dpt_mux_6_andins_cell_27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_4,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_4);
  dpt_mux_6_andins_cell_28 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_3,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_3);
  dpt_mux_6_andins_cell_29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_2,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_2);
  dpt_mux_6_andins_cell_30 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrin_1,
    i1 => ctlalu_5,
    i0 => dpt_out_mux5_1);
  dpt_mux_6_inv_1_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_mux_6_out_mux5_0,
    i => dpt_out_mux5_0);
  dpt_mux_5_cell_0 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_0,
    i1 => dpt_out_mux4_0,
    i0 => dpt_alu_shout_0,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_1 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_1,
    i1 => dpt_out_mux4_1,
    i0 => dpt_alu_shout_1,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_2 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_2,
    i1 => dpt_out_mux4_2,
    i0 => dpt_alu_shout_2,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_3 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_3,
    i1 => dpt_out_mux4_3,
    i0 => dpt_alu_shout_3,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_4 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_4,
    i1 => dpt_out_mux4_4,
    i0 => dpt_alu_shout_4,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_5 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_5,
    i1 => dpt_out_mux4_5,
    i0 => dpt_alu_shout_5,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_6 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_6,
    i1 => dpt_out_mux4_6,
    i0 => dpt_alu_shout_6,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_7 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_7,
    i1 => dpt_out_mux4_7,
    i0 => dpt_alu_shout_7,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_8 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_8,
    i1 => dpt_out_mux4_8,
    i0 => dpt_alu_shout_8,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_9 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_9,
    i1 => dpt_out_mux4_9,
    i0 => dpt_alu_shout_9,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_10 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_10,
    i1 => dpt_out_mux4_10,
    i0 => dpt_alu_shout_10,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_11 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_11,
    i1 => dpt_out_mux4_11,
    i0 => dpt_alu_shout_11,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_12 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_12,
    i1 => dpt_out_mux4_12,
    i0 => dpt_alu_shout_12,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_13 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_13,
    i1 => dpt_out_mux4_13,
    i0 => dpt_alu_shout_13,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_14 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_14,
    i1 => dpt_out_mux4_14,
    i0 => dpt_alu_shout_14,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_15 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_15,
    i1 => dpt_out_mux4_15,
    i0 => dpt_alu_shout_15,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_16 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_16,
    i1 => dpt_out_mux4_16,
    i0 => dpt_alu_shout_16,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_17 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_17,
    i1 => dpt_out_mux4_17,
    i0 => dpt_alu_shout_17,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_18 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_18,
    i1 => dpt_out_mux4_18,
    i0 => dpt_alu_shout_18,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_19 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_19,
    i1 => dpt_out_mux4_19,
    i0 => dpt_alu_shout_19,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_20 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_20,
    i1 => dpt_out_mux4_20,
    i0 => dpt_alu_shout_20,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_21 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_21,
    i1 => dpt_out_mux4_21,
    i0 => dpt_alu_shout_21,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_22 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_22,
    i1 => dpt_out_mux4_22,
    i0 => dpt_alu_shout_22,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_23 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_23,
    i1 => dpt_out_mux4_23,
    i0 => dpt_alu_shout_23,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_24 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_24,
    i1 => dpt_out_mux4_24,
    i0 => dpt_alu_shout_24,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_25 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_25,
    i1 => dpt_out_mux4_25,
    i0 => dpt_alu_shout_25,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_26 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_26,
    i1 => dpt_out_mux4_26,
    i0 => dpt_alu_shout_26,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_27 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_27,
    i1 => dpt_out_mux4_27,
    i0 => dpt_alu_shout_27,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_28 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_28,
    i1 => dpt_out_mux4_28,
    i0 => dpt_alu_shout_28,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_29 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_29,
    i1 => dpt_out_mux4_29,
    i0 => dpt_alu_shout_29,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_30 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_30,
    i1 => dpt_out_mux4_30,
    i0 => dpt_alu_shout_30,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_31 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_out_mux5_31,
    i1 => dpt_out_mux4_31,
    i0 => dpt_alu_shout_31,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0);
  dpt_mux_5_cell_32 : dp_mux_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_5_sel1,
    sel0 => dpt_mux_5_sel0,
    sel => ctlalu_4);
  dpt_mux_4_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_0,
    i1 => dpt_out_mux3_0,
    i0 => dpt_out_mux2_0,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_1,
    i1 => dpt_out_mux3_1,
    i0 => dpt_out_mux2_1,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_2,
    i1 => dpt_out_mux3_2,
    i0 => dpt_out_mux2_2,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_3,
    i1 => dpt_out_mux3_3,
    i0 => dpt_out_mux2_3,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_4,
    i1 => dpt_out_mux3_4,
    i0 => dpt_out_mux2_4,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_5,
    i1 => dpt_out_mux3_5,
    i0 => dpt_out_mux2_5,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_6,
    i1 => dpt_out_mux3_6,
    i0 => dpt_out_mux2_6,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_7,
    i1 => dpt_out_mux3_7,
    i0 => dpt_out_mux2_7,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_8,
    i1 => dpt_out_mux3_8,
    i0 => dpt_out_mux2_8,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_9,
    i1 => dpt_out_mux3_9,
    i0 => dpt_out_mux2_9,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_10,
    i1 => dpt_out_mux3_10,
    i0 => dpt_out_mux2_10,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_11,
    i1 => dpt_out_mux3_11,
    i0 => dpt_out_mux2_11,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_12,
    i1 => dpt_out_mux3_12,
    i0 => dpt_out_mux2_12,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_13,
    i1 => dpt_out_mux3_13,
    i0 => dpt_out_mux2_13,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_14,
    i1 => dpt_out_mux3_14,
    i0 => dpt_out_mux2_14,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_15,
    i1 => dpt_out_mux3_15,
    i0 => dpt_out_mux2_15,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_16,
    i1 => dpt_out_mux3_16,
    i0 => dpt_out_mux2_16,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_17,
    i1 => dpt_out_mux3_17,
    i0 => dpt_out_mux2_17,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_18,
    i1 => dpt_out_mux3_18,
    i0 => dpt_out_mux2_18,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_19,
    i1 => dpt_out_mux3_19,
    i0 => dpt_out_mux2_19,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_20,
    i1 => dpt_out_mux3_20,
    i0 => dpt_out_mux2_20,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_21,
    i1 => dpt_out_mux3_21,
    i0 => dpt_out_mux2_21,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_22,
    i1 => dpt_out_mux3_22,
    i0 => dpt_out_mux2_22,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_23,
    i1 => dpt_out_mux3_23,
    i0 => dpt_out_mux2_23,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_24,
    i1 => dpt_out_mux3_24,
    i0 => dpt_out_mux2_24,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_25,
    i1 => dpt_out_mux3_25,
    i0 => dpt_out_mux2_25,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_26,
    i1 => dpt_out_mux3_26,
    i0 => dpt_out_mux2_26,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_27,
    i1 => dpt_out_mux3_27,
    i0 => dpt_out_mux2_27,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_28,
    i1 => dpt_out_mux3_28,
    i0 => dpt_out_mux2_28,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_29,
    i1 => dpt_out_mux3_29,
    i0 => dpt_out_mux2_29,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_30,
    i1 => dpt_out_mux3_30,
    i0 => dpt_out_mux2_30,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux4_31,
    i1 => dpt_out_mux3_31,
    i0 => dpt_out_mux2_31,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0);
  dpt_mux_4_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_4_sel1,
    sel0 => dpt_mux_4_sel0,
    sel => ctlalu_3);
  dpt_mux_3_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_0,
    i1 => dpt_alu_sum_0,
    i0 => dpt_alu_nor_0,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_1,
    i1 => dpt_alu_sum_1,
    i0 => dpt_alu_nor_1,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_2,
    i1 => dpt_alu_sum_2,
    i0 => dpt_alu_nor_2,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_3,
    i1 => dpt_alu_sum_3,
    i0 => dpt_alu_nor_3,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_4,
    i1 => dpt_alu_sum_4,
    i0 => dpt_alu_nor_4,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_5,
    i1 => dpt_alu_sum_5,
    i0 => dpt_alu_nor_5,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_6,
    i1 => dpt_alu_sum_6,
    i0 => dpt_alu_nor_6,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_7,
    i1 => dpt_alu_sum_7,
    i0 => dpt_alu_nor_7,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_8,
    i1 => dpt_alu_sum_8,
    i0 => dpt_alu_nor_8,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_9,
    i1 => dpt_alu_sum_9,
    i0 => dpt_alu_nor_9,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_10,
    i1 => dpt_alu_sum_10,
    i0 => dpt_alu_nor_10,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_11,
    i1 => dpt_alu_sum_11,
    i0 => dpt_alu_nor_11,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_12,
    i1 => dpt_alu_sum_12,
    i0 => dpt_alu_nor_12,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_13,
    i1 => dpt_alu_sum_13,
    i0 => dpt_alu_nor_13,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_14,
    i1 => dpt_alu_sum_14,
    i0 => dpt_alu_nor_14,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_15,
    i1 => dpt_alu_sum_15,
    i0 => dpt_alu_nor_15,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_16,
    i1 => dpt_alu_sum_16,
    i0 => dpt_alu_nor_16,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_17,
    i1 => dpt_alu_sum_17,
    i0 => dpt_alu_nor_17,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_18,
    i1 => dpt_alu_sum_18,
    i0 => dpt_alu_nor_18,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_19,
    i1 => dpt_alu_sum_19,
    i0 => dpt_alu_nor_19,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_20,
    i1 => dpt_alu_sum_20,
    i0 => dpt_alu_nor_20,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_21,
    i1 => dpt_alu_sum_21,
    i0 => dpt_alu_nor_21,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_22,
    i1 => dpt_alu_sum_22,
    i0 => dpt_alu_nor_22,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_23,
    i1 => dpt_alu_sum_23,
    i0 => dpt_alu_nor_23,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_24,
    i1 => dpt_alu_sum_24,
    i0 => dpt_alu_nor_24,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_25,
    i1 => dpt_alu_sum_25,
    i0 => dpt_alu_nor_25,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_26,
    i1 => dpt_alu_sum_26,
    i0 => dpt_alu_nor_26,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_27,
    i1 => dpt_alu_sum_27,
    i0 => dpt_alu_nor_27,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_28,
    i1 => dpt_alu_sum_28,
    i0 => dpt_alu_nor_28,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_29,
    i1 => dpt_alu_sum_29,
    i0 => dpt_alu_nor_29,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_30,
    i1 => dpt_alu_sum_30,
    i0 => dpt_alu_nor_30,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux3_31,
    i1 => alu_sign,
    i0 => dpt_alu_nor_31,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0);
  dpt_mux_3_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_3_sel1,
    sel0 => dpt_mux_3_sel0,
    sel => ctlalu_2);
  dpt_mux_2_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_0,
    i1 => dpt_alu_xor_0,
    i0 => dpt_out_mux1_0,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_1,
    i1 => dpt_alu_xor_1,
    i0 => dpt_out_mux1_1,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_2,
    i1 => dpt_alu_xor_2,
    i0 => dpt_out_mux1_2,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_3,
    i1 => dpt_alu_xor_3,
    i0 => dpt_out_mux1_3,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_4,
    i1 => dpt_alu_xor_4,
    i0 => dpt_out_mux1_4,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_5,
    i1 => dpt_alu_xor_5,
    i0 => dpt_out_mux1_5,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_6,
    i1 => dpt_alu_xor_6,
    i0 => dpt_out_mux1_6,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_7,
    i1 => dpt_alu_xor_7,
    i0 => dpt_out_mux1_7,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_8,
    i1 => dpt_alu_xor_8,
    i0 => dpt_out_mux1_8,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_9,
    i1 => dpt_alu_xor_9,
    i0 => dpt_out_mux1_9,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_10,
    i1 => dpt_alu_xor_10,
    i0 => dpt_out_mux1_10,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_11,
    i1 => dpt_alu_xor_11,
    i0 => dpt_out_mux1_11,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_12,
    i1 => dpt_alu_xor_12,
    i0 => dpt_out_mux1_12,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_13,
    i1 => dpt_alu_xor_13,
    i0 => dpt_out_mux1_13,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_14,
    i1 => dpt_alu_xor_14,
    i0 => dpt_out_mux1_14,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_15,
    i1 => dpt_alu_xor_15,
    i0 => dpt_out_mux1_15,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_16,
    i1 => dpt_alu_xor_16,
    i0 => dpt_out_mux1_16,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_17,
    i1 => dpt_alu_xor_17,
    i0 => dpt_out_mux1_17,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_18,
    i1 => dpt_alu_xor_18,
    i0 => dpt_out_mux1_18,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_19,
    i1 => dpt_alu_xor_19,
    i0 => dpt_out_mux1_19,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_20,
    i1 => dpt_alu_xor_20,
    i0 => dpt_out_mux1_20,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_21,
    i1 => dpt_alu_xor_21,
    i0 => dpt_out_mux1_21,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_22,
    i1 => dpt_alu_xor_22,
    i0 => dpt_out_mux1_22,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_23,
    i1 => dpt_alu_xor_23,
    i0 => dpt_out_mux1_23,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_24,
    i1 => dpt_alu_xor_24,
    i0 => dpt_out_mux1_24,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_25,
    i1 => dpt_alu_xor_25,
    i0 => dpt_out_mux1_25,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_26,
    i1 => dpt_alu_xor_26,
    i0 => dpt_out_mux1_26,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_27,
    i1 => dpt_alu_xor_27,
    i0 => dpt_out_mux1_27,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_28,
    i1 => dpt_alu_xor_28,
    i0 => dpt_out_mux1_28,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_29,
    i1 => dpt_alu_xor_29,
    i0 => dpt_out_mux1_29,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_30,
    i1 => dpt_alu_xor_30,
    i0 => dpt_out_mux1_30,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux2_31,
    i1 => dpt_alu_xor_31,
    i0 => dpt_out_mux1_31,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0);
  dpt_mux_2_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_2_sel1,
    sel0 => dpt_mux_2_sel0,
    sel => ctlalu_2);
  dpt_mux_1_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_0,
    i1 => dpt_alu_nand_0,
    i0 => dpt_alu_nor_0,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_1,
    i1 => dpt_alu_nand_1,
    i0 => dpt_alu_nor_1,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_2,
    i1 => dpt_alu_nand_2,
    i0 => dpt_alu_nor_2,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_3,
    i1 => dpt_alu_nand_3,
    i0 => dpt_alu_nor_3,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_4,
    i1 => dpt_alu_nand_4,
    i0 => dpt_alu_nor_4,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_5,
    i1 => dpt_alu_nand_5,
    i0 => dpt_alu_nor_5,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_6,
    i1 => dpt_alu_nand_6,
    i0 => dpt_alu_nor_6,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_7,
    i1 => dpt_alu_nand_7,
    i0 => dpt_alu_nor_7,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_8,
    i1 => dpt_alu_nand_8,
    i0 => dpt_alu_nor_8,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_9,
    i1 => dpt_alu_nand_9,
    i0 => dpt_alu_nor_9,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_10,
    i1 => dpt_alu_nand_10,
    i0 => dpt_alu_nor_10,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_11,
    i1 => dpt_alu_nand_11,
    i0 => dpt_alu_nor_11,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_12,
    i1 => dpt_alu_nand_12,
    i0 => dpt_alu_nor_12,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_13,
    i1 => dpt_alu_nand_13,
    i0 => dpt_alu_nor_13,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_14,
    i1 => dpt_alu_nand_14,
    i0 => dpt_alu_nor_14,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_15,
    i1 => dpt_alu_nand_15,
    i0 => dpt_alu_nor_15,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_16,
    i1 => dpt_alu_nand_16,
    i0 => dpt_alu_nor_16,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_17,
    i1 => dpt_alu_nand_17,
    i0 => dpt_alu_nor_17,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_18,
    i1 => dpt_alu_nand_18,
    i0 => dpt_alu_nor_18,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_19,
    i1 => dpt_alu_nand_19,
    i0 => dpt_alu_nor_19,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_20,
    i1 => dpt_alu_nand_20,
    i0 => dpt_alu_nor_20,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_21,
    i1 => dpt_alu_nand_21,
    i0 => dpt_alu_nor_21,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_22,
    i1 => dpt_alu_nand_22,
    i0 => dpt_alu_nor_22,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_23,
    i1 => dpt_alu_nand_23,
    i0 => dpt_alu_nor_23,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_24,
    i1 => dpt_alu_nand_24,
    i0 => dpt_alu_nor_24,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_25,
    i1 => dpt_alu_nand_25,
    i0 => dpt_alu_nor_25,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_26,
    i1 => dpt_alu_nand_26,
    i0 => dpt_alu_nor_26,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_27,
    i1 => dpt_alu_nand_27,
    i0 => dpt_alu_nor_27,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_28,
    i1 => dpt_alu_nand_28,
    i0 => dpt_alu_nor_28,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_29,
    i1 => dpt_alu_nand_29,
    i0 => dpt_alu_nor_29,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_30,
    i1 => dpt_alu_nand_30,
    i0 => dpt_alu_nor_30,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_out_mux1_31,
    i1 => dpt_alu_nand_31,
    i0 => dpt_alu_nor_31,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0);
  dpt_mux_1_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_1_sel1,
    sel0 => dpt_mux_1_sel0,
    sel => ctlalu_1);
  dpt_mux_out_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(0),
    i1 => dpt_data_outh_n_0,
    i0 => dpt_data_outb_n_0,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(1),
    i1 => dpt_data_outh_n_1,
    i0 => dpt_data_outb_n_1,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(2),
    i1 => dpt_data_outh_n_2,
    i0 => dpt_data_outb_n_2,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(3),
    i1 => dpt_data_outh_n_3,
    i0 => dpt_data_outb_n_3,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(4),
    i1 => dpt_data_outh_n_4,
    i0 => dpt_data_outb_n_4,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(5),
    i1 => dpt_data_outh_n_5,
    i0 => dpt_data_outb_n_5,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(6),
    i1 => dpt_data_outh_n_6,
    i0 => dpt_data_outb_n_6,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(7),
    i1 => dpt_data_outh_n_7,
    i0 => dpt_data_outb_n_7,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(8),
    i1 => dpt_data_outh_n_8,
    i0 => dpt_data_outb_n_8,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(9),
    i1 => dpt_data_outh_n_9,
    i0 => dpt_data_outb_n_9,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(10),
    i1 => dpt_data_outh_n_10,
    i0 => dpt_data_outb_n_10,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(11),
    i1 => dpt_data_outh_n_11,
    i0 => dpt_data_outb_n_11,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(12),
    i1 => dpt_data_outh_n_12,
    i0 => dpt_data_outb_n_12,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(13),
    i1 => dpt_data_outh_n_13,
    i0 => dpt_data_outb_n_13,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(14),
    i1 => dpt_data_outh_n_14,
    i0 => dpt_data_outb_n_14,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(15),
    i1 => dpt_data_outh_n_15,
    i0 => dpt_data_outb_n_15,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(16),
    i1 => dpt_data_outh_n_16,
    i0 => dpt_data_outb_n_16,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(17),
    i1 => dpt_data_outh_n_17,
    i0 => dpt_data_outb_n_17,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(18),
    i1 => dpt_data_outh_n_18,
    i0 => dpt_data_outb_n_18,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(19),
    i1 => dpt_data_outh_n_19,
    i0 => dpt_data_outb_n_19,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(20),
    i1 => dpt_data_outh_n_20,
    i0 => dpt_data_outb_n_20,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(21),
    i1 => dpt_data_outh_n_21,
    i0 => dpt_data_outb_n_21,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(22),
    i1 => dpt_data_outh_n_22,
    i0 => dpt_data_outb_n_22,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(23),
    i1 => dpt_data_outh_n_23,
    i0 => dpt_data_outb_n_23,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(24),
    i1 => dpt_data_outh_n_24,
    i0 => dpt_data_outb_n_24,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(25),
    i1 => dpt_data_outh_n_25,
    i0 => dpt_data_outb_n_25,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(26),
    i1 => dpt_data_outh_n_26,
    i0 => dpt_data_outb_n_26,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(27),
    i1 => dpt_data_outh_n_27,
    i0 => dpt_data_outb_n_27,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(28),
    i1 => dpt_data_outh_n_28,
    i0 => dpt_data_outb_n_28,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(29),
    i1 => dpt_data_outh_n_29,
    i0 => dpt_data_outb_n_29,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(30),
    i1 => dpt_data_outh_n_30,
    i0 => dpt_data_outb_n_30,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dataout(31),
    i1 => dpt_data_outh_n_31,
    i0 => dpt_data_outb_n_31,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0);
  dpt_mux_out_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_out_sel1,
    sel0 => dpt_mux_out_sel0,
    sel => ctlrw_2);
  dpt_mux_out2_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_0,
    i1 => crsrin_0,
    i0 => crsrin_0,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_1,
    i1 => crsrin_1,
    i0 => crsrin_1,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_2,
    i1 => crsrin_2,
    i0 => crsrin_2,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_3,
    i1 => crsrin_3,
    i0 => crsrin_3,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_4,
    i1 => crsrin_4,
    i0 => crsrin_4,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_5,
    i1 => crsrin_5,
    i0 => crsrin_5,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_6,
    i1 => crsrin_6,
    i0 => crsrin_6,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_7,
    i1 => crsrin_7,
    i0 => crsrin_7,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_8,
    i1 => crsrin_0,
    i0 => crsrin_8,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_9,
    i1 => crsrin_1,
    i0 => crsrin_9,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_10,
    i1 => crsrin_2,
    i0 => crsrin_10,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_11,
    i1 => crsrin_3,
    i0 => crsrin_11,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_12,
    i1 => crsrin_4,
    i0 => crsrin_12,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_13,
    i1 => crsrin_5,
    i0 => crsrin_13,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_14,
    i1 => crsrin_6,
    i0 => crsrin_14,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_15,
    i1 => crsrin_7,
    i0 => crsrin_15,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_16,
    i1 => crsrin_0,
    i0 => dpt_alu_out_16,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_17,
    i1 => crsrin_1,
    i0 => dpt_alu_out_17,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_18,
    i1 => crsrin_2,
    i0 => dpt_alu_out_18,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_19,
    i1 => crsrin_3,
    i0 => dpt_alu_out_19,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_20,
    i1 => crsrin_4,
    i0 => dpt_alu_out_20,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_21,
    i1 => crsrin_5,
    i0 => dpt_alu_out_21,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_22,
    i1 => crsrin_6,
    i0 => dpt_alu_out_22,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_23,
    i1 => crsrin_7,
    i0 => dpt_alu_out_23,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_24,
    i1 => crsrin_0,
    i0 => dpt_alu_out_24,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_25,
    i1 => crsrin_1,
    i0 => dpt_alu_out_25,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_26,
    i1 => crsrin_2,
    i0 => dpt_alu_out_26,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_27,
    i1 => crsrin_3,
    i0 => dpt_alu_out_27,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_28,
    i1 => crsrin_4,
    i0 => dpt_alu_out_28,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_29,
    i1 => crsrin_5,
    i0 => dpt_alu_out_29,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_30,
    i1 => crsrin_6,
    i0 => dpt_alu_out_30,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outb_n_31,
    i1 => crsrin_7,
    i0 => dpt_alu_out_31,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0);
  dpt_mux_out2_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_out2_sel1,
    sel0 => dpt_mux_out2_sel0,
    sel => ctlrw_1);
  dpt_mux_out1_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_0,
    i1 => crsrin_0,
    i0 => crsrin_0,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_1,
    i1 => crsrin_1,
    i0 => crsrin_1,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_2,
    i1 => crsrin_2,
    i0 => crsrin_2,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_3,
    i1 => crsrin_3,
    i0 => crsrin_3,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_4,
    i1 => crsrin_4,
    i0 => crsrin_4,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_5,
    i1 => crsrin_5,
    i0 => crsrin_5,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_6,
    i1 => crsrin_6,
    i0 => crsrin_6,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_7,
    i1 => crsrin_7,
    i0 => crsrin_7,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_8,
    i1 => crsrin_8,
    i0 => crsrin_8,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_9,
    i1 => crsrin_9,
    i0 => crsrin_9,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_10,
    i1 => crsrin_10,
    i0 => crsrin_10,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_11,
    i1 => crsrin_11,
    i0 => crsrin_11,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_12,
    i1 => crsrin_12,
    i0 => crsrin_12,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_13,
    i1 => crsrin_13,
    i0 => crsrin_13,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_14,
    i1 => crsrin_14,
    i0 => crsrin_14,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_15,
    i1 => crsrin_15,
    i0 => crsrin_15,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_16,
    i1 => crsrin_0,
    i0 => dpt_alu_out_16,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_17,
    i1 => crsrin_1,
    i0 => dpt_alu_out_17,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_18,
    i1 => crsrin_2,
    i0 => dpt_alu_out_18,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_19,
    i1 => crsrin_3,
    i0 => dpt_alu_out_19,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_20,
    i1 => crsrin_4,
    i0 => dpt_alu_out_20,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_21,
    i1 => crsrin_5,
    i0 => dpt_alu_out_21,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_22,
    i1 => crsrin_6,
    i0 => dpt_alu_out_22,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_23,
    i1 => crsrin_7,
    i0 => dpt_alu_out_23,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_24,
    i1 => crsrin_8,
    i0 => dpt_alu_out_24,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_25,
    i1 => crsrin_9,
    i0 => dpt_alu_out_25,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_26,
    i1 => crsrin_10,
    i0 => dpt_alu_out_26,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_27,
    i1 => crsrin_11,
    i0 => dpt_alu_out_27,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_28,
    i1 => crsrin_12,
    i0 => dpt_alu_out_28,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_29,
    i1 => crsrin_13,
    i0 => dpt_alu_out_29,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_30,
    i1 => crsrin_14,
    i0 => dpt_alu_out_30,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_data_outh_n_31,
    i1 => crsrin_15,
    i0 => dpt_alu_out_31,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0);
  dpt_mux_out1_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_out1_sel1,
    sel0 => dpt_mux_out1_sel0,
    sel => ctlrw_2);
  dpt_izero_nul_0 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_0,
    i1 => dpt_alu_sum_1,
    i0 => dpt_alu_sum_0);
  dpt_izero_nul_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_2,
    i1 => dpt_alu_sum_3,
    i0 => dpt_alu_sum_2);
  dpt_izero_nul_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_4,
    i1 => dpt_alu_sum_5,
    i0 => dpt_alu_sum_4);
  dpt_izero_nul_6 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_6,
    i1 => dpt_alu_sum_7,
    i0 => dpt_alu_sum_6);
  dpt_izero_nul_8 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_8,
    i1 => dpt_alu_sum_9,
    i0 => dpt_alu_sum_8);
  dpt_izero_nul_10 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_10,
    i1 => dpt_alu_sum_11,
    i0 => dpt_alu_sum_10);
  dpt_izero_nul_12 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_12,
    i1 => dpt_alu_sum_13,
    i0 => dpt_alu_sum_12);
  dpt_izero_nul_14 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_14,
    i1 => dpt_alu_sum_15,
    i0 => dpt_alu_sum_14);
  dpt_izero_nul_16 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_16,
    i1 => dpt_alu_sum_17,
    i0 => dpt_alu_sum_16);
  dpt_izero_nul_18 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_18,
    i1 => dpt_alu_sum_19,
    i0 => dpt_alu_sum_18);
  dpt_izero_nul_20 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_20,
    i1 => dpt_alu_sum_21,
    i0 => dpt_alu_sum_20);
  dpt_izero_nul_22 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_22,
    i1 => dpt_alu_sum_23,
    i0 => dpt_alu_sum_22);
  dpt_izero_nul_24 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_24,
    i1 => dpt_alu_sum_25,
    i0 => dpt_alu_sum_24);
  dpt_izero_nul_26 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_26,
    i1 => dpt_alu_sum_27,
    i0 => dpt_alu_sum_26);
  dpt_izero_nul_28 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_28,
    i1 => dpt_alu_sum_29,
    i0 => dpt_alu_sum_28);
  dpt_izero_nul_30 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_30,
    i1 => alu_sign,
    i0 => dpt_alu_sum_30);
  dpt_izero_nul_1 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_1,
    i1 => dpt_izero_nul_2,
    i0 => dpt_izero_nul_0);
  dpt_izero_nul_5 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_5,
    i1 => dpt_izero_nul_6,
    i0 => dpt_izero_nul_4);
  dpt_izero_nul_9 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_9,
    i1 => dpt_izero_nul_10,
    i0 => dpt_izero_nul_8);
  dpt_izero_nul_13 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_13,
    i1 => dpt_izero_nul_14,
    i0 => dpt_izero_nul_12);
  dpt_izero_nul_17 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_17,
    i1 => dpt_izero_nul_18,
    i0 => dpt_izero_nul_16);
  dpt_izero_nul_21 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_21,
    i1 => dpt_izero_nul_22,
    i0 => dpt_izero_nul_20);
  dpt_izero_nul_25 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_25,
    i1 => dpt_izero_nul_26,
    i0 => dpt_izero_nul_24);
  dpt_izero_nul_29 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_29,
    i1 => dpt_izero_nul_30,
    i0 => dpt_izero_nul_28);
  dpt_izero_nul_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_3,
    i1 => dpt_izero_nul_5,
    i0 => dpt_izero_nul_1);
  dpt_izero_nul_11 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_11,
    i1 => dpt_izero_nul_13,
    i0 => dpt_izero_nul_9);
  dpt_izero_nul_19 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_19,
    i1 => dpt_izero_nul_21,
    i0 => dpt_izero_nul_17);
  dpt_izero_nul_27 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_27,
    i1 => dpt_izero_nul_29,
    i0 => dpt_izero_nul_25);
  dpt_izero_nul_7 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_7,
    i1 => dpt_izero_nul_11,
    i0 => dpt_izero_nul_3);
  dpt_izero_nul_23 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_izero_nul_23,
    i1 => dpt_izero_nul_27,
    i0 => dpt_izero_nul_19);
  dpt_izero_nul_15 : no2_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_nul,
    i1 => dpt_izero_nul_23,
    i0 => dpt_izero_nul_7);
  dpt_inor_cell_0 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_0,
    i1 => dpt_opx_out_0,
    i0 => dpt_opy_out_0);
  dpt_inor_cell_1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_1,
    i1 => dpt_opx_out_1,
    i0 => dpt_opy_out_1);
  dpt_inor_cell_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_2,
    i1 => dpt_opx_out_2,
    i0 => dpt_opy_out_2);
  dpt_inor_cell_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_3,
    i1 => dpt_opx_out_3,
    i0 => dpt_opy_out_3);
  dpt_inor_cell_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_4,
    i1 => dpt_opx_out_4,
    i0 => dpt_opy_out_4);
  dpt_inor_cell_5 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_5,
    i1 => dpt_opx_out_5,
    i0 => dpt_opy_out_5);
  dpt_inor_cell_6 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_6,
    i1 => dpt_opx_out_6,
    i0 => dpt_opy_out_6);
  dpt_inor_cell_7 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_7,
    i1 => dpt_opx_out_7,
    i0 => dpt_opy_out_7);
  dpt_inor_cell_8 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_8,
    i1 => dpt_opx_out_8,
    i0 => dpt_opy_out_8);
  dpt_inor_cell_9 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_9,
    i1 => dpt_opx_out_9,
    i0 => dpt_opy_out_9);
  dpt_inor_cell_10 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_10,
    i1 => dpt_opx_out_10,
    i0 => dpt_opy_out_10);
  dpt_inor_cell_11 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_11,
    i1 => dpt_opx_out_11,
    i0 => dpt_opy_out_11);
  dpt_inor_cell_12 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_12,
    i1 => dpt_opx_out_12,
    i0 => dpt_opy_out_12);
  dpt_inor_cell_13 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_13,
    i1 => dpt_opx_out_13,
    i0 => dpt_opy_out_13);
  dpt_inor_cell_14 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_14,
    i1 => dpt_opx_out_14,
    i0 => dpt_opy_out_14);
  dpt_inor_cell_15 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_15,
    i1 => dpt_opx_out_15,
    i0 => dpt_opy_out_15);
  dpt_inor_cell_16 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_16,
    i1 => dpt_opx_out_16,
    i0 => dpt_opy_out_16);
  dpt_inor_cell_17 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_17,
    i1 => dpt_opx_out_17,
    i0 => dpt_opy_out_17);
  dpt_inor_cell_18 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_18,
    i1 => dpt_opx_out_18,
    i0 => dpt_opy_out_18);
  dpt_inor_cell_19 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_19,
    i1 => dpt_opx_out_19,
    i0 => dpt_opy_out_19);
  dpt_inor_cell_20 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_20,
    i1 => dpt_opx_out_20,
    i0 => dpt_opy_out_20);
  dpt_inor_cell_21 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_21,
    i1 => dpt_opx_out_21,
    i0 => dpt_opy_out_21);
  dpt_inor_cell_22 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_22,
    i1 => dpt_opx_out_22,
    i0 => dpt_opy_out_22);
  dpt_inor_cell_23 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_23,
    i1 => dpt_opx_out_23,
    i0 => dpt_opy_out_23);
  dpt_inor_cell_24 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_24,
    i1 => dpt_opx_out_24,
    i0 => dpt_opy_out_24);
  dpt_inor_cell_25 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_25,
    i1 => dpt_opx_out_25,
    i0 => dpt_opy_out_25);
  dpt_inor_cell_26 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_26,
    i1 => dpt_opx_out_26,
    i0 => dpt_opy_out_26);
  dpt_inor_cell_27 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_27,
    i1 => dpt_opx_out_27,
    i0 => dpt_opy_out_27);
  dpt_inor_cell_28 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_28,
    i1 => dpt_opx_out_28,
    i0 => dpt_opy_out_28);
  dpt_inor_cell_29 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_29,
    i1 => dpt_opx_out_29,
    i0 => dpt_opy_out_29);
  dpt_inor_cell_30 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_30,
    i1 => dpt_opx_out_30,
    i0 => dpt_opy_out_30);
  dpt_inor_cell_31 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nor_31,
    i1 => opx_sign,
    i0 => opy_sign);
  dpt_inand_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_0,
    i1 => dpt_opx_out_0,
    i0 => dpt_opy_out_0);
  dpt_inand_cell_1 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_1,
    i1 => dpt_opx_out_1,
    i0 => dpt_opy_out_1);
  dpt_inand_cell_2 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_2,
    i1 => dpt_opx_out_2,
    i0 => dpt_opy_out_2);
  dpt_inand_cell_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_3,
    i1 => dpt_opx_out_3,
    i0 => dpt_opy_out_3);
  dpt_inand_cell_4 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_4,
    i1 => dpt_opx_out_4,
    i0 => dpt_opy_out_4);
  dpt_inand_cell_5 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_5,
    i1 => dpt_opx_out_5,
    i0 => dpt_opy_out_5);
  dpt_inand_cell_6 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_6,
    i1 => dpt_opx_out_6,
    i0 => dpt_opy_out_6);
  dpt_inand_cell_7 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_7,
    i1 => dpt_opx_out_7,
    i0 => dpt_opy_out_7);
  dpt_inand_cell_8 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_8,
    i1 => dpt_opx_out_8,
    i0 => dpt_opy_out_8);
  dpt_inand_cell_9 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_9,
    i1 => dpt_opx_out_9,
    i0 => dpt_opy_out_9);
  dpt_inand_cell_10 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_10,
    i1 => dpt_opx_out_10,
    i0 => dpt_opy_out_10);
  dpt_inand_cell_11 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_11,
    i1 => dpt_opx_out_11,
    i0 => dpt_opy_out_11);
  dpt_inand_cell_12 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_12,
    i1 => dpt_opx_out_12,
    i0 => dpt_opy_out_12);
  dpt_inand_cell_13 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_13,
    i1 => dpt_opx_out_13,
    i0 => dpt_opy_out_13);
  dpt_inand_cell_14 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_14,
    i1 => dpt_opx_out_14,
    i0 => dpt_opy_out_14);
  dpt_inand_cell_15 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_15,
    i1 => dpt_opx_out_15,
    i0 => dpt_opy_out_15);
  dpt_inand_cell_16 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_16,
    i1 => dpt_opx_out_16,
    i0 => dpt_opy_out_16);
  dpt_inand_cell_17 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_17,
    i1 => dpt_opx_out_17,
    i0 => dpt_opy_out_17);
  dpt_inand_cell_18 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_18,
    i1 => dpt_opx_out_18,
    i0 => dpt_opy_out_18);
  dpt_inand_cell_19 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_19,
    i1 => dpt_opx_out_19,
    i0 => dpt_opy_out_19);
  dpt_inand_cell_20 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_20,
    i1 => dpt_opx_out_20,
    i0 => dpt_opy_out_20);
  dpt_inand_cell_21 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_21,
    i1 => dpt_opx_out_21,
    i0 => dpt_opy_out_21);
  dpt_inand_cell_22 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_22,
    i1 => dpt_opx_out_22,
    i0 => dpt_opy_out_22);
  dpt_inand_cell_23 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_23,
    i1 => dpt_opx_out_23,
    i0 => dpt_opy_out_23);
  dpt_inand_cell_24 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_24,
    i1 => dpt_opx_out_24,
    i0 => dpt_opy_out_24);
  dpt_inand_cell_25 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_25,
    i1 => dpt_opx_out_25,
    i0 => dpt_opy_out_25);
  dpt_inand_cell_26 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_26,
    i1 => dpt_opx_out_26,
    i0 => dpt_opy_out_26);
  dpt_inand_cell_27 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_27,
    i1 => dpt_opx_out_27,
    i0 => dpt_opy_out_27);
  dpt_inand_cell_28 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_28,
    i1 => dpt_opx_out_28,
    i0 => dpt_opy_out_28);
  dpt_inand_cell_29 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_29,
    i1 => dpt_opx_out_29,
    i0 => dpt_opy_out_29);
  dpt_inand_cell_30 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_30,
    i1 => dpt_opx_out_30,
    i0 => dpt_opy_out_30);
  dpt_inand_cell_31 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_nand_31,
    i1 => opx_sign,
    i0 => opy_sign);
  dpt_ixor_cell_0 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_0,
    i1 => dpt_opx_out_0,
    i0 => dpt_opy_out_0);
  dpt_ixor_cell_1 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_1,
    i1 => dpt_opx_out_1,
    i0 => dpt_opy_out_1);
  dpt_ixor_cell_2 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_2,
    i1 => dpt_opx_out_2,
    i0 => dpt_opy_out_2);
  dpt_ixor_cell_3 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_3,
    i1 => dpt_opx_out_3,
    i0 => dpt_opy_out_3);
  dpt_ixor_cell_4 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_4,
    i1 => dpt_opx_out_4,
    i0 => dpt_opy_out_4);
  dpt_ixor_cell_5 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_5,
    i1 => dpt_opx_out_5,
    i0 => dpt_opy_out_5);
  dpt_ixor_cell_6 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_6,
    i1 => dpt_opx_out_6,
    i0 => dpt_opy_out_6);
  dpt_ixor_cell_7 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_7,
    i1 => dpt_opx_out_7,
    i0 => dpt_opy_out_7);
  dpt_ixor_cell_8 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_8,
    i1 => dpt_opx_out_8,
    i0 => dpt_opy_out_8);
  dpt_ixor_cell_9 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_9,
    i1 => dpt_opx_out_9,
    i0 => dpt_opy_out_9);
  dpt_ixor_cell_10 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_10,
    i1 => dpt_opx_out_10,
    i0 => dpt_opy_out_10);
  dpt_ixor_cell_11 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_11,
    i1 => dpt_opx_out_11,
    i0 => dpt_opy_out_11);
  dpt_ixor_cell_12 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_12,
    i1 => dpt_opx_out_12,
    i0 => dpt_opy_out_12);
  dpt_ixor_cell_13 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_13,
    i1 => dpt_opx_out_13,
    i0 => dpt_opy_out_13);
  dpt_ixor_cell_14 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_14,
    i1 => dpt_opx_out_14,
    i0 => dpt_opy_out_14);
  dpt_ixor_cell_15 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_15,
    i1 => dpt_opx_out_15,
    i0 => dpt_opy_out_15);
  dpt_ixor_cell_16 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_16,
    i1 => dpt_opx_out_16,
    i0 => dpt_opy_out_16);
  dpt_ixor_cell_17 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_17,
    i1 => dpt_opx_out_17,
    i0 => dpt_opy_out_17);
  dpt_ixor_cell_18 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_18,
    i1 => dpt_opx_out_18,
    i0 => dpt_opy_out_18);
  dpt_ixor_cell_19 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_19,
    i1 => dpt_opx_out_19,
    i0 => dpt_opy_out_19);
  dpt_ixor_cell_20 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_20,
    i1 => dpt_opx_out_20,
    i0 => dpt_opy_out_20);
  dpt_ixor_cell_21 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_21,
    i1 => dpt_opx_out_21,
    i0 => dpt_opy_out_21);
  dpt_ixor_cell_22 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_22,
    i1 => dpt_opx_out_22,
    i0 => dpt_opy_out_22);
  dpt_ixor_cell_23 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_23,
    i1 => dpt_opx_out_23,
    i0 => dpt_opy_out_23);
  dpt_ixor_cell_24 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_24,
    i1 => dpt_opx_out_24,
    i0 => dpt_opy_out_24);
  dpt_ixor_cell_25 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_25,
    i1 => dpt_opx_out_25,
    i0 => dpt_opy_out_25);
  dpt_ixor_cell_26 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_26,
    i1 => dpt_opx_out_26,
    i0 => dpt_opy_out_26);
  dpt_ixor_cell_27 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_27,
    i1 => dpt_opx_out_27,
    i0 => dpt_opy_out_27);
  dpt_ixor_cell_28 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_28,
    i1 => dpt_opx_out_28,
    i0 => dpt_opy_out_28);
  dpt_ixor_cell_29 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_29,
    i1 => dpt_opx_out_29,
    i0 => dpt_opy_out_29);
  dpt_ixor_cell_30 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_30,
    i1 => dpt_opx_out_30,
    i0 => dpt_opy_out_30);
  dpt_ixor_cell_31 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_xor_31,
    i1 => opx_sign,
    i0 => opy_sign);
  dpt_ishifter_a_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_msb,
    i1 => ctlalu_1,
    i0 => opx_sign);
  dpt_ishifter_m_0 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_32,
    i2 => dpt_opx_out_1,
    i1 => dpt_opx_out_0,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_1 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_33,
    i2 => dpt_opx_out_2,
    i1 => dpt_opx_out_1,
    i0 => dpt_opx_out_0,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_2 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_34,
    i2 => dpt_opx_out_3,
    i1 => dpt_opx_out_2,
    i0 => dpt_opx_out_1,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_3 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_35,
    i2 => dpt_opx_out_4,
    i1 => dpt_opx_out_3,
    i0 => dpt_opx_out_2,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_4 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_36,
    i2 => dpt_opx_out_5,
    i1 => dpt_opx_out_4,
    i0 => dpt_opx_out_3,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_5 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_37,
    i2 => dpt_opx_out_6,
    i1 => dpt_opx_out_5,
    i0 => dpt_opx_out_4,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_6 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_38,
    i2 => dpt_opx_out_7,
    i1 => dpt_opx_out_6,
    i0 => dpt_opx_out_5,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_7 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_39,
    i2 => dpt_opx_out_8,
    i1 => dpt_opx_out_7,
    i0 => dpt_opx_out_6,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_8 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_40,
    i2 => dpt_opx_out_9,
    i1 => dpt_opx_out_8,
    i0 => dpt_opx_out_7,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_9 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_41,
    i2 => dpt_opx_out_10,
    i1 => dpt_opx_out_9,
    i0 => dpt_opx_out_8,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_10 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_42,
    i2 => dpt_opx_out_11,
    i1 => dpt_opx_out_10,
    i0 => dpt_opx_out_9,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_11 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_43,
    i2 => dpt_opx_out_12,
    i1 => dpt_opx_out_11,
    i0 => dpt_opx_out_10,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_12 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_44,
    i2 => dpt_opx_out_13,
    i1 => dpt_opx_out_12,
    i0 => dpt_opx_out_11,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_13 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_45,
    i2 => dpt_opx_out_14,
    i1 => dpt_opx_out_13,
    i0 => dpt_opx_out_12,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_14 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_46,
    i2 => dpt_opx_out_15,
    i1 => dpt_opx_out_14,
    i0 => dpt_opx_out_13,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_15 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_47,
    i2 => dpt_opx_out_16,
    i1 => dpt_opx_out_15,
    i0 => dpt_opx_out_14,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_16 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_48,
    i2 => dpt_opx_out_17,
    i1 => dpt_opx_out_16,
    i0 => dpt_opx_out_15,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_17 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_49,
    i2 => dpt_opx_out_18,
    i1 => dpt_opx_out_17,
    i0 => dpt_opx_out_16,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_18 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_50,
    i2 => dpt_opx_out_19,
    i1 => dpt_opx_out_18,
    i0 => dpt_opx_out_17,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_19 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_51,
    i2 => dpt_opx_out_20,
    i1 => dpt_opx_out_19,
    i0 => dpt_opx_out_18,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_20 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_52,
    i2 => dpt_opx_out_21,
    i1 => dpt_opx_out_20,
    i0 => dpt_opx_out_19,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_21 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_53,
    i2 => dpt_opx_out_22,
    i1 => dpt_opx_out_21,
    i0 => dpt_opx_out_20,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_22 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_54,
    i2 => dpt_opx_out_23,
    i1 => dpt_opx_out_22,
    i0 => dpt_opx_out_21,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_23 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_55,
    i2 => dpt_opx_out_24,
    i1 => dpt_opx_out_23,
    i0 => dpt_opx_out_22,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_24 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_56,
    i2 => dpt_opx_out_25,
    i1 => dpt_opx_out_24,
    i0 => dpt_opx_out_23,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_25 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_57,
    i2 => dpt_opx_out_26,
    i1 => dpt_opx_out_25,
    i0 => dpt_opx_out_24,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_26 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_58,
    i2 => dpt_opx_out_27,
    i1 => dpt_opx_out_26,
    i0 => dpt_opx_out_25,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_27 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_59,
    i2 => dpt_opx_out_28,
    i1 => dpt_opx_out_27,
    i0 => dpt_opx_out_26,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_28 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_60,
    i2 => dpt_opx_out_29,
    i1 => dpt_opx_out_28,
    i0 => dpt_opx_out_27,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_29 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_61,
    i2 => dpt_opx_out_30,
    i1 => dpt_opx_out_29,
    i0 => dpt_opx_out_28,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_30 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_62,
    i2 => opx_sign,
    i1 => dpt_opx_out_30,
    i0 => dpt_opx_out_29,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_31 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_63,
    i2 => dpt_ishifter_msb,
    i1 => opx_sign,
    i0 => dpt_opx_out_30,
    cmd1 => dpt_ishifter_c1_0,
    cmd0 => dpt_ishifter_c0_0);
  dpt_ishifter_m_32 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_64,
    i2 => dpt_ishifter_muxoutput_34,
    i1 => dpt_ishifter_muxoutput_32,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_33 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_65,
    i2 => dpt_ishifter_muxoutput_35,
    i1 => dpt_ishifter_muxoutput_33,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_34 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_66,
    i2 => dpt_ishifter_muxoutput_36,
    i1 => dpt_ishifter_muxoutput_34,
    i0 => dpt_ishifter_muxoutput_32,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_35 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_67,
    i2 => dpt_ishifter_muxoutput_37,
    i1 => dpt_ishifter_muxoutput_35,
    i0 => dpt_ishifter_muxoutput_33,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_36 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_68,
    i2 => dpt_ishifter_muxoutput_38,
    i1 => dpt_ishifter_muxoutput_36,
    i0 => dpt_ishifter_muxoutput_34,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_37 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_69,
    i2 => dpt_ishifter_muxoutput_39,
    i1 => dpt_ishifter_muxoutput_37,
    i0 => dpt_ishifter_muxoutput_35,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_38 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_70,
    i2 => dpt_ishifter_muxoutput_40,
    i1 => dpt_ishifter_muxoutput_38,
    i0 => dpt_ishifter_muxoutput_36,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_39 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_71,
    i2 => dpt_ishifter_muxoutput_41,
    i1 => dpt_ishifter_muxoutput_39,
    i0 => dpt_ishifter_muxoutput_37,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_40 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_72,
    i2 => dpt_ishifter_muxoutput_42,
    i1 => dpt_ishifter_muxoutput_40,
    i0 => dpt_ishifter_muxoutput_38,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_41 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_73,
    i2 => dpt_ishifter_muxoutput_43,
    i1 => dpt_ishifter_muxoutput_41,
    i0 => dpt_ishifter_muxoutput_39,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_42 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_74,
    i2 => dpt_ishifter_muxoutput_44,
    i1 => dpt_ishifter_muxoutput_42,
    i0 => dpt_ishifter_muxoutput_40,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_43 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_75,
    i2 => dpt_ishifter_muxoutput_45,
    i1 => dpt_ishifter_muxoutput_43,
    i0 => dpt_ishifter_muxoutput_41,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_44 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_76,
    i2 => dpt_ishifter_muxoutput_46,
    i1 => dpt_ishifter_muxoutput_44,
    i0 => dpt_ishifter_muxoutput_42,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_45 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_77,
    i2 => dpt_ishifter_muxoutput_47,
    i1 => dpt_ishifter_muxoutput_45,
    i0 => dpt_ishifter_muxoutput_43,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_46 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_78,
    i2 => dpt_ishifter_muxoutput_48,
    i1 => dpt_ishifter_muxoutput_46,
    i0 => dpt_ishifter_muxoutput_44,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_47 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_79,
    i2 => dpt_ishifter_muxoutput_49,
    i1 => dpt_ishifter_muxoutput_47,
    i0 => dpt_ishifter_muxoutput_45,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_48 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_80,
    i2 => dpt_ishifter_muxoutput_50,
    i1 => dpt_ishifter_muxoutput_48,
    i0 => dpt_ishifter_muxoutput_46,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_49 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_81,
    i2 => dpt_ishifter_muxoutput_51,
    i1 => dpt_ishifter_muxoutput_49,
    i0 => dpt_ishifter_muxoutput_47,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_50 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_82,
    i2 => dpt_ishifter_muxoutput_52,
    i1 => dpt_ishifter_muxoutput_50,
    i0 => dpt_ishifter_muxoutput_48,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_51 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_83,
    i2 => dpt_ishifter_muxoutput_53,
    i1 => dpt_ishifter_muxoutput_51,
    i0 => dpt_ishifter_muxoutput_49,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_52 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_84,
    i2 => dpt_ishifter_muxoutput_54,
    i1 => dpt_ishifter_muxoutput_52,
    i0 => dpt_ishifter_muxoutput_50,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_53 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_85,
    i2 => dpt_ishifter_muxoutput_55,
    i1 => dpt_ishifter_muxoutput_53,
    i0 => dpt_ishifter_muxoutput_51,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_54 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_86,
    i2 => dpt_ishifter_muxoutput_56,
    i1 => dpt_ishifter_muxoutput_54,
    i0 => dpt_ishifter_muxoutput_52,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_55 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_87,
    i2 => dpt_ishifter_muxoutput_57,
    i1 => dpt_ishifter_muxoutput_55,
    i0 => dpt_ishifter_muxoutput_53,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_56 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_88,
    i2 => dpt_ishifter_muxoutput_58,
    i1 => dpt_ishifter_muxoutput_56,
    i0 => dpt_ishifter_muxoutput_54,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_57 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_89,
    i2 => dpt_ishifter_muxoutput_59,
    i1 => dpt_ishifter_muxoutput_57,
    i0 => dpt_ishifter_muxoutput_55,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_58 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_90,
    i2 => dpt_ishifter_muxoutput_60,
    i1 => dpt_ishifter_muxoutput_58,
    i0 => dpt_ishifter_muxoutput_56,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_59 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_91,
    i2 => dpt_ishifter_muxoutput_61,
    i1 => dpt_ishifter_muxoutput_59,
    i0 => dpt_ishifter_muxoutput_57,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_60 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_92,
    i2 => dpt_ishifter_muxoutput_62,
    i1 => dpt_ishifter_muxoutput_60,
    i0 => dpt_ishifter_muxoutput_58,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_61 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_93,
    i2 => dpt_ishifter_muxoutput_63,
    i1 => dpt_ishifter_muxoutput_61,
    i0 => dpt_ishifter_muxoutput_59,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_62 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_94,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_62,
    i0 => dpt_ishifter_muxoutput_60,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_63 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_95,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_63,
    i0 => dpt_ishifter_muxoutput_61,
    cmd1 => dpt_ishifter_c1_1,
    cmd0 => dpt_ishifter_c0_1);
  dpt_ishifter_m_64 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_96,
    i2 => dpt_ishifter_muxoutput_68,
    i1 => dpt_ishifter_muxoutput_64,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_65 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_97,
    i2 => dpt_ishifter_muxoutput_69,
    i1 => dpt_ishifter_muxoutput_65,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_66 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_98,
    i2 => dpt_ishifter_muxoutput_70,
    i1 => dpt_ishifter_muxoutput_66,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_67 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_99,
    i2 => dpt_ishifter_muxoutput_71,
    i1 => dpt_ishifter_muxoutput_67,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_68 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_100,
    i2 => dpt_ishifter_muxoutput_72,
    i1 => dpt_ishifter_muxoutput_68,
    i0 => dpt_ishifter_muxoutput_64,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_69 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_101,
    i2 => dpt_ishifter_muxoutput_73,
    i1 => dpt_ishifter_muxoutput_69,
    i0 => dpt_ishifter_muxoutput_65,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_70 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_102,
    i2 => dpt_ishifter_muxoutput_74,
    i1 => dpt_ishifter_muxoutput_70,
    i0 => dpt_ishifter_muxoutput_66,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_71 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_103,
    i2 => dpt_ishifter_muxoutput_75,
    i1 => dpt_ishifter_muxoutput_71,
    i0 => dpt_ishifter_muxoutput_67,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_72 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_104,
    i2 => dpt_ishifter_muxoutput_76,
    i1 => dpt_ishifter_muxoutput_72,
    i0 => dpt_ishifter_muxoutput_68,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_73 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_105,
    i2 => dpt_ishifter_muxoutput_77,
    i1 => dpt_ishifter_muxoutput_73,
    i0 => dpt_ishifter_muxoutput_69,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_74 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_106,
    i2 => dpt_ishifter_muxoutput_78,
    i1 => dpt_ishifter_muxoutput_74,
    i0 => dpt_ishifter_muxoutput_70,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_75 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_107,
    i2 => dpt_ishifter_muxoutput_79,
    i1 => dpt_ishifter_muxoutput_75,
    i0 => dpt_ishifter_muxoutput_71,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_76 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_108,
    i2 => dpt_ishifter_muxoutput_80,
    i1 => dpt_ishifter_muxoutput_76,
    i0 => dpt_ishifter_muxoutput_72,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_77 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_109,
    i2 => dpt_ishifter_muxoutput_81,
    i1 => dpt_ishifter_muxoutput_77,
    i0 => dpt_ishifter_muxoutput_73,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_78 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_110,
    i2 => dpt_ishifter_muxoutput_82,
    i1 => dpt_ishifter_muxoutput_78,
    i0 => dpt_ishifter_muxoutput_74,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_79 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_111,
    i2 => dpt_ishifter_muxoutput_83,
    i1 => dpt_ishifter_muxoutput_79,
    i0 => dpt_ishifter_muxoutput_75,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_80 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_112,
    i2 => dpt_ishifter_muxoutput_84,
    i1 => dpt_ishifter_muxoutput_80,
    i0 => dpt_ishifter_muxoutput_76,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_81 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_113,
    i2 => dpt_ishifter_muxoutput_85,
    i1 => dpt_ishifter_muxoutput_81,
    i0 => dpt_ishifter_muxoutput_77,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_82 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_114,
    i2 => dpt_ishifter_muxoutput_86,
    i1 => dpt_ishifter_muxoutput_82,
    i0 => dpt_ishifter_muxoutput_78,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_83 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_115,
    i2 => dpt_ishifter_muxoutput_87,
    i1 => dpt_ishifter_muxoutput_83,
    i0 => dpt_ishifter_muxoutput_79,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_84 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_116,
    i2 => dpt_ishifter_muxoutput_88,
    i1 => dpt_ishifter_muxoutput_84,
    i0 => dpt_ishifter_muxoutput_80,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_85 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_117,
    i2 => dpt_ishifter_muxoutput_89,
    i1 => dpt_ishifter_muxoutput_85,
    i0 => dpt_ishifter_muxoutput_81,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_86 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_118,
    i2 => dpt_ishifter_muxoutput_90,
    i1 => dpt_ishifter_muxoutput_86,
    i0 => dpt_ishifter_muxoutput_82,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_87 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_119,
    i2 => dpt_ishifter_muxoutput_91,
    i1 => dpt_ishifter_muxoutput_87,
    i0 => dpt_ishifter_muxoutput_83,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_88 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_120,
    i2 => dpt_ishifter_muxoutput_92,
    i1 => dpt_ishifter_muxoutput_88,
    i0 => dpt_ishifter_muxoutput_84,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_89 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_121,
    i2 => dpt_ishifter_muxoutput_93,
    i1 => dpt_ishifter_muxoutput_89,
    i0 => dpt_ishifter_muxoutput_85,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_90 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_122,
    i2 => dpt_ishifter_muxoutput_94,
    i1 => dpt_ishifter_muxoutput_90,
    i0 => dpt_ishifter_muxoutput_86,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_91 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_123,
    i2 => dpt_ishifter_muxoutput_95,
    i1 => dpt_ishifter_muxoutput_91,
    i0 => dpt_ishifter_muxoutput_87,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_92 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_124,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_92,
    i0 => dpt_ishifter_muxoutput_88,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_93 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_125,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_93,
    i0 => dpt_ishifter_muxoutput_89,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_94 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_126,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_94,
    i0 => dpt_ishifter_muxoutput_90,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_95 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_127,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_95,
    i0 => dpt_ishifter_muxoutput_91,
    cmd1 => dpt_ishifter_c1_2,
    cmd0 => dpt_ishifter_c0_2);
  dpt_ishifter_m_96 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_128,
    i2 => dpt_ishifter_muxoutput_104,
    i1 => dpt_ishifter_muxoutput_96,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_97 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_129,
    i2 => dpt_ishifter_muxoutput_105,
    i1 => dpt_ishifter_muxoutput_97,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_98 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_130,
    i2 => dpt_ishifter_muxoutput_106,
    i1 => dpt_ishifter_muxoutput_98,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_99 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_131,
    i2 => dpt_ishifter_muxoutput_107,
    i1 => dpt_ishifter_muxoutput_99,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_100 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_132,
    i2 => dpt_ishifter_muxoutput_108,
    i1 => dpt_ishifter_muxoutput_100,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_101 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_133,
    i2 => dpt_ishifter_muxoutput_109,
    i1 => dpt_ishifter_muxoutput_101,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_102 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_134,
    i2 => dpt_ishifter_muxoutput_110,
    i1 => dpt_ishifter_muxoutput_102,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_103 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_135,
    i2 => dpt_ishifter_muxoutput_111,
    i1 => dpt_ishifter_muxoutput_103,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_104 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_136,
    i2 => dpt_ishifter_muxoutput_112,
    i1 => dpt_ishifter_muxoutput_104,
    i0 => dpt_ishifter_muxoutput_96,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_105 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_137,
    i2 => dpt_ishifter_muxoutput_113,
    i1 => dpt_ishifter_muxoutput_105,
    i0 => dpt_ishifter_muxoutput_97,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_106 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_138,
    i2 => dpt_ishifter_muxoutput_114,
    i1 => dpt_ishifter_muxoutput_106,
    i0 => dpt_ishifter_muxoutput_98,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_107 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_139,
    i2 => dpt_ishifter_muxoutput_115,
    i1 => dpt_ishifter_muxoutput_107,
    i0 => dpt_ishifter_muxoutput_99,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_108 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_140,
    i2 => dpt_ishifter_muxoutput_116,
    i1 => dpt_ishifter_muxoutput_108,
    i0 => dpt_ishifter_muxoutput_100,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_109 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_141,
    i2 => dpt_ishifter_muxoutput_117,
    i1 => dpt_ishifter_muxoutput_109,
    i0 => dpt_ishifter_muxoutput_101,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_110 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_142,
    i2 => dpt_ishifter_muxoutput_118,
    i1 => dpt_ishifter_muxoutput_110,
    i0 => dpt_ishifter_muxoutput_102,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_111 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_143,
    i2 => dpt_ishifter_muxoutput_119,
    i1 => dpt_ishifter_muxoutput_111,
    i0 => dpt_ishifter_muxoutput_103,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_112 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_144,
    i2 => dpt_ishifter_muxoutput_120,
    i1 => dpt_ishifter_muxoutput_112,
    i0 => dpt_ishifter_muxoutput_104,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_113 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_145,
    i2 => dpt_ishifter_muxoutput_121,
    i1 => dpt_ishifter_muxoutput_113,
    i0 => dpt_ishifter_muxoutput_105,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_114 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_146,
    i2 => dpt_ishifter_muxoutput_122,
    i1 => dpt_ishifter_muxoutput_114,
    i0 => dpt_ishifter_muxoutput_106,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_115 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_147,
    i2 => dpt_ishifter_muxoutput_123,
    i1 => dpt_ishifter_muxoutput_115,
    i0 => dpt_ishifter_muxoutput_107,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_116 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_148,
    i2 => dpt_ishifter_muxoutput_124,
    i1 => dpt_ishifter_muxoutput_116,
    i0 => dpt_ishifter_muxoutput_108,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_117 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_149,
    i2 => dpt_ishifter_muxoutput_125,
    i1 => dpt_ishifter_muxoutput_117,
    i0 => dpt_ishifter_muxoutput_109,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_118 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_150,
    i2 => dpt_ishifter_muxoutput_126,
    i1 => dpt_ishifter_muxoutput_118,
    i0 => dpt_ishifter_muxoutput_110,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_119 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_151,
    i2 => dpt_ishifter_muxoutput_127,
    i1 => dpt_ishifter_muxoutput_119,
    i0 => dpt_ishifter_muxoutput_111,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_120 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_152,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_120,
    i0 => dpt_ishifter_muxoutput_112,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_121 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_153,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_121,
    i0 => dpt_ishifter_muxoutput_113,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_122 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_154,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_122,
    i0 => dpt_ishifter_muxoutput_114,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_123 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_155,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_123,
    i0 => dpt_ishifter_muxoutput_115,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_124 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_156,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_124,
    i0 => dpt_ishifter_muxoutput_116,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_125 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_157,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_125,
    i0 => dpt_ishifter_muxoutput_117,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_126 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_158,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_126,
    i0 => dpt_ishifter_muxoutput_118,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_127 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_muxoutput_159,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_127,
    i0 => dpt_ishifter_muxoutput_119,
    cmd1 => dpt_ishifter_c1_3,
    cmd0 => dpt_ishifter_c0_3);
  dpt_ishifter_m_128 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_0,
    i2 => dpt_ishifter_muxoutput_144,
    i1 => dpt_ishifter_muxoutput_128,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_129 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_1,
    i2 => dpt_ishifter_muxoutput_145,
    i1 => dpt_ishifter_muxoutput_129,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_130 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_2,
    i2 => dpt_ishifter_muxoutput_146,
    i1 => dpt_ishifter_muxoutput_130,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_131 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_3,
    i2 => dpt_ishifter_muxoutput_147,
    i1 => dpt_ishifter_muxoutput_131,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_132 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_4,
    i2 => dpt_ishifter_muxoutput_148,
    i1 => dpt_ishifter_muxoutput_132,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_133 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_5,
    i2 => dpt_ishifter_muxoutput_149,
    i1 => dpt_ishifter_muxoutput_133,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_134 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_6,
    i2 => dpt_ishifter_muxoutput_150,
    i1 => dpt_ishifter_muxoutput_134,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_135 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_7,
    i2 => dpt_ishifter_muxoutput_151,
    i1 => dpt_ishifter_muxoutput_135,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_136 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_8,
    i2 => dpt_ishifter_muxoutput_152,
    i1 => dpt_ishifter_muxoutput_136,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_137 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_9,
    i2 => dpt_ishifter_muxoutput_153,
    i1 => dpt_ishifter_muxoutput_137,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_138 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_10,
    i2 => dpt_ishifter_muxoutput_154,
    i1 => dpt_ishifter_muxoutput_138,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_139 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_11,
    i2 => dpt_ishifter_muxoutput_155,
    i1 => dpt_ishifter_muxoutput_139,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_140 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_12,
    i2 => dpt_ishifter_muxoutput_156,
    i1 => dpt_ishifter_muxoutput_140,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_141 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_13,
    i2 => dpt_ishifter_muxoutput_157,
    i1 => dpt_ishifter_muxoutput_141,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_142 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_14,
    i2 => dpt_ishifter_muxoutput_158,
    i1 => dpt_ishifter_muxoutput_142,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_143 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_15,
    i2 => dpt_ishifter_muxoutput_159,
    i1 => dpt_ishifter_muxoutput_143,
    i0 => dpt_alu_mx2i0_n,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_144 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_16,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_144,
    i0 => dpt_ishifter_muxoutput_128,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_145 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_17,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_145,
    i0 => dpt_ishifter_muxoutput_129,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_146 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_18,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_146,
    i0 => dpt_ishifter_muxoutput_130,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_147 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_19,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_147,
    i0 => dpt_ishifter_muxoutput_131,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_148 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_20,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_148,
    i0 => dpt_ishifter_muxoutput_132,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_149 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_21,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_149,
    i0 => dpt_ishifter_muxoutput_133,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_150 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_22,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_150,
    i0 => dpt_ishifter_muxoutput_134,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_151 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_23,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_151,
    i0 => dpt_ishifter_muxoutput_135,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_152 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_24,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_152,
    i0 => dpt_ishifter_muxoutput_136,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_153 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_25,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_153,
    i0 => dpt_ishifter_muxoutput_137,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_154 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_26,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_154,
    i0 => dpt_ishifter_muxoutput_138,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_155 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_27,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_155,
    i0 => dpt_ishifter_muxoutput_139,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_156 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_28,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_156,
    i0 => dpt_ishifter_muxoutput_140,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_157 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_29,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_157,
    i0 => dpt_ishifter_muxoutput_141,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_158 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_30,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_158,
    i0 => dpt_ishifter_muxoutput_142,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_m_159 : mx3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_shout_31,
    i2 => dpt_ishifter_msb,
    i1 => dpt_ishifter_muxoutput_159,
    i0 => dpt_ishifter_muxoutput_143,
    cmd1 => dpt_ishifter_c1_4,
    cmd0 => dpt_ishifter_c0_4);
  dpt_ishifter_i_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ishifter_c1_0,
    i => dpt_opy_out_0);
  dpt_ishifter_o_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_c0_0,
    i1 => dpt_alu_mx2i0_n,
    i0 => dpt_ishifter_c1_0);
  dpt_ishifter_i_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ishifter_c1_1,
    i => dpt_opy_out_1);
  dpt_ishifter_o_1 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_c0_1,
    i1 => dpt_alu_mx2i0_n,
    i0 => dpt_ishifter_c1_1);
  dpt_ishifter_i_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ishifter_c1_2,
    i => dpt_opy_out_2);
  dpt_ishifter_o_2 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_c0_2,
    i1 => dpt_alu_mx2i0_n,
    i0 => dpt_ishifter_c1_2);
  dpt_ishifter_i_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ishifter_c1_3,
    i => dpt_opy_out_3);
  dpt_ishifter_o_3 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_c0_3,
    i1 => dpt_alu_mx2i0_n,
    i0 => dpt_ishifter_c1_3);
  dpt_ishifter_i_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ishifter_c1_4,
    i => dpt_opy_out_4);
  dpt_ishifter_o_4 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ishifter_c0_4,
    i1 => dpt_alu_mx2i0_n,
    i0 => dpt_ishifter_c1_4);
  dpt_pourc30_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_c30_n,
    i => dpt_alu_c30_n);
  dpt_pourc31_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_c31_n,
    i => dpt_alu_c31_n);
  dpt_pourshift_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_alu_mx2i0_n,
    i => ctlalu_2);
  dpt_adder_sub_xorb0 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_0,
    i1 => dpt_opy_out_0,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb1 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_1,
    i1 => dpt_opy_out_1,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb2 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_2,
    i1 => dpt_opy_out_2,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb3 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_3,
    i1 => dpt_opy_out_3,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb4 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_4,
    i1 => dpt_opy_out_4,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb5 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_5,
    i1 => dpt_opy_out_5,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb6 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_6,
    i1 => dpt_opy_out_6,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb7 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_7,
    i1 => dpt_opy_out_7,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb8 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_8,
    i1 => dpt_opy_out_8,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb9 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_9,
    i1 => dpt_opy_out_9,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb10 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_10,
    i1 => dpt_opy_out_10,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb11 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_11,
    i1 => dpt_opy_out_11,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb12 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_12,
    i1 => dpt_opy_out_12,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb13 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_13,
    i1 => dpt_opy_out_13,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb14 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_14,
    i1 => dpt_opy_out_14,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb15 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_15,
    i1 => dpt_opy_out_15,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb16 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_16,
    i1 => dpt_opy_out_16,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb17 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_17,
    i1 => dpt_opy_out_17,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb18 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_18,
    i1 => dpt_opy_out_18,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb19 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_19,
    i1 => dpt_opy_out_19,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb20 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_20,
    i1 => dpt_opy_out_20,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb21 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_21,
    i1 => dpt_opy_out_21,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb22 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_22,
    i1 => dpt_opy_out_22,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb23 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_23,
    i1 => dpt_opy_out_23,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb24 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_24,
    i1 => dpt_opy_out_24,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb25 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_25,
    i1 => dpt_opy_out_25,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb26 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_26,
    i1 => dpt_opy_out_26,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb27 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_27,
    i1 => dpt_opy_out_27,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb28 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_28,
    i1 => dpt_opy_out_28,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb29 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_29,
    i1 => dpt_opy_out_29,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb30 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_30,
    i1 => dpt_opy_out_30,
    i0 => ctlalu_0);
  dpt_adder_sub_xorb31 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_xorb_31,
    i1 => opy_sign,
    i0 => ctlalu_0);
  dpt_adder_sub_pigi1 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_1,
    cout => dpt_adder_sub_gi_0_1,
    b => dpt_adder_sub_xorb_1,
    a => dpt_opx_out_1);
  dpt_adder_sub_pigi2 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_2,
    cout => dpt_adder_sub_gi_0_2,
    b => dpt_adder_sub_xorb_2,
    a => dpt_opx_out_2);
  dpt_adder_sub_pigi3 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_3,
    cout => dpt_adder_sub_gi_0_3,
    b => dpt_adder_sub_xorb_3,
    a => dpt_opx_out_3);
  dpt_adder_sub_pigi4 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_4,
    cout => dpt_adder_sub_gi_0_4,
    b => dpt_adder_sub_xorb_4,
    a => dpt_opx_out_4);
  dpt_adder_sub_pigi5 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_5,
    cout => dpt_adder_sub_gi_0_5,
    b => dpt_adder_sub_xorb_5,
    a => dpt_opx_out_5);
  dpt_adder_sub_pigi6 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_6,
    cout => dpt_adder_sub_gi_0_6,
    b => dpt_adder_sub_xorb_6,
    a => dpt_opx_out_6);
  dpt_adder_sub_pigi7 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_7,
    cout => dpt_adder_sub_gi_0_7,
    b => dpt_adder_sub_xorb_7,
    a => dpt_opx_out_7);
  dpt_adder_sub_pigi8 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_8,
    cout => dpt_adder_sub_gi_0_8,
    b => dpt_adder_sub_xorb_8,
    a => dpt_opx_out_8);
  dpt_adder_sub_pigi9 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_9,
    cout => dpt_adder_sub_gi_0_9,
    b => dpt_adder_sub_xorb_9,
    a => dpt_opx_out_9);
  dpt_adder_sub_pigi10 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_10,
    cout => dpt_adder_sub_gi_0_10,
    b => dpt_adder_sub_xorb_10,
    a => dpt_opx_out_10);
  dpt_adder_sub_pigi11 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_11,
    cout => dpt_adder_sub_gi_0_11,
    b => dpt_adder_sub_xorb_11,
    a => dpt_opx_out_11);
  dpt_adder_sub_pigi12 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_12,
    cout => dpt_adder_sub_gi_0_12,
    b => dpt_adder_sub_xorb_12,
    a => dpt_opx_out_12);
  dpt_adder_sub_pigi13 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_13,
    cout => dpt_adder_sub_gi_0_13,
    b => dpt_adder_sub_xorb_13,
    a => dpt_opx_out_13);
  dpt_adder_sub_pigi14 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_14,
    cout => dpt_adder_sub_gi_0_14,
    b => dpt_adder_sub_xorb_14,
    a => dpt_opx_out_14);
  dpt_adder_sub_pigi15 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_15,
    cout => dpt_adder_sub_gi_0_15,
    b => dpt_adder_sub_xorb_15,
    a => dpt_opx_out_15);
  dpt_adder_sub_pigi16 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_16,
    cout => dpt_adder_sub_gi_0_16,
    b => dpt_adder_sub_xorb_16,
    a => dpt_opx_out_16);
  dpt_adder_sub_pigi17 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_17,
    cout => dpt_adder_sub_gi_0_17,
    b => dpt_adder_sub_xorb_17,
    a => dpt_opx_out_17);
  dpt_adder_sub_pigi18 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_18,
    cout => dpt_adder_sub_gi_0_18,
    b => dpt_adder_sub_xorb_18,
    a => dpt_opx_out_18);
  dpt_adder_sub_pigi19 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_19,
    cout => dpt_adder_sub_gi_0_19,
    b => dpt_adder_sub_xorb_19,
    a => dpt_opx_out_19);
  dpt_adder_sub_pigi20 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_20,
    cout => dpt_adder_sub_gi_0_20,
    b => dpt_adder_sub_xorb_20,
    a => dpt_opx_out_20);
  dpt_adder_sub_pigi21 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_21,
    cout => dpt_adder_sub_gi_0_21,
    b => dpt_adder_sub_xorb_21,
    a => dpt_opx_out_21);
  dpt_adder_sub_pigi22 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_22,
    cout => dpt_adder_sub_gi_0_22,
    b => dpt_adder_sub_xorb_22,
    a => dpt_opx_out_22);
  dpt_adder_sub_pigi23 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_23,
    cout => dpt_adder_sub_gi_0_23,
    b => dpt_adder_sub_xorb_23,
    a => dpt_opx_out_23);
  dpt_adder_sub_pigi24 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_24,
    cout => dpt_adder_sub_gi_0_24,
    b => dpt_adder_sub_xorb_24,
    a => dpt_opx_out_24);
  dpt_adder_sub_pigi25 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_25,
    cout => dpt_adder_sub_gi_0_25,
    b => dpt_adder_sub_xorb_25,
    a => dpt_opx_out_25);
  dpt_adder_sub_pigi26 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_26,
    cout => dpt_adder_sub_gi_0_26,
    b => dpt_adder_sub_xorb_26,
    a => dpt_opx_out_26);
  dpt_adder_sub_pigi27 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_27,
    cout => dpt_adder_sub_gi_0_27,
    b => dpt_adder_sub_xorb_27,
    a => dpt_opx_out_27);
  dpt_adder_sub_pigi28 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_28,
    cout => dpt_adder_sub_gi_0_28,
    b => dpt_adder_sub_xorb_28,
    a => dpt_opx_out_28);
  dpt_adder_sub_pigi29 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_29,
    cout => dpt_adder_sub_gi_0_29,
    b => dpt_adder_sub_xorb_29,
    a => dpt_opx_out_29);
  dpt_adder_sub_pigi30 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_30,
    cout => dpt_adder_sub_gi_0_30,
    b => dpt_adder_sub_xorb_30,
    a => dpt_opx_out_30);
  dpt_adder_sub_pigi31 : halfadder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_adder_sub_pi_0_31,
    cout => dpt_adder_sub_gi_0_31,
    b => dpt_adder_sub_xorb_31,
    a => opx_sign);
  dpt_adder_sub_s0 : fulladder_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => dpt_alu_sum_0,
    cout => dpt_adder_sub_r_1,
    cin3 => ctlalu_0,
    cin2 => ctlalu_0,
    cin1 => ctlalu_0,
    b4 => dpt_adder_sub_xorb_0,
    b3 => dpt_adder_sub_xorb_0,
    b2 => dpt_adder_sub_xorb_0,
    b1 => dpt_adder_sub_xorb_0,
    a4 => dpt_opx_out_0,
    a3 => dpt_opx_out_0,
    a2 => dpt_opx_out_0,
    a1 => dpt_opx_out_0);
  dpt_adder_sub_r2 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_2,
    i2 => dpt_adder_sub_gi_0_1,
    i1 => dpt_adder_sub_r_1,
    i0 => dpt_adder_sub_pi_0_1);
  dpt_adder_sub_pg_i1_1_3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_3,
    i1 => dpt_adder_sub_pi_0_3,
    i0 => dpt_adder_sub_pi_0_2);
  dpt_adder_sub_pg_i2_1_3 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_3,
    i2 => dpt_adder_sub_gi_0_3,
    i1 => dpt_adder_sub_gi_0_2,
    i0 => dpt_adder_sub_pi_0_3);
  dpt_adder_sub_pg_i1_1_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_5,
    i1 => dpt_adder_sub_pi_0_5,
    i0 => dpt_adder_sub_pi_0_4);
  dpt_adder_sub_pg_i2_1_5 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_5,
    i2 => dpt_adder_sub_gi_0_5,
    i1 => dpt_adder_sub_gi_0_4,
    i0 => dpt_adder_sub_pi_0_5);
  dpt_adder_sub_pg_i1_1_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_7,
    i1 => dpt_adder_sub_pi_0_7,
    i0 => dpt_adder_sub_pi_0_6);
  dpt_adder_sub_pg_i2_1_7 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_7,
    i2 => dpt_adder_sub_gi_0_7,
    i1 => dpt_adder_sub_gi_0_6,
    i0 => dpt_adder_sub_pi_0_7);
  dpt_adder_sub_pg_i1_1_9 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_9,
    i1 => dpt_adder_sub_pi_0_9,
    i0 => dpt_adder_sub_pi_0_8);
  dpt_adder_sub_pg_i2_1_9 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_9,
    i2 => dpt_adder_sub_gi_0_9,
    i1 => dpt_adder_sub_gi_0_8,
    i0 => dpt_adder_sub_pi_0_9);
  dpt_adder_sub_pg_i1_1_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_11,
    i1 => dpt_adder_sub_pi_0_11,
    i0 => dpt_adder_sub_pi_0_10);
  dpt_adder_sub_pg_i2_1_11 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_11,
    i2 => dpt_adder_sub_gi_0_11,
    i1 => dpt_adder_sub_gi_0_10,
    i0 => dpt_adder_sub_pi_0_11);
  dpt_adder_sub_pg_i1_1_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_13,
    i1 => dpt_adder_sub_pi_0_13,
    i0 => dpt_adder_sub_pi_0_12);
  dpt_adder_sub_pg_i2_1_13 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_13,
    i2 => dpt_adder_sub_gi_0_13,
    i1 => dpt_adder_sub_gi_0_12,
    i0 => dpt_adder_sub_pi_0_13);
  dpt_adder_sub_pg_i1_1_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_15,
    i1 => dpt_adder_sub_pi_0_15,
    i0 => dpt_adder_sub_pi_0_14);
  dpt_adder_sub_pg_i2_1_15 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_15,
    i2 => dpt_adder_sub_gi_0_15,
    i1 => dpt_adder_sub_gi_0_14,
    i0 => dpt_adder_sub_pi_0_15);
  dpt_adder_sub_pg_i1_1_17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_17,
    i1 => dpt_adder_sub_pi_0_17,
    i0 => dpt_adder_sub_pi_0_16);
  dpt_adder_sub_pg_i2_1_17 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_17,
    i2 => dpt_adder_sub_gi_0_17,
    i1 => dpt_adder_sub_gi_0_16,
    i0 => dpt_adder_sub_pi_0_17);
  dpt_adder_sub_pg_i1_1_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_19,
    i1 => dpt_adder_sub_pi_0_19,
    i0 => dpt_adder_sub_pi_0_18);
  dpt_adder_sub_pg_i2_1_19 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_19,
    i2 => dpt_adder_sub_gi_0_19,
    i1 => dpt_adder_sub_gi_0_18,
    i0 => dpt_adder_sub_pi_0_19);
  dpt_adder_sub_pg_i1_1_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_21,
    i1 => dpt_adder_sub_pi_0_21,
    i0 => dpt_adder_sub_pi_0_20);
  dpt_adder_sub_pg_i2_1_21 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_21,
    i2 => dpt_adder_sub_gi_0_21,
    i1 => dpt_adder_sub_gi_0_20,
    i0 => dpt_adder_sub_pi_0_21);
  dpt_adder_sub_pg_i1_1_23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_23,
    i1 => dpt_adder_sub_pi_0_23,
    i0 => dpt_adder_sub_pi_0_22);
  dpt_adder_sub_pg_i2_1_23 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_23,
    i2 => dpt_adder_sub_gi_0_23,
    i1 => dpt_adder_sub_gi_0_22,
    i0 => dpt_adder_sub_pi_0_23);
  dpt_adder_sub_pg_i1_1_25 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_25,
    i1 => dpt_adder_sub_pi_0_25,
    i0 => dpt_adder_sub_pi_0_24);
  dpt_adder_sub_pg_i2_1_25 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_25,
    i2 => dpt_adder_sub_gi_0_25,
    i1 => dpt_adder_sub_gi_0_24,
    i0 => dpt_adder_sub_pi_0_25);
  dpt_adder_sub_pg_i1_1_27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_27,
    i1 => dpt_adder_sub_pi_0_27,
    i0 => dpt_adder_sub_pi_0_26);
  dpt_adder_sub_pg_i2_1_27 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_27,
    i2 => dpt_adder_sub_gi_0_27,
    i1 => dpt_adder_sub_gi_0_26,
    i0 => dpt_adder_sub_pi_0_27);
  dpt_adder_sub_pg_i1_1_29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_29,
    i1 => dpt_adder_sub_pi_0_29,
    i0 => dpt_adder_sub_pi_0_28);
  dpt_adder_sub_pg_i2_1_29 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_29,
    i2 => dpt_adder_sub_gi_0_29,
    i1 => dpt_adder_sub_gi_0_28,
    i0 => dpt_adder_sub_pi_0_29);
  dpt_adder_sub_pg_i1_1_31 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_1_31,
    i1 => dpt_adder_sub_pi_0_31,
    i0 => dpt_adder_sub_pi_0_30);
  dpt_adder_sub_pg_i2_1_31 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_1_31,
    i2 => dpt_adder_sub_gi_0_31,
    i1 => dpt_adder_sub_gi_0_30,
    i0 => dpt_adder_sub_pi_0_31);
  dpt_adder_sub_r3 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_3,
    i2 => dpt_adder_sub_gi_0_2,
    i1 => dpt_adder_sub_r_2,
    i0 => dpt_adder_sub_pi_0_2);
  dpt_adder_sub_r4 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_4,
    i2 => dpt_adder_sub_gi_1_3,
    i1 => dpt_adder_sub_r_2,
    i0 => dpt_adder_sub_pi_1_3);
  dpt_adder_sub_pg_i1_2_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_6,
    i1 => dpt_adder_sub_pi_0_6,
    i0 => dpt_adder_sub_pi_1_5);
  dpt_adder_sub_pg_i2_2_6 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_6,
    i2 => dpt_adder_sub_gi_0_6,
    i1 => dpt_adder_sub_gi_1_5,
    i0 => dpt_adder_sub_pi_0_6);
  dpt_adder_sub_pg_i1_2_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_7,
    i1 => dpt_adder_sub_pi_1_7,
    i0 => dpt_adder_sub_pi_1_5);
  dpt_adder_sub_pg_i2_2_7 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_7,
    i2 => dpt_adder_sub_gi_1_7,
    i1 => dpt_adder_sub_gi_1_5,
    i0 => dpt_adder_sub_pi_1_7);
  dpt_adder_sub_pg_i1_2_10 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_10,
    i1 => dpt_adder_sub_pi_0_10,
    i0 => dpt_adder_sub_pi_1_9);
  dpt_adder_sub_pg_i2_2_10 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_10,
    i2 => dpt_adder_sub_gi_0_10,
    i1 => dpt_adder_sub_gi_1_9,
    i0 => dpt_adder_sub_pi_0_10);
  dpt_adder_sub_pg_i1_2_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_11,
    i1 => dpt_adder_sub_pi_1_11,
    i0 => dpt_adder_sub_pi_1_9);
  dpt_adder_sub_pg_i2_2_11 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_11,
    i2 => dpt_adder_sub_gi_1_11,
    i1 => dpt_adder_sub_gi_1_9,
    i0 => dpt_adder_sub_pi_1_11);
  dpt_adder_sub_pg_i1_2_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_14,
    i1 => dpt_adder_sub_pi_0_14,
    i0 => dpt_adder_sub_pi_1_13);
  dpt_adder_sub_pg_i2_2_14 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_14,
    i2 => dpt_adder_sub_gi_0_14,
    i1 => dpt_adder_sub_gi_1_13,
    i0 => dpt_adder_sub_pi_0_14);
  dpt_adder_sub_pg_i1_2_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_15,
    i1 => dpt_adder_sub_pi_1_15,
    i0 => dpt_adder_sub_pi_1_13);
  dpt_adder_sub_pg_i2_2_15 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_15,
    i2 => dpt_adder_sub_gi_1_15,
    i1 => dpt_adder_sub_gi_1_13,
    i0 => dpt_adder_sub_pi_1_15);
  dpt_adder_sub_pg_i1_2_18 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_18,
    i1 => dpt_adder_sub_pi_0_18,
    i0 => dpt_adder_sub_pi_1_17);
  dpt_adder_sub_pg_i2_2_18 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_18,
    i2 => dpt_adder_sub_gi_0_18,
    i1 => dpt_adder_sub_gi_1_17,
    i0 => dpt_adder_sub_pi_0_18);
  dpt_adder_sub_pg_i1_2_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_19,
    i1 => dpt_adder_sub_pi_1_19,
    i0 => dpt_adder_sub_pi_1_17);
  dpt_adder_sub_pg_i2_2_19 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_19,
    i2 => dpt_adder_sub_gi_1_19,
    i1 => dpt_adder_sub_gi_1_17,
    i0 => dpt_adder_sub_pi_1_19);
  dpt_adder_sub_pg_i1_2_22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_22,
    i1 => dpt_adder_sub_pi_0_22,
    i0 => dpt_adder_sub_pi_1_21);
  dpt_adder_sub_pg_i2_2_22 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_22,
    i2 => dpt_adder_sub_gi_0_22,
    i1 => dpt_adder_sub_gi_1_21,
    i0 => dpt_adder_sub_pi_0_22);
  dpt_adder_sub_pg_i1_2_23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_23,
    i1 => dpt_adder_sub_pi_1_23,
    i0 => dpt_adder_sub_pi_1_21);
  dpt_adder_sub_pg_i2_2_23 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_23,
    i2 => dpt_adder_sub_gi_1_23,
    i1 => dpt_adder_sub_gi_1_21,
    i0 => dpt_adder_sub_pi_1_23);
  dpt_adder_sub_pg_i1_2_26 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_26,
    i1 => dpt_adder_sub_pi_0_26,
    i0 => dpt_adder_sub_pi_1_25);
  dpt_adder_sub_pg_i2_2_26 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_26,
    i2 => dpt_adder_sub_gi_0_26,
    i1 => dpt_adder_sub_gi_1_25,
    i0 => dpt_adder_sub_pi_0_26);
  dpt_adder_sub_pg_i1_2_27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_27,
    i1 => dpt_adder_sub_pi_1_27,
    i0 => dpt_adder_sub_pi_1_25);
  dpt_adder_sub_pg_i2_2_27 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_27,
    i2 => dpt_adder_sub_gi_1_27,
    i1 => dpt_adder_sub_gi_1_25,
    i0 => dpt_adder_sub_pi_1_27);
  dpt_adder_sub_pg_i1_2_30 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_30,
    i1 => dpt_adder_sub_pi_0_30,
    i0 => dpt_adder_sub_pi_1_29);
  dpt_adder_sub_pg_i2_2_30 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_30,
    i2 => dpt_adder_sub_gi_0_30,
    i1 => dpt_adder_sub_gi_1_29,
    i0 => dpt_adder_sub_pi_0_30);
  dpt_adder_sub_pg_i1_2_31 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_2_31,
    i1 => dpt_adder_sub_pi_1_31,
    i0 => dpt_adder_sub_pi_1_29);
  dpt_adder_sub_pg_i2_2_31 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_2_31,
    i2 => dpt_adder_sub_gi_1_31,
    i1 => dpt_adder_sub_gi_1_29,
    i0 => dpt_adder_sub_pi_1_31);
  dpt_adder_sub_r5 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_5,
    i2 => dpt_adder_sub_gi_0_4,
    i1 => dpt_adder_sub_r_4,
    i0 => dpt_adder_sub_pi_0_4);
  dpt_adder_sub_r6 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_6,
    i2 => dpt_adder_sub_gi_1_5,
    i1 => dpt_adder_sub_r_4,
    i0 => dpt_adder_sub_pi_1_5);
  dpt_adder_sub_r7 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_7,
    i2 => dpt_adder_sub_gi_2_6,
    i1 => dpt_adder_sub_r_4,
    i0 => dpt_adder_sub_pi_2_6);
  dpt_adder_sub_r8 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_8,
    i2 => dpt_adder_sub_gi_2_7,
    i1 => dpt_adder_sub_r_4,
    i0 => dpt_adder_sub_pi_2_7);
  dpt_adder_sub_pg_i1_3_12 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_12,
    i1 => dpt_adder_sub_pi_0_12,
    i0 => dpt_adder_sub_pi_2_11);
  dpt_adder_sub_pg_i2_3_12 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_12,
    i2 => dpt_adder_sub_gi_0_12,
    i1 => dpt_adder_sub_gi_2_11,
    i0 => dpt_adder_sub_pi_0_12);
  dpt_adder_sub_pg_i1_3_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_13,
    i1 => dpt_adder_sub_pi_1_13,
    i0 => dpt_adder_sub_pi_2_11);
  dpt_adder_sub_pg_i2_3_13 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_13,
    i2 => dpt_adder_sub_gi_1_13,
    i1 => dpt_adder_sub_gi_2_11,
    i0 => dpt_adder_sub_pi_1_13);
  dpt_adder_sub_pg_i1_3_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_14,
    i1 => dpt_adder_sub_pi_2_14,
    i0 => dpt_adder_sub_pi_2_11);
  dpt_adder_sub_pg_i2_3_14 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_14,
    i2 => dpt_adder_sub_gi_2_14,
    i1 => dpt_adder_sub_gi_2_11,
    i0 => dpt_adder_sub_pi_2_14);
  dpt_adder_sub_pg_i1_3_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_15,
    i1 => dpt_adder_sub_pi_2_15,
    i0 => dpt_adder_sub_pi_2_11);
  dpt_adder_sub_pg_i2_3_15 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_15,
    i2 => dpt_adder_sub_gi_2_15,
    i1 => dpt_adder_sub_gi_2_11,
    i0 => dpt_adder_sub_pi_2_15);
  dpt_adder_sub_pg_i1_3_20 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_20,
    i1 => dpt_adder_sub_pi_0_20,
    i0 => dpt_adder_sub_pi_2_19);
  dpt_adder_sub_pg_i2_3_20 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_20,
    i2 => dpt_adder_sub_gi_0_20,
    i1 => dpt_adder_sub_gi_2_19,
    i0 => dpt_adder_sub_pi_0_20);
  dpt_adder_sub_pg_i1_3_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_21,
    i1 => dpt_adder_sub_pi_1_21,
    i0 => dpt_adder_sub_pi_2_19);
  dpt_adder_sub_pg_i2_3_21 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_21,
    i2 => dpt_adder_sub_gi_1_21,
    i1 => dpt_adder_sub_gi_2_19,
    i0 => dpt_adder_sub_pi_1_21);
  dpt_adder_sub_pg_i1_3_22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_22,
    i1 => dpt_adder_sub_pi_2_22,
    i0 => dpt_adder_sub_pi_2_19);
  dpt_adder_sub_pg_i2_3_22 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_22,
    i2 => dpt_adder_sub_gi_2_22,
    i1 => dpt_adder_sub_gi_2_19,
    i0 => dpt_adder_sub_pi_2_22);
  dpt_adder_sub_pg_i1_3_23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_23,
    i1 => dpt_adder_sub_pi_2_23,
    i0 => dpt_adder_sub_pi_2_19);
  dpt_adder_sub_pg_i2_3_23 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_23,
    i2 => dpt_adder_sub_gi_2_23,
    i1 => dpt_adder_sub_gi_2_19,
    i0 => dpt_adder_sub_pi_2_23);
  dpt_adder_sub_pg_i1_3_28 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_28,
    i1 => dpt_adder_sub_pi_0_28,
    i0 => dpt_adder_sub_pi_2_27);
  dpt_adder_sub_pg_i2_3_28 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_28,
    i2 => dpt_adder_sub_gi_0_28,
    i1 => dpt_adder_sub_gi_2_27,
    i0 => dpt_adder_sub_pi_0_28);
  dpt_adder_sub_pg_i1_3_29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_29,
    i1 => dpt_adder_sub_pi_1_29,
    i0 => dpt_adder_sub_pi_2_27);
  dpt_adder_sub_pg_i2_3_29 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_29,
    i2 => dpt_adder_sub_gi_1_29,
    i1 => dpt_adder_sub_gi_2_27,
    i0 => dpt_adder_sub_pi_1_29);
  dpt_adder_sub_pg_i1_3_30 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_30,
    i1 => dpt_adder_sub_pi_2_30,
    i0 => dpt_adder_sub_pi_2_27);
  dpt_adder_sub_pg_i2_3_30 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_30,
    i2 => dpt_adder_sub_gi_2_30,
    i1 => dpt_adder_sub_gi_2_27,
    i0 => dpt_adder_sub_pi_2_30);
  dpt_adder_sub_pg_i1_3_31 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_3_31,
    i1 => dpt_adder_sub_pi_2_31,
    i0 => dpt_adder_sub_pi_2_27);
  dpt_adder_sub_pg_i2_3_31 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_3_31,
    i2 => dpt_adder_sub_gi_2_31,
    i1 => dpt_adder_sub_gi_2_27,
    i0 => dpt_adder_sub_pi_2_31);
  dpt_adder_sub_r9 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_9,
    i2 => dpt_adder_sub_gi_0_8,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_0_8);
  dpt_adder_sub_r10 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_10,
    i2 => dpt_adder_sub_gi_1_9,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_1_9);
  dpt_adder_sub_r11 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_11,
    i2 => dpt_adder_sub_gi_2_10,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_2_10);
  dpt_adder_sub_r12 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_12,
    i2 => dpt_adder_sub_gi_2_11,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_2_11);
  dpt_adder_sub_r13 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_13,
    i2 => dpt_adder_sub_gi_3_12,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_3_12);
  dpt_adder_sub_r14 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_14,
    i2 => dpt_adder_sub_gi_3_13,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_3_13);
  dpt_adder_sub_r15 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_15,
    i2 => dpt_adder_sub_gi_3_14,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_3_14);
  dpt_adder_sub_r16 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_16,
    i2 => dpt_adder_sub_gi_3_15,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_3_15);
  dpt_adder_sub_pg_i1_4_24 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_24,
    i1 => dpt_adder_sub_pi_0_24,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_24 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_24,
    i2 => dpt_adder_sub_gi_0_24,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_0_24);
  dpt_adder_sub_pg_i1_4_25 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_25,
    i1 => dpt_adder_sub_pi_1_25,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_25 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_25,
    i2 => dpt_adder_sub_gi_1_25,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_1_25);
  dpt_adder_sub_pg_i1_4_26 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_26,
    i1 => dpt_adder_sub_pi_2_26,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_26 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_26,
    i2 => dpt_adder_sub_gi_2_26,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_2_26);
  dpt_adder_sub_pg_i1_4_27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_27,
    i1 => dpt_adder_sub_pi_2_27,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_27 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_27,
    i2 => dpt_adder_sub_gi_2_27,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_2_27);
  dpt_adder_sub_pg_i1_4_28 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_28,
    i1 => dpt_adder_sub_pi_3_28,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_28 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_28,
    i2 => dpt_adder_sub_gi_3_28,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_3_28);
  dpt_adder_sub_pg_i1_4_29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_29,
    i1 => dpt_adder_sub_pi_3_29,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_29 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_29,
    i2 => dpt_adder_sub_gi_3_29,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_3_29);
  dpt_adder_sub_pg_i1_4_30 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_30,
    i1 => dpt_adder_sub_pi_3_30,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_30 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_30,
    i2 => dpt_adder_sub_gi_3_30,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_3_30);
  dpt_adder_sub_pg_i1_4_31 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_pi_4_31,
    i1 => dpt_adder_sub_pi_3_31,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_pg_i2_4_31 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_gi_4_31,
    i2 => dpt_adder_sub_gi_3_31,
    i1 => dpt_adder_sub_gi_3_23,
    i0 => dpt_adder_sub_pi_3_31);
  dpt_adder_sub_r17 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_17,
    i2 => dpt_adder_sub_gi_0_16,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_0_16);
  dpt_adder_sub_r18 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_18,
    i2 => dpt_adder_sub_gi_1_17,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_1_17);
  dpt_adder_sub_r19 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_19,
    i2 => dpt_adder_sub_gi_2_18,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_2_18);
  dpt_adder_sub_r20 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_20,
    i2 => dpt_adder_sub_gi_2_19,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_2_19);
  dpt_adder_sub_r21 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_21,
    i2 => dpt_adder_sub_gi_3_20,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_3_20);
  dpt_adder_sub_r22 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_22,
    i2 => dpt_adder_sub_gi_3_21,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_3_21);
  dpt_adder_sub_r23 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_23,
    i2 => dpt_adder_sub_gi_3_22,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_3_22);
  dpt_adder_sub_r24 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_24,
    i2 => dpt_adder_sub_gi_3_23,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_3_23);
  dpt_adder_sub_r25 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_25,
    i2 => dpt_adder_sub_gi_4_24,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_24);
  dpt_adder_sub_r26 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_26,
    i2 => dpt_adder_sub_gi_4_25,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_25);
  dpt_adder_sub_r27 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_27,
    i2 => dpt_adder_sub_gi_4_26,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_26);
  dpt_adder_sub_r28 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_28,
    i2 => dpt_adder_sub_gi_4_27,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_27);
  dpt_adder_sub_r29 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_29,
    i2 => dpt_adder_sub_gi_4_28,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_28);
  dpt_adder_sub_r30 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_adder_sub_r_30,
    i2 => dpt_adder_sub_gi_4_29,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_29);
  dpt_adder_sub_r31 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_c30_n,
    i2 => dpt_adder_sub_gi_4_30,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_30);
  dpt_adder_sub_r32 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_c31_n,
    i2 => dpt_adder_sub_gi_4_31,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_4_31);
  dpt_adder_sub_s1 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_1,
    i1 => dpt_adder_sub_r_1,
    i0 => dpt_adder_sub_pi_0_1);
  dpt_adder_sub_s2 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_2,
    i1 => dpt_adder_sub_r_2,
    i0 => dpt_adder_sub_pi_0_2);
  dpt_adder_sub_s3 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_3,
    i1 => dpt_adder_sub_r_3,
    i0 => dpt_adder_sub_pi_0_3);
  dpt_adder_sub_s4 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_4,
    i1 => dpt_adder_sub_r_4,
    i0 => dpt_adder_sub_pi_0_4);
  dpt_adder_sub_s5 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_5,
    i1 => dpt_adder_sub_r_5,
    i0 => dpt_adder_sub_pi_0_5);
  dpt_adder_sub_s6 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_6,
    i1 => dpt_adder_sub_r_6,
    i0 => dpt_adder_sub_pi_0_6);
  dpt_adder_sub_s7 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_7,
    i1 => dpt_adder_sub_r_7,
    i0 => dpt_adder_sub_pi_0_7);
  dpt_adder_sub_s8 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_8,
    i1 => dpt_adder_sub_r_8,
    i0 => dpt_adder_sub_pi_0_8);
  dpt_adder_sub_s9 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_9,
    i1 => dpt_adder_sub_r_9,
    i0 => dpt_adder_sub_pi_0_9);
  dpt_adder_sub_s10 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_10,
    i1 => dpt_adder_sub_r_10,
    i0 => dpt_adder_sub_pi_0_10);
  dpt_adder_sub_s11 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_11,
    i1 => dpt_adder_sub_r_11,
    i0 => dpt_adder_sub_pi_0_11);
  dpt_adder_sub_s12 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_12,
    i1 => dpt_adder_sub_r_12,
    i0 => dpt_adder_sub_pi_0_12);
  dpt_adder_sub_s13 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_13,
    i1 => dpt_adder_sub_r_13,
    i0 => dpt_adder_sub_pi_0_13);
  dpt_adder_sub_s14 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_14,
    i1 => dpt_adder_sub_r_14,
    i0 => dpt_adder_sub_pi_0_14);
  dpt_adder_sub_s15 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_15,
    i1 => dpt_adder_sub_r_15,
    i0 => dpt_adder_sub_pi_0_15);
  dpt_adder_sub_s16 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_16,
    i1 => dpt_adder_sub_r_16,
    i0 => dpt_adder_sub_pi_0_16);
  dpt_adder_sub_s17 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_17,
    i1 => dpt_adder_sub_r_17,
    i0 => dpt_adder_sub_pi_0_17);
  dpt_adder_sub_s18 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_18,
    i1 => dpt_adder_sub_r_18,
    i0 => dpt_adder_sub_pi_0_18);
  dpt_adder_sub_s19 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_19,
    i1 => dpt_adder_sub_r_19,
    i0 => dpt_adder_sub_pi_0_19);
  dpt_adder_sub_s20 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_20,
    i1 => dpt_adder_sub_r_20,
    i0 => dpt_adder_sub_pi_0_20);
  dpt_adder_sub_s21 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_21,
    i1 => dpt_adder_sub_r_21,
    i0 => dpt_adder_sub_pi_0_21);
  dpt_adder_sub_s22 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_22,
    i1 => dpt_adder_sub_r_22,
    i0 => dpt_adder_sub_pi_0_22);
  dpt_adder_sub_s23 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_23,
    i1 => dpt_adder_sub_r_23,
    i0 => dpt_adder_sub_pi_0_23);
  dpt_adder_sub_s24 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_24,
    i1 => dpt_adder_sub_r_24,
    i0 => dpt_adder_sub_pi_0_24);
  dpt_adder_sub_s25 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_25,
    i1 => dpt_adder_sub_r_25,
    i0 => dpt_adder_sub_pi_0_25);
  dpt_adder_sub_s26 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_26,
    i1 => dpt_adder_sub_r_26,
    i0 => dpt_adder_sub_pi_0_26);
  dpt_adder_sub_s27 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_27,
    i1 => dpt_adder_sub_r_27,
    i0 => dpt_adder_sub_pi_0_27);
  dpt_adder_sub_s28 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_28,
    i1 => dpt_adder_sub_r_28,
    i0 => dpt_adder_sub_pi_0_28);
  dpt_adder_sub_s29 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_29,
    i1 => dpt_adder_sub_r_29,
    i0 => dpt_adder_sub_pi_0_29);
  dpt_adder_sub_s30 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_alu_sum_30,
    i1 => dpt_adder_sub_r_30,
    i0 => dpt_adder_sub_pi_0_30);
  dpt_adder_sub_s31 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => alu_sign,
    i1 => dpt_alu_c30_n,
    i0 => dpt_adder_sub_pi_0_31);
  dpt_mux_adrout_cell_0 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(0),
    i1 => dpt_pc_s_0,
    i0 => dpt_ad_s_0,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_1 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(1),
    i1 => dpt_pc_s_1,
    i0 => dpt_ad_s_1,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_2 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(2),
    i1 => dpt_pc_s_2,
    i0 => dpt_ad_s_2,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_3 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(3),
    i1 => dpt_pc_s_3,
    i0 => dpt_ad_s_3,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_4 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(4),
    i1 => dpt_pc_s_4,
    i0 => dpt_ad_s_4,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_5 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(5),
    i1 => dpt_pc_s_5,
    i0 => dpt_ad_s_5,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_6 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(6),
    i1 => dpt_pc_s_6,
    i0 => dpt_ad_s_6,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_7 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(7),
    i1 => dpt_pc_s_7,
    i0 => dpt_ad_s_7,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_8 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(8),
    i1 => dpt_pc_s_8,
    i0 => dpt_ad_s_8,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_9 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(9),
    i1 => dpt_pc_s_9,
    i0 => dpt_ad_s_9,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_10 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(10),
    i1 => dpt_pc_s_10,
    i0 => dpt_ad_s_10,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_11 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(11),
    i1 => dpt_pc_s_11,
    i0 => dpt_ad_s_11,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_12 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(12),
    i1 => dpt_pc_s_12,
    i0 => dpt_ad_s_12,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_13 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(13),
    i1 => dpt_pc_s_13,
    i0 => dpt_ad_s_13,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_14 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(14),
    i1 => dpt_pc_s_14,
    i0 => dpt_ad_s_14,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_15 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(15),
    i1 => dpt_pc_s_15,
    i0 => dpt_ad_s_15,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_16 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(16),
    i1 => dpt_pc_s_16,
    i0 => dpt_ad_s_16,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_17 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(17),
    i1 => dpt_pc_s_17,
    i0 => dpt_ad_s_17,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_18 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(18),
    i1 => dpt_pc_s_18,
    i0 => dpt_ad_s_18,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_19 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(19),
    i1 => dpt_pc_s_19,
    i0 => dpt_ad_s_19,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_20 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(20),
    i1 => dpt_pc_s_20,
    i0 => dpt_ad_s_20,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_21 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(21),
    i1 => dpt_pc_s_21,
    i0 => dpt_ad_s_21,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_22 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(22),
    i1 => dpt_pc_s_22,
    i0 => dpt_ad_s_22,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_23 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(23),
    i1 => dpt_pc_s_23,
    i0 => dpt_ad_s_23,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_24 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(24),
    i1 => dpt_pc_s_24,
    i0 => dpt_ad_s_24,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_25 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(25),
    i1 => dpt_pc_s_25,
    i0 => dpt_ad_s_25,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_26 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(26),
    i1 => dpt_pc_s_26,
    i0 => dpt_ad_s_26,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_27 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(27),
    i1 => dpt_pc_s_27,
    i0 => dpt_ad_s_27,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_28 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(28),
    i1 => dpt_pc_s_28,
    i0 => dpt_ad_s_28,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_29 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(29),
    i1 => dpt_pc_s_29,
    i0 => dpt_ad_s_29,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_30 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(30),
    i1 => dpt_pc_s_30,
    i0 => dpt_ad_s_30,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_31 : dp_mux_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => adr(31),
    i1 => dpt_pc_s_31,
    i0 => dpt_ad_s_31,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0);
  dpt_mux_adrout_cell_32 : dp_mux_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_adrout_sel1,
    sel0 => dpt_mux_adrout_sel0,
    sel => ctladr);
  dpt_inv_rsdt_adr_alu_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_0_n,
    i => crsrin_0);
  dpt_inv_rsdt_adr_alu_cell_1 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_1_n,
    i => crsrin_1);
  dpt_inv_rsdt_adr_alu_cell_2 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => alu_31_n,
    i => dpt_alu_out_31);
  dpt_inv_rsdt_adr_alu_cell_3 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => adr_0_n,
    i => adr(0));
  dpt_inv_rsdt_adr_alu_cell_4 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => adr_1_n,
    i => adr(1));
  dpt_inv_rsdt_adr_alu_cell_5 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rd_0,
    i => dpt_ir_ns_11);
  dpt_inv_rsdt_adr_alu_cell_6 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rd_1,
    i => dpt_ir_ns_12);
  dpt_inv_rsdt_adr_alu_cell_7 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rd_2,
    i => dpt_ir_ns_13);
  dpt_inv_rsdt_adr_alu_cell_8 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rd_3,
    i => dpt_ir_ns_14);
  dpt_inv_rsdt_adr_alu_cell_9 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rd_4,
    i => dpt_ir_ns_15);
  dpt_inv_rsdt_adr_alu_cell_10 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rdrt_0,
    i => dpt_ir_ns_16);
  dpt_inv_rsdt_adr_alu_cell_11 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rdrt_1,
    i => dpt_ir_ns_17);
  dpt_inv_rsdt_adr_alu_cell_12 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rdrt_2,
    i => dpt_ir_ns_18);
  dpt_inv_rsdt_adr_alu_cell_13 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rdrt_3,
    i => dpt_ir_ns_19);
  dpt_inv_rsdt_adr_alu_cell_14 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rdrt_4,
    i => dpt_ir_ns_20);
  dpt_inv_rsdt_adr_alu_cell_15 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rs_0,
    i => dpt_ir_ns_21);
  dpt_inv_rsdt_adr_alu_cell_16 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rs_1,
    i => dpt_ir_ns_22);
  dpt_inv_rsdt_adr_alu_cell_17 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rs_2,
    i => dpt_ir_ns_23);
  dpt_inv_rsdt_adr_alu_cell_18 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rs_3,
    i => dpt_ir_ns_24);
  dpt_inv_rsdt_adr_alu_cell_19 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => rs_4,
    i => dpt_ir_ns_25);
  dpt_inv_rsdt_adr_alu_cell_20 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_rstd_adr_alu_20,
    i => dpt_ir_ns_31);
  dpt_inv_ir_ns_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_0,
    i => codop_0);
  dpt_inv_ir_ns_cell_1 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_1,
    i => codop_1);
  dpt_inv_ir_ns_cell_2 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_2,
    i => codop_2);
  dpt_inv_ir_ns_cell_3 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_3,
    i => codop_3);
  dpt_inv_ir_ns_cell_4 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_4,
    i => codop_4);
  dpt_inv_ir_ns_cell_5 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_5,
    i => codop_5);
  dpt_inv_ir_ns_cell_6 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_6,
    i => dpt_ir_s_6);
  dpt_inv_ir_ns_cell_7 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_7,
    i => dpt_ir_s_7);
  dpt_inv_ir_ns_cell_8 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_8,
    i => dpt_ir_s_8);
  dpt_inv_ir_ns_cell_9 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_9,
    i => dpt_ir_s_9);
  dpt_inv_ir_ns_cell_10 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_10,
    i => dpt_ir_s_10);
  dpt_inv_ir_ns_cell_11 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_11,
    i => codop_8);
  dpt_inv_ir_ns_cell_12 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_12,
    i => codop_9);
  dpt_inv_ir_ns_cell_13 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_13,
    i => codop_10);
  dpt_inv_ir_ns_cell_14 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_14,
    i => dpt_ir_s_14);
  dpt_inv_ir_ns_cell_15 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_15,
    i => dpt_ir_s_15);
  dpt_inv_ir_ns_cell_16 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_16,
    i => codop_7);
  dpt_inv_ir_ns_cell_17 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_17,
    i => dpt_ir_s_17);
  dpt_inv_ir_ns_cell_18 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_18,
    i => dpt_ir_s_18);
  dpt_inv_ir_ns_cell_19 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_19,
    i => dpt_ir_s_19);
  dpt_inv_ir_ns_cell_20 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_20,
    i => codop_6);
  dpt_inv_ir_ns_cell_21 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_21,
    i => dpt_ir_s_21);
  dpt_inv_ir_ns_cell_22 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_22,
    i => dpt_ir_s_22);
  dpt_inv_ir_ns_cell_23 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_23,
    i => codop_11);
  dpt_inv_ir_ns_cell_24 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_24,
    i => dpt_ir_s_24);
  dpt_inv_ir_ns_cell_25 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_25,
    i => codop_12);
  dpt_inv_ir_ns_cell_26 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_26,
    i => codop_13);
  dpt_inv_ir_ns_cell_27 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_27,
    i => codop_14);
  dpt_inv_ir_ns_cell_28 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_28,
    i => codop_15);
  dpt_inv_ir_ns_cell_29 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_29,
    i => codop_16);
  dpt_inv_ir_ns_cell_30 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_30,
    i => codop_17);
  dpt_inv_ir_ns_cell_31 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_ir_ns_31,
    i => codop_18);
  dpt_y_ts6_cell_0 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_0,
    i => dpt_cons_out_0,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_1 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_1,
    i => dpt_cons_out_1,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_2 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_2,
    i => dpt_cons_out_2,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_3 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_3,
    i => dpt_cons_out_3,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_4 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_4,
    i => dpt_cons_out_4,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_5 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_5,
    i => dpt_cons_out_5,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_6 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_6,
    i => dpt_cons_out_6,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_7 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_7,
    i => dpt_cons_out_7,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_8 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_8,
    i => dpt_cons_out_8,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_9 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_9,
    i => dpt_cons_out_9,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_10 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_10,
    i => dpt_cons_out_10,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_11 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_11,
    i => dpt_cons_out_11,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_12 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_12,
    i => dpt_cons_out_12,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_13 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_13,
    i => dpt_cons_out_13,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_14 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_14,
    i => dpt_cons_out_14,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_15 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_15,
    i => dpt_cons_out_15,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_16 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_16,
    i => dpt_cons_out_16,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_17 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_17,
    i => dpt_cons_out_17,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_18 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_18,
    i => dpt_cons_out_18,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_19 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_19,
    i => dpt_cons_out_19,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_20 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_20,
    i => dpt_cons_out_20,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_21 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_21,
    i => dpt_cons_out_21,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_22 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_22,
    i => dpt_cons_out_22,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_23 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_23,
    i => dpt_cons_out_23,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_24 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_24,
    i => dpt_cons_out_24,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_25 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_25,
    i => dpt_cons_out_25,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_26 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_26,
    i => dpt_cons_out_26,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_27 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_27,
    i => dpt_cons_out_27,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_28 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_28,
    i => dpt_cons_out_28,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_29 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_29,
    i => dpt_cons_out_29,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_30 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_30,
    i => dpt_cons_out_30,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_31 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => opy_sign,
    i => dpt_cons_out_31,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx);
  dpt_y_ts6_cell_32 : dp_ts_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts6_nenx,
    enx => dpt_y_ts6_enx,
    en => ctlopy_6);
  dpt_y_ts5_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_0,
    i => dpt_opy_its5_0,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_1,
    i => dpt_opy_its5_1,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_2,
    i => dpt_opy_its5_2,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_3,
    i => dpt_opy_its5_3,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_4,
    i => dpt_opy_its5_4,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_5,
    i => dpt_opy_its5_5,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_6,
    i => dpt_opy_its5_6,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_7,
    i => dpt_opy_its5_7,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_8,
    i => dpt_opy_its5_8,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_9,
    i => dpt_opy_its5_9,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_10,
    i => dpt_opy_its5_10,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_11,
    i => dpt_opy_its5_11,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_12,
    i => dpt_opy_its5_12,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_13,
    i => dpt_opy_its5_13,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_14,
    i => dpt_opy_its5_14,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_15,
    i => dpt_opy_its5_15,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_16,
    i => dpt_opy_its5_16,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_17,
    i => dpt_opy_its5_17,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_18,
    i => dpt_opy_its5_18,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_19,
    i => dpt_opy_its5_19,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_20,
    i => dpt_opy_its5_20,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_21,
    i => dpt_opy_its5_21,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_22,
    i => dpt_opy_its5_22,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_23,
    i => dpt_opy_its5_23,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_24,
    i => dpt_opy_its5_24,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_25,
    i => dpt_opy_its5_25,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_26,
    i => dpt_opy_its5_26,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_27,
    i => dpt_opy_its5_27,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_28,
    i => dpt_opy_its5_28,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_29,
    i => dpt_opy_its5_29,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_30,
    i => dpt_opy_its5_30,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opy_sign,
    i => dpt_opy_its5_31,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx);
  dpt_y_ts5_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts5_nenx,
    enx => dpt_y_ts5_enx,
    en => ctlopy_5);
  dpt_mux_opy_its5_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_0,
    i1 => dpt_cons_out_0,
    i0 => dpt_opy_shamt_0,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_1,
    i1 => dpt_cons_out_1,
    i0 => dpt_opy_shamt_1,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_2,
    i1 => dpt_cons_out_2,
    i0 => dpt_opy_shamt_2,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_3,
    i1 => dpt_cons_out_3,
    i0 => dpt_opy_shamt_3,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_4,
    i1 => dpt_cons_out_4,
    i0 => dpt_opy_shamt_4,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_5,
    i1 => dpt_cons_out_5,
    i0 => dpt_opy_shamt_5,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_6,
    i1 => dpt_cons_out_6,
    i0 => dpt_opy_shamt_6,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_7,
    i1 => dpt_cons_out_7,
    i0 => dpt_opy_shamt_7,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_8,
    i1 => dpt_cons_out_8,
    i0 => dpt_opy_shamt_8,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_9,
    i1 => dpt_cons_out_9,
    i0 => dpt_opy_shamt_9,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_10,
    i1 => dpt_cons_out_10,
    i0 => dpt_opy_shamt_10,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_11,
    i1 => dpt_cons_out_11,
    i0 => dpt_opy_shamt_11,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_12,
    i1 => dpt_cons_out_12,
    i0 => dpt_opy_shamt_12,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_13,
    i1 => dpt_cons_out_13,
    i0 => dpt_opy_shamt_13,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_14,
    i1 => dpt_cons_out_14,
    i0 => dpt_opy_shamt_14,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_15,
    i1 => dpt_cons_out_15,
    i0 => dpt_opy_shamt_15,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_16,
    i1 => dpt_cons_out_16,
    i0 => dpt_opy_shamt_16,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_17,
    i1 => dpt_cons_out_17,
    i0 => dpt_opy_shamt_17,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_18,
    i1 => dpt_cons_out_18,
    i0 => dpt_opy_shamt_18,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_19,
    i1 => dpt_cons_out_19,
    i0 => dpt_opy_shamt_19,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_20,
    i1 => dpt_cons_out_20,
    i0 => dpt_opy_shamt_20,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_21,
    i1 => dpt_cons_out_21,
    i0 => dpt_opy_shamt_21,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_22,
    i1 => dpt_cons_out_22,
    i0 => dpt_opy_shamt_22,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_23,
    i1 => dpt_cons_out_23,
    i0 => dpt_opy_shamt_23,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_24,
    i1 => dpt_cons_out_24,
    i0 => dpt_opy_shamt_24,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_25,
    i1 => dpt_cons_out_25,
    i0 => dpt_opy_shamt_25,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_26,
    i1 => dpt_cons_out_26,
    i0 => dpt_opy_shamt_26,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_27,
    i1 => dpt_cons_out_27,
    i0 => dpt_opy_shamt_27,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_28,
    i1 => dpt_cons_out_28,
    i0 => dpt_opy_shamt_28,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_29,
    i1 => dpt_cons_out_29,
    i0 => dpt_opy_shamt_29,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_30,
    i1 => dpt_cons_out_30,
    i0 => dpt_opy_shamt_30,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its5_31,
    i1 => dpt_cons_out_31,
    i0 => dpt_opy_shamt_31,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0);
  dpt_mux_opy_its5_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opy_its5_sel1,
    sel0 => dpt_mux_opy_its5_sel0,
    sel => ctlopy_0);
  dpt_shamtextens_buffer_36_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_31,
    i => dpt_shamtextens_ir4int4);
  dpt_shamtextens_buffer_35_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_30,
    i => dpt_shamtextens_ir4int4);
  dpt_shamtextens_buffer_34_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_29,
    i => dpt_shamtextens_ir4int4);
  dpt_shamtextens_buffer_33_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_28,
    i => dpt_shamtextens_ir4int4);
  dpt_shamtextens_buffer_32_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_27,
    i => dpt_shamtextens_ir4int4);
  dpt_shamtextens_buffer_31_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_shamtextens_ir4int4,
    i => dpt_ir_s_10);
  dpt_shamtextens_buffer_30_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_26,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_29_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_25,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_28_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_24,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_27_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_23,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_26_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_22,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_25_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_21,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_24_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_20,
    i => dpt_shamtextens_ir4int3);
  dpt_shamtextens_buffer_23_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_shamtextens_ir4int3,
    i => dpt_ir_s_10);
  dpt_shamtextens_buffer_22_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_19,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_21_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_18,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_20_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_17,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_19_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_16,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_18_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_15,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_17_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_14,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_16_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_13,
    i => dpt_shamtextens_ir4int2);
  dpt_shamtextens_buffer_15_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_shamtextens_ir4int2,
    i => dpt_ir_s_10);
  dpt_shamtextens_buffer_14_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_12,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_13_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_11,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_12_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_10,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_11_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_9,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_10_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_8,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_9_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_7,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_8_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_6,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_7_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_5,
    i => dpt_shamtextens_ir4int1);
  dpt_shamtextens_buffer_6_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_shamtextens_ir4int1,
    i => dpt_ir_s_10);
  dpt_shamtextens_buffer_5_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_4,
    i => dpt_shamtextens_ir4int);
  dpt_shamtextens_buffer_4_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_shamtextens_ir4int,
    i => dpt_ir_s_10);
  dpt_shamtextens_buffer_3_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_3,
    i => dpt_ir_s_9);
  dpt_shamtextens_buffer_2_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_2,
    i => dpt_ir_s_8);
  dpt_shamtextens_buffer_1_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_1,
    i => dpt_ir_s_7);
  dpt_shamtextens_buffer_0_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_shamt_0,
    i => dpt_ir_s_6);
  dpt_y_ts4_cell_0 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_0,
    i => dpt_cons_out_0,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_1 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_1,
    i => dpt_cons_out_1,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_2 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_2,
    i => dpt_cons_out_2,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_3 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_3,
    i => dpt_cons_out_3,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_4 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_4,
    i => dpt_cons_out_4,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_5 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_5,
    i => dpt_cons_out_5,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_6 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_6,
    i => dpt_cons_out_6,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_7 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_7,
    i => dpt_cons_out_7,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_8 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_8,
    i => dpt_cons_out_8,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_9 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_9,
    i => dpt_cons_out_9,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_10 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_10,
    i => dpt_cons_out_10,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_11 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_11,
    i => dpt_cons_out_11,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_12 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_12,
    i => dpt_cons_out_12,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_13 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_13,
    i => dpt_cons_out_13,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_14 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_14,
    i => dpt_cons_out_14,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_15 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_15,
    i => dpt_cons_out_15,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_16 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_16,
    i => dpt_cons_out_16,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_17 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_17,
    i => dpt_cons_out_17,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_18 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_18,
    i => dpt_cons_out_18,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_19 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_19,
    i => dpt_cons_out_19,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_20 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_20,
    i => dpt_cons_out_20,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_21 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_21,
    i => dpt_cons_out_21,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_22 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_22,
    i => dpt_cons_out_22,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_23 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_23,
    i => dpt_cons_out_23,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_24 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_24,
    i => dpt_cons_out_24,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_25 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_25,
    i => dpt_cons_out_25,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_26 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_26,
    i => dpt_cons_out_26,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_27 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_27,
    i => dpt_cons_out_27,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_28 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_28,
    i => dpt_cons_out_28,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_29 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_29,
    i => dpt_cons_out_29,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_30 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_out_30,
    i => dpt_cons_out_30,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_31 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => opy_sign,
    i => dpt_cons_out_31,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx);
  dpt_y_ts4_cell_32 : dp_ts_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts4_nenx,
    enx => dpt_y_ts4_enx,
    en => ctlopy_4);
  dpt_y_cons_buffer_ins_35_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_31,
    i => ctlopy_5);
  dpt_y_cons_zero_ins_34_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_30);
  dpt_y_cons_buffer_ins_33_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_29,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_32_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_28,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_31_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_27,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_30_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_26,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_29_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_25,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_28_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_24,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_27_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_23,
    i => ctlopy_5);
  dpt_y_cons_buffer_ins_26_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_22,
    i => ctlopy_5);
  dpt_y_cons_zero_ins_25_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_21);
  dpt_y_cons_zero_ins_24_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_20);
  dpt_y_cons_zero_ins_23_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_19);
  dpt_y_cons_zero_ins_22_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_18);
  dpt_y_cons_zero_ins_21_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_17);
  dpt_y_cons_zero_ins_20_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_16);
  dpt_y_cons_zero_ins_19_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_15);
  dpt_y_cons_zero_ins_18_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_14);
  dpt_y_cons_zero_ins_17_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_13);
  dpt_y_cons_zero_ins_16_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_12);
  dpt_y_cons_zero_ins_15_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_11);
  dpt_y_cons_zero_ins_14_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_10);
  dpt_y_cons_zero_ins_13_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_9);
  dpt_y_cons_zero_ins_12_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_8);
  dpt_y_cons_zero_ins_11_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_7);
  dpt_y_cons_zero_ins_10_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_6);
  dpt_y_cons_zero_ins_9_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_5);
  dpt_y_cons_or_ins_8_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_4,
    i1 => dpt_y_cons_mx6_ts6,
    i0 => dpt_y_cons_mx4_ts4);
  dpt_y_cons_a2_ins_7_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_y_cons_mx6_ts6,
    i1 => ctlopy_0,
    i0 => ctlopy_6);
  dpt_y_cons_a2_ins_6_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_y_cons_mx4_ts4,
    i1 => ctlopy_0,
    i0 => ctlopy_4);
  dpt_y_cons_buffer_ins_5_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_3,
    i => ctlopy_6);
  dpt_y_cons_or_ins_4_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_cons_out_2,
    i1 => dpt_y_cons_mx4n_ts4,
    i0 => dpt_y_cons_mx4n_ts4);
  dpt_y_cons_a2_ins_3_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_y_cons_mx4n_ts4,
    i1 => dpt_y_cons_opy_mx4n,
    i0 => ctlopy_4);
  dpt_y_cons_invins_2_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_y_cons_opy_mx4n,
    i => ctlopy_0);
  dpt_y_cons_zero_ins_1_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_1);
  dpt_y_cons_zero_ins_0_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_cons_out_0);
  dpt_y_ts3_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_0,
    i => dpt_opy_its3_0,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_1,
    i => dpt_opy_its3_1,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_2,
    i => dpt_opy_its3_2,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_3,
    i => dpt_opy_its3_3,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_4,
    i => dpt_opy_its3_4,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_5,
    i => dpt_opy_its3_5,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_6,
    i => dpt_opy_its3_6,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_7,
    i => dpt_opy_its3_7,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_8,
    i => dpt_opy_its3_8,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_9,
    i => dpt_opy_its3_9,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_10,
    i => dpt_opy_its3_10,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_11,
    i => dpt_opy_its3_11,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_12,
    i => dpt_opy_its3_12,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_13,
    i => dpt_opy_its3_13,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_14,
    i => dpt_opy_its3_14,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_15,
    i => dpt_opy_its3_15,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_16,
    i => dpt_opy_its3_16,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_17,
    i => dpt_opy_its3_17,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_18,
    i => dpt_opy_its3_18,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_19,
    i => dpt_opy_its3_19,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_20,
    i => dpt_opy_its3_20,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_21,
    i => dpt_opy_its3_21,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_22,
    i => dpt_opy_its3_22,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_23,
    i => dpt_opy_its3_23,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_24,
    i => dpt_opy_its3_24,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_25,
    i => dpt_opy_its3_25,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_26,
    i => dpt_opy_its3_26,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_27,
    i => dpt_opy_its3_27,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_28,
    i => dpt_opy_its3_28,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_29,
    i => dpt_opy_its3_29,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_30,
    i => dpt_opy_its3_30,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opy_sign,
    i => dpt_opy_its3_31,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx);
  dpt_y_ts3_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts3_nenx,
    enx => dpt_y_ts3_enx,
    en => ctlopy_3);
  dpt_opyir16ins_buf_ins_35_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_31,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_34_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_30,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_33_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_29,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_32_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_28,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_31_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_27,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_30_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_26,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_29_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_25,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_28_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_24,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_27_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_23,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_buf_ins_26_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_22,
    i => dpt_opyir16ins_bit15p);
  dpt_opyir16ins_inv_25_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opyir16ins_bit15p,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_24_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_21,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_23_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_20,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_22_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_19,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_21_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_18,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_20_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_17,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_bufins_19_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_16,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_inv_18_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its3_15,
    i => dpt_opyir16ins_bit15);
  dpt_opyir16ins_andins_17_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opyir16ins_bit15,
    i1 => dpt_opyir16ins_mxn1,
    i0 => dpt_ir_s_15);
  dpt_opyir16ins_andins_16_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_14,
    i1 => dpt_opyir16ins_mxn1,
    i0 => dpt_ir_s_14);
  dpt_opyir16ins_andins_15_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_13,
    i1 => dpt_opyir16ins_mxn1,
    i0 => codop_10);
  dpt_opyir16ins_andins_14_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_12,
    i1 => dpt_opyir16ins_mxn1,
    i0 => codop_9);
  dpt_opyir16ins_andins_13_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_11,
    i1 => dpt_opyir16ins_mxn1,
    i0 => codop_8);
  dpt_opyir16ins_andins_12_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_10,
    i1 => dpt_opyir16ins_mxn1,
    i0 => dpt_ir_s_10);
  dpt_opyir16ins_andins_11_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_9,
    i1 => dpt_opyir16ins_mxn1,
    i0 => dpt_ir_s_9);
  dpt_opyir16ins_andins_10_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_8,
    i1 => dpt_opyir16ins_mxn1,
    i0 => dpt_ir_s_8);
  dpt_opyir16ins_inv_9_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opyir16ins_mxn1,
    i => ctlopy_0);
  dpt_opyir16ins_andins_8_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_7,
    i1 => dpt_opyir16ins_mxn,
    i0 => dpt_ir_s_7);
  dpt_opyir16ins_andins_7_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_6,
    i1 => dpt_opyir16ins_mxn,
    i0 => dpt_ir_s_6);
  dpt_opyir16ins_andins_6_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_5,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_5);
  dpt_opyir16ins_andins_5_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_4,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_4);
  dpt_opyir16ins_andins_4_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_3,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_3);
  dpt_opyir16ins_andins_3_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_2,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_2);
  dpt_opyir16ins_andins_2_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_1,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_1);
  dpt_opyir16ins_andins_1_cell_0 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its3_0,
    i1 => dpt_opyir16ins_mxn,
    i0 => codop_0);
  dpt_opyir16ins_inv_0_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opyir16ins_mxn,
    i => ctlopy_0);
  dpt_y_ts2_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_0,
    i => dpt_opy_its2_0,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_1,
    i => dpt_opy_its2_1,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_2,
    i => dpt_opy_its2_2,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_3,
    i => dpt_opy_its2_3,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_4,
    i => dpt_opy_its2_4,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_5,
    i => dpt_opy_its2_5,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_6,
    i => dpt_opy_its2_6,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_7,
    i => dpt_opy_its2_7,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_8,
    i => dpt_opy_its2_8,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_9,
    i => dpt_opy_its2_9,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_10,
    i => dpt_opy_its2_10,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_11,
    i => dpt_opy_its2_11,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_12,
    i => dpt_opy_its2_12,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_13,
    i => dpt_opy_its2_13,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_14,
    i => dpt_opy_its2_14,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_15,
    i => dpt_opy_its2_15,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_16,
    i => dpt_opy_its2_16,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_17,
    i => dpt_opy_its2_17,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_18,
    i => dpt_opy_its2_18,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_19,
    i => dpt_opy_its2_19,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_20,
    i => dpt_opy_its2_20,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_21,
    i => dpt_opy_its2_21,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_22,
    i => dpt_opy_its2_22,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_23,
    i => dpt_opy_its2_23,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_24,
    i => dpt_opy_its2_24,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_25,
    i => dpt_opy_its2_25,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_26,
    i => dpt_opy_its2_26,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_27,
    i => dpt_opy_its2_27,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_28,
    i => dpt_opy_its2_28,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_29,
    i => dpt_opy_its2_29,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_30,
    i => dpt_opy_its2_30,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opy_sign,
    i => dpt_opy_its2_31,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx);
  dpt_y_ts2_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts2_nenx,
    enx => dpt_y_ts2_enx,
    en => ctlopy_2);
  dpt_opyir18ins_orins_32_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_31,
    i1 => dpt_opyir18ins_mxn,
    i0 => dpt_opyir18ins_ir15);
  dpt_opyir18ins_orins_31_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_30,
    i1 => dpt_opyir18ins_mxn,
    i0 => dpt_opyir18ins_ir15);
  dpt_opyir18ins_orins_30_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_29,
    i1 => dpt_opyir18ins_mxn,
    i0 => dpt_opyir18ins_ir15);
  dpt_opyir18ins_orins_29_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_28,
    i1 => dpt_opyir18ins_mxn,
    i0 => dpt_opyir18ins_ir15);
  dpt_opyir18ins_mux_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_18,
    i1 => dpt_ir_s_15,
    i0 => codop_7,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_19,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_17,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_20,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_18,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_21,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_19,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_22,
    i1 => dpt_ir_s_15,
    i0 => codop_6,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_23,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_21,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_24,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_22,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_25,
    i1 => dpt_ir_s_15,
    i0 => codop_11,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_26,
    i1 => dpt_ir_s_15,
    i0 => dpt_ir_s_24,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_27,
    i1 => dpt_ir_s_15,
    i0 => codop_12,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0);
  dpt_opyir18ins_mux_cell_10 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_opyir18ins_mux_sel1,
    sel0 => dpt_opyir18ins_mux_sel0,
    sel => ctlopy_0);
  dpt_opyir18ins_inv_19_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opyir18ins_mxn,
    i => ctlopy_0);
  dpt_opyir18ins_buffi_18_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_17,
    i => dpt_opyir18ins_ir15);
  dpt_opyir18ins_invi_17_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opyir18ins_ir15,
    i => dpt_ir_s_15);
  dpt_opyir18ins_invi_16_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_16,
    i => dpt_ir_s_14);
  dpt_opyir18ins_invi_15_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_15,
    i => codop_10);
  dpt_opyir18ins_invi_14_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_14,
    i => codop_9);
  dpt_opyir18ins_invi_13_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_13,
    i => codop_8);
  dpt_opyir18ins_invi_12_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_12,
    i => dpt_ir_s_10);
  dpt_opyir18ins_invi_11_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_11,
    i => dpt_ir_s_9);
  dpt_opyir18ins_invi_10_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_10,
    i => dpt_ir_s_8);
  dpt_opyir18ins_invi_9_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_9,
    i => dpt_ir_s_7);
  dpt_opyir18ins_invi_8_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_8,
    i => dpt_ir_s_6);
  dpt_opyir18ins_invi_7_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_7,
    i => codop_5);
  dpt_opyir18ins_invi_6_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_6,
    i => codop_4);
  dpt_opyir18ins_invi_5_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_5,
    i => codop_3);
  dpt_opyir18ins_invi_4_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_4,
    i => codop_2);
  dpt_opyir18ins_invi_3_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_3,
    i => codop_1);
  dpt_opyir18ins_invi_2_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its2_2,
    i => codop_0);
  dpt_opyir18ins_onei_1_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_1);
  dpt_opyir18ins_onei_0_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opy_its2_0);
  dpt_y_ts1_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_0,
    i => dpt_opy_its1_0,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_1,
    i => dpt_opy_its1_1,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_2,
    i => dpt_opy_its1_2,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_3,
    i => dpt_opy_its1_3,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_4,
    i => dpt_opy_its1_4,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_5,
    i => dpt_opy_its1_5,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_6,
    i => dpt_opy_its1_6,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_7,
    i => dpt_opy_its1_7,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_8,
    i => dpt_opy_its1_8,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_9,
    i => dpt_opy_its1_9,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_10,
    i => dpt_opy_its1_10,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_11,
    i => dpt_opy_its1_11,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_12,
    i => dpt_opy_its1_12,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_13,
    i => dpt_opy_its1_13,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_14,
    i => dpt_opy_its1_14,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_15,
    i => dpt_opy_its1_15,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_16,
    i => dpt_opy_its1_16,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_17,
    i => dpt_opy_its1_17,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_18,
    i => dpt_opy_its1_18,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_19,
    i => dpt_opy_its1_19,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_20,
    i => dpt_opy_its1_20,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_21,
    i => dpt_opy_its1_21,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_22,
    i => dpt_opy_its1_22,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_23,
    i => dpt_opy_its1_23,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_24,
    i => dpt_opy_its1_24,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_25,
    i => dpt_opy_its1_25,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_26,
    i => dpt_opy_its1_26,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_27,
    i => dpt_opy_its1_27,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_28,
    i => dpt_opy_its1_28,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_29,
    i => dpt_opy_its1_29,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_out_30,
    i => dpt_opy_its1_30,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opy_sign,
    i => dpt_opy_its1_31,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx);
  dpt_y_ts1_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_y_ts1_nenx,
    enx => dpt_y_ts1_enx,
    en => ctlopy_1);
  dpt_mux_opy_its1_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_0,
    i1 => dpt_dt_s_0,
    i0 => dpt_ad_s_0,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_1,
    i1 => dpt_dt_s_1,
    i0 => dpt_ad_s_1,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_2,
    i1 => dpt_dt_s_2,
    i0 => dpt_ad_s_2,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_3,
    i1 => dpt_dt_s_3,
    i0 => dpt_ad_s_3,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_4,
    i1 => dpt_dt_s_4,
    i0 => dpt_ad_s_4,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_5,
    i1 => dpt_dt_s_5,
    i0 => dpt_ad_s_5,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_6,
    i1 => dpt_dt_s_6,
    i0 => dpt_ad_s_6,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_7,
    i1 => dpt_dt_s_7,
    i0 => dpt_ad_s_7,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_8,
    i1 => dpt_dt_s_8,
    i0 => dpt_ad_s_8,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_9,
    i1 => dpt_dt_s_9,
    i0 => dpt_ad_s_9,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_10,
    i1 => dpt_dt_s_10,
    i0 => dpt_ad_s_10,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_11,
    i1 => dpt_dt_s_11,
    i0 => dpt_ad_s_11,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_12,
    i1 => dpt_dt_s_12,
    i0 => dpt_ad_s_12,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_13,
    i1 => dpt_dt_s_13,
    i0 => dpt_ad_s_13,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_14,
    i1 => dpt_dt_s_14,
    i0 => dpt_ad_s_14,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_15,
    i1 => dpt_dt_s_15,
    i0 => dpt_ad_s_15,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_16,
    i1 => dpt_dt_s_16,
    i0 => dpt_ad_s_16,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_17,
    i1 => dpt_dt_s_17,
    i0 => dpt_ad_s_17,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_18,
    i1 => dpt_dt_s_18,
    i0 => dpt_ad_s_18,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_19,
    i1 => dpt_dt_s_19,
    i0 => dpt_ad_s_19,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_20,
    i1 => dpt_dt_s_20,
    i0 => dpt_ad_s_20,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_21,
    i1 => dpt_dt_s_21,
    i0 => dpt_ad_s_21,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_22,
    i1 => dpt_dt_s_22,
    i0 => dpt_ad_s_22,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_23,
    i1 => dpt_dt_s_23,
    i0 => dpt_ad_s_23,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_24,
    i1 => dpt_dt_s_24,
    i0 => dpt_ad_s_24,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_25,
    i1 => dpt_dt_s_25,
    i0 => dpt_ad_s_25,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_26,
    i1 => dpt_dt_s_26,
    i0 => dpt_ad_s_26,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_27,
    i1 => dpt_dt_s_27,
    i0 => dpt_ad_s_27,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_28,
    i1 => dpt_dt_s_28,
    i0 => dpt_ad_s_28,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_29,
    i1 => dpt_dt_s_29,
    i0 => dpt_ad_s_29,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_30,
    i1 => dpt_dt_s_30,
    i0 => dpt_ad_s_30,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opy_its1_31,
    i1 => scout,
    i0 => dpt_ad_s_31,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0);
  dpt_mux_opy_its1_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opy_its1_sel1,
    sel0 => dpt_mux_opy_its1_sel0,
    sel => ctlopy_0);
  dpt_x_ts7_cell_0 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_0,
    i => dpt_const_xout_0,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_1 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_1,
    i => dpt_const_xout_1,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_2 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_2,
    i => dpt_const_xout_2,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_3 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_3,
    i => dpt_const_xout_3,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_4 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_4,
    i => dpt_const_xout_4,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_5 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_5,
    i => dpt_const_xout_5,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_6 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_6,
    i => dpt_const_xout_6,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_7 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_7,
    i => dpt_const_xout_7,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_8 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_8,
    i => dpt_const_xout_8,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_9 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_9,
    i => dpt_const_xout_9,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_10 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_10,
    i => dpt_const_xout_10,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_11 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_11,
    i => dpt_const_xout_11,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_12 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_12,
    i => dpt_const_xout_12,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_13 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_13,
    i => dpt_const_xout_13,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_14 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_14,
    i => dpt_const_xout_14,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_15 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_15,
    i => dpt_const_xout_15,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_16 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_16,
    i => dpt_const_xout_16,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_17 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_17,
    i => dpt_const_xout_17,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_18 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_18,
    i => dpt_const_xout_18,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_19 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_19,
    i => dpt_const_xout_19,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_20 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_20,
    i => dpt_const_xout_20,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_21 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_21,
    i => dpt_const_xout_21,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_22 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_22,
    i => dpt_const_xout_22,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_23 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_23,
    i => dpt_const_xout_23,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_24 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_24,
    i => dpt_const_xout_24,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_25 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_25,
    i => dpt_const_xout_25,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_26 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_26,
    i => dpt_const_xout_26,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_27 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_27,
    i => dpt_const_xout_27,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_28 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_28,
    i => dpt_const_xout_28,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_29 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_29,
    i => dpt_const_xout_29,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_30 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_30,
    i => dpt_const_xout_30,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_31 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => opx_sign,
    i => dpt_const_xout_31,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx);
  dpt_x_ts7_cell_32 : dp_ts_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts7_nenx,
    enx => dpt_x_ts7_enx,
    en => ctlopx_8);
  dpt_x_ts6_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_0,
    i => dpt_opx_its6_0,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_1,
    i => dpt_opx_its6_1,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_2,
    i => dpt_opx_its6_2,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_3,
    i => dpt_opx_its6_3,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_4,
    i => dpt_opx_its6_4,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_5,
    i => dpt_opx_its6_5,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_6,
    i => dpt_opx_its6_6,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_7,
    i => dpt_opx_its6_7,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_8,
    i => dpt_opx_its6_8,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_9,
    i => dpt_opx_its6_9,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_10,
    i => dpt_opx_its6_10,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_11,
    i => dpt_opx_its6_11,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_12,
    i => dpt_opx_its6_12,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_13,
    i => dpt_opx_its6_13,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_14,
    i => dpt_opx_its6_14,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_15,
    i => dpt_opx_its6_15,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_16,
    i => dpt_opx_its6_16,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_17,
    i => dpt_opx_its6_17,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_18,
    i => dpt_opx_its6_18,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_19,
    i => dpt_opx_its6_19,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_20,
    i => dpt_opx_its6_20,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_21,
    i => dpt_opx_its6_21,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_22,
    i => dpt_opx_its6_22,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_23,
    i => dpt_opx_its6_23,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_24,
    i => dpt_opx_its6_24,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_25,
    i => dpt_opx_its6_25,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_26,
    i => dpt_opx_its6_26,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_27,
    i => dpt_opx_its6_27,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_28,
    i => dpt_opx_its6_28,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_29,
    i => dpt_opx_its6_29,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_30,
    i => dpt_opx_its6_30,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opx_sign,
    i => dpt_opx_its6_31,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx);
  dpt_x_ts6_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts6_nenx,
    enx => dpt_x_ts6_enx,
    en => ctlopx_7);
  dpt_mux_opx_its6_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_0,
    i1 => dpt_const_xout_0,
    i0 => dpt_dt_s_0,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_1,
    i1 => dpt_const_xout_1,
    i0 => dpt_dt_s_1,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_2,
    i1 => dpt_const_xout_2,
    i0 => dpt_dt_s_2,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_3,
    i1 => dpt_const_xout_3,
    i0 => dpt_dt_s_3,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_4,
    i1 => dpt_const_xout_4,
    i0 => dpt_dt_s_4,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_5,
    i1 => dpt_const_xout_5,
    i0 => dpt_dt_s_5,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_6,
    i1 => dpt_const_xout_6,
    i0 => dpt_dt_s_6,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_7,
    i1 => dpt_const_xout_7,
    i0 => dpt_dt_s_7,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_8,
    i1 => dpt_const_xout_8,
    i0 => dpt_dt_s_8,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_9,
    i1 => dpt_const_xout_9,
    i0 => dpt_dt_s_9,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_10,
    i1 => dpt_const_xout_10,
    i0 => dpt_dt_s_10,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_11,
    i1 => dpt_const_xout_11,
    i0 => dpt_dt_s_11,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_12,
    i1 => dpt_const_xout_12,
    i0 => dpt_dt_s_12,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_13,
    i1 => dpt_const_xout_13,
    i0 => dpt_dt_s_13,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_14,
    i1 => dpt_const_xout_14,
    i0 => dpt_dt_s_14,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_15,
    i1 => dpt_const_xout_15,
    i0 => dpt_dt_s_15,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_16,
    i1 => dpt_const_xout_16,
    i0 => dpt_dt_s_16,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_17,
    i1 => dpt_const_xout_17,
    i0 => dpt_dt_s_17,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_18,
    i1 => dpt_const_xout_18,
    i0 => dpt_dt_s_18,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_19,
    i1 => dpt_const_xout_19,
    i0 => dpt_dt_s_19,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_20,
    i1 => dpt_const_xout_20,
    i0 => dpt_dt_s_20,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_21,
    i1 => dpt_const_xout_21,
    i0 => dpt_dt_s_21,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_22,
    i1 => dpt_const_xout_22,
    i0 => dpt_dt_s_22,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_23,
    i1 => dpt_const_xout_23,
    i0 => dpt_dt_s_23,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_24,
    i1 => dpt_const_xout_24,
    i0 => dpt_dt_s_24,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_25,
    i1 => dpt_const_xout_25,
    i0 => dpt_dt_s_25,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_26,
    i1 => dpt_const_xout_26,
    i0 => dpt_dt_s_26,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_27,
    i1 => dpt_const_xout_27,
    i0 => dpt_dt_s_27,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_28,
    i1 => dpt_const_xout_28,
    i0 => dpt_dt_s_28,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_29,
    i1 => dpt_const_xout_29,
    i0 => dpt_dt_s_29,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_30,
    i1 => dpt_const_xout_30,
    i0 => dpt_dt_s_30,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its6_31,
    i1 => dpt_const_xout_31,
    i0 => scout,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0);
  dpt_mux_opx_its6_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opx_its6_sel1,
    sel0 => dpt_mux_opx_its6_sel0,
    sel => ctlopx_0);
  dpt_x_ts5_cell_0 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_0,
    i => dpt_const_xout_0,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_1 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_1,
    i => dpt_const_xout_1,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_2 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_2,
    i => dpt_const_xout_2,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_3 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_3,
    i => dpt_const_xout_3,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_4 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_4,
    i => dpt_const_xout_4,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_5 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_5,
    i => dpt_const_xout_5,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_6 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_6,
    i => dpt_const_xout_6,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_7 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_7,
    i => dpt_const_xout_7,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_8 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_8,
    i => dpt_const_xout_8,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_9 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_9,
    i => dpt_const_xout_9,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_10 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_10,
    i => dpt_const_xout_10,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_11 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_11,
    i => dpt_const_xout_11,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_12 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_12,
    i => dpt_const_xout_12,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_13 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_13,
    i => dpt_const_xout_13,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_14 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_14,
    i => dpt_const_xout_14,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_15 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_15,
    i => dpt_const_xout_15,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_16 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_16,
    i => dpt_const_xout_16,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_17 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_17,
    i => dpt_const_xout_17,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_18 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_18,
    i => dpt_const_xout_18,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_19 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_19,
    i => dpt_const_xout_19,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_20 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_20,
    i => dpt_const_xout_20,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_21 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_21,
    i => dpt_const_xout_21,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_22 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_22,
    i => dpt_const_xout_22,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_23 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_23,
    i => dpt_const_xout_23,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_24 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_24,
    i => dpt_const_xout_24,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_25 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_25,
    i => dpt_const_xout_25,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_26 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_26,
    i => dpt_const_xout_26,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_27 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_27,
    i => dpt_const_xout_27,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_28 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_28,
    i => dpt_const_xout_28,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_29 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_29,
    i => dpt_const_xout_29,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_30 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_30,
    i => dpt_const_xout_30,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_31 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => opx_sign,
    i => dpt_const_xout_31,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx);
  dpt_x_ts5_cell_32 : dp_ts_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts5_nenx,
    enx => dpt_x_ts5_enx,
    en => ctlopx_6);
  dpt_x_cons_or_ins_35_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_31,
    i1 => dpt_x_cons_mx_ts5,
    i0 => dpt_x_cons_pc3);
  dpt_x_cons_an_ins_34_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_x_cons_pc3,
    i1 => dpt_x_cons_mxn_ts7,
    i0 => dpt_pc_s_31);
  dpt_x_cons_buffer_ins_33_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_30,
    i1 => dpt_x_cons_mxn_ts7,
    i0 => dpt_pc_s_30);
  dpt_x_cons_buffer_ins_32_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_29,
    i1 => dpt_x_cons_mxn_ts7,
    i0 => dpt_pc_s_29);
  dpt_x_cons_buffer_ins_31_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_28,
    i1 => dpt_x_cons_mxn_ts7,
    i0 => dpt_pc_s_28);
  dpt_x_cons_a2_ins_30_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_x_cons_mxn_ts7,
    i1 => dpt_x_cons_opx_mxn,
    i0 => ctlopx_8);
  dpt_x_cons_invins_29_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_x_cons_opx_mxn,
    i => ctlopx_0);
  dpt_x_cons_zero_ins_28_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_27);
  dpt_x_cons_zero_ins_27_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_26);
  dpt_x_cons_zero_ins_26_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_25);
  dpt_x_cons_zero_ins_25_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_24);
  dpt_x_cons_zero_ins_24_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_23);
  dpt_x_cons_zero_ins_23_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_22);
  dpt_x_cons_zero_ins_22_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_21);
  dpt_x_cons_zero_ins_21_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_20);
  dpt_x_cons_zero_ins_20_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_19);
  dpt_x_cons_zero_ins_19_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_18);
  dpt_x_cons_zero_ins_18_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_17);
  dpt_x_cons_zero_ins_17_cell_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_const_xout_16);
  dpt_x_cons_buffer_ins_16_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_15,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_15_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_14,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_14_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_13,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_13_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_12,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_12_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_11,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_11_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_10,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_10_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_9,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_9_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_8,
    i => ctlopx_7);
  dpt_x_cons_or_ins_8_cell_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_7,
    i1 => dpt_x_cons_mx_ts5,
    i0 => ctlopx_7);
  dpt_x_cons_a2_ins_7_cell_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_x_cons_mx_ts5,
    i1 => ctlopx_0,
    i0 => ctlopx_6);
  dpt_x_cons_buffer_ins_6_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_6,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_5_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_5,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_4_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_4,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_3_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_3,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_2_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_2,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_1_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_1,
    i => ctlopx_7);
  dpt_x_cons_buffer_ins_0_cell_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_const_xout_0,
    i => ctlopx_7);
  dpt_x_ts4_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_0,
    i => dpt_opx_its4_0,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_1,
    i => dpt_opx_its4_1,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_2,
    i => dpt_opx_its4_2,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_3,
    i => dpt_opx_its4_3,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_4,
    i => dpt_opx_its4_4,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_5,
    i => dpt_opx_its4_5,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_6,
    i => dpt_opx_its4_6,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_7,
    i => dpt_opx_its4_7,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_8,
    i => dpt_opx_its4_8,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_9,
    i => dpt_opx_its4_9,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_10,
    i => dpt_opx_its4_10,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_11,
    i => dpt_opx_its4_11,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_12,
    i => dpt_opx_its4_12,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_13,
    i => dpt_opx_its4_13,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_14,
    i => dpt_opx_its4_14,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_15,
    i => dpt_opx_its4_15,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_16,
    i => dpt_opx_its4_16,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_17,
    i => dpt_opx_its4_17,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_18,
    i => dpt_opx_its4_18,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_19,
    i => dpt_opx_its4_19,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_20,
    i => dpt_opx_its4_20,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_21,
    i => dpt_opx_its4_21,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_22,
    i => dpt_opx_its4_22,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_23,
    i => dpt_opx_its4_23,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_24,
    i => dpt_opx_its4_24,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_25,
    i => dpt_opx_its4_25,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_26,
    i => dpt_opx_its4_26,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_27,
    i => dpt_opx_its4_27,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_28,
    i => dpt_opx_its4_28,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_29,
    i => dpt_opx_its4_29,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_30,
    i => dpt_opx_its4_30,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opx_sign,
    i => dpt_opx_its4_31,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx);
  dpt_x_ts4_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts4_nenx,
    enx => dpt_x_ts4_enx,
    en => ctlopx_5);
  dpt_mux_opx_its4_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_0,
    i1 => dpt_epc_s_0,
    i0 => dpt_bar_s_0,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_1,
    i1 => dpt_epc_s_1,
    i0 => dpt_bar_s_1,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_2,
    i1 => dpt_epc_s_2,
    i0 => dpt_bar_s_2,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_3,
    i1 => dpt_epc_s_3,
    i0 => dpt_bar_s_3,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_4,
    i1 => dpt_epc_s_4,
    i0 => dpt_bar_s_4,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_5,
    i1 => dpt_epc_s_5,
    i0 => dpt_bar_s_5,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_6,
    i1 => dpt_epc_s_6,
    i0 => dpt_bar_s_6,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_7,
    i1 => dpt_epc_s_7,
    i0 => dpt_bar_s_7,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_8,
    i1 => dpt_epc_s_8,
    i0 => dpt_bar_s_8,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_9,
    i1 => dpt_epc_s_9,
    i0 => dpt_bar_s_9,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_10,
    i1 => dpt_epc_s_10,
    i0 => dpt_bar_s_10,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_11,
    i1 => dpt_epc_s_11,
    i0 => dpt_bar_s_11,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_12,
    i1 => dpt_epc_s_12,
    i0 => dpt_bar_s_12,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_13,
    i1 => dpt_epc_s_13,
    i0 => dpt_bar_s_13,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_14,
    i1 => dpt_epc_s_14,
    i0 => dpt_bar_s_14,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_15,
    i1 => dpt_epc_s_15,
    i0 => dpt_bar_s_15,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_16,
    i1 => dpt_epc_s_16,
    i0 => dpt_bar_s_16,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_17,
    i1 => dpt_epc_s_17,
    i0 => dpt_bar_s_17,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_18,
    i1 => dpt_epc_s_18,
    i0 => dpt_bar_s_18,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_19,
    i1 => dpt_epc_s_19,
    i0 => dpt_bar_s_19,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_20,
    i1 => dpt_epc_s_20,
    i0 => dpt_bar_s_20,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_21,
    i1 => dpt_epc_s_21,
    i0 => dpt_bar_s_21,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_22,
    i1 => dpt_epc_s_22,
    i0 => dpt_bar_s_22,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_23,
    i1 => dpt_epc_s_23,
    i0 => dpt_bar_s_23,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_24,
    i1 => dpt_epc_s_24,
    i0 => dpt_bar_s_24,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_25,
    i1 => dpt_epc_s_25,
    i0 => dpt_bar_s_25,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_26,
    i1 => dpt_epc_s_26,
    i0 => dpt_bar_s_26,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_27,
    i1 => dpt_epc_s_27,
    i0 => dpt_bar_s_27,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_28,
    i1 => dpt_epc_s_28,
    i0 => dpt_bar_s_28,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_29,
    i1 => dpt_epc_s_29,
    i0 => dpt_bar_s_29,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_30,
    i1 => dpt_epc_s_30,
    i0 => dpt_bar_s_30,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its4_31,
    i1 => dpt_epc_s_31,
    i0 => dpt_bar_s_31,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0);
  dpt_mux_opx_its4_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opx_its4_sel1,
    sel0 => dpt_mux_opx_its4_sel0,
    sel => ctlopx_0);
  dpt_x_ts3_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_0,
    i => dpt_opx_its3_0,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_1,
    i => dpt_opx_its3_1,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_2,
    i => dpt_opx_its3_2,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_3,
    i => dpt_opx_its3_3,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_4,
    i => dpt_opx_its3_4,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_5,
    i => dpt_opx_its3_5,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_6,
    i => dpt_opx_its3_6,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_7,
    i => dpt_opx_its3_7,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_8,
    i => dpt_opx_its3_8,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_9,
    i => dpt_opx_its3_9,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_10,
    i => dpt_opx_its3_10,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_11,
    i => dpt_opx_its3_11,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_12,
    i => dpt_opx_its3_12,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_13,
    i => dpt_opx_its3_13,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_14,
    i => dpt_opx_its3_14,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_15,
    i => dpt_opx_its3_15,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_16,
    i => dpt_opx_its3_16,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_17,
    i => dpt_opx_its3_17,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_18,
    i => dpt_opx_its3_18,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_19,
    i => dpt_opx_its3_19,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_20,
    i => dpt_opx_its3_20,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_21,
    i => dpt_opx_its3_21,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_22,
    i => dpt_opx_its3_22,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_23,
    i => dpt_opx_its3_23,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_24,
    i => dpt_opx_its3_24,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_25,
    i => dpt_opx_its3_25,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_26,
    i => dpt_opx_its3_26,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_27,
    i => dpt_opx_its3_27,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_28,
    i => dpt_opx_its3_28,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_29,
    i => dpt_opx_its3_29,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_30,
    i => dpt_opx_its3_30,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opx_sign,
    i => dpt_opx_its3_31,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx);
  dpt_x_ts3_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts3_nenx,
    enx => dpt_x_ts3_enx,
    en => ctlopx_4);
  dpt_statcaus_one_ins_31_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_31);
  dpt_statcaus_one_ins_30_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_30);
  dpt_statcaus_one_ins_29_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_29);
  dpt_statcaus_one_ins_28_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_28);
  dpt_statcaus_one_ins_27_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_27);
  dpt_statcaus_one_ins_26_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_26);
  dpt_statcaus_one_ins_25_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_25);
  dpt_statcaus_one_ins_24_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_24);
  dpt_statcaus_one_ins_23_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_23);
  dpt_statcaus_one_ins_22_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_22);
  dpt_statcaus_one_ins_21_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_21);
  dpt_statcaus_one_ins_20_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_20);
  dpt_statcaus_one_ins_19_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_19);
  dpt_statcaus_one_ins_18_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_18);
  dpt_statcaus_one_ins_17_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_17);
  dpt_statcaus_one_ins_16_cell_0 : one_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_its3_16);
  dpt_statcaus_buffer_ins_15_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_15,
    i => crsrout_15);
  dpt_statcaus_buffer_ins_14_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_14,
    i => crsrout_14);
  dpt_statcaus_buffer_ins_13_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_13,
    i => crsrout_13);
  dpt_statcaus_buffer_ins_12_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_12,
    i => crsrout_12);
  dpt_statcaus_buffer_ins_11_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_11,
    i => crsrout_11);
  dpt_statcaus_buffer_ins_10_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_10,
    i => crsrout_10);
  dpt_statcaus_buffer_ins_9_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_9,
    i => crsrout_9);
  dpt_statcaus_buffer_ins_8_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_8,
    i => crsrout_8);
  dpt_statcaus_buffer_ins_7_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_7,
    i => crsrout_7);
  dpt_statcaus_buffer_ins_6_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_6,
    i => crsrout_6);
  dpt_statcaus_buffer_ins_5_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_5,
    i => crsrout_5);
  dpt_statcaus_buffer_ins_4_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_4,
    i => crsrout_4);
  dpt_statcaus_buffer_ins_3_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_3,
    i => crsrout_3);
  dpt_statcaus_buffer_ins_2_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_2,
    i => crsrout_2);
  dpt_statcaus_buffer_ins_1_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_1,
    i => crsrout_1);
  dpt_statcaus_buffer_ins_0_cell_0 : inv_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its3_0,
    i => crsrout_0);
  dpt_x_ts2_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_0,
    i => dpt_opx_its2_0,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_1,
    i => dpt_opx_its2_1,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_2,
    i => dpt_opx_its2_2,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_3,
    i => dpt_opx_its2_3,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_4,
    i => dpt_opx_its2_4,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_5,
    i => dpt_opx_its2_5,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_6,
    i => dpt_opx_its2_6,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_7,
    i => dpt_opx_its2_7,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_8,
    i => dpt_opx_its2_8,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_9,
    i => dpt_opx_its2_9,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_10,
    i => dpt_opx_its2_10,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_11,
    i => dpt_opx_its2_11,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_12,
    i => dpt_opx_its2_12,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_13,
    i => dpt_opx_its2_13,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_14,
    i => dpt_opx_its2_14,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_15,
    i => dpt_opx_its2_15,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_16,
    i => dpt_opx_its2_16,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_17,
    i => dpt_opx_its2_17,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_18,
    i => dpt_opx_its2_18,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_19,
    i => dpt_opx_its2_19,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_20,
    i => dpt_opx_its2_20,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_21,
    i => dpt_opx_its2_21,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_22,
    i => dpt_opx_its2_22,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_23,
    i => dpt_opx_its2_23,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_24,
    i => dpt_opx_its2_24,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_25,
    i => dpt_opx_its2_25,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_26,
    i => dpt_opx_its2_26,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_27,
    i => dpt_opx_its2_27,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_28,
    i => dpt_opx_its2_28,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_29,
    i => dpt_opx_its2_29,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_30,
    i => dpt_opx_its2_30,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opx_sign,
    i => dpt_opx_its2_31,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx);
  dpt_x_ts2_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts2_nenx,
    enx => dpt_x_ts2_enx,
    en => ctlopx_3);
  dpt_mux_opx_its2_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_0,
    i1 => dpt_lo_s_0,
    i0 => dpt_hi_s_0,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_1,
    i1 => dpt_lo_s_1,
    i0 => dpt_hi_s_1,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_2,
    i1 => dpt_lo_s_2,
    i0 => dpt_hi_s_2,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_3,
    i1 => dpt_lo_s_3,
    i0 => dpt_hi_s_3,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_4,
    i1 => dpt_lo_s_4,
    i0 => dpt_hi_s_4,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_5,
    i1 => dpt_lo_s_5,
    i0 => dpt_hi_s_5,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_6,
    i1 => dpt_lo_s_6,
    i0 => dpt_hi_s_6,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_7,
    i1 => dpt_lo_s_7,
    i0 => dpt_hi_s_7,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_8,
    i1 => dpt_lo_s_8,
    i0 => dpt_hi_s_8,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_9,
    i1 => dpt_lo_s_9,
    i0 => dpt_hi_s_9,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_10,
    i1 => dpt_lo_s_10,
    i0 => dpt_hi_s_10,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_11,
    i1 => dpt_lo_s_11,
    i0 => dpt_hi_s_11,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_12,
    i1 => dpt_lo_s_12,
    i0 => dpt_hi_s_12,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_13,
    i1 => dpt_lo_s_13,
    i0 => dpt_hi_s_13,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_14,
    i1 => dpt_lo_s_14,
    i0 => dpt_hi_s_14,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_15,
    i1 => dpt_lo_s_15,
    i0 => dpt_hi_s_15,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_16,
    i1 => dpt_lo_s_16,
    i0 => dpt_hi_s_16,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_17,
    i1 => dpt_lo_s_17,
    i0 => dpt_hi_s_17,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_18,
    i1 => dpt_lo_s_18,
    i0 => dpt_hi_s_18,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_19,
    i1 => dpt_lo_s_19,
    i0 => dpt_hi_s_19,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_20,
    i1 => dpt_lo_s_20,
    i0 => dpt_hi_s_20,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_21,
    i1 => dpt_lo_s_21,
    i0 => dpt_hi_s_21,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_22,
    i1 => dpt_lo_s_22,
    i0 => dpt_hi_s_22,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_23,
    i1 => dpt_lo_s_23,
    i0 => dpt_hi_s_23,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_24,
    i1 => dpt_lo_s_24,
    i0 => dpt_hi_s_24,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_25,
    i1 => dpt_lo_s_25,
    i0 => dpt_hi_s_25,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_26,
    i1 => dpt_lo_s_26,
    i0 => dpt_hi_s_26,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_27,
    i1 => dpt_lo_s_27,
    i0 => dpt_hi_s_27,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_28,
    i1 => dpt_lo_s_28,
    i0 => dpt_hi_s_28,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_29,
    i1 => dpt_lo_s_29,
    i0 => dpt_hi_s_29,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_30,
    i1 => dpt_lo_s_30,
    i0 => dpt_hi_s_30,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its2_31,
    i1 => dpt_lo_s_31,
    i0 => dpt_hi_s_31,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0);
  dpt_mux_opx_its2_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opx_its2_sel1,
    sel0 => dpt_mux_opx_its2_sel0,
    sel => ctlopx_0);
  dpt_x_ts1_cell_0 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_0,
    i => dpt_opx_its1_0,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_1 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_1,
    i => dpt_opx_its1_1,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_2 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_2,
    i => dpt_opx_its1_2,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_3 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_3,
    i => dpt_opx_its1_3,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_4 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_4,
    i => dpt_opx_its1_4,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_5 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_5,
    i => dpt_opx_its1_5,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_6 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_6,
    i => dpt_opx_its1_6,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_7 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_7,
    i => dpt_opx_its1_7,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_8 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_8,
    i => dpt_opx_its1_8,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_9 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_9,
    i => dpt_opx_its1_9,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_10 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_10,
    i => dpt_opx_its1_10,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_11 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_11,
    i => dpt_opx_its1_11,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_12 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_12,
    i => dpt_opx_its1_12,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_13 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_13,
    i => dpt_opx_its1_13,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_14 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_14,
    i => dpt_opx_its1_14,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_15 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_15,
    i => dpt_opx_its1_15,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_16 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_16,
    i => dpt_opx_its1_16,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_17 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_17,
    i => dpt_opx_its1_17,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_18 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_18,
    i => dpt_opx_its1_18,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_19 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_19,
    i => dpt_opx_its1_19,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_20 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_20,
    i => dpt_opx_its1_20,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_21 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_21,
    i => dpt_opx_its1_21,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_22 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_22,
    i => dpt_opx_its1_22,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_23 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_23,
    i => dpt_opx_its1_23,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_24 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_24,
    i => dpt_opx_its1_24,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_25 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_25,
    i => dpt_opx_its1_25,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_26 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_26,
    i => dpt_opx_its1_26,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_27 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_27,
    i => dpt_opx_its1_27,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_28 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_28,
    i => dpt_opx_its1_28,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_29 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_29,
    i => dpt_opx_its1_29,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_30 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_out_30,
    i => dpt_opx_its1_30,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_31 : dp_nts_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => opx_sign,
    i => dpt_opx_its1_31,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx);
  dpt_x_ts1_cell_32 : dp_nts_x2_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts1_nenx,
    enx => dpt_x_ts1_enx,
    en => ctlopx_2);
  dpt_mux_opx_its1_cell_0 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_0,
    i1 => dpt_ad_s_0,
    i0 => dpt_pc_s_0,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_1 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_1,
    i1 => dpt_ad_s_1,
    i0 => dpt_pc_s_1,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_2 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_2,
    i1 => dpt_ad_s_2,
    i0 => dpt_pc_s_2,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_3 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_3,
    i1 => dpt_ad_s_3,
    i0 => dpt_pc_s_3,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_4 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_4,
    i1 => dpt_ad_s_4,
    i0 => dpt_pc_s_4,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_5 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_5,
    i1 => dpt_ad_s_5,
    i0 => dpt_pc_s_5,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_6 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_6,
    i1 => dpt_ad_s_6,
    i0 => dpt_pc_s_6,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_7 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_7,
    i1 => dpt_ad_s_7,
    i0 => dpt_pc_s_7,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_8 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_8,
    i1 => dpt_ad_s_8,
    i0 => dpt_pc_s_8,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_9 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_9,
    i1 => dpt_ad_s_9,
    i0 => dpt_pc_s_9,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_10 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_10,
    i1 => dpt_ad_s_10,
    i0 => dpt_pc_s_10,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_11 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_11,
    i1 => dpt_ad_s_11,
    i0 => dpt_pc_s_11,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_12 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_12,
    i1 => dpt_ad_s_12,
    i0 => dpt_pc_s_12,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_13 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_13,
    i1 => dpt_ad_s_13,
    i0 => dpt_pc_s_13,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_14 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_14,
    i1 => dpt_ad_s_14,
    i0 => dpt_pc_s_14,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_15 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_15,
    i1 => dpt_ad_s_15,
    i0 => dpt_pc_s_15,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_16 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_16,
    i1 => dpt_ad_s_16,
    i0 => dpt_pc_s_16,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_17 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_17,
    i1 => dpt_ad_s_17,
    i0 => dpt_pc_s_17,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_18 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_18,
    i1 => dpt_ad_s_18,
    i0 => dpt_pc_s_18,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_19 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_19,
    i1 => dpt_ad_s_19,
    i0 => dpt_pc_s_19,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_20 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_20,
    i1 => dpt_ad_s_20,
    i0 => dpt_pc_s_20,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_21 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_21,
    i1 => dpt_ad_s_21,
    i0 => dpt_pc_s_21,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_22 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_22,
    i1 => dpt_ad_s_22,
    i0 => dpt_pc_s_22,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_23 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_23,
    i1 => dpt_ad_s_23,
    i0 => dpt_pc_s_23,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_24 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_24,
    i1 => dpt_ad_s_24,
    i0 => dpt_pc_s_24,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_25 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_25,
    i1 => dpt_ad_s_25,
    i0 => dpt_pc_s_25,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_26 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_26,
    i1 => dpt_ad_s_26,
    i0 => dpt_pc_s_26,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_27 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_27,
    i1 => dpt_ad_s_27,
    i0 => dpt_pc_s_27,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_28 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_28,
    i1 => dpt_ad_s_28,
    i0 => dpt_pc_s_28,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_29 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_29,
    i1 => dpt_ad_s_29,
    i0 => dpt_pc_s_29,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_30 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_30,
    i1 => dpt_ad_s_30,
    i0 => dpt_pc_s_30,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_31 : dp_nmux_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_opx_its1_31,
    i1 => dpt_ad_s_31,
    i0 => dpt_pc_s_31,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0);
  dpt_mux_opx_its1_cell_32 : dp_nmux_x1_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_mux_opx_its1_sel1,
    sel0 => dpt_mux_opx_its1_sel0,
    sel => ctlopx_0);
  dpt_x_ts0_cell_0 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_0,
    i => dpt_rf_s_0,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_1 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_1,
    i => dpt_rf_s_1,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_2 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_2,
    i => dpt_rf_s_2,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_3 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_3,
    i => dpt_rf_s_3,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_4 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_4,
    i => dpt_rf_s_4,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_5 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_5,
    i => dpt_rf_s_5,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_6 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_6,
    i => dpt_rf_s_6,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_7 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_7,
    i => dpt_rf_s_7,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_8 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_8,
    i => dpt_rf_s_8,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_9 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_9,
    i => dpt_rf_s_9,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_10 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_10,
    i => dpt_rf_s_10,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_11 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_11,
    i => dpt_rf_s_11,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_12 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_12,
    i => dpt_rf_s_12,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_13 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_13,
    i => dpt_rf_s_13,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_14 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_14,
    i => dpt_rf_s_14,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_15 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_15,
    i => dpt_rf_s_15,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_16 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_16,
    i => dpt_rf_s_16,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_17 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_17,
    i => dpt_rf_s_17,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_18 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_18,
    i => dpt_rf_s_18,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_19 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_19,
    i => dpt_rf_s_19,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_20 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_20,
    i => dpt_rf_s_20,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_21 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_21,
    i => dpt_rf_s_21,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_22 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_22,
    i => dpt_rf_s_22,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_23 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_23,
    i => dpt_rf_s_23,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_24 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_24,
    i => dpt_rf_s_24,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_25 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_25,
    i => dpt_rf_s_25,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_26 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_26,
    i => dpt_rf_s_26,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_27 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_27,
    i => dpt_rf_s_27,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_28 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_28,
    i => dpt_rf_s_28,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_29 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_29,
    i => dpt_rf_s_29,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_30 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_opx_out_30,
    i => dpt_rf_s_30,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_31 : dp_ts_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => opx_sign,
    i => dpt_rf_s_31,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx);
  dpt_x_ts0_cell_32 : dp_ts_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nenx => dpt_x_ts0_nenx,
    enx => dpt_x_ts0_enx,
    en => ctlopx_1);
  dpt_wm_rf_in31 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_31,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_31,
    datain0 => dpt_alu_out_31);
  dpt_wm_rf_bit31_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_bit31_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_31,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_31);
  dpt_wm_rf_out31 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_31,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_31);
  dpt_wm_rf_in30 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_30,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_30,
    datain0 => dpt_alu_out_30);
  dpt_wm_rf_bit30_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_bit30_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_30,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_30);
  dpt_wm_rf_out30 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_30,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_30);
  dpt_wm_rf_in29 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_29,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_29,
    datain0 => dpt_alu_out_29);
  dpt_wm_rf_bit29_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_bit29_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_29,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_29);
  dpt_wm_rf_out29 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_29,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_29);
  dpt_wm_rf_in28 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_28,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_28,
    datain0 => dpt_alu_out_28);
  dpt_wm_rf_bit28_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_bit28_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_28,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_28);
  dpt_wm_rf_out28 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_28,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_28);
  dpt_wm_rf_in27 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_27,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_27,
    datain0 => dpt_alu_out_27);
  dpt_wm_rf_bit27_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_bit27_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_27,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_27);
  dpt_wm_rf_out27 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_27,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_27);
  dpt_wm_rf_in26 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_26,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_26,
    datain0 => dpt_alu_out_26);
  dpt_wm_rf_bit26_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_bit26_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_26,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_26);
  dpt_wm_rf_out26 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_26,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_26);
  dpt_wm_rf_in25 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_25,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_25,
    datain0 => dpt_alu_out_25);
  dpt_wm_rf_bit25_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_bit25_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_25,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_25);
  dpt_wm_rf_out25 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_25,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_25);
  dpt_wm_rf_in24 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_24,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_24,
    datain0 => dpt_alu_out_24);
  dpt_wm_rf_bit24_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_bit24_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_24,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_24);
  dpt_wm_rf_out24 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_24,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_24);
  dpt_wm_rf_in23 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_23,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_23,
    datain0 => dpt_alu_out_23);
  dpt_wm_rf_bit23_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_bit23_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_23,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_23);
  dpt_wm_rf_out23 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_23,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_23);
  dpt_wm_rf_in22 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_22,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_22,
    datain0 => dpt_alu_out_22);
  dpt_wm_rf_bit22_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_bit22_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_22,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_22);
  dpt_wm_rf_out22 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_22,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_22);
  dpt_wm_rf_in21 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_21,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_21,
    datain0 => dpt_alu_out_21);
  dpt_wm_rf_bit21_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_bit21_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_21,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_21);
  dpt_wm_rf_out21 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_21,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_21);
  dpt_wm_rf_in20 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_20,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_20,
    datain0 => dpt_alu_out_20);
  dpt_wm_rf_bit20_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_bit20_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_20,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_20);
  dpt_wm_rf_out20 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_20,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_20);
  dpt_wm_rf_in19 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_19,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_19,
    datain0 => dpt_alu_out_19);
  dpt_wm_rf_bit19_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_bit19_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_19,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_19);
  dpt_wm_rf_out19 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_19,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_19);
  dpt_wm_rf_in18 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_18,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_18,
    datain0 => dpt_alu_out_18);
  dpt_wm_rf_bit18_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_bit18_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_18,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_18);
  dpt_wm_rf_out18 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_18,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_18);
  dpt_wm_rf_in17 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_17,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_17,
    datain0 => dpt_alu_out_17);
  dpt_wm_rf_bit17_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_bit17_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_17,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_17);
  dpt_wm_rf_out17 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_17,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_17);
  dpt_wm_rf_in16 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_16,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => dpt_alu_out_16,
    datain0 => dpt_alu_out_16);
  dpt_wm_rf_bit16_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_bit16_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_16,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_16);
  dpt_wm_rf_out16 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_16,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_16);
  dpt_wm_rf_in15 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_15,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_15,
    datain0 => crsrin_15);
  dpt_wm_rf_bit15_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_bit15_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_15,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_15);
  dpt_wm_rf_out15 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_15,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_15);
  dpt_wm_rf_in14 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_14,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_14,
    datain0 => crsrin_14);
  dpt_wm_rf_bit14_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_bit14_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_14,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_14);
  dpt_wm_rf_out14 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_14,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_14);
  dpt_wm_rf_in13 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_13,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_13,
    datain0 => crsrin_13);
  dpt_wm_rf_bit13_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_bit13_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_13,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_13);
  dpt_wm_rf_out13 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_13,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_13);
  dpt_wm_rf_in12 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_12,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_12,
    datain0 => crsrin_12);
  dpt_wm_rf_bit12_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_bit12_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_12,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_12);
  dpt_wm_rf_out12 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_12,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_12);
  dpt_wm_rf_in11 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_11,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_11,
    datain0 => crsrin_11);
  dpt_wm_rf_bit11_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_bit11_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_11,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_11);
  dpt_wm_rf_out11 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_11,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_11);
  dpt_wm_rf_in10 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_10,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_10,
    datain0 => crsrin_10);
  dpt_wm_rf_bit10_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_bit10_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_10,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_10);
  dpt_wm_rf_out10 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_10,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_10);
  dpt_wm_rf_in9 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_9,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_9,
    datain0 => crsrin_9);
  dpt_wm_rf_bit9_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_bit9_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_9,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_9);
  dpt_wm_rf_out9 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_9,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_9);
  dpt_wm_rf_in8 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_8,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_8,
    datain0 => crsrin_8);
  dpt_wm_rf_bit8_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_bit8_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_8,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_8);
  dpt_wm_rf_out8 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_8,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_8);
  dpt_wm_rf_in7 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_7,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_7,
    datain0 => crsrin_7);
  dpt_wm_rf_bit7_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_bit7_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_7,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_7);
  dpt_wm_rf_out7 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_7,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_7);
  dpt_wm_rf_in6 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_6,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_6,
    datain0 => crsrin_6);
  dpt_wm_rf_bit6_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_bit6_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_6,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_6);
  dpt_wm_rf_out6 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_6,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_6);
  dpt_wm_rf_in5 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_5,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_5,
    datain0 => crsrin_5);
  dpt_wm_rf_bit5_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_bit5_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_5,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_5);
  dpt_wm_rf_out5 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_5,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_5);
  dpt_wm_rf_in4 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_4,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_4,
    datain0 => crsrin_4);
  dpt_wm_rf_bit4_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_bit4_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_4,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_4);
  dpt_wm_rf_out4 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_4,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_4);
  dpt_wm_rf_in3 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_3,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_3,
    datain0 => crsrin_3);
  dpt_wm_rf_bit3_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_bit3_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_3,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_3);
  dpt_wm_rf_out3 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_3,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_3);
  dpt_wm_rf_in2 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_2,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_2,
    datain0 => crsrin_2);
  dpt_wm_rf_bit2_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_bit2_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_2,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_2);
  dpt_wm_rf_out2 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_2,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_2);
  dpt_wm_rf_in1 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_1,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_1,
    datain0 => crsrin_1);
  dpt_wm_rf_bit1_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_bit1_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_1,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_1);
  dpt_wm_rf_out1 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_1,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_1);
  dpt_wm_rf_in0 : rf_inmux_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dinx => dpt_wm_rf_dinx_0,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    datain1 => crsrin_0,
    datain0 => crsrin_0);
  dpt_wm_rf_bit0_0 : rf_mid_mem_r0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read0,
    write => dpt_wm_rf_write0,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_1 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read1,
    write => dpt_wm_rf_write1,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_2 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read2,
    write => dpt_wm_rf_write2,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_3 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read3,
    write => dpt_wm_rf_write3,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_4 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read4,
    write => dpt_wm_rf_write4,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_5 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read5,
    write => dpt_wm_rf_write5,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_6 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read6,
    write => dpt_wm_rf_write6,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_7 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read7,
    write => dpt_wm_rf_write7,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_8 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read8,
    write => dpt_wm_rf_write8,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_9 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read9,
    write => dpt_wm_rf_write9,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_10 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read10,
    write => dpt_wm_rf_write10,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_11 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read11,
    write => dpt_wm_rf_write11,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_12 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read12,
    write => dpt_wm_rf_write12,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_13 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read13,
    write => dpt_wm_rf_write13,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_14 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read14,
    write => dpt_wm_rf_write14,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_15 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read15,
    write => dpt_wm_rf_write15,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_16 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read16,
    write => dpt_wm_rf_write16,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_17 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read17,
    write => dpt_wm_rf_write17,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_18 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read18,
    write => dpt_wm_rf_write18,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_19 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read19,
    write => dpt_wm_rf_write19,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_20 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read20,
    write => dpt_wm_rf_write20,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_21 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read21,
    write => dpt_wm_rf_write21,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_22 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read22,
    write => dpt_wm_rf_write22,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_23 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read23,
    write => dpt_wm_rf_write23,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_24 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read24,
    write => dpt_wm_rf_write24,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_25 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read25,
    write => dpt_wm_rf_write25,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_26 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read26,
    write => dpt_wm_rf_write26,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_27 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read27,
    write => dpt_wm_rf_write27,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_28 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read28,
    write => dpt_wm_rf_write28,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_29 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read29,
    write => dpt_wm_rf_write29,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_30 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read30,
    write => dpt_wm_rf_write30,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_bit0_31 : rf_mid_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    rbus => dpt_wm_rf_rbus_0,
    read => dpt_wm_rf_read31,
    write => dpt_wm_rf_write31,
    dinx => dpt_wm_rf_dinx_0);
  dpt_wm_rf_out0 : rf_out_mem
    PORT MAP (
    vss => vss,
    vdd => vdd,
    dataout => dpt_rf_s_0,
    xcks => dpt_wm_rf_xck,
    rbus => dpt_wm_rf_rbus_0);
  dpt_wm_rf_inbuf : rf_inmux_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sel1 => dpt_wm_rf_sel1,
    sel0 => dpt_wm_rf_sel0,
    nck => dpt_wm_rf_nck,
    sel => dpt_one,
    ck => ck_dpt);
  dpt_wm_rf_buf0 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write0,
    read => dpt_wm_rf_read0,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_0,
    selr => dpt_wm_rf_selr_0);
  dpt_wm_rf_buf1 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write1,
    read => dpt_wm_rf_read1,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_1,
    selr => dpt_wm_rf_selr_1);
  dpt_wm_rf_buf2 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write2,
    read => dpt_wm_rf_read2,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_2,
    selr => dpt_wm_rf_selr_2);
  dpt_wm_rf_buf3 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write3,
    read => dpt_wm_rf_read3,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_3,
    selr => dpt_wm_rf_selr_3);
  dpt_wm_rf_buf4 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write4,
    read => dpt_wm_rf_read4,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_4,
    selr => dpt_wm_rf_selr_4);
  dpt_wm_rf_buf5 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write5,
    read => dpt_wm_rf_read5,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_5,
    selr => dpt_wm_rf_selr_5);
  dpt_wm_rf_buf6 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write6,
    read => dpt_wm_rf_read6,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_6,
    selr => dpt_wm_rf_selr_6);
  dpt_wm_rf_buf7 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write7,
    read => dpt_wm_rf_read7,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_7,
    selr => dpt_wm_rf_selr_7);
  dpt_wm_rf_buf8 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write8,
    read => dpt_wm_rf_read8,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_8,
    selr => dpt_wm_rf_selr_8);
  dpt_wm_rf_buf9 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write9,
    read => dpt_wm_rf_read9,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_9,
    selr => dpt_wm_rf_selr_9);
  dpt_wm_rf_buf10 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write10,
    read => dpt_wm_rf_read10,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_10,
    selr => dpt_wm_rf_selr_10);
  dpt_wm_rf_buf11 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write11,
    read => dpt_wm_rf_read11,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_11,
    selr => dpt_wm_rf_selr_11);
  dpt_wm_rf_buf12 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write12,
    read => dpt_wm_rf_read12,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_12,
    selr => dpt_wm_rf_selr_12);
  dpt_wm_rf_buf13 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write13,
    read => dpt_wm_rf_read13,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_13,
    selr => dpt_wm_rf_selr_13);
  dpt_wm_rf_buf14 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write14,
    read => dpt_wm_rf_read14,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_14,
    selr => dpt_wm_rf_selr_14);
  dpt_wm_rf_buf15 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write15,
    read => dpt_wm_rf_read15,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_15,
    selr => dpt_wm_rf_selr_15);
  dpt_wm_rf_buf16 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write16,
    read => dpt_wm_rf_read16,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_16,
    selr => dpt_wm_rf_selr_16);
  dpt_wm_rf_buf17 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write17,
    read => dpt_wm_rf_read17,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_17,
    selr => dpt_wm_rf_selr_17);
  dpt_wm_rf_buf18 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write18,
    read => dpt_wm_rf_read18,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_18,
    selr => dpt_wm_rf_selr_18);
  dpt_wm_rf_buf19 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write19,
    read => dpt_wm_rf_read19,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_19,
    selr => dpt_wm_rf_selr_19);
  dpt_wm_rf_buf20 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write20,
    read => dpt_wm_rf_read20,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_20,
    selr => dpt_wm_rf_selr_20);
  dpt_wm_rf_buf21 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write21,
    read => dpt_wm_rf_read21,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_21,
    selr => dpt_wm_rf_selr_21);
  dpt_wm_rf_buf22 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write22,
    read => dpt_wm_rf_read22,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_22,
    selr => dpt_wm_rf_selr_22);
  dpt_wm_rf_buf23 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write23,
    read => dpt_wm_rf_read23,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_23,
    selr => dpt_wm_rf_selr_23);
  dpt_wm_rf_buf24 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write24,
    read => dpt_wm_rf_read24,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_24,
    selr => dpt_wm_rf_selr_24);
  dpt_wm_rf_buf25 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write25,
    read => dpt_wm_rf_read25,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_25,
    selr => dpt_wm_rf_selr_25);
  dpt_wm_rf_buf26 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write26,
    read => dpt_wm_rf_read26,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_26,
    selr => dpt_wm_rf_selr_26);
  dpt_wm_rf_buf27 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write27,
    read => dpt_wm_rf_read27,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_27,
    selr => dpt_wm_rf_selr_27);
  dpt_wm_rf_buf28 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write28,
    read => dpt_wm_rf_read28,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_28,
    selr => dpt_wm_rf_selr_28);
  dpt_wm_rf_buf29 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write29,
    read => dpt_wm_rf_read29,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_29,
    selr => dpt_wm_rf_selr_29);
  dpt_wm_rf_buf30 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write30,
    read => dpt_wm_rf_read30,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_30,
    selr => dpt_wm_rf_selr_30);
  dpt_wm_rf_buf31 : rf_mid_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    write => dpt_wm_rf_write31,
    read => dpt_wm_rf_read31,
    nck => dpt_wm_rf_nck,
    selw => dpt_wm_rf_selw_31,
    selr => dpt_wm_rf_selr_31);
  dpt_wm_rf_outbuf : rf_out_buf_2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    xcks => dpt_wm_rf_xck,
    nck => dpt_wm_rf_nck);
  dpt_wm_rf_adw0 : rf_dec_bufad0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_wm_rf_adw0x,
    nq => dpt_wm_rf_nadw0x,
    i => rf_aw_0);
  dpt_wm_rf_selw0 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_0,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw0);
  dpt_wm_rf_selw1 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_1,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw0);
  dpt_wm_rf_selw2 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_2,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw1);
  dpt_wm_rf_selw3 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_3,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw1);
  dpt_wm_rf_selw4 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_4,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw2);
  dpt_wm_rf_selw5 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_5,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw2);
  dpt_wm_rf_selw6 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_6,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw3);
  dpt_wm_rf_selw7 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_7,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw3);
  dpt_wm_rf_selw8 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_8,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw4);
  dpt_wm_rf_selw9 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_9,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw4);
  dpt_wm_rf_selw10 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_10,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw5);
  dpt_wm_rf_selw11 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_11,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw5);
  dpt_wm_rf_selw12 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_12,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw6);
  dpt_wm_rf_selw13 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_13,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw6);
  dpt_wm_rf_selw14 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_14,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw7);
  dpt_wm_rf_selw15 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_15,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw7);
  dpt_wm_rf_selw16 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_16,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw8);
  dpt_wm_rf_selw17 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_17,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw8);
  dpt_wm_rf_selw18 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_18,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw9);
  dpt_wm_rf_selw19 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_19,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw9);
  dpt_wm_rf_selw20 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_20,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw10);
  dpt_wm_rf_selw21 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_21,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw10);
  dpt_wm_rf_selw22 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_22,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw11);
  dpt_wm_rf_selw23 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_23,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw11);
  dpt_wm_rf_selw24 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_24,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw12);
  dpt_wm_rf_selw25 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_25,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw12);
  dpt_wm_rf_selw26 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_26,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw13);
  dpt_wm_rf_selw27 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_27,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw13);
  dpt_wm_rf_selw28 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_28,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw14);
  dpt_wm_rf_selw29 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_29,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw14);
  dpt_wm_rf_selw30 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_30,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_adw0x,
    i0 => dpt_wm_rf_nandw15);
  dpt_wm_rf_selw31 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selw_31,
    i2 => dpt_wm_rf_nwen,
    i1 => dpt_wm_rf_nadw0x,
    i0 => dpt_wm_rf_nandw15);
  dpt_wm_rf_wen : rf_dec_nbuf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nwen,
    i => wenable_6);
  dpt_wm_rf_adw12 : rf_dec_bufad2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q1 => dpt_wm_rf_adw2x,
    nq1 => dpt_wm_rf_nadw2x,
    q0 => dpt_wm_rf_adw1x,
    nq0 => dpt_wm_rf_nadw1x,
    i1 => rf_aw_2,
    i0 => rf_aw_1);
  dpt_wm_rf_nand4w0 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw0,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w1 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw1,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w2 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw2,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w3 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw3,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w4 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw4,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w5 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw5,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w6 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw6,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w7 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw7,
    i3 => dpt_wm_rf_nadw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w8 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw8,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w9 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw9,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w10 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw10,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w11 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw11,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_nadw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w12 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw12,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w13 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw13,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_nadw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_nand4w14 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw14,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_nadw1x);
  dpt_wm_rf_nand4w15 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandw15,
    i3 => dpt_wm_rf_adw4x,
    i2 => dpt_wm_rf_adw3x,
    i1 => dpt_wm_rf_adw2x,
    i0 => dpt_wm_rf_adw1x);
  dpt_wm_rf_adw34 : rf_dec_bufad2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q1 => dpt_wm_rf_adw4x,
    nq1 => dpt_wm_rf_nadw4x,
    q0 => dpt_wm_rf_adw3x,
    nq0 => dpt_wm_rf_nadw3x,
    i1 => rf_aw_4,
    i0 => rf_aw_3);
  dpt_wm_rf_adr0 : rf_dec_bufad0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_wm_rf_adr0x,
    nq => dpt_wm_rf_nadr0x,
    i => rf_ar_0);
  dpt_wm_rf_selr0 : rf_dec_nao3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_0,
    i2 => dpt_one,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr0);
  dpt_wm_rf_selr1 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_1,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr0);
  dpt_wm_rf_selr2 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_2,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr1);
  dpt_wm_rf_selr3 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_3,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr1);
  dpt_wm_rf_selr4 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_4,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr2);
  dpt_wm_rf_selr5 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_5,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr2);
  dpt_wm_rf_selr6 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_6,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr3);
  dpt_wm_rf_selr7 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_7,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr3);
  dpt_wm_rf_selr8 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_8,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr4);
  dpt_wm_rf_selr9 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_9,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr4);
  dpt_wm_rf_selr10 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_10,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr5);
  dpt_wm_rf_selr11 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_11,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr5);
  dpt_wm_rf_selr12 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_12,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr6);
  dpt_wm_rf_selr13 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_13,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr6);
  dpt_wm_rf_selr14 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_14,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr7);
  dpt_wm_rf_selr15 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_15,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr7);
  dpt_wm_rf_selr16 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_16,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr8);
  dpt_wm_rf_selr17 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_17,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr8);
  dpt_wm_rf_selr18 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_18,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr9);
  dpt_wm_rf_selr19 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_19,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr9);
  dpt_wm_rf_selr20 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_20,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr10);
  dpt_wm_rf_selr21 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_21,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr10);
  dpt_wm_rf_selr22 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_22,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr11);
  dpt_wm_rf_selr23 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_23,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr11);
  dpt_wm_rf_selr24 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_24,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr12);
  dpt_wm_rf_selr25 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_25,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr12);
  dpt_wm_rf_selr26 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_26,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr13);
  dpt_wm_rf_selr27 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_27,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr13);
  dpt_wm_rf_selr28 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_28,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr14);
  dpt_wm_rf_selr29 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_29,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr14);
  dpt_wm_rf_selr30 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_30,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_adr0x,
    i0 => dpt_wm_rf_nandr15);
  dpt_wm_rf_selr31 : rf_dec_nor3
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_selr_31,
    i2 => dpt_wm_rf_nren,
    i1 => dpt_wm_rf_nadr0x,
    i0 => dpt_wm_rf_nandr15);
  dpt_wm_rf_ren : rf_dec_nbuf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nren,
    i => dpt_one);
  dpt_wm_rf_adr12 : rf_dec_bufad2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q1 => dpt_wm_rf_adr2x,
    nq1 => dpt_wm_rf_nadr2x,
    q0 => dpt_wm_rf_adr1x,
    nq0 => dpt_wm_rf_nadr1x,
    i1 => rf_ar_2,
    i0 => rf_ar_1);
  dpt_wm_rf_nand4r0 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr0,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r1 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr1,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r2 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr2,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r3 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr3,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r4 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr4,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r5 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr5,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r6 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr6,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r7 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr7,
    i3 => dpt_wm_rf_nadr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r8 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr8,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r9 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr9,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r10 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr10,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r11 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr11,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_nadr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r12 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr12,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r13 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr13,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_nadr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_nand4r14 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr14,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_nadr1x);
  dpt_wm_rf_nand4r15 : rf_dec_nand4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => dpt_wm_rf_nandr15,
    i3 => dpt_wm_rf_adr4x,
    i2 => dpt_wm_rf_adr3x,
    i1 => dpt_wm_rf_adr2x,
    i0 => dpt_wm_rf_adr1x);
  dpt_wm_rf_adr34 : rf_dec_bufad2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q1 => dpt_wm_rf_adr4x,
    nq1 => dpt_wm_rf_nadr4x,
    q0 => dpt_wm_rf_adr3x,
    nq0 => dpt_wm_rf_nadr3x,
    i1 => rf_ar_4,
    i0 => rf_ar_3);
  dpt_dt_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_0,
    scin => dpt_dt_reg_desc_scoutx,
    i => datain(0),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_1,
    scin => dpt_dt_s_0,
    i => datain(1),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_2,
    scin => dpt_dt_s_1,
    i => datain(2),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_3,
    scin => dpt_dt_s_2,
    i => datain(3),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_4,
    scin => dpt_dt_s_3,
    i => datain(4),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_5,
    scin => dpt_dt_s_4,
    i => datain(5),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_6,
    scin => dpt_dt_s_5,
    i => datain(6),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_7,
    scin => dpt_dt_s_6,
    i => datain(7),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_8,
    scin => dpt_dt_s_7,
    i => datain(8),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_9,
    scin => dpt_dt_s_8,
    i => datain(9),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_10,
    scin => dpt_dt_s_9,
    i => datain(10),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_11,
    scin => dpt_dt_s_10,
    i => datain(11),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_12,
    scin => dpt_dt_s_11,
    i => datain(12),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_13,
    scin => dpt_dt_s_12,
    i => datain(13),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_14,
    scin => dpt_dt_s_13,
    i => datain(14),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_15,
    scin => dpt_dt_s_14,
    i => datain(15),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_16,
    scin => dpt_dt_s_15,
    i => datain(16),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_17,
    scin => dpt_dt_s_16,
    i => datain(17),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_18,
    scin => dpt_dt_s_17,
    i => datain(18),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_19,
    scin => dpt_dt_s_18,
    i => datain(19),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_20,
    scin => dpt_dt_s_19,
    i => datain(20),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_21,
    scin => dpt_dt_s_20,
    i => datain(21),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_22,
    scin => dpt_dt_s_21,
    i => datain(22),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_23,
    scin => dpt_dt_s_22,
    i => datain(23),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_24,
    scin => dpt_dt_s_23,
    i => datain(24),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_25,
    scin => dpt_dt_s_24,
    i => datain(25),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_26,
    scin => dpt_dt_s_25,
    i => datain(26),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_27,
    scin => dpt_dt_s_26,
    i => datain(27),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_28,
    scin => dpt_dt_s_27,
    i => datain(28),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_29,
    scin => dpt_dt_s_28,
    i => datain(29),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_dt_s_30,
    scin => dpt_dt_s_29,
    i => datain(30),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => scout,
    scin => dpt_dt_s_30,
    i => datain(31),
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx);
  dpt_dt_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_dt_reg_desc_scoutx,
    nscanx => dpt_dt_reg_desc_nscanx,
    scanx => dpt_dt_reg_desc_scanx,
    nwenx => dpt_dt_reg_desc_nwenx,
    wenx => dpt_dt_reg_desc_wenx,
    nckx => dpt_dt_reg_desc_nckx,
    ckx => dpt_dt_reg_desc_ckx,
    scin => dpt_bar_s_31,
    scan => test,
    wen => ctlrw_3,
    ck => ck_dpt);
  dpt_bar_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_0,
    scin => dpt_bar_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_1,
    scin => dpt_bar_s_0,
    i => crsrin_1,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_2,
    scin => dpt_bar_s_1,
    i => crsrin_2,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_3,
    scin => dpt_bar_s_2,
    i => crsrin_3,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_4,
    scin => dpt_bar_s_3,
    i => crsrin_4,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_5,
    scin => dpt_bar_s_4,
    i => crsrin_5,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_6,
    scin => dpt_bar_s_5,
    i => crsrin_6,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_7,
    scin => dpt_bar_s_6,
    i => crsrin_7,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_8,
    scin => dpt_bar_s_7,
    i => crsrin_8,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_9,
    scin => dpt_bar_s_8,
    i => crsrin_9,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_10,
    scin => dpt_bar_s_9,
    i => crsrin_10,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_11,
    scin => dpt_bar_s_10,
    i => crsrin_11,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_12,
    scin => dpt_bar_s_11,
    i => crsrin_12,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_13,
    scin => dpt_bar_s_12,
    i => crsrin_13,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_14,
    scin => dpt_bar_s_13,
    i => crsrin_14,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_15,
    scin => dpt_bar_s_14,
    i => crsrin_15,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_16,
    scin => dpt_bar_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_17,
    scin => dpt_bar_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_18,
    scin => dpt_bar_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_19,
    scin => dpt_bar_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_20,
    scin => dpt_bar_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_21,
    scin => dpt_bar_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_22,
    scin => dpt_bar_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_23,
    scin => dpt_bar_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_24,
    scin => dpt_bar_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_25,
    scin => dpt_bar_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_26,
    scin => dpt_bar_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_27,
    scin => dpt_bar_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_28,
    scin => dpt_bar_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_29,
    scin => dpt_bar_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_30,
    scin => dpt_bar_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_bar_s_31,
    scin => dpt_bar_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx);
  dpt_bar_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_bar_reg_desc_scoutx,
    nscanx => dpt_bar_reg_desc_nscanx,
    scanx => dpt_bar_reg_desc_scanx,
    nwenx => dpt_bar_reg_desc_nwenx,
    wenx => dpt_bar_reg_desc_wenx,
    nckx => dpt_bar_reg_desc_nckx,
    ckx => dpt_bar_reg_desc_ckx,
    scin => dpt_epc_s_31,
    scan => test,
    wen => wenable_1,
    ck => ck_dpt);
  dpt_epc_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_0,
    scin => dpt_epc_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_1,
    scin => dpt_epc_s_0,
    i => crsrin_1,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_2,
    scin => dpt_epc_s_1,
    i => crsrin_2,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_3,
    scin => dpt_epc_s_2,
    i => crsrin_3,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_4,
    scin => dpt_epc_s_3,
    i => crsrin_4,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_5,
    scin => dpt_epc_s_4,
    i => crsrin_5,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_6,
    scin => dpt_epc_s_5,
    i => crsrin_6,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_7,
    scin => dpt_epc_s_6,
    i => crsrin_7,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_8,
    scin => dpt_epc_s_7,
    i => crsrin_8,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_9,
    scin => dpt_epc_s_8,
    i => crsrin_9,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_10,
    scin => dpt_epc_s_9,
    i => crsrin_10,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_11,
    scin => dpt_epc_s_10,
    i => crsrin_11,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_12,
    scin => dpt_epc_s_11,
    i => crsrin_12,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_13,
    scin => dpt_epc_s_12,
    i => crsrin_13,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_14,
    scin => dpt_epc_s_13,
    i => crsrin_14,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_15,
    scin => dpt_epc_s_14,
    i => crsrin_15,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_16,
    scin => dpt_epc_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_17,
    scin => dpt_epc_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_18,
    scin => dpt_epc_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_19,
    scin => dpt_epc_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_20,
    scin => dpt_epc_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_21,
    scin => dpt_epc_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_22,
    scin => dpt_epc_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_23,
    scin => dpt_epc_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_24,
    scin => dpt_epc_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_25,
    scin => dpt_epc_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_26,
    scin => dpt_epc_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_27,
    scin => dpt_epc_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_28,
    scin => dpt_epc_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_29,
    scin => dpt_epc_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_30,
    scin => dpt_epc_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_epc_s_31,
    scin => dpt_epc_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx);
  dpt_epc_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_epc_reg_desc_scoutx,
    nscanx => dpt_epc_reg_desc_nscanx,
    scanx => dpt_epc_reg_desc_scanx,
    nwenx => dpt_epc_reg_desc_nwenx,
    wenx => dpt_epc_reg_desc_wenx,
    nckx => dpt_epc_reg_desc_nckx,
    ckx => dpt_epc_reg_desc_ckx,
    scin => dpt_lo_s_31,
    scan => test,
    wen => wenable_0,
    ck => ck_dpt);
  dpt_lo_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_0,
    scin => dpt_lo_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_1,
    scin => dpt_lo_s_0,
    i => crsrin_1,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_2,
    scin => dpt_lo_s_1,
    i => crsrin_2,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_3,
    scin => dpt_lo_s_2,
    i => crsrin_3,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_4,
    scin => dpt_lo_s_3,
    i => crsrin_4,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_5,
    scin => dpt_lo_s_4,
    i => crsrin_5,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_6,
    scin => dpt_lo_s_5,
    i => crsrin_6,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_7,
    scin => dpt_lo_s_6,
    i => crsrin_7,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_8,
    scin => dpt_lo_s_7,
    i => crsrin_8,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_9,
    scin => dpt_lo_s_8,
    i => crsrin_9,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_10,
    scin => dpt_lo_s_9,
    i => crsrin_10,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_11,
    scin => dpt_lo_s_10,
    i => crsrin_11,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_12,
    scin => dpt_lo_s_11,
    i => crsrin_12,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_13,
    scin => dpt_lo_s_12,
    i => crsrin_13,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_14,
    scin => dpt_lo_s_13,
    i => crsrin_14,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_15,
    scin => dpt_lo_s_14,
    i => crsrin_15,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_16,
    scin => dpt_lo_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_17,
    scin => dpt_lo_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_18,
    scin => dpt_lo_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_19,
    scin => dpt_lo_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_20,
    scin => dpt_lo_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_21,
    scin => dpt_lo_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_22,
    scin => dpt_lo_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_23,
    scin => dpt_lo_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_24,
    scin => dpt_lo_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_25,
    scin => dpt_lo_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_26,
    scin => dpt_lo_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_27,
    scin => dpt_lo_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_28,
    scin => dpt_lo_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_29,
    scin => dpt_lo_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_30,
    scin => dpt_lo_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_lo_s_31,
    scin => dpt_lo_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx);
  dpt_lo_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_lo_reg_desc_scoutx,
    nscanx => dpt_lo_reg_desc_nscanx,
    scanx => dpt_lo_reg_desc_scanx,
    nwenx => dpt_lo_reg_desc_nwenx,
    wenx => dpt_lo_reg_desc_wenx,
    nckx => dpt_lo_reg_desc_nckx,
    ckx => dpt_lo_reg_desc_ckx,
    scin => dpt_hi_s_31,
    scan => test,
    wen => wenable_2,
    ck => ck_dpt);
  dpt_hi_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_0,
    scin => dpt_hi_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_1,
    scin => dpt_hi_s_0,
    i => crsrin_1,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_2,
    scin => dpt_hi_s_1,
    i => crsrin_2,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_3,
    scin => dpt_hi_s_2,
    i => crsrin_3,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_4,
    scin => dpt_hi_s_3,
    i => crsrin_4,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_5,
    scin => dpt_hi_s_4,
    i => crsrin_5,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_6,
    scin => dpt_hi_s_5,
    i => crsrin_6,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_7,
    scin => dpt_hi_s_6,
    i => crsrin_7,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_8,
    scin => dpt_hi_s_7,
    i => crsrin_8,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_9,
    scin => dpt_hi_s_8,
    i => crsrin_9,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_10,
    scin => dpt_hi_s_9,
    i => crsrin_10,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_11,
    scin => dpt_hi_s_10,
    i => crsrin_11,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_12,
    scin => dpt_hi_s_11,
    i => crsrin_12,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_13,
    scin => dpt_hi_s_12,
    i => crsrin_13,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_14,
    scin => dpt_hi_s_13,
    i => crsrin_14,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_15,
    scin => dpt_hi_s_14,
    i => crsrin_15,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_16,
    scin => dpt_hi_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_17,
    scin => dpt_hi_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_18,
    scin => dpt_hi_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_19,
    scin => dpt_hi_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_20,
    scin => dpt_hi_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_21,
    scin => dpt_hi_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_22,
    scin => dpt_hi_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_23,
    scin => dpt_hi_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_24,
    scin => dpt_hi_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_25,
    scin => dpt_hi_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_26,
    scin => dpt_hi_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_27,
    scin => dpt_hi_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_28,
    scin => dpt_hi_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_29,
    scin => dpt_hi_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_30,
    scin => dpt_hi_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_hi_s_31,
    scin => dpt_hi_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx);
  dpt_hi_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_hi_reg_desc_scoutx,
    nscanx => dpt_hi_reg_desc_nscanx,
    scanx => dpt_hi_reg_desc_scanx,
    nwenx => dpt_hi_reg_desc_nwenx,
    wenx => dpt_hi_reg_desc_wenx,
    nckx => dpt_hi_reg_desc_nckx,
    ckx => dpt_hi_reg_desc_ckx,
    scin => dpt_ad_s_31,
    scan => test,
    wen => wenable_3,
    ck => ck_dpt);
  dpt_ad_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_0,
    scin => dpt_ad_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_1,
    scin => dpt_ad_s_0,
    i => crsrin_1,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_2,
    scin => dpt_ad_s_1,
    i => crsrin_2,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_3,
    scin => dpt_ad_s_2,
    i => crsrin_3,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_4,
    scin => dpt_ad_s_3,
    i => crsrin_4,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_5,
    scin => dpt_ad_s_4,
    i => crsrin_5,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_6,
    scin => dpt_ad_s_5,
    i => crsrin_6,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_7,
    scin => dpt_ad_s_6,
    i => crsrin_7,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_8,
    scin => dpt_ad_s_7,
    i => crsrin_8,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_9,
    scin => dpt_ad_s_8,
    i => crsrin_9,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_10,
    scin => dpt_ad_s_9,
    i => crsrin_10,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_11,
    scin => dpt_ad_s_10,
    i => crsrin_11,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_12,
    scin => dpt_ad_s_11,
    i => crsrin_12,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_13,
    scin => dpt_ad_s_12,
    i => crsrin_13,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_14,
    scin => dpt_ad_s_13,
    i => crsrin_14,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_15,
    scin => dpt_ad_s_14,
    i => crsrin_15,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_16,
    scin => dpt_ad_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_17,
    scin => dpt_ad_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_18,
    scin => dpt_ad_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_19,
    scin => dpt_ad_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_20,
    scin => dpt_ad_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_21,
    scin => dpt_ad_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_22,
    scin => dpt_ad_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_23,
    scin => dpt_ad_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_24,
    scin => dpt_ad_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_25,
    scin => dpt_ad_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_26,
    scin => dpt_ad_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_27,
    scin => dpt_ad_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_28,
    scin => dpt_ad_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_29,
    scin => dpt_ad_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_30,
    scin => dpt_ad_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ad_s_31,
    scin => dpt_ad_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx);
  dpt_ad_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_ad_reg_desc_scoutx,
    nscanx => dpt_ad_reg_desc_nscanx,
    scanx => dpt_ad_reg_desc_scanx,
    nwenx => dpt_ad_reg_desc_nwenx,
    wenx => dpt_ad_reg_desc_wenx,
    nckx => dpt_ad_reg_desc_nckx,
    ckx => dpt_ad_reg_desc_ckx,
    scin => dpt_pc_s_31,
    scan => test,
    wen => wenable_4,
    ck => ck_dpt);
  dpt_pc_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_0,
    scin => dpt_pc_reg_desc_scoutx,
    i => crsrin_0,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_1,
    scin => dpt_pc_s_0,
    i => crsrin_1,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_2,
    scin => dpt_pc_s_1,
    i => crsrin_2,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_3,
    scin => dpt_pc_s_2,
    i => crsrin_3,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_4,
    scin => dpt_pc_s_3,
    i => crsrin_4,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_5,
    scin => dpt_pc_s_4,
    i => crsrin_5,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_6,
    scin => dpt_pc_s_5,
    i => crsrin_6,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_7,
    scin => dpt_pc_s_6,
    i => crsrin_7,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_8,
    scin => dpt_pc_s_7,
    i => crsrin_8,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_9,
    scin => dpt_pc_s_8,
    i => crsrin_9,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_10,
    scin => dpt_pc_s_9,
    i => crsrin_10,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_11,
    scin => dpt_pc_s_10,
    i => crsrin_11,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_12,
    scin => dpt_pc_s_11,
    i => crsrin_12,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_13,
    scin => dpt_pc_s_12,
    i => crsrin_13,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_14,
    scin => dpt_pc_s_13,
    i => crsrin_14,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_15,
    scin => dpt_pc_s_14,
    i => crsrin_15,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_16,
    scin => dpt_pc_s_15,
    i => dpt_alu_out_16,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_17,
    scin => dpt_pc_s_16,
    i => dpt_alu_out_17,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_18,
    scin => dpt_pc_s_17,
    i => dpt_alu_out_18,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_19,
    scin => dpt_pc_s_18,
    i => dpt_alu_out_19,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_20,
    scin => dpt_pc_s_19,
    i => dpt_alu_out_20,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_21,
    scin => dpt_pc_s_20,
    i => dpt_alu_out_21,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_22,
    scin => dpt_pc_s_21,
    i => dpt_alu_out_22,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_23,
    scin => dpt_pc_s_22,
    i => dpt_alu_out_23,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_24,
    scin => dpt_pc_s_23,
    i => dpt_alu_out_24,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_25,
    scin => dpt_pc_s_24,
    i => dpt_alu_out_25,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_26,
    scin => dpt_pc_s_25,
    i => dpt_alu_out_26,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_27,
    scin => dpt_pc_s_26,
    i => dpt_alu_out_27,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_28,
    scin => dpt_pc_s_27,
    i => dpt_alu_out_28,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_29,
    scin => dpt_pc_s_28,
    i => dpt_alu_out_29,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_30,
    scin => dpt_pc_s_29,
    i => dpt_alu_out_30,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_pc_s_31,
    scin => dpt_pc_s_30,
    i => dpt_alu_out_31,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx);
  dpt_pc_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_pc_reg_desc_scoutx,
    nscanx => dpt_pc_reg_desc_nscanx,
    scanx => dpt_pc_reg_desc_scanx,
    nwenx => dpt_pc_reg_desc_nwenx,
    wenx => dpt_pc_reg_desc_wenx,
    nckx => dpt_pc_reg_desc_nckx,
    ckx => dpt_pc_reg_desc_ckx,
    scin => codop_18,
    scan => test,
    wen => wenable_5,
    ck => ck_dpt);
  dpt_ir_reg_desc_cell_0 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_0,
    scin => dpt_ir_reg_desc_scoutx,
    i => datain(0),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_1 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_1,
    scin => codop_0,
    i => datain(1),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_2 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_2,
    scin => codop_1,
    i => datain(2),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_3 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_3,
    scin => codop_2,
    i => datain(3),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_4 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_4,
    scin => codop_3,
    i => datain(4),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_5 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_5,
    scin => codop_4,
    i => datain(5),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_6 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_6,
    scin => codop_5,
    i => datain(6),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_7 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_7,
    scin => dpt_ir_s_6,
    i => datain(7),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_8 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_8,
    scin => dpt_ir_s_7,
    i => datain(8),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_9 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_9,
    scin => dpt_ir_s_8,
    i => datain(9),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_10 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_10,
    scin => dpt_ir_s_9,
    i => datain(10),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_11 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_8,
    scin => dpt_ir_s_10,
    i => datain(11),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_12 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_9,
    scin => codop_8,
    i => datain(12),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_13 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_10,
    scin => codop_9,
    i => datain(13),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_14 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_14,
    scin => codop_10,
    i => datain(14),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_15 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_15,
    scin => dpt_ir_s_14,
    i => datain(15),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_16 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_7,
    scin => dpt_ir_s_15,
    i => datain(16),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_17 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_17,
    scin => codop_7,
    i => datain(17),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_18 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_18,
    scin => dpt_ir_s_17,
    i => datain(18),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_19 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_19,
    scin => dpt_ir_s_18,
    i => datain(19),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_20 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_6,
    scin => dpt_ir_s_19,
    i => datain(20),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_21 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_21,
    scin => codop_6,
    i => datain(21),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_22 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_22,
    scin => dpt_ir_s_21,
    i => datain(22),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_23 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_11,
    scin => dpt_ir_s_22,
    i => datain(23),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_24 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => dpt_ir_s_24,
    scin => codop_11,
    i => datain(24),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_25 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_12,
    scin => dpt_ir_s_24,
    i => datain(25),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_26 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_13,
    scin => codop_12,
    i => datain(26),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_27 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_14,
    scin => codop_13,
    i => datain(27),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_28 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_15,
    scin => codop_14,
    i => datain(28),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_29 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_16,
    scin => codop_15,
    i => datain(29),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_30 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_17,
    scin => codop_16,
    i => datain(30),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_31 : dp_sff_scan_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => codop_18,
    scin => codop_17,
    i => datain(31),
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx);
  dpt_ir_reg_desc_cell_32 : dp_sff_scan_x4_buf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    scout => dpt_ir_reg_desc_scoutx,
    nscanx => dpt_ir_reg_desc_nscanx,
    scanx => dpt_ir_reg_desc_scanx,
    nwenx => dpt_ir_reg_desc_nwenx,
    wenx => dpt_ir_reg_desc_wenx,
    nckx => dpt_ir_reg_desc_nckx,
    ckx => dpt_ir_reg_desc_ckx,
    scin => ctl_scout,
    scan => test,
    wen => ctlrw_4,
    ck => ck_dpt);
  ctl_sts_inv_x2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2,
    i => ctl_sts_ctlrw_out_i_0);
  ctl_sts_inv_x2_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_2,
    i => ck_ctl);
  ctl_sts_mbk_not_rw_ctl_n : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_mbk_not_rw_ctl_n,
    i3 => ctl_sts_mbk_not_test,
    i2 => ctl_sts_inv_x2_2,
    i1 => ctl_sts_mbk_not_frz,
    i0 => ctl_sts_inv_x2);
  ctl_sts_mbk_not_frz_ctl_n : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_mbk_not_frz_ctl_n,
    i1 => ctl_sts_mbk_not_frz,
    i0 => ctl_sts_mbk_not_test);
  ctl_sts_mbk_not_cr_ip_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_5,
    i => ctl_sts_cr_ip_5);
  ctl_sts_mbk_not_cr_ip_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_4,
    i => ctl_sts_cr_ip_4);
  ctl_sts_mbk_not_cr_ip_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_3,
    i => ctl_sts_cr_ip_3);
  ctl_sts_mbk_not_cr_ip_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_2,
    i => ctl_sts_cr_ip_2);
  ctl_sts_mbk_not_cr_ip_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_1,
    i => ctl_sts_cr_ip_1);
  ctl_sts_mbk_not_cr_ip_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cr_ip_0,
    i => ctl_sts_cr_ip_0);
  ctl_sts_mbk_not_intrqs_sys_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_intrqs_sys_r,
    i => ctl_sts_intrqs_sys_r);
  ctl_sts_mbk_not_intrqs_br_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_intrqs_br_r,
    i => ctl_sts_intrqs_br_r);
  ctl_sts_mbk_not_sr_s_15 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_15,
    i => ctl_sts_sr_s_15);
  ctl_sts_mbk_not_sr_s_14 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_14,
    i => ctl_sts_sr_s_14);
  ctl_sts_mbk_not_sr_s_13 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_13,
    i => ctl_sts_sr_s_13);
  ctl_sts_mbk_not_sr_s_12 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_12,
    i => ctl_sts_sr_s_12);
  ctl_sts_mbk_not_sr_s_11 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_11,
    i => ctl_sts_sr_s_11);
  ctl_sts_mbk_not_sr_s_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_10,
    i => ctl_sts_sr_s_10);
  ctl_sts_mbk_not_sr_s_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_9,
    i => ctl_sts_sr_s_9);
  ctl_sts_mbk_not_sr_s_8 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_8,
    i => ctl_sts_sr_s_8);
  ctl_sts_mbk_not_sr_s_7 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_7,
    i => ctl_sts_sr_s_7);
  ctl_sts_mbk_not_sr_s_6 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_6,
    i => ctl_sts_sr_s_6);
  ctl_sts_mbk_not_sr_s_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_5,
    i => ctl_sts_sr_s_5);
  ctl_sts_mbk_not_sr_s_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_4,
    i => ctl_sts_sr_s_4);
  ctl_sts_mbk_not_sr_s_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_3,
    i => ctl_sts_sr_s_3);
  ctl_sts_mbk_not_wen_erq : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wen_erq,
    i => ctl_sts_wen_erq);
  ctl_sts_mbk_not_sr_s_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_2,
    i => ctl_sts_sr_s_2);
  ctl_sts_no4_x1 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1,
    i3 => ctl_sts_mbk_not_wenable_in_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_mbk_not_wenable_in_0,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_mbk_not_wen_rfe : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wen_rfe,
    i1 => ctl_sts_no4_x1,
    i0 => ctl_sts_mbk_not_excrqs_s);
  ctl_sts_mbk_not_excrqs_s : inv_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excrqs_s,
    i => ctl_sts_excrqs_s);
  ctl_sts_na2_x1 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1,
    i2 => ctl_excp_4,
    i1 => ctl_excp_6,
    i0 => ctl_mbk_buf_seq_excp_5);
  ctl_sts_na2_x1_2 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_2,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_no3_x1 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1,
    i2 => ctl_sts_na2_x1,
    i1 => ctl_sts_na3_x1,
    i0 => ctl_sts_na2_x1_2);
  ctl_sts_xr2_x1 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_xr2_x1,
    i1 => alu_c31_n,
    i0 => alu_c30_n);
  ctl_sts_mbk_not_ovr_s : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ovr_s,
    i1 => ctl_sts_no3_x1,
    i0 => ctl_sts_xr2_x1);
  ctl_sts_mbk_not_ovr_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ovr_r,
    i => ctl_sts_ovr_r);
  ctl_sts_no2_x1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_no3_x1_2 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_2,
    i2 => ctl_excp_4,
    i1 => ctl_excp_6,
    i0 => ctl_mbk_buf_seq_excp_5);
  ctl_sts_a4_x2 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2,
    i3 => ctl_sts_no2_x1,
    i2 => ctl_excp_0,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_sts_no3_x1_2);
  ctl_sts_mbk_not_cpu_x : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_mbk_not_cpu_x,
    i1 => ctl_sts_mbk_not_sr_s_1,
    i0 => ctl_sts_a4_x2);
  ctl_sts_mbk_not_cpu_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_cpu_r,
    i => ctl_sts_cpu_r);
  ctl_sts_no4_x1_2 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_2,
    i3 => ctl_excp_3,
    i2 => ctl_excp_0,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_excp_2);
  ctl_sts_no3_x1_3 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_3,
    i2 => ctl_excp_4,
    i1 => ctl_excp_6,
    i0 => ctl_mbk_buf_seq_excp_5);
  ctl_sts_mbk_not_ri_x : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ri_x,
    i1 => ctl_sts_no4_x1_2,
    i0 => ctl_sts_no3_x1_3);
  ctl_sts_mbk_not_ri_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ri_r,
    i => ctl_sts_ri_r);
  ctl_sts_na2_x1_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_3,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_2 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_2,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_3 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_3,
    i3 => ctl_sts_na2_x1_3,
    i2 => ctl_sts_na3_x1_2,
    i1 => ctl_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_na2_x1_4 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_4,
    i1 => alu_0_n,
    i0 => alu_1_n);
  ctl_sts_na2_x1_5 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_5,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_3 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_3,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_4 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_4,
    i3 => ctl_sts_na2_x1_5,
    i2 => ctl_sts_na3_x1_3,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_mbk_not_ades_x : noa2a2a23_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ades_x,
    i5 => ctl_sts_sgmterr_s,
    i4 => ctl_sts_sgmterr_en,
    i3 => ctl_sts_no4_x1_3,
    i2 => ctl_sts_na2_x1_4,
    i1 => ctl_sts_mbk_not_adr0,
    i0 => ctl_sts_no4_x1_4);
  ctl_sts_mbk_not_ades_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ades_r,
    i => ctl_sts_ades_r);
  ctl_sts_na2_x1_6 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_6,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_na3_x1_4 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_4,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_5 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_5,
    i3 => ctl_sts_na2_x1_6,
    i2 => ctl_sts_na3_x1_4,
    i1 => ctl_excp_2,
    i0 => ctl_sts_mbk_not_excp_0);
  ctl_sts_na2_x1_7 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_7,
    i1 => alu_0_n,
    i0 => alu_1_n);
  ctl_sts_na2_x1_8 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_8,
    i1 => alu_0_n,
    i0 => alu_1_n);
  ctl_sts_na2_x1_9 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_9,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_5 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_5,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_na2_x1_10 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_10,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_no3_x1_4 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_4,
    i2 => ctl_sts_na2_x1_9,
    i1 => ctl_sts_na3_x1_5,
    i0 => ctl_sts_na2_x1_10);
  ctl_sts_na2_x1_11 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_11,
    i1 => ctl_sts_mbk_not_excp_3,
    i0 => ctl_excp_1);
  ctl_sts_na3_x1_6 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_6,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_6 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_6,
    i3 => ctl_sts_na2_x1_11,
    i2 => ctl_sts_na3_x1_6,
    i1 => ctl_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_mbk_not_adel_x : noa2a2a2a24_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_adel_x,
    i6 => ctl_sts_sgmterr_s,
    i7 => ctl_mbk_buf_sts_sgmterr_en,
    i4 => ctl_sts_no4_x1_5,
    i5 => ctl_sts_na2_x1_7,
    i3 => ctl_sts_na2_x1_8,
    i2 => ctl_sts_no3_x1_4,
    i0 => ctl_sts_no4_x1_6,
    i1 => ctl_sts_mbk_not_adr0);
  ctl_sts_mbk_not_sr_s_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_1,
    i => ctl_sts_sr_s_1);
  ctl_sts_mbk_not_adel_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_adel_r,
    i => ctl_sts_adel_r);
  ctl_sts_no2_x1_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_2,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_no3_x1_5 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_5,
    i2 => ctl_excp_4,
    i1 => ctl_mbk_buf_seq_excp_5,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_a4_x2_2 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_2,
    i3 => ctl_sts_no2_x1_2,
    i2 => ctl_sts_mbk_not_excp_0,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_sts_no3_x1_5);
  ctl_sts_mbk_not_dbe_s : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_mbk_not_dbe_s,
    i1 => berr,
    i0 => ctl_sts_a4_x2_2);
  ctl_sts_mbk_not_dbe_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_dbe_r,
    i => ctl_sts_dbe_r);
  ctl_sts_a3_x2 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_a2_x2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_2,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_na3_x1_7 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_7,
    i2 => ctl_sts_a3_x2,
    i1 => ctl_sts_a2_x2,
    i0 => ctl_sts_a2_x2_2);
  ctl_sts_na3_x1_8 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_8,
    i2 => ctl_sts_mbk_not_excp_6,
    i1 => ctl_mbk_buf_seq_excp_5,
    i0 => ctl_sts_mbk_not_excp_4);
  ctl_sts_na2_x1_12 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_12,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_o4_x2 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o4_x2,
    i3 => ctl_sts_na3_x1_8,
    i2 => ctl_sts_na2_x1_12,
    i1 => ctl_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_mbk_not_ibe_s : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_mbk_not_ibe_s,
    i2 => berr,
    i1 => ctl_sts_na3_x1_7,
    i0 => ctl_sts_o4_x2);
  ctl_sts_mbk_not_ibe_r : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ibe_r,
    i => ctl_sts_ibe_r);
  ctl_sts_mbk_not_sr_s_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_sr_s_0,
    i => ctl_scout);
  ctl_sts_mbk_not_frz : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_frz,
    i => frz);
  ctl_sts_mbk_not_test : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_test,
    i => test);
  ctl_sts_mbk_not_opy_sign : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_opy_sign,
    i => opy_sign);
  ctl_sts_mbk_not_alu_sign : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_alu_sign,
    i => alu_sign);
  ctl_sts_mbk_not_alu_nul : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_alu_nul,
    i => alu_nul);
  ctl_sts_mbk_not_ctlalu_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlalu_5,
    i => ctlalu_5);
  ctl_sts_mbk_not_ctlalu_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlalu_4,
    i => ctlalu_4);
  ctl_sts_mbk_not_mxrs_rdrt : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_mxrs_rdrt,
    i => ctlopx_0);
  ctl_sts_mbk_not_wenable_in_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wenable_in_10,
    i => ctl_wenable_int_10);
  ctl_sts_mbk_not_wenable_in_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wenable_in_3,
    i => ctl_wenable_int_3);
  ctl_sts_mbk_not_wenable_in_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wenable_in_2,
    i => ctl_wenable_int_2);
  ctl_sts_mbk_not_wenable_in_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wenable_in_1,
    i => ctl_wenable_int_1);
  ctl_sts_mbk_not_wenable_in_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_wenable_in_0,
    i => ctl_wenable_int_0);
  ctl_sts_mbk_not_ctlrw_in_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlrw_in_4,
    i => ctl_ctlrw_int_4);
  ctl_sts_mbk_not_ctlrw_in_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlrw_in_3,
    i => ctl_ctlrw_int_3);
  ctl_sts_mbk_not_ctlrw_in_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlrw_in_2,
    i => ctl_ctlrw_int_2);
  ctl_sts_mbk_not_ctlrw_in_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlrw_in_1,
    i => ctl_ctlrw_int_1);
  ctl_sts_mbk_not_ctlrw_in_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_ctlrw_in_0,
    i => ctl_ctlrw_int_0);
  ctl_sts_mbk_not_adr0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_adr0,
    i => alu_0_n);
  ctl_sts_mbk_not_crsr_dpt_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_crsr_dpt_9,
    i => crsrin_9);
  ctl_sts_mbk_not_crsr_dpt_8 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_crsr_dpt_8,
    i => crsrin_8);
  ctl_sts_mbk_not_crsr_mx : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_crsr_mx,
    i => ctlopx_0);
  ctl_sts_mbk_not_excp_6 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_6,
    i => ctl_excp_6);
  ctl_sts_mbk_not_excp_5 : inv_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_5,
    i => ctl_excp_5);
  ctl_sts_mbk_not_excp_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_4,
    i => ctl_excp_4);
  ctl_sts_mbk_not_excp_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_3,
    i => ctl_excp_3);
  ctl_sts_mbk_not_excp_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_2,
    i => ctl_excp_2);
  ctl_sts_mbk_not_excp_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_1,
    i => ctl_excp_1);
  ctl_sts_mbk_not_excp_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_mbk_not_excp_0,
    i => ctl_excp_0);
  ctl_sts_no4_x1_7 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_7,
    i3 => ctl_sts_ades_r,
    i2 => ctl_sts_ibe_r,
    i1 => ctl_sts_cpu_r,
    i0 => ctl_sts_dbe_r);
  ctl_sts_na4_x1_2 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_2,
    i3 => ctl_sts_mbk_not_dbe_s,
    i2 => ctl_sts_mbk_not_cpu_x,
    i1 => ctl_sts_mbk_not_ri_x,
    i0 => ctl_sts_mbk_not_ovr_s);
  ctl_sts_no4_x1_8 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_8,
    i3 => ctl_sts_ri_r,
    i2 => ctl_sts_adel_r,
    i1 => ctl_sts_na4_x1_2,
    i0 => ctl_sts_ovr_r);
  ctl_sts_na4_x1 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1,
    i3 => ctl_sts_no4_x1_7,
    i2 => ctl_sts_mbk_not_ades_x,
    i1 => ctl_sts_mbk_not_ibe_s,
    i0 => ctl_sts_no4_x1_8);
  ctl_sts_excrqs_s : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_excrqs_s,
    i1 => ctl_sts_na4_x1,
    i0 => ctl_sts_mbk_not_adel_x);
  ctl_sts_inv_x2_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_3,
    i => int(3));
  ctl_sts_na3_x1_9 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_9,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_13,
    i0 => ctl_sts_inv_x2_3);
  ctl_sts_no2_x1_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_3,
    i1 => ctl_sts_intrqs_sys_r,
    i0 => ctl_sts_intrqs_br_r);
  ctl_sts_inv_x2_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_4,
    i => int(5));
  ctl_sts_na3_x1_10 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_10,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_15,
    i0 => ctl_sts_inv_x2_4);
  ctl_sts_inv_x2_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_5,
    i => int(4));
  ctl_sts_na3_x1_11 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_11,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_14,
    i0 => ctl_sts_inv_x2_5);
  ctl_sts_a4_x2_3 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_3,
    i3 => ctl_sts_na3_x1_9,
    i2 => ctl_sts_no2_x1_3,
    i1 => ctl_sts_na3_x1_10,
    i0 => ctl_sts_na3_x1_11);
  ctl_sts_inv_x2_6 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_6,
    i => int(0));
  ctl_sts_na3_x1_12 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_12,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_10,
    i0 => ctl_sts_inv_x2_6);
  ctl_sts_inv_x2_7 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_7,
    i => int(2));
  ctl_sts_na3_x1_13 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_13,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_12,
    i0 => ctl_sts_inv_x2_7);
  ctl_sts_inv_x2_8 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_8,
    i => int(1));
  ctl_sts_na3_x1_14 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_14,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_11,
    i0 => ctl_sts_inv_x2_8);
  ctl_sts_a3_x2_2 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_2,
    i2 => ctl_sts_na3_x1_12,
    i1 => ctl_sts_na3_x1_13,
    i0 => ctl_sts_na3_x1_14);
  ctl_sts_na3_x1_15 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_15,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_8,
    i0 => ctl_sts_cr_s_8);
  ctl_sts_na3_x1_16 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_16,
    i2 => ctl_scout,
    i1 => ctl_sts_sr_s_9,
    i0 => ctl_sts_cr_s_9);
  ctl_sts_a2_x2_3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_3,
    i1 => ctl_sts_na3_x1_15,
    i0 => ctl_sts_na3_x1_16);
  ctl_sts_intrqs_s : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_intrqs_s,
    i2 => ctl_sts_a4_x2_3,
    i1 => ctl_sts_a3_x2_2,
    i0 => ctl_sts_a2_x2_3);
  ctl_sts_cr_ip_0 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_0,
    i2 => ctl_sts_mbk_not_sr_s_10,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(0));
  ctl_sts_cr_ip_1 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_1,
    i2 => ctl_sts_mbk_not_sr_s_11,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(1));
  ctl_sts_cr_ip_2 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_2,
    i2 => ctl_sts_mbk_not_sr_s_12,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(2));
  ctl_sts_cr_ip_3 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_3,
    i2 => ctl_sts_mbk_not_sr_s_13,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(3));
  ctl_sts_cr_ip_4 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_4,
    i2 => ctl_sts_mbk_not_sr_s_14,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(4));
  ctl_sts_cr_ip_5 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_cr_ip_5,
    i2 => ctl_sts_mbk_not_sr_s_15,
    i1 => ctl_sts_mbk_not_sr_s_0,
    i0 => int(5));
  ctl_sts_wen_erq : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_wen_erq,
    i3 => ctl_sts_mbk_not_wenable_in_0,
    i2 => ctl_wenable_int_2,
    i1 => ctl_wenable_int_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_na2_x1_13 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_13,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_17 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_17,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_9 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_9,
    i3 => ctl_sts_na2_x1_13,
    i2 => ctl_sts_na3_x1_17,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_a3_x2_4 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_4,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_a2_x2_4 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_4,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_5,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_3 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_3,
    i2 => ctl_sts_a3_x2_4,
    i1 => ctl_sts_a2_x2_4,
    i0 => ctl_sts_a2_x2_5);
  ctl_sts_na2_x1_14 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_14,
    i1 => ctl_sts_mbk_not_excp_3,
    i0 => ctl_excp_1);
  ctl_sts_na3_x1_18 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_18,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_10 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_10,
    i3 => ctl_sts_na2_x1_14,
    i2 => ctl_sts_na3_x1_18,
    i1 => ctl_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_no3_x1_6 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_6,
    i2 => ctl_sts_no4_x1_9,
    i1 => ctl_sts_a3_x2_3,
    i0 => ctl_sts_no4_x1_10);
  ctl_sts_na2_x1_15 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_15,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_na3_x1_19 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_19,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_11 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_11,
    i3 => ctl_sts_na2_x1_15,
    i2 => ctl_sts_na3_x1_19,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_na2_x1_16 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_16,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_na3_x1_20 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_20,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_12 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_12,
    i3 => ctl_sts_na2_x1_16,
    i2 => ctl_sts_na3_x1_20,
    i1 => ctl_excp_2,
    i0 => ctl_sts_mbk_not_excp_0);
  ctl_sts_no2_x1_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_4,
    i1 => ctl_sts_no4_x1_11,
    i0 => ctl_sts_no4_x1_12);
  ctl_sts_na2_x1_17 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_17,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_21 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_21,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_13 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_13,
    i3 => ctl_sts_na2_x1_17,
    i2 => ctl_sts_na3_x1_21,
    i1 => ctl_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_na2_x1_18 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_18,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_na3_x1_22 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_22,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no4_x1_14 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_14,
    i3 => ctl_sts_na2_x1_18,
    i2 => ctl_sts_na3_x1_22,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_excp_0);
  ctl_sts_no2_x1_5 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_5,
    i1 => ctl_sts_no4_x1_13,
    i0 => ctl_sts_no4_x1_14);
  ctl_sts_sgmterr_en : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_sgmterr_en,
    i2 => ctl_sts_no3_x1_6,
    i1 => ctl_sts_no2_x1_4,
    i0 => ctl_sts_no2_x1_5);
  ctl_sts_sgmterr_s : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_sgmterr_s,
    i1 => ctl_sts_mbk_not_sr_s_1,
    i0 => alu_31_n);
  ctl_sts_ctlrw_out_i_0 : oa3ao322_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ctlrw_out_i_0,
    i6 => ctl_ctlrw_int_0,
    i5 => ctl_wenable_int_3,
    i3 => ctl_sts_mbk_not_excrqs_s,
    i4 => ctl_wenable_int_2,
    i2 => ctl_sts_mbk_not_wenable_in_3,
    i0 => ctl_sts_mbk_not_wenable_in_2,
    i1 => ctl_sts_excrqs_s);
  ctl_sts_inv_x2_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_9,
    i => crsrin_0);
  ctl_sts_no4_x1_15 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_15,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_9,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_na2_x1_19 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_19,
    i1 => ctl_sts_no4_x1_15,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_3 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_3,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_a2_x2_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_6,
    i1 => ctl_scout,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_no2_x1_6 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_6,
    i1 => ctl_sts_mbk_not_sr_s_2,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_nao22_x1 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1,
    i2 => ctl_sts_na4_x1_3,
    i1 => ctl_sts_a2_x2_6,
    i0 => ctl_sts_no2_x1_6);
  ctl_sts_noa22_x1 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1,
    i2 => ctl_sts_wen_erq,
    i1 => ctl_sts_na2_x1_19,
    i0 => ctl_sts_nao22_x1);
  ctl_sts_sr_s_0 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_scout,
    i => ctl_noname1963,
    ck => ck_ctl);
  ctl_sts_inv_x2_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_10,
    i => crsrin_1);
  ctl_sts_no4_x1_16 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_16,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_10,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_na2_x1_20 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_20,
    i1 => ctl_sts_no4_x1_16,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_4 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_4,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_a2_x2_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_7,
    i1 => ctl_sts_sr_s_1,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_no2_x1_7 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_7,
    i1 => ctl_sts_mbk_not_sr_s_3,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_nao22_x1_2 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_2,
    i2 => ctl_sts_na4_x1_4,
    i1 => ctl_sts_a2_x2_7,
    i0 => ctl_sts_no2_x1_7);
  ctl_sts_noa22_x1_2 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_2,
    i2 => ctl_sts_wen_erq,
    i1 => ctl_sts_na2_x1_20,
    i0 => ctl_sts_nao22_x1_2);
  ctl_sts_sr_s_1 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_1,
    i => ctl_noname1962,
    ck => ck_ctl);
  ctl_sts_na4_x1_5 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_5,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_8 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_8,
    i1 => ctl_sts_mbk_not_sr_s_4,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_8 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_8,
    i1 => ctl_sts_sr_s_2,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_11 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_11,
    i => crsrin_2);
  ctl_sts_no4_x1_17 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_17,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_11,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2,
    i4 => ctl_sts_na4_x1_5,
    i3 => ctl_sts_no2_x1_8,
    i2 => ctl_sts_a2_x2_8,
    i1 => ctl_sts_no4_x1_17,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_6 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_6,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_9 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_9,
    i1 => ctl_sts_mbk_not_sr_s_5,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_9 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_9,
    i1 => ctl_sts_sr_s_3,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_12 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_12,
    i => crsrin_3);
  ctl_sts_no4_x1_18 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_18,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_12,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_2 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_2,
    i4 => ctl_sts_na4_x1_6,
    i3 => ctl_sts_no2_x1_9,
    i2 => ctl_sts_a2_x2_9,
    i1 => ctl_sts_no4_x1_18,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_7 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_7,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_10 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_10,
    i1 => ctl_sts_mbk_not_sr_s_4,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_10 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_10,
    i1 => ctl_sts_sr_s_4,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_13 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_13,
    i => crsrin_4);
  ctl_sts_no4_x1_19 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_19,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_13,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_3 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_3,
    i4 => ctl_sts_na4_x1_7,
    i3 => ctl_sts_no2_x1_10,
    i2 => ctl_sts_a2_x2_10,
    i1 => ctl_sts_no4_x1_19,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_8 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_8,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_11 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_11,
    i1 => ctl_sts_mbk_not_sr_s_5,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_11,
    i1 => ctl_sts_sr_s_5,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_14 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_14,
    i => crsrin_5);
  ctl_sts_no4_x1_20 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_20,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_14,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_4 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_4,
    i4 => ctl_sts_na4_x1_8,
    i3 => ctl_sts_no2_x1_11,
    i2 => ctl_sts_a2_x2_11,
    i1 => ctl_sts_no4_x1_20,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_9 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_9,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_12 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_12,
    i1 => ctl_sts_mbk_not_sr_s_6,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_12 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_12,
    i1 => ctl_sts_sr_s_6,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_15 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_15,
    i => crsrin_6);
  ctl_sts_no4_x1_21 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_21,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_15,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_5 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_5,
    i4 => ctl_sts_na4_x1_9,
    i3 => ctl_sts_no2_x1_12,
    i2 => ctl_sts_a2_x2_12,
    i1 => ctl_sts_no4_x1_21,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_10 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_10,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_13 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_13,
    i1 => ctl_sts_mbk_not_sr_s_7,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_13,
    i1 => ctl_sts_sr_s_7,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_16 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_16,
    i => crsrin_7);
  ctl_sts_no4_x1_22 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_22,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_16,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_6 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_6,
    i4 => ctl_sts_na4_x1_10,
    i3 => ctl_sts_no2_x1_13,
    i2 => ctl_sts_a2_x2_13,
    i1 => ctl_sts_no4_x1_22,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_11 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_11,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_14 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_14,
    i1 => ctl_sts_mbk_not_sr_s_8,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_14,
    i1 => ctl_sts_sr_s_8,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_no4_x1_23 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_23,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_mbk_not_crsr_dpt_8,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_7 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_7,
    i4 => ctl_sts_na4_x1_11,
    i3 => ctl_sts_no2_x1_14,
    i2 => ctl_sts_a2_x2_14,
    i1 => ctl_sts_no4_x1_23,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_12 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_12,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_15 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_15,
    i1 => ctl_sts_mbk_not_sr_s_9,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_15,
    i1 => ctl_sts_sr_s_9,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_no4_x1_24 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_24,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_mbk_not_crsr_dpt_9,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_8 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_8,
    i4 => ctl_sts_na4_x1_12,
    i3 => ctl_sts_no2_x1_15,
    i2 => ctl_sts_a2_x2_15,
    i1 => ctl_sts_no4_x1_24,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_13 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_13,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_16 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_16,
    i1 => ctl_sts_mbk_not_sr_s_10,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_16 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_16,
    i1 => ctl_sts_sr_s_10,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_17 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_17,
    i => crsrin_10);
  ctl_sts_no4_x1_25 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_25,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_17,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_9 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_9,
    i4 => ctl_sts_na4_x1_13,
    i3 => ctl_sts_no2_x1_16,
    i2 => ctl_sts_a2_x2_16,
    i1 => ctl_sts_no4_x1_25,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_14 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_14,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_17 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_17,
    i1 => ctl_sts_mbk_not_sr_s_11,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_17,
    i1 => ctl_sts_sr_s_11,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_18 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_18,
    i => crsrin_11);
  ctl_sts_no4_x1_26 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_26,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_18,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_10 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_10,
    i4 => ctl_sts_na4_x1_14,
    i3 => ctl_sts_no2_x1_17,
    i2 => ctl_sts_a2_x2_17,
    i1 => ctl_sts_no4_x1_26,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_15 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_15,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_18 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_18,
    i1 => ctl_sts_mbk_not_sr_s_12,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_18 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_18,
    i1 => ctl_sts_sr_s_12,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_19 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_19,
    i => crsrin_12);
  ctl_sts_no4_x1_27 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_27,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_19,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_11 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_11,
    i4 => ctl_sts_na4_x1_15,
    i3 => ctl_sts_no2_x1_18,
    i2 => ctl_sts_a2_x2_18,
    i1 => ctl_sts_no4_x1_27,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_16 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_16,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_19 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_19,
    i1 => ctl_sts_mbk_not_sr_s_13,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_19,
    i1 => ctl_sts_sr_s_13,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_20 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_20,
    i => crsrin_13);
  ctl_sts_no4_x1_28 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_28,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_20,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_12 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_12,
    i4 => ctl_sts_na4_x1_16,
    i3 => ctl_sts_no2_x1_19,
    i2 => ctl_sts_a2_x2_19,
    i1 => ctl_sts_no4_x1_28,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_17 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_17,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_20 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_20,
    i1 => ctl_sts_mbk_not_sr_s_14,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_20 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_20,
    i1 => ctl_sts_sr_s_14,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_21 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_21,
    i => crsrin_14);
  ctl_sts_no4_x1_29 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_29,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_21,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_13 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_13,
    i4 => ctl_sts_na4_x1_17,
    i3 => ctl_sts_no2_x1_20,
    i2 => ctl_sts_a2_x2_20,
    i1 => ctl_sts_no4_x1_29,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_na4_x1_18 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_18,
    i3 => ctl_sts_mbk_not_wenable_in_2,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_mbk_not_wenable_in_1,
    i0 => ctl_wenable_int_3);
  ctl_sts_no2_x1_21 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_21,
    i1 => ctl_sts_mbk_not_sr_s_15,
    i0 => ctl_mbk_buf_sts_mbk_not_wen_rfe);
  ctl_sts_a2_x2_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_21,
    i1 => ctl_sts_sr_s_15,
    i0 => ctl_sts_mbk_not_wen_rfe);
  ctl_sts_inv_x2_22 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_22,
    i => crsrin_15);
  ctl_sts_no4_x1_30 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_30,
    i3 => ctl_wenable_int_1,
    i2 => ctl_wenable_int_2,
    i1 => ctl_sts_inv_x2_22,
    i0 => ctl_sts_mbk_not_wenable_in_3);
  ctl_sts_oa2ao222_x2_14 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_14,
    i4 => ctl_sts_na4_x1_18,
    i3 => ctl_sts_no2_x1_21,
    i2 => ctl_sts_a2_x2_21,
    i1 => ctl_sts_no4_x1_30,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_no2_x1_22 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_22,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_23 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_23,
    i2 => ctl_sts_no2_x1_22,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_a2_x2_22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_22,
    i1 => ctl_sts_cr_s_0,
    i0 => ctl_sts_na3_x1_23);
  ctl_sts_no2_x1_23 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_23,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_4 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_4,
    i3 => ctl_sts_no2_x1_23,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_0);
  ctl_sts_ao22_x2 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2,
    i2 => ctl_sts_mbk_not_wen_erq,
    i1 => ctl_sts_a2_x2_22,
    i0 => ctl_sts_a4_x2_4);
  ctl_sts_cr_s_0 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_0,
    i => ctl_noname1947,
    ck => ck_ctl);
  ctl_sts_no2_x1_24 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_24,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_24 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_24,
    i2 => ctl_sts_no2_x1_24,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_a2_x2_23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_23,
    i1 => ctl_sts_cr_s_1,
    i0 => ctl_sts_na3_x1_24);
  ctl_sts_no2_x1_25 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_25,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_5 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_5,
    i3 => ctl_sts_no2_x1_25,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_1);
  ctl_sts_ao22_x2_2 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2_2,
    i2 => ctl_sts_mbk_not_wen_erq,
    i1 => ctl_sts_a2_x2_23,
    i0 => ctl_sts_a4_x2_5);
  ctl_sts_cr_s_1 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_1,
    i => ctl_noname1946,
    ck => ck_ctl);
  ctl_sts_no2_x1_26 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_26,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_25 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_25,
    i2 => ctl_sts_no2_x1_26,
    i1 => ctl_wenable_int_2,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_a2_x2_24 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_24,
    i1 => ctl_sts_cr_s_2,
    i0 => ctl_sts_na3_x1_25);
  ctl_sts_no2_x1_27 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_27,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_6 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_6,
    i3 => ctl_sts_no2_x1_27,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_2);
  ctl_sts_a3_x2_5 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_5,
    i2 => ctl_sts_mbk_not_cr_ip_3,
    i1 => ctl_sts_mbk_not_cr_ip_5,
    i0 => ctl_sts_mbk_not_cr_ip_4);
  ctl_sts_na4_x1_19 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_19,
    i3 => ctl_sts_a3_x2_5,
    i2 => ctl_sts_mbk_not_cr_ip_0,
    i1 => ctl_sts_mbk_not_cr_ip_2,
    i0 => ctl_sts_mbk_not_cr_ip_1);
  ctl_sts_a2_x2_25 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_25,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_na4_x1_19);
  ctl_sts_no3_x1_7 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_7,
    i2 => ctl_sts_mbk_not_wen_erq,
    i1 => ctl_sts_a2_x2_25,
    i0 => ctl_sts_ri_r);
  ctl_sts_o2_x2 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o2_x2,
    i1 => ctl_sts_ades_r,
    i0 => ctl_sts_ibe_r);
  ctl_sts_o2_x2_2 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o2_x2_2,
    i1 => ctl_sts_dbe_r,
    i0 => ctl_sts_intrqs_sys_r);
  ctl_sts_noa22_x1_3 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_3,
    i2 => ctl_sts_intrqs_br_r,
    i1 => ctl_sts_mbk_not_ovr_r,
    i0 => ctl_sts_mbk_not_intrqs_br_r);
  ctl_sts_ao22_x2_4 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2_4,
    i2 => ctl_sts_mbk_not_dbe_r,
    i1 => ctl_sts_o2_x2_2,
    i0 => ctl_sts_noa22_x1_3);
  ctl_sts_ao22_x2_3 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2_3,
    i2 => ctl_sts_mbk_not_ades_r,
    i1 => ctl_sts_o2_x2,
    i0 => ctl_sts_ao22_x2_4);
  ctl_sts_o2_x2_3 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o2_x2_3,
    i1 => ctl_sts_cpu_r,
    i0 => ctl_sts_adel_r);
  ctl_sts_nao22_x1_3 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_3,
    i2 => ctl_sts_mbk_not_cpu_r,
    i1 => ctl_sts_ao22_x2_3,
    i0 => ctl_sts_o2_x2_3);
  ctl_sts_oa2ao222_x2_15 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_15,
    i4 => ctl_sts_mbk_not_wen_erq,
    i3 => ctl_sts_a4_x2_6,
    i2 => ctl_sts_a2_x2_24,
    i1 => ctl_sts_nao22_x1_3,
    i0 => ctl_sts_no3_x1_7);
  ctl_sts_cr_s_2 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_2,
    i => ctl_noname1945,
    ck => ck_ctl);
  ctl_sts_no2_x1_28 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_28,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_26 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_26,
    i2 => ctl_sts_no2_x1_28,
    i1 => ctl_wenable_int_2,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_a2_x2_26 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_26,
    i1 => ctl_sts_cr_s_3,
    i0 => ctl_sts_na3_x1_26);
  ctl_sts_no2_x1_29 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_29,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_7 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_7,
    i3 => ctl_sts_no2_x1_29,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_3);
  ctl_sts_a3_x2_6 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_6,
    i2 => ctl_sts_mbk_not_cr_ip_3,
    i1 => ctl_sts_mbk_not_cr_ip_5,
    i0 => ctl_sts_mbk_not_cr_ip_4);
  ctl_sts_na4_x1_20 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_20,
    i3 => ctl_sts_a3_x2_6,
    i2 => ctl_sts_mbk_not_cr_ip_0,
    i1 => ctl_sts_mbk_not_cr_ip_2,
    i0 => ctl_sts_mbk_not_cr_ip_1);
  ctl_sts_noa22_x1_4 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_4,
    i2 => ctl_sts_mbk_not_wen_erq,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_na4_x1_20);
  ctl_sts_o3_x2 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o3_x2,
    i2 => ctl_sts_cpu_r,
    i1 => ctl_sts_ades_r,
    i0 => ctl_sts_adel_r);
  ctl_sts_na4_x1_21 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_21,
    i3 => ctl_sts_mbk_not_intrqs_br_r,
    i2 => ctl_sts_mbk_not_dbe_r,
    i1 => ctl_sts_mbk_not_ovr_r,
    i0 => ctl_sts_mbk_not_intrqs_sys_r);
  ctl_sts_na2_x1_21 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_21,
    i1 => ctl_sts_na4_x1_21,
    i0 => ctl_sts_mbk_not_dbe_r);
  ctl_sts_noa22_x1_5 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_5,
    i2 => ctl_sts_ibe_r,
    i1 => ctl_sts_mbk_not_ibe_r,
    i0 => ctl_sts_na2_x1_21);
  ctl_sts_ao22_x2_5 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2_5,
    i2 => ctl_sts_mbk_not_cpu_r,
    i1 => ctl_sts_o3_x2,
    i0 => ctl_sts_noa22_x1_5);
  ctl_sts_nao22_x1_4 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_4,
    i2 => ctl_sts_mbk_not_ri_r,
    i1 => ctl_sts_ao22_x2_5,
    i0 => ctl_sts_ri_r);
  ctl_sts_oa2ao222_x2_16 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_16,
    i4 => ctl_sts_mbk_not_wen_erq,
    i3 => ctl_sts_a4_x2_7,
    i2 => ctl_sts_a2_x2_26,
    i1 => ctl_sts_noa22_x1_4,
    i0 => ctl_sts_nao22_x1_4);
  ctl_sts_cr_s_3 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_3,
    i => ctl_noname1944,
    ck => ck_ctl);
  ctl_sts_no2_x1_30 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_30,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_27 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_27,
    i2 => ctl_sts_no2_x1_30,
    i1 => ctl_wenable_int_2,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_a2_x2_27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_27,
    i1 => ctl_sts_cr_s_4,
    i0 => ctl_sts_na3_x1_27);
  ctl_sts_no2_x1_31 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_31,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_8 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_8,
    i3 => ctl_sts_no2_x1_31,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_4);
  ctl_sts_a3_x2_7 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_7,
    i2 => ctl_sts_mbk_not_cr_ip_3,
    i1 => ctl_sts_mbk_not_cr_ip_5,
    i0 => ctl_sts_mbk_not_cr_ip_4);
  ctl_sts_na4_x1_22 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_22,
    i3 => ctl_sts_a3_x2_7,
    i2 => ctl_sts_mbk_not_cr_ip_0,
    i1 => ctl_sts_mbk_not_cr_ip_2,
    i0 => ctl_sts_mbk_not_cr_ip_1);
  ctl_sts_a2_x2_28 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_28,
    i1 => ctl_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_na4_x1_22);
  ctl_sts_no4_x1_31 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_31,
    i3 => ctl_sts_mbk_not_wen_erq,
    i2 => ctl_sts_a2_x2_28,
    i1 => ctl_sts_ri_r,
    i0 => ctl_sts_cpu_r);
  ctl_sts_na2_x1_23 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_23,
    i1 => ctl_sts_mbk_not_ovr_r,
    i0 => ctl_sts_ovr_r);
  ctl_sts_na4_x1_23 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_23,
    i3 => ctl_sts_na2_x1_23,
    i2 => ctl_sts_mbk_not_dbe_r,
    i1 => ctl_sts_mbk_not_intrqs_br_r,
    i0 => ctl_sts_mbk_not_intrqs_sys_r);
  ctl_sts_na2_x1_22 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_22,
    i1 => ctl_sts_na4_x1_23,
    i0 => ctl_sts_mbk_not_dbe_r);
  ctl_sts_oa22_x2 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2,
    i2 => ctl_sts_ibe_r,
    i1 => ctl_sts_mbk_not_ibe_r,
    i0 => ctl_sts_na2_x1_22);
  ctl_sts_noa22_x1_6 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_6,
    i2 => ctl_sts_ades_r,
    i1 => ctl_sts_mbk_not_ades_r,
    i0 => ctl_sts_oa22_x2);
  ctl_sts_nao22_x1_5 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_5,
    i2 => ctl_sts_mbk_not_adel_r,
    i1 => ctl_sts_noa22_x1_6,
    i0 => ctl_sts_adel_r);
  ctl_sts_oa2ao222_x2_17 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_17,
    i4 => ctl_sts_mbk_not_wen_erq,
    i3 => ctl_sts_a4_x2_8,
    i2 => ctl_sts_a2_x2_27,
    i1 => ctl_sts_no4_x1_31,
    i0 => ctl_sts_nao22_x1_5);
  ctl_sts_cr_s_4 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_4,
    i => ctl_noname1943,
    ck => ck_ctl);
  ctl_sts_no2_x1_32 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_32,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_28 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_28,
    i2 => ctl_sts_no2_x1_32,
    i1 => ctl_wenable_int_2,
    i0 => ctl_mbk_buf_sts_mbk_not_excrqs_s);
  ctl_sts_a2_x2_29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_29,
    i1 => ctl_sts_cr_s_5,
    i0 => ctl_sts_na3_x1_28);
  ctl_sts_no2_x1_33 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_33,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_9 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_9,
    i3 => ctl_sts_no2_x1_33,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_s_5);
  ctl_sts_a3_x2_8 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_8,
    i2 => ctl_sts_mbk_not_cr_ip_3,
    i1 => ctl_sts_mbk_not_cr_ip_5,
    i0 => ctl_sts_mbk_not_cr_ip_4);
  ctl_sts_na4_x1_24 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_24,
    i3 => ctl_sts_a3_x2_8,
    i2 => ctl_sts_mbk_not_cr_ip_0,
    i1 => ctl_sts_mbk_not_cr_ip_2,
    i0 => ctl_sts_mbk_not_cr_ip_1);
  ctl_sts_noa22_x1_7 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_7,
    i2 => ctl_sts_mbk_not_wen_erq,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_na4_x1_24);
  ctl_sts_a4_x2_10 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_10,
    i3 => ctl_sts_mbk_not_adel_r,
    i2 => ctl_sts_mbk_not_dbe_r,
    i1 => ctl_sts_mbk_not_ades_r,
    i0 => ctl_sts_mbk_not_cpu_r);
  ctl_sts_on12_x1 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_on12_x1,
    i1 => ctl_sts_ibe_r,
    i0 => ctl_sts_a4_x2_10);
  ctl_sts_na2_x1_24 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_24,
    i1 => ctl_sts_mbk_not_ovr_r,
    i0 => ctl_sts_ovr_r);
  ctl_sts_oa22_x2_2 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_2,
    i2 => ctl_sts_intrqs_br_r,
    i1 => ctl_sts_mbk_not_intrqs_br_r,
    i0 => ctl_sts_na2_x1_24);
  ctl_sts_noa22_x1_8 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_8,
    i2 => ctl_sts_intrqs_sys_r,
    i1 => ctl_sts_mbk_not_intrqs_sys_r,
    i0 => ctl_sts_oa22_x2_2);
  ctl_sts_ao22_x2_6 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ao22_x2_6,
    i2 => ctl_sts_mbk_not_cpu_r,
    i1 => ctl_sts_on12_x1,
    i0 => ctl_sts_noa22_x1_8);
  ctl_sts_nao22_x1_6 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_6,
    i2 => ctl_sts_mbk_not_ri_r,
    i1 => ctl_sts_ao22_x2_6,
    i0 => ctl_sts_ri_r);
  ctl_sts_oa2ao222_x2_18 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2ao222_x2_18,
    i4 => ctl_sts_mbk_not_wen_erq,
    i3 => ctl_sts_a4_x2_9,
    i2 => ctl_sts_a2_x2_29,
    i1 => ctl_sts_noa22_x1_7,
    i0 => ctl_sts_nao22_x1_6);
  ctl_sts_cr_s_5 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_5,
    i => ctl_noname1942,
    ck => ck_ctl);
  ctl_sts_no2_x1_34 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_34,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_30 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_30,
    i2 => ctl_sts_no2_x1_34,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_na3_x1_29 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_29,
    i2 => ctl_sts_na3_x1_30,
    i1 => ctl_sts_mbk_not_wen_erq,
    i0 => ctl_sts_cr_s_6);
  ctl_sts_inv_x2_23 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_23,
    i => ctl_sts_cr_s_6);
  ctl_sts_nao22_x1_7 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_7,
    i2 => ctl_sts_na3_x1_29,
    i1 => ctl_sts_inv_x2_23,
    i0 => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_6 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_6,
    i => ctl_noname1941,
    ck => ck_ctl);
  ctl_sts_no2_x1_35 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_35,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_32 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_32,
    i2 => ctl_sts_no2_x1_35,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_na3_x1_31 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_31,
    i2 => ctl_sts_na3_x1_32,
    i1 => ctl_sts_mbk_not_wen_erq,
    i0 => ctl_sts_cr_s_7);
  ctl_sts_inv_x2_24 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_24,
    i => ctl_sts_cr_s_7);
  ctl_sts_nao22_x1_8 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_8,
    i2 => ctl_sts_na3_x1_31,
    i1 => ctl_sts_inv_x2_24,
    i0 => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_7 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_7,
    i => ctl_noname1940,
    ck => ck_ctl);
  ctl_sts_no2_x1_36 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_36,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_33 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_33,
    i2 => ctl_sts_no2_x1_36,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_no4_x1_32 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_32,
    i3 => ctl_wenable_int_3,
    i2 => ctl_sts_mbk_not_wenable_in_2,
    i1 => ctl_sts_mbk_not_crsr_dpt_8,
    i0 => ctl_wenable_int_1);
  ctl_sts_oa2a22_x2 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2a22_x2,
    i3 => ctl_sts_na3_x1_33,
    i2 => ctl_sts_cr_s_8,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_no4_x1_32);
  ctl_sts_no2_x1_37 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_37,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_34 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_34,
    i2 => ctl_sts_no2_x1_37,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_no4_x1_33 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_33,
    i3 => ctl_wenable_int_3,
    i2 => ctl_sts_mbk_not_wenable_in_2,
    i1 => ctl_sts_mbk_not_crsr_dpt_9,
    i0 => ctl_wenable_int_1);
  ctl_sts_oa2a22_x2_2 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa2a22_x2_2,
    i3 => ctl_sts_na3_x1_34,
    i2 => ctl_sts_cr_s_9,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_sts_no4_x1_33);
  ctl_sts_no2_x1_38 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_38,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_11 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_11,
    i3 => ctl_sts_no2_x1_38,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_0);
  ctl_sts_no2_x1_39 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_39,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_35 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_35,
    i2 => ctl_sts_no2_x1_39,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_3 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_3,
    i2 => ctl_sts_a4_x2_11,
    i1 => ctl_sts_na3_x1_35,
    i0 => ctl_sts_cr_s_10);
  ctl_sts_no2_x1_40 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_40,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_12 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_12,
    i3 => ctl_sts_no2_x1_40,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_1);
  ctl_sts_no2_x1_41 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_41,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_36 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_36,
    i2 => ctl_sts_no2_x1_41,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_4 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_4,
    i2 => ctl_sts_a4_x2_12,
    i1 => ctl_sts_na3_x1_36,
    i0 => ctl_sts_cr_s_11);
  ctl_sts_no2_x1_42 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_42,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_13 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_13,
    i3 => ctl_sts_no2_x1_42,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_2);
  ctl_sts_no2_x1_43 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_43,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_37 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_37,
    i2 => ctl_sts_no2_x1_43,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_5 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_5,
    i2 => ctl_sts_a4_x2_13,
    i1 => ctl_sts_na3_x1_37,
    i0 => ctl_sts_cr_s_12);
  ctl_sts_no2_x1_44 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_44,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_14 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_14,
    i3 => ctl_sts_no2_x1_44,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_3);
  ctl_sts_no2_x1_45 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_45,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_38 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_38,
    i2 => ctl_sts_no2_x1_45,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_6 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_6,
    i2 => ctl_sts_a4_x2_14,
    i1 => ctl_sts_na3_x1_38,
    i0 => ctl_sts_cr_s_13);
  ctl_sts_no2_x1_46 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_46,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_15 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_15,
    i3 => ctl_sts_no2_x1_46,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_4);
  ctl_sts_no2_x1_47 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_47,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_39 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_39,
    i2 => ctl_sts_no2_x1_47,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_7 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_7,
    i2 => ctl_sts_a4_x2_15,
    i1 => ctl_sts_na3_x1_39,
    i0 => ctl_sts_cr_s_14);
  ctl_sts_no2_x1_48 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_48,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_a4_x2_16 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_16,
    i3 => ctl_sts_no2_x1_48,
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_wenable_int_2,
    i0 => ctl_sts_cr_ip_5);
  ctl_sts_no2_x1_49 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_49,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_1);
  ctl_sts_na3_x1_40 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_40,
    i2 => ctl_sts_no2_x1_49,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_8 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_8,
    i2 => ctl_sts_a4_x2_16,
    i1 => ctl_sts_na3_x1_40,
    i0 => ctl_sts_cr_s_15);
  ctl_sts_a3_x2_10 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_10,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_excp_6);
  ctl_sts_a2_x2_30 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_30,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_a2_x2_31 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_31,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_9 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_9,
    i2 => ctl_sts_a3_x2_10,
    i1 => ctl_sts_a2_x2_30,
    i0 => ctl_sts_a2_x2_31);
  ctl_sts_na2_x1_25 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_25,
    i1 => ctl_sts_intrqs_br_r,
    i0 => frz);
  ctl_sts_noa22_x1_10 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_10,
    i2 => ctl_sts_mbk_not_intrqs_br_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_no3_x1_8 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_8,
    i2 => ctl_excp_4,
    i1 => ctl_excp_6,
    i0 => ctl_mbk_buf_seq_excp_5);
  ctl_sts_no2_x1_50 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_50,
    i1 => ctl_sts_mbk_not_excp_3,
    i0 => ctl_excp_1);
  ctl_sts_no2_x1_51 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_51,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_11 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_11,
    i2 => ctl_sts_no3_x1_8,
    i1 => ctl_sts_no2_x1_50,
    i0 => ctl_sts_no2_x1_51);
  ctl_sts_nao22_x1_9 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_9,
    i2 => ctl_sts_mbk_not_frz,
    i1 => ctl_sts_noa22_x1_10,
    i0 => ctl_sts_a3_x2_11);
  ctl_sts_noa22_x1_9 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_9,
    i2 => ctl_sts_a3_x2_9,
    i1 => ctl_sts_na2_x1_25,
    i0 => ctl_sts_nao22_x1_9);
  ctl_sts_intrqs_br_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_intrqs_br_r,
    i => ctl_noname1931,
    ck => ck_ctl);
  ctl_sts_a3_x2_13 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_13,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_excp_6);
  ctl_sts_a2_x2_32 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_32,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_a2_x2_33 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_33,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_12 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_12,
    i2 => ctl_sts_a3_x2_13,
    i1 => ctl_sts_a2_x2_32,
    i0 => ctl_sts_a2_x2_33);
  ctl_sts_na2_x1_26 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_26,
    i1 => ctl_sts_intrqs_sys_r,
    i0 => frz);
  ctl_sts_noa22_x1_12 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_12,
    i2 => ctl_sts_mbk_not_intrqs_sys_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_no2_x1_52 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_52,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_no3_x1_9 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_9,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_excp_6);
  ctl_sts_a4_x2_17 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_17,
    i3 => ctl_sts_no2_x1_52,
    i2 => ctl_sts_mbk_not_excp_0,
    i1 => ctl_sts_mbk_not_excp_2,
    i0 => ctl_sts_no3_x1_9);
  ctl_sts_nao22_x1_10 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_10,
    i2 => ctl_sts_mbk_not_frz,
    i1 => ctl_sts_noa22_x1_12,
    i0 => ctl_sts_a4_x2_17);
  ctl_sts_noa22_x1_11 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_11,
    i2 => ctl_sts_a3_x2_12,
    i1 => ctl_sts_na2_x1_26,
    i0 => ctl_sts_nao22_x1_10);
  ctl_sts_intrqs_sys_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_intrqs_sys_r,
    i => ctl_noname1930,
    ck => ck_ctl);
  ctl_sts_no3_x1_10 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_10,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_53 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_53,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_34 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_34,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_14 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_14,
    i2 => ctl_sts_no3_x1_10,
    i1 => ctl_sts_no2_x1_53,
    i0 => ctl_sts_a2_x2_34);
  ctl_sts_na2_x1_27 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_27,
    i1 => ctl_sts_ovr_r,
    i0 => frz);
  ctl_sts_oa22_x2_10 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_10,
    i2 => ctl_sts_mbk_not_ovr_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_9 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_9,
    i2 => frz,
    i1 => ctl_sts_mbk_not_ovr_s,
    i0 => ctl_sts_oa22_x2_10);
  ctl_sts_noa22_x1_13 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_13,
    i2 => ctl_sts_a3_x2_14,
    i1 => ctl_sts_na2_x1_27,
    i0 => ctl_sts_oa22_x2_9);
  ctl_sts_ovr_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ovr_r,
    i => ctl_noname1929,
    ck => ck_ctl);
  ctl_sts_no3_x1_11 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_11,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_54 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_54,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_35 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_35,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_15 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_15,
    i2 => ctl_sts_no3_x1_11,
    i1 => ctl_sts_no2_x1_54,
    i0 => ctl_sts_a2_x2_35);
  ctl_sts_na2_x1_28 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_28,
    i1 => ctl_sts_ades_r,
    i0 => frz);
  ctl_sts_noa22_x1_15 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_15,
    i2 => ctl_sts_mbk_not_ades_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_inv_x2_25 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_25,
    i => ctl_sts_mbk_not_ades_x);
  ctl_sts_nao22_x1_11 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_11,
    i2 => ctl_sts_mbk_not_frz,
    i1 => ctl_sts_noa22_x1_15,
    i0 => ctl_sts_inv_x2_25);
  ctl_sts_noa22_x1_14 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_14,
    i2 => ctl_sts_a3_x2_15,
    i1 => ctl_sts_na2_x1_28,
    i0 => ctl_sts_nao22_x1_11);
  ctl_sts_ades_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ades_r,
    i => ctl_noname1928,
    ck => ck_ctl);
  ctl_sts_no3_x1_12 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_12,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_55 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_55,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_36 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_36,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_16 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_16,
    i2 => ctl_sts_no3_x1_12,
    i1 => ctl_sts_no2_x1_55,
    i0 => ctl_sts_a2_x2_36);
  ctl_sts_na2_x1_29 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_29,
    i1 => ctl_sts_cpu_r,
    i0 => frz);
  ctl_sts_oa22_x2_12 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_12,
    i2 => ctl_sts_mbk_not_cpu_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_11 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_11,
    i2 => frz,
    i1 => ctl_sts_mbk_not_cpu_x,
    i0 => ctl_sts_oa22_x2_12);
  ctl_sts_noa22_x1_16 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_16,
    i2 => ctl_sts_a3_x2_16,
    i1 => ctl_sts_na2_x1_29,
    i0 => ctl_sts_oa22_x2_11);
  ctl_sts_cpu_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cpu_r,
    i => ctl_noname1927,
    ck => ck_ctl);
  ctl_sts_no3_x1_13 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_13,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_56 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_56,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_37 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_37,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_17 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_17,
    i2 => ctl_sts_no3_x1_13,
    i1 => ctl_sts_no2_x1_56,
    i0 => ctl_sts_a2_x2_37);
  ctl_sts_na2_x1_30 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_30,
    i1 => ctl_sts_adel_r,
    i0 => frz);
  ctl_sts_noa22_x1_18 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_18,
    i2 => ctl_sts_mbk_not_adel_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_inv_x2_26 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_26,
    i => ctl_mbk_buf_sts_mbk_not_adel_x);
  ctl_sts_nao22_x1_12 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nao22_x1_12,
    i2 => ctl_sts_mbk_not_frz,
    i1 => ctl_sts_noa22_x1_18,
    i0 => ctl_sts_inv_x2_26);
  ctl_sts_noa22_x1_17 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_17,
    i2 => ctl_sts_a3_x2_17,
    i1 => ctl_sts_na2_x1_30,
    i0 => ctl_sts_nao22_x1_12);
  ctl_sts_adel_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_adel_r,
    i => ctl_noname1926,
    ck => ck_ctl);
  ctl_sts_no3_x1_14 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_14,
    i2 => ctl_mbk_buf_seq_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_57 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_57,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_38 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_38,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_18 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_18,
    i2 => ctl_sts_no3_x1_14,
    i1 => ctl_sts_no2_x1_57,
    i0 => ctl_sts_a2_x2_38);
  ctl_sts_na2_x1_31 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_31,
    i1 => ctl_sts_dbe_r,
    i0 => frz);
  ctl_sts_oa22_x2_14 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_14,
    i2 => ctl_sts_mbk_not_dbe_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_13 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_13,
    i2 => frz,
    i1 => ctl_sts_mbk_not_dbe_s,
    i0 => ctl_sts_oa22_x2_14);
  ctl_sts_noa22_x1_19 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_19,
    i2 => ctl_sts_a3_x2_18,
    i1 => ctl_sts_na2_x1_31,
    i0 => ctl_sts_oa22_x2_13);
  ctl_sts_dbe_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_dbe_r,
    i => ctl_noname1925,
    ck => ck_ctl);
  ctl_sts_a3_x2_20 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_20,
    i2 => ctl_sts_mbk_not_excp_5,
    i1 => ctl_excp_4,
    i0 => ctl_excp_6);
  ctl_sts_a2_x2_39 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_39,
    i1 => ctl_sts_mbk_not_excp_1,
    i0 => ctl_sts_mbk_not_excp_3);
  ctl_sts_a2_x2_40 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_40,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_19 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_19,
    i2 => ctl_sts_a3_x2_20,
    i1 => ctl_sts_a2_x2_39,
    i0 => ctl_sts_a2_x2_40);
  ctl_sts_o2_x2_4 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o2_x2_4,
    i1 => ctl_sts_mbk_not_ri_x,
    i0 => frz);
  ctl_sts_na2_x1_32 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_32,
    i1 => ctl_sts_ri_r,
    i0 => frz);
  ctl_sts_noa22_x1_20 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_20,
    i2 => ctl_sts_a3_x2_19,
    i1 => ctl_sts_o2_x2_4,
    i0 => ctl_sts_na2_x1_32);
  ctl_sts_ri_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ri_r,
    i => ctl_noname1924,
    ck => ck_ctl);
  ctl_sts_no3_x1_15 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_15,
    i2 => ctl_excp_5,
    i1 => ctl_sts_mbk_not_excp_4,
    i0 => ctl_sts_mbk_not_excp_6);
  ctl_sts_no2_x1_58 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_58,
    i1 => ctl_excp_1,
    i0 => ctl_excp_3);
  ctl_sts_a2_x2_41 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_41,
    i1 => ctl_excp_0,
    i0 => ctl_excp_2);
  ctl_sts_a3_x2_21 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_21,
    i2 => ctl_sts_no3_x1_15,
    i1 => ctl_sts_no2_x1_58,
    i0 => ctl_sts_a2_x2_41);
  ctl_sts_na2_x1_33 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_33,
    i1 => ctl_sts_ibe_r,
    i0 => frz);
  ctl_sts_oa22_x2_16 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_16,
    i2 => ctl_sts_mbk_not_ibe_r,
    i1 => ctl_wenable_int_3,
    i0 => ctl_wenable_int_2);
  ctl_sts_oa22_x2_15 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_oa22_x2_15,
    i2 => frz,
    i1 => ctl_sts_mbk_not_ibe_s,
    i0 => ctl_sts_oa22_x2_16);
  ctl_sts_noa22_x1_21 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_21,
    i2 => ctl_sts_a3_x2_21,
    i1 => ctl_sts_na2_x1_33,
    i0 => ctl_sts_oa22_x2_15);
  ctl_sts_ibe_r : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_ibe_r,
    i => ctl_noname1923,
    ck => ck_ctl);
  ctl_sts_no4_x1_34 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_34,
    i3 => ctl_ctlrw_int_1,
    i2 => ctl_ctlrw_int_4,
    i1 => ctl_ctlrw_int_2,
    i0 => ctl_ctlrw_int_3);
  ctl_sts_a2_x2_42 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_42,
    i1 => ctl_sts_mbk_not_ctlrw_in_0,
    i0 => ctl_sts_no4_x1_34);
  ctl_sts_a4_x2_18 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_18,
    i3 => ctl_sts_mbk_not_ctlrw_in_1,
    i2 => ctl_sts_mbk_not_ctlrw_in_4,
    i1 => ctl_ctlrw_int_2,
    i0 => ctl_sts_mbk_not_ctlrw_in_3);
  ctl_sts_on12_x1_2 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_on12_x1_2,
    i1 => ctl_ctlrw_int_0,
    i0 => ctl_sts_a4_x2_18);
  ctl_sts_no4_x1_35 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_35,
    i3 => ctl_ctlrw_int_1,
    i2 => ctl_ctlrw_int_4,
    i1 => ctl_ctlrw_int_2,
    i0 => ctl_ctlrw_int_3);
  ctl_sts_noa22_x1_22 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_22,
    i2 => ctl_sts_on12_x1_2,
    i1 => ctl_sts_mbk_not_ctlrw_in_0,
    i0 => ctl_sts_no4_x1_35);
  ctl_sts_w_0 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => w(0),
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_a2_x2_42,
    i0 => ctl_sts_noa22_x1_22);
  ctl_sts_no4_x1_36 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_36,
    i3 => ctl_ctlrw_int_1,
    i2 => ctl_ctlrw_int_4,
    i1 => ctl_ctlrw_int_2,
    i0 => ctl_ctlrw_int_3);
  ctl_sts_a2_x2_43 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_43,
    i1 => ctl_sts_mbk_not_ctlrw_in_0,
    i0 => ctl_sts_no4_x1_36);
  ctl_sts_no4_x1_37 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_37,
    i3 => ctl_ctlrw_int_3,
    i2 => ctl_ctlrw_int_1,
    i1 => ctl_ctlrw_int_4,
    i0 => ctl_sts_mbk_not_ctlrw_in_2);
  ctl_sts_na2_x1_34 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_34,
    i1 => ctl_sts_no4_x1_37,
    i0 => ctl_sts_mbk_not_ctlrw_in_0);
  ctl_sts_no4_x1_38 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no4_x1_38,
    i3 => ctl_ctlrw_int_1,
    i2 => ctl_ctlrw_int_4,
    i1 => ctl_ctlrw_int_2,
    i0 => ctl_ctlrw_int_3);
  ctl_sts_na2_x1_35 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_35,
    i1 => ctl_sts_no4_x1_38,
    i0 => ctl_sts_mbk_not_ctlrw_in_0);
  ctl_sts_na4_x1_25 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na4_x1_25,
    i3 => ctl_sts_mbk_not_ctlrw_in_2,
    i2 => ctl_sts_mbk_not_ctlrw_in_3,
    i1 => ctl_ctlrw_int_1,
    i0 => ctl_sts_mbk_not_ctlrw_in_4);
  ctl_sts_no2_x1_59 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no2_x1_59,
    i1 => ctl_sts_na4_x1_25,
    i0 => ctl_ctlrw_int_0);
  ctl_sts_a3_x2_22 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_22,
    i2 => ctl_sts_na2_x1_34,
    i1 => ctl_sts_na2_x1_35,
    i0 => ctl_sts_no2_x1_59);
  ctl_sts_w_1 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => w(1),
    i2 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i1 => ctl_sts_a2_x2_43,
    i0 => ctl_sts_a3_x2_22);
  ctl_sts_frz_ctl_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(0),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_1 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(1),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_2 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(2),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_3 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(3),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_4 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(4),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_5 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(5),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_6 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(6),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_7 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(7),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_8 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(8),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_9 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(9),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_10 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(10),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_11 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(11),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_12 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(12),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_13 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(13),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_14 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(14),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_frz_ctl_15 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => frz_ctl(15),
    i => ctl_sts_mbk_not_frz_ctl_n);
  ctl_sts_rw_ctl_0 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(0),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_1 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(1),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_2 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(2),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_3 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(3),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_4 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(4),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_5 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(5),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_6 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(6),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_7 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(7),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_8 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(8),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_9 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(9),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_10 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(10),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_11 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(11),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_12 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(12),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_13 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(13),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_14 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(14),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw_ctl_15 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw_ctl(15),
    i => ctl_sts_mbk_not_rw_ctl_n);
  ctl_sts_rw : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rw,
    i => ctl_sts_ctlrw_out_i_0);
  ctl_sts_exq : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_exq,
    i => ctl_sts_excrqs_s);
  ctl_sts_rqs : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_rqs,
    i1 => ctl_sts_intrqs_s,
    i0 => ctl_sts_mbk_not_excrqs_s);
  ctl_sts_crsr_out_0 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_0,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_0,
    i1 => ctl_scout,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_1 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_1,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_1,
    i1 => ctl_sts_sr_s_1,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_2 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_2,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_2,
    i1 => ctl_sts_sr_s_2,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_3 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_3,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_3,
    i1 => ctl_sts_sr_s_3,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_4 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_4,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_4,
    i1 => ctl_sts_sr_s_4,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_5 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_5,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_5,
    i1 => ctl_sts_sr_s_5,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_6 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_6,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_6,
    i1 => ctl_sts_sr_s_6,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_7 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_7,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_7,
    i1 => ctl_sts_sr_s_7,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_8 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_8,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_8,
    i1 => ctl_sts_sr_s_8,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_9 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_9,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_9,
    i1 => ctl_sts_sr_s_9,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_10 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_10,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_10,
    i1 => ctl_sts_sr_s_10,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_11 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_11,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_11,
    i1 => ctl_sts_sr_s_11,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_12 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_12,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_12,
    i1 => ctl_sts_sr_s_12,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_13 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_13,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_13,
    i1 => ctl_sts_sr_s_13,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_14 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_14,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_14,
    i1 => ctl_sts_sr_s_14,
    i0 => ctlopx_0);
  ctl_sts_crsr_out_15 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => crsrout_15,
    i3 => ctl_sts_mbk_not_crsr_mx,
    i2 => ctl_sts_cr_s_15,
    i1 => ctl_sts_sr_s_15,
    i0 => ctlopx_0);
  ctl_sts_wenable_out_0 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_0,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_4);
  ctl_sts_wenable_out_1 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_1,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_5);
  ctl_sts_wenable_out_2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_2,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_6);
  ctl_sts_wenable_out_3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_3,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_7);
  ctl_sts_wenable_out_4 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_4,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_8);
  ctl_sts_wenable_out_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_5,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_9);
  ctl_sts_wenable_out_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => wenable_6,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_10);
  ctl_sts_na3_x1_41 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_41,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_na3_x1_42 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_42,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_no3_x1_16 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_16,
    i2 => ctl_wenable_int_0,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_1);
  ctl_sts_a2_x2_44 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_44,
    i1 => ctl_sts_na3_x1_42,
    i0 => ctl_sts_no3_x1_16);
  ctl_sts_no3_x1_17 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_17,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_a2_x2_45 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_45,
    i1 => rd_0,
    i0 => ctl_sts_no3_x1_17);
  ctl_sts_no3_x1_18 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_18,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_wrtpnt_0 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_aw_0,
    i4 => ctl_sts_na3_x1_41,
    i3 => ctl_sts_a2_x2_44,
    i2 => ctl_sts_a2_x2_45,
    i1 => rdrt_0,
    i0 => ctl_sts_no3_x1_18);
  ctl_sts_na3_x1_43 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_43,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_na3_x1_44 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_44,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_no3_x1_19 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_19,
    i2 => ctl_wenable_int_0,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_1);
  ctl_sts_a2_x2_46 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_46,
    i1 => ctl_sts_na3_x1_44,
    i0 => ctl_sts_no3_x1_19);
  ctl_sts_no3_x1_20 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_20,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_a2_x2_47 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_47,
    i1 => rd_1,
    i0 => ctl_sts_no3_x1_20);
  ctl_sts_no3_x1_21 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_21,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_wrtpnt_1 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_aw_1,
    i4 => ctl_sts_na3_x1_43,
    i3 => ctl_sts_a2_x2_46,
    i2 => ctl_sts_a2_x2_47,
    i1 => rdrt_1,
    i0 => ctl_sts_no3_x1_21);
  ctl_sts_na3_x1_45 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_45,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_na3_x1_46 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_46,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_no3_x1_22 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_22,
    i2 => ctl_wenable_int_0,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_1);
  ctl_sts_a2_x2_48 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_48,
    i1 => ctl_sts_na3_x1_46,
    i0 => ctl_sts_no3_x1_22);
  ctl_sts_no3_x1_23 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_23,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_a2_x2_49 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_49,
    i1 => rd_2,
    i0 => ctl_sts_no3_x1_23);
  ctl_sts_no3_x1_24 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_24,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_wrtpnt_2 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_aw_2,
    i4 => ctl_sts_na3_x1_45,
    i3 => ctl_sts_a2_x2_48,
    i2 => ctl_sts_a2_x2_49,
    i1 => rdrt_2,
    i0 => ctl_sts_no3_x1_24);
  ctl_sts_na3_x1_47 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_47,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_na3_x1_48 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_48,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_no3_x1_25 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_25,
    i2 => ctl_wenable_int_0,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_1);
  ctl_sts_a2_x2_50 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_50,
    i1 => ctl_sts_na3_x1_48,
    i0 => ctl_sts_no3_x1_25);
  ctl_sts_no3_x1_26 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_26,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_a2_x2_51 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_51,
    i1 => rd_3,
    i0 => ctl_sts_no3_x1_26);
  ctl_sts_no3_x1_27 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_27,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_wrtpnt_3 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_aw_3,
    i4 => ctl_sts_na3_x1_47,
    i3 => ctl_sts_a2_x2_50,
    i2 => ctl_sts_a2_x2_51,
    i1 => rdrt_3,
    i0 => ctl_sts_no3_x1_27);
  ctl_sts_na3_x1_49 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_49,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_na3_x1_50 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_50,
    i2 => ctl_sts_mbk_not_wenable_in_1,
    i1 => ctl_wenable_int_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_no3_x1_28 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_28,
    i2 => ctl_wenable_int_0,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_1);
  ctl_sts_a2_x2_52 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_52,
    i1 => ctl_sts_na3_x1_50,
    i0 => ctl_sts_no3_x1_28);
  ctl_sts_no3_x1_29 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_29,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_sts_mbk_not_wenable_in_0);
  ctl_sts_a2_x2_53 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_53,
    i1 => rd_4,
    i0 => ctl_sts_no3_x1_29);
  ctl_sts_no3_x1_30 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_30,
    i2 => ctl_wenable_int_1,
    i1 => ctl_sts_mbk_not_wenable_in_10,
    i0 => ctl_wenable_int_0);
  ctl_sts_wrtpnt_4 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_aw_4,
    i4 => ctl_sts_na3_x1_49,
    i3 => ctl_sts_a2_x2_52,
    i2 => ctl_sts_a2_x2_53,
    i1 => rdrt_4,
    i0 => ctl_sts_no3_x1_30);
  ctl_sts_redpnt_0 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_ar_0,
    i3 => ctlopx_0,
    i2 => rs_0,
    i1 => rdrt_0,
    i0 => ctl_sts_mbk_not_mxrs_rdrt);
  ctl_sts_redpnt_1 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_ar_1,
    i3 => ctlopx_0,
    i2 => rs_1,
    i1 => rdrt_1,
    i0 => ctl_sts_mbk_not_mxrs_rdrt);
  ctl_sts_redpnt_2 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_ar_2,
    i3 => ctlopx_0,
    i2 => rs_2,
    i1 => rdrt_2,
    i0 => ctl_sts_mbk_not_mxrs_rdrt);
  ctl_sts_redpnt_3 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_ar_3,
    i3 => ctlopx_0,
    i2 => rs_3,
    i1 => rdrt_3,
    i0 => ctl_sts_mbk_not_mxrs_rdrt);
  ctl_sts_redpnt_4 : oa2a22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => rf_ar_4,
    i3 => ctlopx_0,
    i2 => rs_4,
    i1 => rdrt_4,
    i0 => ctl_sts_mbk_not_mxrs_rdrt);
  ctl_sts_inv_x2_27 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_27,
    i => ctlalu_3);
  ctl_sts_no3_x1_31 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_31,
    i2 => ctlalu_4,
    i1 => ctl_sts_inv_x2_27,
    i0 => ctlalu_5);
  ctl_sts_a2_x2_54 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_54,
    i1 => ctlalu_0,
    i0 => ctlalu_2);
  ctl_sts_na3_x1_51 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_51,
    i2 => ctl_sts_no3_x1_31,
    i1 => ctl_sts_a2_x2_54,
    i0 => ctlalu_1);
  ctl_sts_a4_x2_19 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a4_x2_19,
    i3 => ctl_sts_mbk_not_ctlalu_4,
    i2 => ctlalu_2,
    i1 => ctlalu_3,
    i0 => ctl_sts_mbk_not_ctlalu_5);
  ctl_sts_inv_x2_28 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_28,
    i => ctlalu_1);
  ctl_sts_na3_x1_52 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_52,
    i2 => ctl_sts_a4_x2_19,
    i1 => ctl_sts_inv_x2_28,
    i0 => ctlalu_0);
  ctl_sts_na3_x1_53 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na3_x1_53,
    i2 => ctl_sts_mbk_not_ctlalu_4,
    i1 => ctlalu_3,
    i0 => ctl_sts_mbk_not_ctlalu_5);
  ctl_sts_na2_x1_36 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_36,
    i1 => ctlalu_0,
    i0 => ctlalu_2);
  ctl_sts_o3_x2_2 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_o3_x2_2,
    i2 => ctl_sts_na3_x1_53,
    i1 => ctl_sts_na2_x1_36,
    i0 => ctlalu_1);
  ctl_sts_an12_x1 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_an12_x1,
    i1 => opy_sign,
    i0 => opx_sign);
  ctl_sts_nxr2_x1 : nxr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_nxr2_x1,
    i1 => opx_sign,
    i0 => ctl_sts_mbk_not_opy_sign);
  ctl_sts_na2_x1_37 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_na2_x1_37,
    i1 => ctl_sts_mbk_not_alu_sign,
    i0 => ctl_sts_mbk_not_alu_nul);
  ctl_sts_a2_x2_55 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_55,
    i1 => ctl_sts_mbk_not_alu_sign,
    i0 => ctl_sts_mbk_not_alu_nul);
  ctl_sts_xr2_x1_2 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_xr2_x1_2,
    i1 => opx_sign,
    i0 => ctl_sts_mbk_not_opy_sign);
  ctl_sts_noa2ao222_x1 : noa2ao222_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa2ao222_x1,
    i4 => ctl_sts_an12_x1,
    i3 => ctl_sts_nxr2_x1,
    i2 => ctl_sts_na2_x1_37,
    i1 => ctl_sts_a2_x2_55,
    i0 => ctl_sts_xr2_x1_2);
  ctl_sts_noa22_x1_23 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_noa22_x1_23,
    i2 => ctl_sts_o3_x2_2,
    i1 => ctl_sts_mbk_not_alu_nul,
    i0 => ctl_sts_noa2ao222_x1);
  ctl_sts_inv_x2_29 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_inv_x2_29,
    i => alu_c31_n);
  ctl_sts_a3_x2_24 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_24,
    i2 => ctl_sts_mbk_not_ctlalu_4,
    i1 => ctlalu_3,
    i0 => ctl_sts_mbk_not_ctlalu_5);
  ctl_sts_a2_x2_56 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a2_x2_56,
    i1 => ctlalu_0,
    i0 => ctlalu_2);
  ctl_sts_a3_x2_23 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_a3_x2_23,
    i2 => ctl_sts_a3_x2_24,
    i1 => ctl_sts_a2_x2_56,
    i0 => ctlalu_1);
  ctl_sts_alu_test : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => alu_test_n,
    i4 => ctl_sts_na3_x1_51,
    i3 => ctl_sts_na3_x1_52,
    i2 => ctl_sts_noa22_x1_23,
    i1 => ctl_sts_inv_x2_29,
    i0 => ctl_sts_a3_x2_23);
  ctl_sts_intrqs_seq : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_intrqs,
    i => ctl_sts_intrqs_s);
  ctl_sts_no3_x1_32 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_32,
    i2 => ctl_wenable_int_2,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_3);
  ctl_sts_ctlrw_out_1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlrw_1,
    i1 => ctl_sts_no3_x1_32,
    i0 => ctl_sts_mbk_not_ctlrw_in_1);
  ctl_sts_no3_x1_33 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_33,
    i2 => ctl_wenable_int_2,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_3);
  ctl_sts_ctlrw_out_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlrw_2,
    i1 => ctl_sts_no3_x1_33,
    i0 => ctl_sts_mbk_not_ctlrw_in_2);
  ctl_sts_no3_x1_34 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_34,
    i2 => ctl_wenable_int_2,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_3);
  ctl_sts_ctlrw_out_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlrw_3,
    i1 => ctl_sts_no3_x1_34,
    i0 => ctl_sts_mbk_not_ctlrw_in_3);
  ctl_sts_no3_x1_35 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_sts_no3_x1_35,
    i2 => ctl_wenable_int_2,
    i1 => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i0 => ctl_wenable_int_3);
  ctl_sts_ctlrw_out_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlrw_4,
    i1 => ctl_sts_no3_x1_35,
    i0 => ctl_sts_mbk_not_ctlrw_in_4);
  ctl_seq_no3_x1 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1,
    i2 => ctl_seq_ep_22,
    i1 => ctl_seq_ep_26,
    i0 => ctl_seq_ep_24);
  ctl_seq_no2_x1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1,
    i1 => ctl_seq_ep_65,
    i0 => ctl_seq_ep_59);
  ctl_seq_no2_x1_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_2,
    i1 => ctl_seq_ep_25,
    i0 => ctl_seq_ep_21);
  ctl_seq_mbk_not_aux262 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux262,
    i2 => ctl_seq_no3_x1,
    i1 => ctl_seq_no2_x1,
    i0 => ctl_seq_no2_x1_2);
  ctl_seq_mbk_not_aux53 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux53,
    i1 => ctl_seq_mbk_not_ep_45,
    i0 => ctl_seq_mbk_not_aux52);
  ctl_seq_mbk_not_aux51 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux51,
    i2 => ctl_seq_mbk_not_ep_98,
    i1 => ctl_seq_mbk_not_ep_45,
    i0 => ctl_seq_mbk_not_aux23);
  ctl_seq_na2_x1 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1,
    i1 => ctl_seq_mbk_not_ep_67,
    i0 => ctl_seq_mbk_not_ep_35);
  ctl_seq_na2_x1_2 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_2,
    i1 => ctl_seq_mbk_not_ep_88,
    i0 => ctl_seq_mbk_not_ep_19);
  ctl_seq_no3_x1_2 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_2,
    i2 => ctl_seq_ep_92,
    i1 => ctl_seq_na2_x1,
    i0 => ctl_seq_na2_x1_2);
  ctl_seq_na3_x1 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1,
    i2 => ctl_seq_mbk_not_ep_46,
    i1 => ctl_seq_mbk_not_ep_4,
    i0 => ctl_seq_mbk_not_ep_20);
  ctl_seq_na4_x1 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1,
    i3 => ctl_seq_mbk_not_ep_7,
    i2 => ctl_seq_mbk_not_ep_8,
    i1 => ctl_seq_mbk_not_aux26,
    i0 => ctl_seq_mbk_not_ep_97);
  ctl_seq_na2_x1_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_3,
    i1 => ctl_seq_mbk_not_ep_5,
    i0 => ctl_seq_mbk_not_ep_43);
  ctl_seq_na3_x1_2 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_2,
    i2 => ctl_seq_mbk_not_ep_3,
    i1 => ctl_mbk_buf_seq_mbk_not_ep_48,
    i0 => ctl_seq_mbk_not_ep_6);
  ctl_seq_no4_x1 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1,
    i3 => ctl_seq_na3_x1,
    i2 => ctl_seq_na4_x1,
    i1 => ctl_seq_na2_x1_3,
    i0 => ctl_seq_na3_x1_2);
  ctl_seq_mbk_not_aux49 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux49,
    i1 => ctl_seq_no3_x1_2,
    i0 => ctl_seq_no4_x1);
  ctl_seq_no3_x1_3 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_3,
    i2 => ctl_seq_ep_41,
    i1 => ctl_seq_ep_77,
    i0 => ctl_seq_ep_78);
  ctl_seq_no2_x1_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_3,
    i1 => ctl_seq_ep_27,
    i0 => ctl_seq_ep_30);
  ctl_seq_no4_x1_2 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_2,
    i3 => ctl_seq_ep_39,
    i2 => ctl_seq_ep_31,
    i1 => ctl_seq_ep_83,
    i0 => ctl_seq_ep_85);
  ctl_seq_mbk_not_aux255 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux255,
    i3 => ctl_seq_no3_x1_3,
    i2 => ctl_seq_no2_x1_3,
    i1 => ctl_seq_mbk_not_aux176,
    i0 => ctl_seq_no4_x1_2);
  ctl_seq_mbk_not_aux33 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux33,
    i1 => ctl_seq_mbk_not_ep_5,
    i0 => ctl_seq_mbk_not_ep_94);
  ctl_seq_na4_x1_2 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_2,
    i3 => ctl_seq_mbk_not_ep_71,
    i2 => ctl_seq_mbk_not_ep_52,
    i1 => ctl_seq_mbk_not_ep_37,
    i0 => ctl_seq_mbk_not_ep_10);
  ctl_seq_no2_x1_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_4,
    i1 => ctl_seq_ep_5,
    i0 => ctl_seq_ep_60);
  ctl_seq_no2_x1_5 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_5,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_32);
  ctl_seq_no2_x1_6 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_6,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_67);
  ctl_seq_na3_x1_3 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_3,
    i2 => ctl_seq_no2_x1_4,
    i1 => ctl_seq_no2_x1_5,
    i0 => ctl_seq_no2_x1_6);
  ctl_seq_no2_x1_7 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_7,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_91);
  ctl_seq_no2_x1_8 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_8,
    i1 => ctl_seq_ep_35,
    i0 => ctl_seq_ep_14);
  ctl_seq_no2_x1_9 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_9,
    i1 => ctl_seq_ep_16,
    i0 => ctl_seq_ep_1);
  ctl_seq_na3_x1_4 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_4,
    i2 => ctl_seq_no2_x1_7,
    i1 => ctl_seq_no2_x1_8,
    i0 => ctl_seq_no2_x1_9);
  ctl_seq_no3_x1_4 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_4,
    i2 => ctl_seq_na4_x1_2,
    i1 => ctl_seq_na3_x1_3,
    i0 => ctl_seq_na3_x1_4);
  ctl_seq_no2_x1_11 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_11,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_62);
  ctl_seq_no2_x1_12 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_12,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_75);
  ctl_seq_no2_x1_13 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_13,
    i1 => ctl_seq_ep_79,
    i0 => ctl_seq_ep_92);
  ctl_seq_na3_x1_5 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_5,
    i2 => ctl_seq_no2_x1_11,
    i1 => ctl_seq_no2_x1_12,
    i0 => ctl_seq_no2_x1_13);
  ctl_seq_no3_x1_5 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_5,
    i2 => ctl_seq_ep_15,
    i1 => ctl_seq_ep_2,
    i0 => ctl_seq_ep_17);
  ctl_seq_na2_x1_4 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_4,
    i1 => ctl_seq_no3_x1_5,
    i0 => ctl_seq_mbk_not_aux212);
  ctl_seq_no2_x1_10 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_10,
    i1 => ctl_seq_na3_x1_5,
    i0 => ctl_seq_na2_x1_4);
  ctl_seq_na2_x1_5 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_5,
    i1 => ctl_seq_mbk_not_ep_69,
    i0 => ctl_seq_mbk_not_ep_70);
  ctl_seq_na2_x1_6 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_6,
    i1 => ctl_seq_mbk_not_ep_96,
    i0 => ctl_seq_mbk_not_ep_58);
  ctl_seq_na2_x1_7 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_7,
    i1 => ctl_seq_mbk_not_ep_95,
    i0 => ctl_seq_mbk_not_ep_94);
  ctl_seq_no4_x1_3 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_3,
    i3 => ctl_seq_ep_63,
    i2 => ctl_seq_na2_x1_5,
    i1 => ctl_seq_na2_x1_6,
    i0 => ctl_seq_na2_x1_7);
  ctl_seq_mbk_not_aux244 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux244,
    i2 => ctl_seq_no3_x1_4,
    i1 => ctl_seq_no2_x1_10,
    i0 => ctl_seq_no4_x1_3);
  ctl_seq_no2_x1_14 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_14,
    i1 => ctl_seq_ep_55,
    i0 => ctl_seq_ep_23);
  ctl_seq_no2_x1_15 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_15,
    i1 => ctl_seq_ep_40,
    i0 => ctl_seq_ep_78);
  ctl_seq_a4_x2 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2,
    i3 => ctl_seq_no2_x1_14,
    i2 => ctl_seq_mbk_not_aux184,
    i1 => ctl_seq_mbk_not_ep_74,
    i0 => ctl_seq_no2_x1_15);
  ctl_seq_na2_x1_8 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_8,
    i1 => ctl_seq_mbk_not_ep_73,
    i0 => ctl_seq_mbk_not_ep_68);
  ctl_seq_na2_x1_9 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_9,
    i1 => ctl_seq_mbk_not_ep_64,
    i0 => ctl_seq_mbk_not_ep_93);
  ctl_seq_na2_x1_10 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_10,
    i1 => ctl_seq_mbk_not_ep_66,
    i0 => ctl_seq_mbk_not_ep_90);
  ctl_seq_no3_x1_6 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_6,
    i2 => ctl_seq_na2_x1_8,
    i1 => ctl_seq_na2_x1_9,
    i0 => ctl_seq_na2_x1_10);
  ctl_seq_na3_x1_6 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_6,
    i2 => ctl_seq_mbk_not_ep_53,
    i1 => ctl_seq_mbk_not_ep_89,
    i0 => ctl_seq_mbk_not_ep_51);
  ctl_seq_na3_x1_7 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_7,
    i2 => ctl_seq_mbk_not_ep_31,
    i1 => ctl_seq_mbk_not_ep_54,
    i0 => ctl_seq_mbk_not_ep_82);
  ctl_seq_no2_x1_16 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_16,
    i1 => ctl_seq_na3_x1_6,
    i0 => ctl_seq_na3_x1_7);
  ctl_seq_na3_x1_8 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_8,
    i2 => ctl_seq_mbk_not_ep_33,
    i1 => ctl_seq_mbk_not_ep_86,
    i0 => ctl_seq_mbk_not_ep_9);
  ctl_seq_no2_x1_17 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_17,
    i1 => ctl_seq_ep_34,
    i0 => ctl_seq_ep_72);
  ctl_seq_no2_x1_18 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_18,
    i1 => ctl_seq_ep_28,
    i0 => ctl_seq_ep_29);
  ctl_seq_na2_x1_11 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_11,
    i1 => ctl_seq_no2_x1_17,
    i0 => ctl_seq_no2_x1_18);
  ctl_seq_na4_x1_3 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_3,
    i3 => ctl_seq_mbk_not_ep_13,
    i2 => ctl_seq_mbk_not_ep_39,
    i1 => ctl_seq_mbk_not_ep_11,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_no3_x1_7 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_7,
    i2 => ctl_seq_na3_x1_8,
    i1 => ctl_seq_na2_x1_11,
    i0 => ctl_seq_na4_x1_3);
  ctl_seq_mbk_not_aux212 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux212,
    i3 => ctl_seq_a4_x2,
    i2 => ctl_seq_no3_x1_6,
    i1 => ctl_seq_no2_x1_16,
    i0 => ctl_seq_no3_x1_7);
  ctl_seq_no3_x1_8 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_8,
    i2 => ctl_seq_ep_41,
    i1 => ctl_seq_ep_30,
    i0 => ctl_seq_ep_77);
  ctl_seq_no4_x1_4 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_4,
    i3 => ctl_seq_ep_83,
    i2 => ctl_seq_ep_50,
    i1 => ctl_seq_ep_85,
    i0 => ctl_seq_ep_84);
  ctl_seq_mbk_not_aux184 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux184,
    i3 => ctl_seq_no3_x1_8,
    i2 => ctl_seq_mbk_not_aux176,
    i1 => ctl_seq_mbk_not_ep_27,
    i0 => ctl_seq_no4_x1_4);
  ctl_seq_no3_x1_9 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_9,
    i2 => ctl_seq_ep_80,
    i1 => ctl_seq_ep_65,
    i0 => ctl_seq_ep_59);
  ctl_seq_no3_x1_10 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_10,
    i2 => ctl_seq_ep_21,
    i1 => ctl_seq_ep_18,
    i0 => ctl_seq_ep_25);
  ctl_seq_a4_x2_2 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_2,
    i3 => ctl_seq_mbk_not_ep_26,
    i2 => ctl_seq_mbk_not_aux166,
    i1 => ctl_seq_mbk_not_ep_24,
    i0 => ctl_seq_mbk_not_ep_22);
  ctl_seq_mbk_not_aux176 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux176,
    i3 => ctl_seq_no3_x1_9,
    i2 => ctl_seq_no3_x1_10,
    i1 => ctl_seq_mbk_not_ep_76,
    i0 => ctl_seq_a4_x2_2);
  ctl_seq_mbk_not_aux166 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux166,
    i1 => ctl_seq_mbk_not_ep_81,
    i0 => ctl_seq_mbk_not_ep_38);
  ctl_seq_mbk_not_aux28 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux28,
    i1 => ctl_seq_mbk_not_ep_46,
    i0 => ctl_seq_mbk_not_aux27);
  ctl_seq_mbk_not_aux27 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux27,
    i1 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i0 => ctl_seq_mbk_not_aux26);
  ctl_seq_mbk_not_aux26 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux26,
    i1 => ctl_seq_mbk_not_ep_98,
    i0 => ctl_seq_mbk_not_aux25);
  ctl_seq_mbk_not_aux25 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux25,
    i2 => ctl_seq_mbk_not_ep_45,
    i1 => ctl_mbk_buf_seq_mbk_not_ep_56,
    i0 => ctl_seq_mbk_not_aux23);
  ctl_seq_mbk_not_aux23 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux23,
    i1 => ctl_seq_mbk_not_ep_44,
    i0 => ctl_seq_mbk_not_aux22);
  ctl_seq_na4_x1_4 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_4,
    i3 => ctl_seq_mbk_not_ep_19,
    i2 => ctl_seq_mbk_not_ep_20,
    i1 => ctl_seq_mbk_not_aux17,
    i0 => ctl_seq_mbk_not_ep_8);
  ctl_seq_mbk_not_aux21 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux21,
    i1 => ctl_seq_mbk_not_ep_88,
    i0 => ctl_seq_na4_x1_4);
  ctl_seq_mbk_not_aux165 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux165,
    i2 => ctl_seq_mbk_not_ep_59,
    i1 => ctl_seq_mbk_not_ep_81,
    i0 => ctl_seq_mbk_not_ep_18);
  ctl_seq_mbk_not_aux163 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux163,
    i2 => ctl_seq_mbk_not_ep_25,
    i1 => ctl_seq_mbk_not_aux161,
    i0 => ctl_seq_mbk_not_ep_26);
  ctl_seq_mbk_not_aux161 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux161,
    i1 => ctl_seq_mbk_not_ep_24,
    i0 => ctl_seq_mbk_not_aux160);
  ctl_seq_mbk_not_aux160 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux160,
    i2 => ctl_seq_mbk_not_ep_65,
    i1 => ctl_seq_mbk_not_ep_21,
    i0 => ctl_seq_mbk_not_ep_22);
  ctl_seq_mbk_not_aux6 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux6,
    i2 => ctl_seq_mbk_not_ep_63,
    i1 => ctl_seq_mbk_not_aux3,
    i0 => ctl_seq_mbk_not_ep_34);
  ctl_seq_mbk_not_aux4 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux4,
    i1 => ctl_seq_mbk_not_ep_61,
    i0 => ctl_seq_mbk_not_ep_98);
  ctl_seq_no4_x1_5 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_5,
    i3 => ctl_seq_ep_1,
    i2 => ctl_seq_ep_5,
    i1 => ctl_seq_ep_98,
    i0 => ctl_seq_ep_0);
  ctl_seq_mbk_not_aux3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux3,
    i1 => ctl_seq_mbk_not_ep_61,
    i0 => ctl_seq_no4_x1_5);
  ctl_seq_mbk_not_aux32 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux32,
    i3 => ctl_seq_mbk_not_ep_60,
    i2 => ctl_mbk_buf_seq_mbk_not_aux16,
    i1 => ctl_seq_mbk_not_ep_58,
    i0 => ctl_seq_mbk_not_ep_79);
  ctl_seq_a3_x2 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2,
    i2 => ctl_seq_mbk_not_aux10,
    i1 => ctl_seq_mbk_not_ep_15,
    i0 => ctl_seq_mbk_not_ep_52);
  ctl_seq_no2_x1_19 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_19,
    i1 => ctl_seq_ep_67,
    i0 => ctl_seq_ep_70);
  ctl_seq_no2_x1_20 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_20,
    i1 => ctl_seq_ep_69,
    i0 => ctl_seq_ep_17);
  ctl_seq_mbk_not_aux16 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux16,
    i2 => ctl_seq_a3_x2,
    i1 => ctl_seq_no2_x1_19,
    i0 => ctl_seq_no2_x1_20);
  ctl_seq_mbk_not_aux157 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux157,
    i2 => codop_14,
    i1 => ctl_seq_mbk_not_aux56,
    i0 => codop_13);
  ctl_seq_mbk_not_aux311 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux311,
    i2 => ctl_seq_mbk_not_ir_opcod_5,
    i1 => ctl_seq_mbk_not_ir_opcod_4,
    i0 => ctl_seq_mbk_not_ir_opcod_3);
  ctl_seq_mbk_not_aux158 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux158,
    i1 => ctl_seq_mbk_not_aux54,
    i0 => ctl_seq_mbk_not_aux59);
  ctl_seq_mbk_not_aux154 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux154,
    i1 => ctl_seq_mbk_not_ep_94,
    i0 => reset);
  ctl_seq_mbk_not_ep_94 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_94,
    i => ctl_seq_ep_94);
  ctl_seq_mbk_not_aux152 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux152,
    i1 => ctl_seq_mbk_not_ir_opcod_15,
    i0 => codop_13);
  ctl_seq_mbk_not_aux153 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux153,
    i1 => ctl_seq_mbk_not_ir_opcod_2,
    i0 => codop_1);
  ctl_seq_mbk_not_aux151 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux151,
    i1 => ctl_seq_mbk_not_ir_opcod_0,
    i0 => codop_1);
  ctl_seq_mbk_not_aux147 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux147,
    i1 => ctl_seq_mbk_not_aux112,
    i0 => codop_12);
  ctl_seq_mbk_not_ep_81 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_81,
    i => ctl_seq_ep_81);
  ctl_seq_mbk_not_ep_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_0,
    i => ctl_seq_ep_0);
  ctl_seq_mbk_not_ep_80 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_80,
    i => ctl_seq_ep_80);
  ctl_seq_mbk_not_aux309 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux309,
    i1 => ctl_seq_mbk_not_ep_86,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_ep_86 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_86,
    i => ctl_seq_ep_86);
  ctl_seq_mbk_not_aux146 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux146,
    i1 => ctl_seq_mbk_not_ir_opcod_10,
    i0 => ctl_seq_mbk_not_aux142);
  ctl_seq_inv_x2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2,
    i => codop_8);
  ctl_seq_mbk_not_aux145 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux145,
    i2 => ctl_seq_inv_x2,
    i1 => codop_9,
    i0 => ctl_seq_mbk_not_ir_opcod_10);
  ctl_seq_mbk_not_aux143 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux143,
    i1 => ctl_seq_mbk_not_aux142,
    i0 => codop_10);
  ctl_seq_mbk_not_aux142 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux142,
    i1 => codop_8,
    i0 => codop_9);
  ctl_seq_mbk_not_aux308 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux308,
    i1 => ctl_seq_mbk_not_ep_85,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_ep_85 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_85,
    i => ctl_seq_ep_85);
  ctl_seq_mbk_not_aux141 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux141,
    i2 => ctl_seq_mbk_not_ir_opcod_9,
    i1 => codop_8,
    i0 => ctl_seq_mbk_not_ir_opcod_10);
  ctl_seq_mbk_not_aux307 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux307,
    i1 => ctl_seq_mbk_not_aux306,
    i0 => codop_14);
  ctl_seq_mbk_not_aux306 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux306,
    i1 => ctl_seq_mbk_not_ep_95,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_ep_95 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_95,
    i => ctl_seq_ep_95);
  ctl_seq_mbk_not_aux139 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux139,
    i1 => ctl_seq_mbk_not_aux129,
    i0 => codop_13);
  ctl_seq_mbk_not_aux305 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux305,
    i1 => ctl_seq_mbk_not_aux295,
    i0 => codop_14);
  ctl_seq_mbk_not_aux138 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux138,
    i1 => ctl_seq_mbk_not_ep_65,
    i0 => reset);
  ctl_seq_mbk_not_ep_65 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_65,
    i => ctl_seq_ep_65);
  ctl_seq_mbk_not_aux304 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux304,
    i2 => ctl_seq_mbk_not_ir_opcod_5,
    i1 => ctl_seq_mbk_not_aux302,
    i0 => codop_4);
  ctl_seq_mbk_not_aux137 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux137,
    i1 => ctl_seq_mbk_not_ep_63,
    i0 => reset);
  ctl_seq_mbk_not_ep_63 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_63,
    i => ctl_seq_ep_63);
  ctl_seq_mbk_not_aux136 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux136,
    i1 => ctl_seq_mbk_not_ep_61,
    i0 => reset);
  ctl_seq_mbk_not_ep_61 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_61,
    i => ctl_seq_ep_61);
  ctl_seq_mbk_not_aux302 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux302,
    i1 => ctl_seq_mbk_not_aux293,
    i0 => codop_3);
  ctl_seq_mbk_not_aux135 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux135,
    i1 => ctl_seq_mbk_not_aux133,
    i0 => codop_13);
  ctl_seq_mbk_not_aux134 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux134,
    i1 => ctl_seq_mbk_not_aux133,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_aux133 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux133,
    i1 => ctl_seq_mbk_not_aux128,
    i0 => codop_15);
  ctl_seq_mbk_not_aux301 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux301,
    i => ctl_seq_aux301);
  ctl_seq_mbk_not_aux132 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux132,
    i1 => ctl_seq_mbk_not_aux105,
    i0 => ctl_seq_mbk_not_ir_opcod_1);
  ctl_seq_a4_x2_3 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_3,
    i3 => ctl_seq_mbk_not_ir_opcod_5,
    i2 => ctl_seq_mbk_not_ir_opcod_4,
    i1 => ctl_seq_mbk_not_ir_opcod_3,
    i0 => ctl_seq_ep_92);
  ctl_seq_mbk_not_aux300 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux300,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_seq_a4_x2_3);
  ctl_seq_mbk_not_aux131 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux131,
    i1 => ctl_seq_mbk_not_aux61,
    i0 => ctl_seq_mbk_not_ir_opcod_1);
  ctl_seq_mbk_not_aux296 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux296,
    i1 => ctl_seq_mbk_not_ir_opcod_14,
    i0 => ctl_seq_mbk_not_aux295);
  ctl_seq_mbk_not_aux295 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux295,
    i1 => ctl_seq_mbk_not_ep_91,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_ep_91 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_91,
    i => ctl_seq_ep_91);
  ctl_seq_mbk_not_aux130 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux130,
    i1 => ctl_seq_mbk_not_aux129,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_aux129 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux129,
    i1 => ctl_seq_mbk_not_ir_opcod_15,
    i0 => ctl_seq_mbk_not_aux128);
  ctl_seq_mbk_not_aux128 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux128,
    i1 => ctl_seq_mbk_not_aux85,
    i0 => codop_18);
  ctl_seq_mbk_not_aux127 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux127,
    i2 => ctl_seq_mbk_not_ir_opcod_5,
    i1 => ctl_seq_mbk_not_aux96,
    i0 => codop_4);
  ctl_seq_mbk_not_aux294 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux294,
    i1 => ctl_seq_mbk_not_aux293,
    i0 => ctl_seq_mbk_not_ir_opcod_3);
  ctl_seq_mbk_not_aux293 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux293,
    i1 => ctl_seq_mbk_not_ep_93,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_aux125 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux125,
    i2 => ctl_seq_mbk_not_ir_opcod_5,
    i1 => ctl_seq_mbk_not_aux92,
    i0 => codop_4);
  ctl_seq_no2_x1_21 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_21,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => codop_14);
  ctl_seq_mbk_not_aux292 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux292,
    i2 => ctl_seq_no2_x1_21,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_ep_93);
  ctl_seq_mbk_not_ep_93 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_93,
    i => ctl_seq_ep_93);
  ctl_seq_mbk_not_ep_92 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_92,
    i => ctl_seq_ep_92);
  ctl_seq_mbk_not_aux122 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux122,
    i1 => ctl_seq_mbk_not_aux120,
    i0 => codop_13);
  ctl_seq_mbk_not_aux121 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux121,
    i1 => ctl_seq_mbk_not_aux120,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_aux120 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux120,
    i1 => ctl_seq_mbk_not_ir_opcod_15,
    i0 => ctl_seq_mbk_not_aux56);
  ctl_seq_mbk_not_aux119 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux119,
    i1 => ctl_seq_mbk_not_aux117,
    i0 => codop_7);
  ctl_seq_mbk_not_ep_41 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_41,
    i => ctl_seq_ep_41);
  ctl_seq_mbk_not_aux290 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux290,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => codop_6);
  ctl_seq_mbk_not_aux118 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux118,
    i1 => ctl_seq_mbk_not_aux117,
    i0 => codop_7);
  ctl_seq_mbk_not_aux117 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux117,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux115,
    i0 => codop_14);
  ctl_seq_mbk_not_ep_40 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_40,
    i => ctl_seq_ep_40);
  ctl_seq_mbk_not_aux22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux22,
    i1 => ctl_seq_mbk_not_ep_47,
    i0 => ctl_seq_mbk_not_ep_42);
  ctl_seq_mbk_not_aux115 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux115,
    i1 => ctl_seq_mbk_not_aux57,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_ep_38 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_38,
    i => ctl_seq_ep_38);
  ctl_seq_mbk_not_ep_36 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_36,
    i => ctl_seq_ep_36);
  ctl_seq_mbk_not_aux114 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux114,
    i1 => ctl_seq_mbk_not_ep_34,
    i0 => reset);
  ctl_seq_mbk_not_ep_34 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_34,
    i => ctl_seq_ep_34);
  ctl_seq_mbk_not_aux113 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux113,
    i1 => ctl_seq_mbk_not_aux104,
    i0 => codop_4);
  ctl_seq_mbk_not_ep_33 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_33,
    i => ctl_seq_ep_33);
  ctl_seq_inv_x2_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_2,
    i => codop_17);
  ctl_seq_no3_x1_11 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_11,
    i2 => codop_16,
    i1 => ctl_seq_inv_x2_2,
    i0 => codop_13);
  ctl_seq_na4_x1_5 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_5,
    i3 => ctl_seq_no3_x1_11,
    i2 => ctl_seq_mbk_not_ir_opcod_14,
    i1 => ctl_seq_mbk_not_ir_opcod_15,
    i0 => ctl_seq_mbk_not_ir_opcod_18);
  ctl_seq_mbk_not_aux112 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux112,
    i1 => ctl_seq_na4_x1_5,
    i0 => ctl_seq_mbk_not_aux54);
  ctl_seq_mbk_not_aux106 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux106,
    i1 => ctl_seq_mbk_not_aux105,
    i0 => codop_1);
  ctl_seq_mbk_not_aux105 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux105,
    i1 => ctl_seq_mbk_not_aux60,
    i0 => codop_0);
  ctl_seq_mbk_not_aux104 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux104,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux102,
    i0 => codop_5);
  ctl_seq_mbk_not_aux102 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux102,
    i1 => ctl_seq_mbk_not_aux91,
    i0 => codop_1);
  ctl_seq_mbk_not_ep_30 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_30,
    i => ctl_seq_ep_30);
  ctl_seq_mbk_not_aux101 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux101,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux99,
    i0 => codop_5);
  ctl_seq_mbk_not_aux99 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux99,
    i1 => ctl_seq_mbk_not_aux95,
    i0 => codop_1);
  ctl_seq_mbk_not_ep_29 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_29,
    i => ctl_seq_ep_29);
  ctl_seq_mbk_not_aux98 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux98,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux96,
    i0 => codop_5);
  ctl_seq_mbk_not_aux96 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux96,
    i1 => ctl_seq_mbk_not_aux95,
    i0 => ctl_seq_mbk_not_ir_opcod_1);
  ctl_seq_mbk_not_aux95 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux95,
    i1 => ctl_seq_mbk_not_aux90,
    i0 => ctl_seq_mbk_not_ir_opcod_0);
  ctl_seq_mbk_not_ep_28 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_28,
    i => ctl_seq_ep_28);
  ctl_seq_mbk_not_aux289 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux289,
    i1 => ctl_seq_mbk_not_ir_opcod_4,
    i0 => ctl_seq_mbk_not_aux288);
  ctl_seq_mbk_not_aux288 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux288,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => codop_3);
  ctl_seq_mbk_not_aux94 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux94,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux92,
    i0 => codop_5);
  ctl_seq_mbk_not_aux92 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux92,
    i1 => ctl_seq_mbk_not_aux91,
    i0 => ctl_seq_mbk_not_ir_opcod_1);
  ctl_seq_mbk_not_aux91 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux91,
    i1 => ctl_seq_mbk_not_aux90,
    i0 => codop_0);
  ctl_seq_mbk_not_aux90 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux90,
    i1 => ctl_seq_mbk_not_aux59,
    i0 => codop_2);
  ctl_seq_mbk_not_ep_27 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_27,
    i => ctl_seq_ep_27);
  ctl_seq_mbk_not_aux313 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux313,
    i1 => ctl_seq_mbk_not_aux54,
    i0 => ctl_seq_mbk_not_aux73);
  ctl_seq_mbk_not_aux89 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux89,
    i1 => ctl_seq_mbk_not_ep_24,
    i0 => reset);
  ctl_seq_mbk_not_ep_24 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_24,
    i => ctl_seq_ep_24);
  ctl_seq_mbk_not_aux287 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux287,
    i1 => ctl_seq_mbk_not_ir_opcod_14,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_mbk_not_aux312 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux312,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux87,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_aux286 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux286,
    i1 => ctl_seq_mbk_not_aux285,
    i0 => codop_13);
  ctl_seq_mbk_not_aux285 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux285,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => codop_14);
  ctl_seq_mbk_not_aux87 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux87,
    i2 => ctl_seq_mbk_not_ir_opcod_18,
    i1 => ctl_seq_mbk_not_aux85,
    i0 => codop_15);
  ctl_seq_mbk_not_aux85 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux85,
    i1 => ctl_seq_mbk_not_ir_opcod_16,
    i0 => codop_17);
  ctl_seq_mbk_not_aux84 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux84,
    i1 => ctl_seq_mbk_not_ep_26,
    i0 => reset);
  ctl_seq_mbk_not_ep_26 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_26,
    i => ctl_seq_ep_26);
  ctl_seq_mbk_not_aux83 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux83,
    i1 => ctl_seq_mbk_not_ep_25,
    i0 => reset);
  ctl_seq_mbk_not_ep_25 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_25,
    i => ctl_seq_ep_25);
  ctl_seq_mbk_not_aux82 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux82,
    i1 => ctl_seq_mbk_not_ep_20,
    i0 => reset);
  ctl_seq_mbk_not_ep_20 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_20,
    i => ctl_seq_ep_20);
  ctl_seq_o4_x2 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o4_x2,
    i3 => ctl_seq_ep_9,
    i2 => ctl_seq_ep_10,
    i1 => ctl_seq_ep_11,
    i0 => ctl_seq_ep_12);
  ctl_seq_mbk_not_aux284 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux284,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_seq_o4_x2);
  ctl_seq_mbk_not_aux283 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux283,
    i2 => ctl_seq_aux282,
    i1 => ctl_seq_ep_14,
    i0 => ctl_seq_ep_13);
  ctl_seq_mbk_not_aux75 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux75,
    i1 => ctl_seq_mbk_not_aux74,
    i0 => ctl_seq_mbk_not_ir_opcod_13);
  ctl_seq_mbk_not_aux74 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux74,
    i1 => ctl_seq_mbk_not_aux73,
    i0 => codop_15);
  ctl_seq_mbk_not_aux73 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux73,
    i1 => ctl_seq_mbk_not_ir_opcod_18,
    i0 => ctl_seq_mbk_not_aux55);
  ctl_seq_mbk_not_ep_19 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_19,
    i => ctl_seq_ep_19);
  ctl_seq_mbk_not_ep_12 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_12,
    i => ctl_seq_ep_12);
  ctl_seq_mbk_not_aux71 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux71,
    i1 => ctl_seq_mbk_not_ep_88,
    i0 => ctl_seq_mbk_not_adrs_1);
  ctl_seq_mbk_not_ep_11 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_11,
    i => ctl_seq_ep_11);
  ctl_seq_mbk_not_aux281 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux281,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => adr_0_n);
  ctl_seq_mbk_not_ep_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_10,
    i => ctl_seq_ep_10);
  ctl_seq_mbk_not_aux280 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux280,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => adr_0_n);
  ctl_seq_mbk_not_aux70 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux70,
    i1 => ctl_seq_mbk_not_ep_88,
    i0 => adr_1_n);
  ctl_seq_mbk_not_ep_88 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_88,
    i => ctl_seq_ep_88);
  ctl_seq_mbk_not_ep_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_9,
    i => ctl_seq_ep_9);
  ctl_seq_mbk_not_aux69 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux69,
    i1 => ctl_seq_mbk_not_ep_23,
    i0 => reset);
  ctl_seq_mbk_not_ep_23 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_23,
    i => ctl_seq_ep_23);
  ctl_seq_mbk_not_aux68 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux68,
    i1 => ctl_seq_mbk_not_ep_21,
    i0 => reset);
  ctl_seq_mbk_not_ep_21 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_21,
    i => ctl_seq_ep_21);
  ctl_seq_mbk_not_aux67 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux67,
    i1 => ctl_seq_mbk_not_ep_22,
    i0 => reset);
  ctl_seq_mbk_not_ep_22 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_22,
    i => ctl_seq_ep_22);
  ctl_seq_mbk_not_ep_31 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_31,
    i => ctl_seq_ep_31);
  ctl_seq_mbk_not_ep_96 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_96,
    i => ctl_seq_ep_96);
  ctl_seq_na3_x1_9 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_9,
    i2 => ctl_seq_mbk_not_ep_51,
    i1 => ctl_seq_mbk_not_ep_50,
    i0 => ctl_seq_mbk_not_ep_84);
  ctl_seq_na3_x1_10 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_10,
    i2 => ctl_seq_mbk_not_ep_77,
    i1 => ctl_seq_mbk_not_ep_53,
    i0 => ctl_seq_mbk_not_ep_78);
  ctl_seq_na2_x1_12 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_12,
    i1 => ctl_seq_mbk_not_ep_73,
    i0 => ctl_seq_mbk_not_ep_68);
  ctl_seq_no4_x1_6 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_6,
    i3 => ctl_seq_na3_x1_9,
    i2 => ctl_seq_na3_x1_10,
    i1 => ctl_seq_ep_66,
    i0 => ctl_seq_na2_x1_12);
  ctl_seq_a4_x2_4 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_4,
    i3 => ctl_seq_mbk_not_ep_89,
    i2 => ctl_seq_mbk_not_ep_76,
    i1 => ctl_seq_mbk_not_aux256,
    i0 => ctl_seq_mbk_not_ep_54);
  ctl_seq_mbk_not_aux279 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux279,
    i1 => ctl_seq_no4_x1_6,
    i0 => ctl_seq_a4_x2_4);
  ctl_seq_mbk_not_ep_54 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_54,
    i => ctl_seq_ep_54);
  ctl_seq_mbk_not_ep_51 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_51,
    i => ctl_seq_ep_51);
  ctl_seq_mbk_not_ep_68 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_68,
    i => ctl_seq_ep_68);
  ctl_seq_mbk_not_ep_73 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_73,
    i => ctl_seq_ep_73);
  ctl_seq_mbk_not_ep_66 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_66,
    i => ctl_seq_ep_66);
  ctl_seq_mbk_not_ep_53 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_53,
    i => ctl_seq_ep_53);
  ctl_seq_mbk_not_ep_78 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_78,
    i => ctl_seq_ep_78);
  ctl_seq_mbk_not_ep_89 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_89,
    i => ctl_seq_ep_89);
  ctl_seq_mbk_not_ep_77 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_77,
    i => ctl_seq_ep_77);
  ctl_seq_mbk_not_ep_84 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_84,
    i => ctl_seq_ep_84);
  ctl_seq_mbk_not_ep_50 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_50,
    i => ctl_seq_ep_50);
  ctl_seq_mbk_not_aux256 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux256,
    i1 => ctl_seq_mbk_not_ep_59,
    i0 => ctl_seq_mbk_not_ep_18);
  ctl_seq_mbk_not_ep_59 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_59,
    i => ctl_seq_ep_59);
  ctl_seq_mbk_not_ep_18 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_18,
    i => ctl_seq_ep_18);
  ctl_seq_mbk_not_ep_76 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_76,
    i => ctl_seq_ep_76);
  ctl_seq_mbk_not_ep_13 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_13,
    i => ctl_seq_ep_13);
  ctl_seq_mbk_not_ep_55 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_55,
    i => ctl_seq_ep_55);
  ctl_seq_mbk_not_ep_90 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_90,
    i => ctl_seq_ep_90);
  ctl_seq_mbk_not_ep_74 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_74,
    i => ctl_seq_ep_74);
  ctl_seq_mbk_not_ep_64 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_64,
    i => ctl_seq_ep_64);
  ctl_seq_mbk_not_ep_72 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_72,
    i => ctl_seq_ep_72);
  ctl_seq_mbk_not_ep_57 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_57,
    i => ctl_seq_ep_57);
  ctl_seq_mbk_not_ep_49 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_49,
    i => ctl_seq_ep_49);
  ctl_seq_mbk_not_ep_62 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_62,
    i => ctl_seq_ep_62);
  ctl_seq_mbk_not_ep_75 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_75,
    i => ctl_seq_ep_75);
  ctl_seq_mbk_not_ep_16 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_16,
    i => ctl_seq_ep_16);
  ctl_seq_mbk_not_ep_32 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_32,
    i => ctl_seq_ep_32);
  ctl_seq_mbk_not_ep_58 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_58,
    i => ctl_seq_ep_58);
  ctl_seq_mbk_not_ep_79 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_79,
    i => ctl_seq_ep_79);
  ctl_seq_mbk_not_ep_60 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_60,
    i => ctl_seq_ep_60);
  ctl_seq_mbk_not_ep_14 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_14,
    i => ctl_seq_ep_14);
  ctl_seq_mbk_not_ep_69 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_69,
    i => ctl_seq_ep_69);
  ctl_seq_mbk_not_ep_67 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_67,
    i => ctl_seq_ep_67);
  ctl_seq_mbk_not_ep_52 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_52,
    i => ctl_seq_ep_52);
  ctl_seq_mbk_not_ep_70 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_70,
    i => ctl_seq_ep_70);
  ctl_seq_mbk_not_ep_17 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_17,
    i => ctl_seq_ep_17);
  ctl_seq_mbk_not_ep_15 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_15,
    i => ctl_seq_ep_15);
  ctl_seq_mbk_not_aux10 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux10,
    i2 => ctl_seq_mbk_not_aux8,
    i1 => ctl_seq_mbk_not_ep_3,
    i0 => ctl_seq_mbk_not_ep_71);
  ctl_seq_mbk_not_ep_71 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_71,
    i => ctl_seq_ep_71);
  ctl_seq_mbk_not_aux8 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux8,
    i2 => ctl_seq_mbk_not_ep_48,
    i1 => ctl_seq_mbk_not_ep_87,
    i0 => ctl_seq_mbk_not_ep_56);
  ctl_seq_mbk_not_ep_48 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_48,
    i => ctl_seq_ep_48);
  ctl_seq_mbk_not_ep_87 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_87,
    i => ctl_seq_ep_87);
  ctl_seq_mbk_not_ep_56 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_56,
    i => ctl_seq_ep_56);
  ctl_seq_mbk_not_ep_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_5,
    i => ctl_seq_ep_5);
  ctl_seq_mbk_not_aux245 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux245,
    i1 => ctl_seq_mbk_not_ep_82,
    i0 => ctl_seq_mbk_not_ep_83);
  ctl_seq_mbk_not_ep_83 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_83,
    i => ctl_seq_ep_83);
  ctl_seq_mbk_not_ep_82 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_82,
    i => ctl_seq_ep_82);
  ctl_seq_mbk_not_aux66 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux66,
    i1 => ctl_seq_mbk_not_ep_4,
    i0 => reset);
  ctl_seq_mbk_not_ep_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_4,
    i => ctl_seq_ep_4);
  ctl_seq_mbk_not_aux64 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux64,
    i2 => ctl_seq_mbk_not_resnul,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_45);
  ctl_seq_mbk_not_ep_45 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_45,
    i => ctl_seq_ep_45);
  ctl_seq_mbk_not_aux65 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux65,
    i1 => ctl_seq_mbk_not_aux52,
    i0 => alu_nul);
  ctl_seq_mbk_not_aux52 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux52,
    i1 => ctl_seq_mbk_not_ep_44,
    i0 => ctl_seq_mbk_not_ep_42);
  ctl_seq_mbk_not_ep_42 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_42,
    i => ctl_seq_ep_42);
  ctl_seq_mbk_not_ep_39 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_39,
    i => ctl_seq_ep_39);
  ctl_seq_mbk_not_ep_47 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_47,
    i => ctl_seq_ep_47);
  ctl_seq_mbk_not_ep_43 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_43,
    i => ctl_seq_ep_43);
  ctl_seq_mbk_not_ep_46 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_46,
    i => ctl_seq_ep_46);
  ctl_seq_mbk_not_ep_44 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_44,
    i => ctl_seq_ep_44);
  ctl_seq_mbk_not_ep_37 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_37,
    i => ctl_seq_ep_37);
  ctl_seq_mbk_not_aux29 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux29,
    i1 => ctl_seq_mbk_not_ep_8,
    i0 => ctl_seq_mbk_not_aux17);
  ctl_seq_mbk_not_ep_8 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_8,
    i => ctl_seq_ep_8);
  ctl_seq_mbk_not_aux17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux17,
    i1 => ctl_seq_mbk_not_ep_6,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_mbk_not_ep_7 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_7,
    i => ctl_seq_ep_7);
  ctl_seq_mbk_not_ep_6 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_6,
    i => ctl_seq_ep_6);
  ctl_seq_mbk_not_ep_35 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_35,
    i => ctl_seq_ep_35);
  ctl_seq_mbk_not_ep_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_3,
    i => ctl_seq_ep_3);
  ctl_seq_mbk_not_aux267 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux267,
    i1 => ctl_seq_mbk_not_aux266,
    i0 => codop_5);
  ctl_seq_mbk_not_aux266 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux266,
    i1 => ctl_seq_mbk_not_aux265,
    i0 => codop_4);
  ctl_seq_mbk_not_aux265 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux265,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_seq_mbk_not_ir_opcod_3);
  ctl_seq_mbk_not_aux264 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux264,
    i => ctl_seq_aux264);
  ctl_seq_mbk_not_aux62 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux62,
    i1 => ctl_seq_mbk_not_aux61,
    i0 => codop_1);
  ctl_seq_mbk_not_aux61 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux61,
    i1 => ctl_seq_mbk_not_aux60,
    i0 => ctl_seq_mbk_not_ir_opcod_0);
  ctl_seq_mbk_not_aux60 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux60,
    i => ctl_seq_aux60);
  ctl_seq_mbk_not_aux59 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_aux59,
    i => ctl_seq_aux59);
  ctl_seq_mbk_not_aux58 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux58,
    i1 => ctl_seq_mbk_not_aux57,
    i0 => codop_13);
  ctl_seq_mbk_not_aux57 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux57,
    i1 => ctl_seq_mbk_not_aux56,
    i0 => codop_15);
  ctl_seq_mbk_not_aux56 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux56,
    i1 => ctl_seq_mbk_not_aux55,
    i0 => codop_18);
  ctl_seq_mbk_not_aux55 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux55,
    i1 => codop_17,
    i0 => codop_16);
  ctl_seq_mbk_not_aux54 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_ep_97,
    i0 => ctl_seq_mbk_not_ep_98);
  ctl_seq_mbk_not_ep_97 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_97,
    i => ctl_seq_ep_97);
  ctl_seq_mbk_not_ep_98 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_98,
    i => ctl_seq_ep_98);
  ctl_seq_mbk_not_aux263 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_mbk_not_aux263,
    i1 => reset,
    i0 => frz);
  ctl_seq_mbk_not_ep_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_2,
    i => ctl_seq_ep_2);
  ctl_seq_mbk_not_ep_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ep_1,
    i => ctl_seq_ep_1);
  ctl_seq_mbk_not_frz : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_frz,
    i => frz);
  ctl_seq_mbk_not_resnul : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_resnul,
    i => alu_nul);
  ctl_seq_mbk_not_alu_sign : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_alu_sign,
    i => alu_sign);
  ctl_seq_mbk_not_ir_opcod_18 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_18,
    i => codop_18);
  ctl_seq_mbk_not_ir_opcod_16 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_16,
    i => codop_16);
  ctl_seq_mbk_not_ir_opcod_15 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_15,
    i => codop_15);
  ctl_seq_mbk_not_ir_opcod_14 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_14,
    i => codop_14);
  ctl_seq_mbk_not_ir_opcod_13 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_13,
    i => codop_13);
  ctl_seq_mbk_not_ir_opcod_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_10,
    i => codop_10);
  ctl_seq_mbk_not_ir_opcod_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_9,
    i => codop_9);
  ctl_seq_mbk_not_ir_opcod_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_5,
    i => codop_5);
  ctl_seq_mbk_not_ir_opcod_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_4,
    i => codop_4);
  ctl_seq_mbk_not_ir_opcod_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_3,
    i => codop_3);
  ctl_seq_mbk_not_ir_opcod_2 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_2,
    i => codop_2);
  ctl_seq_mbk_not_ir_opcod_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_1,
    i => codop_1);
  ctl_seq_mbk_not_ir_opcod_0 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_ir_opcod_0,
    i => codop_0);
  ctl_seq_mbk_not_adrs_1 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_mbk_not_adrs_1,
    i => adr_1_n);
  ctl_seq_aux301 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux301,
    i1 => ctl_seq_mbk_not_aux288,
    i0 => codop_4);
  ctl_seq_aux282 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux282,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_rqs);
  ctl_seq_aux264 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux264,
    i1 => frz,
    i0 => reset);
  ctl_seq_aux246 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux246,
    i1 => ctl_seq_mbk_not_ep_39,
    i0 => ctl_seq_mbk_not_ep_37);
  ctl_seq_aux155 : on12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_aux155,
    i1 => ctl_seq_mbk_not_aux129,
    i0 => ctl_seq_aux148);
  ctl_seq_aux150 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_aux150,
    i2 => ctl_seq_mbk_not_aux128,
    i1 => codop_15,
    i0 => ctl_seq_aux148);
  ctl_seq_aux148 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux148,
    i1 => codop_14,
    i0 => codop_13);
  ctl_seq_aux81 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux81,
    i2 => codop_14,
    i1 => ctl_seq_mbk_not_aux74,
    i0 => codop_13);
  ctl_seq_aux76 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux76,
    i1 => ctl_seq_mbk_not_aux75,
    i0 => codop_14);
  ctl_seq_aux60 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux60,
    i1 => ctl_seq_mbk_not_ir_opcod_2,
    i0 => ctl_seq_mbk_not_aux59);
  ctl_seq_aux59 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_aux59,
    i1 => ctl_seq_mbk_not_aux58,
    i0 => codop_14);
  ctl_seq_no2_x1_22 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_22,
    i1 => ctl_seq_mbk_not_ep_1,
    i0 => reset);
  ctl_seq_ep_0 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_0,
    i => ctl_noname1922,
    ck => ck_ctl);
  ctl_seq_ep_1 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_1,
    i => ctl_noname1921,
    ck => ck_ctl);
  ctl_seq_o3_x2 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux267,
    i0 => ctl_seq_mbk_not_aux62);
  ctl_seq_nao22_x1 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1,
    i2 => ctl_seq_o3_x2,
    i1 => ctl_seq_mbk_not_ep_2,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_2 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_2,
    i => ctl_noname1920,
    ck => ck_ctl);
  ctl_seq_ao2o22_x2 : ao2o22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao2o22_x2,
    i3 => alu_nul,
    i2 => ctl_seq_mbk_not_ep_47,
    i1 => ctl_seq_mbk_not_ep_35,
    i0 => ctl_rqs);
  ctl_seq_na3_x1_11 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_11,
    i2 => ctl_seq_mbk_not_ep_43,
    i1 => ctl_seq_mbk_not_ep_46,
    i0 => ctl_seq_mbk_not_ep_44);
  ctl_seq_na2_x1_13 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_13,
    i1 => ctl_seq_na3_x1_11,
    i0 => alu_nul);
  ctl_seq_ao2o22_x2_2 : ao2o22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao2o22_x2_2,
    i3 => ctl_seq_mbk_not_alu_sign,
    i2 => ctl_seq_mbk_not_aux65,
    i1 => ctl_seq_mbk_not_aux64,
    i0 => alu_sign);
  ctl_seq_a4_x2_5 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_5,
    i3 => ctl_seq_ao2o22_x2_2,
    i2 => ctl_seq_mbk_not_ep_37,
    i1 => ctl_seq_mbk_not_aux29,
    i0 => ctl_seq_mbk_not_ep_39);
  ctl_seq_a3_x2_2 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_2,
    i2 => ctl_seq_ao2o22_x2,
    i1 => ctl_seq_na2_x1_13,
    i0 => ctl_seq_a4_x2_5);
  ctl_seq_nao2o22_x1 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1,
    i3 => ctl_seq_mbk_not_ep_3,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_a3_x2_2,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_3 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_3,
    i => ctl_noname1919,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_2 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_2,
    i3 => ctl_seq_mbk_not_aux245,
    i2 => ctl_seq_mbk_not_aux264,
    i1 => ctl_seq_mbk_not_aux66,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_4 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_4,
    i => ctl_noname1918,
    ck => ck_ctl);
  ctl_seq_o3_x2_2 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_2,
    i2 => ctl_seq_ep_96,
    i1 => ctl_seq_ep_31,
    i0 => ctl_seq_ep_2);
  ctl_seq_na2_x1_14 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_14,
    i1 => ctl_seq_mbk_not_ep_35,
    i0 => ctl_seq_mbk_not_ep_90);
  ctl_seq_na2_x1_15 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_15,
    i1 => ctl_seq_mbk_not_ep_14,
    i0 => ctl_seq_mbk_not_ep_16);
  ctl_seq_na2_x1_16 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_16,
    i1 => ctl_seq_mbk_not_ep_70,
    i0 => ctl_seq_mbk_not_ep_69);
  ctl_seq_o4_x2_2 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o4_x2_2,
    i3 => ctl_seq_na2_x1_14,
    i2 => ctl_seq_na2_x1_15,
    i1 => ctl_seq_ep_62,
    i0 => ctl_seq_na2_x1_16);
  ctl_seq_no2_x1_23 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_23,
    i1 => ctl_seq_ep_60,
    i0 => ctl_seq_ep_72);
  ctl_seq_no2_x1_24 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_24,
    i1 => ctl_seq_ep_32,
    i0 => ctl_seq_ep_57);
  ctl_seq_no2_x1_25 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_25,
    i1 => ctl_seq_ep_64,
    i0 => ctl_seq_ep_67);
  ctl_seq_a3_x2_3 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_3,
    i2 => ctl_seq_no2_x1_23,
    i1 => ctl_seq_no2_x1_24,
    i0 => ctl_seq_no2_x1_25);
  ctl_seq_o3_x2_3 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_3,
    i2 => ctl_seq_ep_55,
    i1 => ctl_seq_ep_17,
    i0 => ctl_seq_ep_58);
  ctl_seq_an12_x1 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_an12_x1,
    i1 => ctl_seq_mbk_not_aux279,
    i0 => ctl_seq_o3_x2_3);
  ctl_seq_a4_x2_6 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_6,
    i3 => ctl_seq_mbk_not_ep_15,
    i2 => ctl_seq_mbk_not_ep_13,
    i1 => ctl_mbk_buf_seq_mbk_not_aux10,
    i0 => ctl_seq_mbk_not_ep_52);
  ctl_seq_no2_x1_26 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_26,
    i1 => ctl_seq_ep_75,
    i0 => ctl_seq_ep_79);
  ctl_seq_no2_x1_27 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_27,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_74);
  ctl_seq_a2_x2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2,
    i1 => ctl_seq_no2_x1_26,
    i0 => ctl_seq_no2_x1_27);
  ctl_seq_na4_x1_6 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_6,
    i3 => ctl_seq_a3_x2_3,
    i2 => ctl_seq_an12_x1,
    i1 => ctl_seq_a4_x2_6,
    i0 => ctl_seq_a2_x2);
  ctl_seq_ao22_x2 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao22_x2,
    i2 => ctl_rqs,
    i1 => ctl_seq_o4_x2_2,
    i0 => ctl_seq_na4_x1_6);
  ctl_seq_inv_x2_3 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_3,
    i => ctl_seq_mbk_not_aux263);
  ctl_seq_oa2ao222_x2 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_oa2ao222_x2,
    i4 => ctl_seq_aux264,
    i3 => ctl_seq_o3_x2_2,
    i2 => ctl_seq_ao22_x2,
    i1 => ctl_seq_ep_5,
    i0 => ctl_seq_inv_x2_3);
  ctl_seq_ep_5 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_5,
    i => ctl_noname1917,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_3 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_3,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux67,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_6);
  ctl_seq_ep_6 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_6,
    i => ctl_noname1916,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_4 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_4,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux68,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_ep_7 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_7,
    i => ctl_seq_nao2o22_x1_4,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_5 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_5,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux69,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_8);
  ctl_seq_ep_8 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_8,
    i => ctl_seq_nao2o22_x1_5,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_6 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_6,
    i3 => ctl_seq_mbk_not_aux280,
    i2 => ctl_seq_mbk_not_aux70,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_9);
  ctl_seq_ep_9 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_9,
    i => ctl_seq_nao2o22_x1_6,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_7 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_7,
    i3 => ctl_seq_mbk_not_aux281,
    i2 => ctl_seq_mbk_not_aux70,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_10);
  ctl_seq_ep_10 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_10,
    i => ctl_seq_nao2o22_x1_7,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_8 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_8,
    i3 => ctl_seq_mbk_not_aux280,
    i2 => ctl_seq_mbk_not_aux71,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_11);
  ctl_seq_ep_11 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_11,
    i => ctl_seq_nao2o22_x1_8,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_9 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_9,
    i3 => ctl_seq_mbk_not_aux281,
    i2 => ctl_seq_mbk_not_aux71,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_ep_12 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_12,
    i => ctl_seq_nao2o22_x1_9,
    ck => ck_ctl);
  ctl_seq_o3_x2_4 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_4,
    i2 => ctl_seq_mbk_not_ep_19,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_seq_mbk_not_adrs_1);
  ctl_seq_nao22_x1_2 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_2,
    i2 => ctl_seq_o3_x2_4,
    i1 => ctl_seq_mbk_not_ep_13,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_13 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_13,
    i => ctl_seq_nao22_x1_2,
    ck => ck_ctl);
  ctl_seq_o3_x2_5 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_5,
    i2 => ctl_seq_mbk_not_ep_19,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => adr_1_n);
  ctl_seq_nao22_x1_3 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_3,
    i2 => ctl_seq_o3_x2_5,
    i1 => ctl_seq_mbk_not_ep_14,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_14 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_14,
    i => ctl_seq_nao22_x1_3,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_10 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_10,
    i3 => ctl_seq_aux76,
    i2 => ctl_seq_mbk_not_aux283,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_15);
  ctl_seq_ep_15 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_15,
    i => ctl_seq_nao2o22_x1_10,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_11 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_11,
    i3 => ctl_seq_aux81,
    i2 => ctl_seq_mbk_not_aux284,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_16);
  ctl_seq_ep_16 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_16,
    i => ctl_seq_nao2o22_x1_11,
    ck => ck_ctl);
  ctl_seq_inv_x2_4 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_4,
    i => ctl_seq_aux76);
  ctl_seq_nao2o22_x1_12 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_12,
    i3 => ctl_seq_inv_x2_4,
    i2 => ctl_seq_mbk_not_aux283,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_17);
  ctl_seq_ep_17 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_17,
    i => ctl_seq_nao2o22_x1_12,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_13 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_13,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux82,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_18);
  ctl_seq_ep_18 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_18,
    i => ctl_seq_nao2o22_x1_13,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_14 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_14,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux83,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_19);
  ctl_seq_ep_19 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_19,
    i => ctl_seq_nao2o22_x1_14,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_15 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_15,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux84,
    i1 => ctl_seq_mbk_not_aux82,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_20 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_20,
    i => ctl_seq_nao2o22_x1_15,
    ck => ck_ctl);
  ctl_seq_o3_x2_6 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_6,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux87,
    i0 => ctl_seq_mbk_not_aux286);
  ctl_seq_nao22_x1_4 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_4,
    i2 => ctl_seq_o3_x2_6,
    i1 => ctl_seq_mbk_not_frz,
    i0 => ctl_seq_mbk_not_aux68);
  ctl_seq_ep_21 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_21,
    i => ctl_seq_nao22_x1_4,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_16 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_16,
    i3 => ctl_seq_mbk_not_aux285,
    i2 => ctl_seq_mbk_not_aux312,
    i1 => ctl_seq_mbk_not_aux67,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_22 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_22,
    i => ctl_seq_nao2o22_x1_16,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_17 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_17,
    i3 => ctl_seq_mbk_not_aux312,
    i2 => ctl_seq_mbk_not_aux287,
    i1 => ctl_seq_mbk_not_aux69,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_23 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_23,
    i => ctl_seq_nao2o22_x1_17,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_18 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_18,
    i3 => ctl_seq_mbk_not_aux286,
    i2 => ctl_seq_mbk_not_aux313,
    i1 => ctl_seq_mbk_not_aux89,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_24 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_24,
    i => ctl_seq_nao2o22_x1_18,
    ck => ck_ctl);
  ctl_seq_o3_x2_7 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_7,
    i2 => ctl_seq_mbk_not_aux285,
    i1 => ctl_seq_mbk_not_ir_opcod_13,
    i0 => ctl_seq_mbk_not_aux313);
  ctl_seq_nao22_x1_5 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_5,
    i2 => ctl_seq_o3_x2_7,
    i1 => ctl_seq_mbk_not_frz,
    i0 => ctl_seq_mbk_not_aux83);
  ctl_seq_ep_25 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_25,
    i => ctl_seq_nao22_x1_5,
    ck => ck_ctl);
  ctl_seq_o3_x2_8 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_8,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux287,
    i0 => ctl_seq_mbk_not_aux75);
  ctl_seq_nao22_x1_6 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_6,
    i2 => ctl_seq_o3_x2_8,
    i1 => ctl_seq_mbk_not_frz,
    i0 => ctl_seq_mbk_not_aux84);
  ctl_seq_ep_26 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_26,
    i => ctl_seq_nao22_x1_6,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_19 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_19,
    i3 => ctl_seq_mbk_not_aux94,
    i2 => ctl_seq_mbk_not_aux289,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_27);
  ctl_seq_ep_27 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_27,
    i => ctl_seq_nao2o22_x1_19,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_20 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_20,
    i3 => ctl_seq_mbk_not_aux98,
    i2 => ctl_seq_mbk_not_aux289,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_28);
  ctl_seq_ep_28 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_28,
    i => ctl_seq_nao2o22_x1_20,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_21 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_21,
    i3 => ctl_seq_mbk_not_aux101,
    i2 => ctl_seq_mbk_not_aux289,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_29);
  ctl_seq_ep_29 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_29,
    i => ctl_seq_nao2o22_x1_21,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_22 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_22,
    i3 => ctl_seq_mbk_not_aux104,
    i2 => ctl_seq_mbk_not_aux289,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_30);
  ctl_seq_ep_30 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_30,
    i => ctl_seq_nao2o22_x1_22,
    ck => ck_ctl);
  ctl_seq_o3_x2_9 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_9,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux106,
    i0 => ctl_seq_mbk_not_aux267);
  ctl_seq_nao22_x1_7 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_7,
    i2 => ctl_seq_o3_x2_9,
    i1 => ctl_seq_mbk_not_ep_31,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_31 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_31,
    i => ctl_seq_nao22_x1_7,
    ck => ck_ctl);
  ctl_seq_inv_x2_5 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_5,
    i => codop_12);
  ctl_seq_o3_x2_10 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_10,
    i2 => ctl_seq_mbk_not_aux264,
    i1 => ctl_seq_mbk_not_aux112,
    i0 => ctl_seq_inv_x2_5);
  ctl_seq_nao22_x1_8 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_8,
    i2 => ctl_seq_o3_x2_10,
    i1 => ctl_seq_mbk_not_ep_32,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_32 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_32,
    i => ctl_seq_nao22_x1_8,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_23 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_23,
    i3 => ctl_seq_mbk_not_aux113,
    i2 => ctl_seq_mbk_not_aux265,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_33);
  ctl_seq_ep_33 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_33,
    i => ctl_seq_nao2o22_x1_23,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_24 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_24,
    i3 => ctl_seq_mbk_not_aux266,
    i2 => ctl_seq_mbk_not_aux101,
    i1 => ctl_seq_mbk_not_aux114,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_34 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_34,
    i => ctl_seq_nao2o22_x1_24,
    ck => ck_ctl);
  ctl_seq_no2_x1_28 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_28,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_33);
  ctl_seq_nao2o22_x1_25 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_25,
    i3 => ctl_seq_mbk_not_ep_35,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_no2_x1_28,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_35 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_35,
    i => ctl_seq_nao2o22_x1_25,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_26 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_26,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux114,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_36);
  ctl_seq_ep_36 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_36,
    i => ctl_seq_nao2o22_x1_26,
    ck => ck_ctl);
  ctl_seq_no3_x1_12 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_12,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux58,
    i0 => ctl_seq_mbk_not_ir_opcod_14);
  ctl_seq_no2_x1_29 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_29,
    i1 => ctl_seq_ep_38,
    i0 => ctl_seq_no3_x1_12);
  ctl_seq_nao2o22_x1_27 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_27,
    i3 => ctl_seq_mbk_not_ep_37,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_no2_x1_29,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_37 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_37,
    i => ctl_seq_nao2o22_x1_27,
    ck => ck_ctl);
  ctl_seq_o3_x2_11 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_11,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux287,
    i0 => ctl_seq_mbk_not_aux115);
  ctl_seq_nao22_x1_9 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_9,
    i2 => ctl_seq_o3_x2_11,
    i1 => ctl_seq_mbk_not_ep_38,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_38 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_38,
    i => ctl_seq_nao22_x1_9,
    ck => ck_ctl);
  ctl_seq_oa22_x2 : oa22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_oa22_x2,
    i2 => ctl_seq_mbk_not_resnul,
    i1 => ctl_seq_mbk_not_aux22,
    i0 => ctl_seq_mbk_not_ep_45);
  ctl_seq_na2_x1_17 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_17,
    i1 => ctl_seq_ep_46,
    i0 => ctl_seq_mbk_not_resnul);
  ctl_seq_ao2o22_x2_3 : ao2o22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao2o22_x2_3,
    i3 => ctl_seq_mbk_not_alu_sign,
    i2 => ctl_seq_mbk_not_aux64,
    i1 => ctl_seq_mbk_not_aux65,
    i0 => alu_sign);
  ctl_seq_a3_x2_4 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_4,
    i2 => ctl_seq_oa22_x2,
    i1 => ctl_seq_na2_x1_17,
    i0 => ctl_seq_ao2o22_x2_3);
  ctl_seq_nao2o22_x1_28 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_28,
    i3 => ctl_seq_mbk_not_ep_39,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_a3_x2_4,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_39 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_39,
    i => ctl_seq_nao2o22_x1_28,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_29 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_29,
    i3 => ctl_seq_mbk_not_aux290,
    i2 => ctl_seq_mbk_not_aux118,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_40);
  ctl_seq_ep_40 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_40,
    i => ctl_seq_nao2o22_x1_29,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_30 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_30,
    i3 => ctl_seq_mbk_not_aux119,
    i2 => ctl_seq_mbk_not_aux290,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_41);
  ctl_seq_ep_41 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_41,
    i => ctl_seq_nao2o22_x1_30,
    ck => ck_ctl);
  ctl_seq_ao22_x2_2 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao22_x2_2,
    i2 => ctl_seq_mbk_not_ep_40,
    i1 => codop_6,
    i0 => ctl_seq_mbk_not_aux118);
  ctl_seq_nao2o22_x1_31 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_31,
    i3 => ctl_seq_mbk_not_ep_42,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_ao22_x2_2,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_42 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_42,
    i => ctl_seq_nao2o22_x1_31,
    ck => ck_ctl);
  ctl_seq_ao22_x2_3 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao22_x2_3,
    i2 => ctl_seq_mbk_not_ep_41,
    i1 => codop_6,
    i0 => ctl_seq_mbk_not_aux119);
  ctl_seq_nao2o22_x1_32 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_32,
    i3 => ctl_seq_mbk_not_ep_43,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_ao22_x2_3,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_ep_43 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_43,
    i => ctl_seq_nao2o22_x1_32,
    ck => ck_ctl);
  ctl_seq_o3_x2_12 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_12,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux287,
    i0 => ctl_seq_mbk_not_aux121);
  ctl_seq_nao22_x1_10 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_10,
    i2 => ctl_seq_o3_x2_12,
    i1 => ctl_seq_mbk_not_ep_44,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_44 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_44,
    i => ctl_seq_nao22_x1_10,
    ck => ck_ctl);
  ctl_seq_o3_x2_13 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_13,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_aux287,
    i0 => ctl_seq_mbk_not_aux122);
  ctl_seq_nao22_x1_11 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_11,
    i2 => ctl_seq_o3_x2_13,
    i1 => ctl_seq_mbk_not_ep_45,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_45 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_45,
    i => ctl_seq_nao22_x1_11,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_33 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_33,
    i3 => ctl_seq_mbk_not_aux121,
    i2 => ctl_seq_mbk_not_aux292,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_46);
  ctl_seq_ep_46 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_46,
    i => ctl_seq_nao2o22_x1_33,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_34 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_34,
    i3 => ctl_seq_mbk_not_aux122,
    i2 => ctl_seq_mbk_not_aux292,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_47);
  ctl_seq_ep_47 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_47,
    i => ctl_seq_nao2o22_x1_34,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_35 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_35,
    i3 => ctl_seq_mbk_not_aux294,
    i2 => ctl_seq_mbk_not_aux125,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_48);
  ctl_seq_ep_48 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_48,
    i => ctl_seq_nao2o22_x1_35,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_36 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_36,
    i3 => ctl_seq_mbk_not_aux294,
    i2 => ctl_seq_mbk_not_aux127,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_49);
  ctl_seq_ep_49 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_49,
    i => ctl_seq_nao2o22_x1_36,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_37 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_37,
    i3 => ctl_seq_mbk_not_aux130,
    i2 => ctl_seq_mbk_not_aux296,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_50);
  ctl_seq_ep_50 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_50,
    i => ctl_seq_nao2o22_x1_37,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_38 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_38,
    i3 => ctl_seq_mbk_not_aux131,
    i2 => ctl_seq_mbk_not_aux300,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_51);
  ctl_seq_ep_51 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_51,
    i => ctl_seq_nao2o22_x1_38,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_39 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_39,
    i3 => ctl_seq_mbk_not_aux132,
    i2 => ctl_seq_mbk_not_aux300,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_52);
  ctl_seq_ep_52 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_52,
    i => ctl_seq_nao2o22_x1_39,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_40 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_40,
    i3 => ctl_seq_mbk_not_aux301,
    i2 => ctl_seq_mbk_not_aux98,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_53);
  ctl_seq_ep_53 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_53,
    i => ctl_seq_nao2o22_x1_40,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_41 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_41,
    i3 => ctl_seq_mbk_not_aux301,
    i2 => ctl_seq_mbk_not_aux94,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_54);
  ctl_seq_ep_54 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_54,
    i => ctl_seq_nao2o22_x1_41,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_42 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_42,
    i3 => ctl_seq_mbk_not_aux113,
    i2 => ctl_seq_mbk_not_aux288,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_55);
  ctl_seq_ep_55 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_55,
    i => ctl_seq_nao2o22_x1_42,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_43 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_43,
    i3 => ctl_seq_mbk_not_aux134,
    i2 => ctl_seq_mbk_not_aux296,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_56);
  ctl_seq_ep_56 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_56,
    i => ctl_seq_nao2o22_x1_43,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_44 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_44,
    i3 => ctl_seq_mbk_not_aux135,
    i2 => ctl_seq_mbk_not_aux296,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_57);
  ctl_seq_ep_57 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_57,
    i => ctl_seq_nao2o22_x1_44,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_45 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_45,
    i3 => ctl_seq_mbk_not_aux106,
    i2 => ctl_seq_mbk_not_aux300,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_58);
  ctl_seq_ep_58 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_58,
    i => ctl_seq_nao2o22_x1_45,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_46 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_46,
    i3 => ctl_seq_mbk_not_aux302,
    i2 => ctl_seq_mbk_not_aux127,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_59);
  ctl_seq_ep_59 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_59,
    i => ctl_seq_nao2o22_x1_46,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_47 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_47,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux136,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_60);
  ctl_seq_ep_60 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_60,
    i => ctl_seq_nao2o22_x1_47,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_48 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_48,
    i3 => ctl_seq_mbk_not_aux302,
    i2 => ctl_seq_mbk_not_aux125,
    i1 => ctl_seq_mbk_not_aux136,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_61 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_61,
    i => ctl_seq_nao2o22_x1_48,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_49 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_49,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux137,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_62);
  ctl_seq_ep_62 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_62,
    i => ctl_seq_nao2o22_x1_49,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_50 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_50,
    i3 => ctl_seq_mbk_not_aux102,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux137,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_63 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_63,
    i => ctl_seq_nao2o22_x1_50,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_51 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_51,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux138,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_64);
  ctl_seq_ep_64 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_64,
    i => ctl_seq_nao2o22_x1_51,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_52 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_52,
    i3 => ctl_seq_mbk_not_aux305,
    i2 => ctl_seq_mbk_not_aux135,
    i1 => ctl_seq_mbk_not_aux138,
    i0 => ctl_seq_mbk_not_frz);
  ctl_seq_ep_65 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_65,
    i => ctl_seq_nao2o22_x1_52,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_53 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_53,
    i3 => ctl_seq_mbk_not_aux305,
    i2 => ctl_seq_mbk_not_aux134,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_66);
  ctl_seq_ep_66 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_66,
    i => ctl_seq_nao2o22_x1_53,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_54 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_54,
    i3 => ctl_seq_mbk_not_aux99,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_67);
  ctl_seq_ep_67 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_67,
    i => ctl_seq_nao2o22_x1_54,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_55 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_55,
    i3 => ctl_seq_mbk_not_aux131,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_68);
  ctl_seq_ep_68 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_68,
    i => ctl_seq_nao2o22_x1_55,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_56 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_56,
    i3 => ctl_seq_mbk_not_aux132,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_69);
  ctl_seq_ep_69 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_69,
    i => ctl_seq_nao2o22_x1_56,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_57 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_57,
    i3 => ctl_seq_mbk_not_aux106,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_70);
  ctl_seq_ep_70 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_70,
    i => ctl_seq_nao2o22_x1_57,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_58 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_58,
    i3 => ctl_seq_mbk_not_aux307,
    i2 => ctl_seq_mbk_not_aux139,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_71);
  ctl_seq_ep_71 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_71,
    i => ctl_seq_nao2o22_x1_58,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_59 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_59,
    i3 => ctl_seq_mbk_not_aux141,
    i2 => ctl_seq_mbk_not_aux308,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_ep_72 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_72,
    i => ctl_seq_nao2o22_x1_59,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_60 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_60,
    i3 => ctl_seq_mbk_not_aux143,
    i2 => ctl_seq_mbk_not_aux308,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_73);
  ctl_seq_ep_73 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_73,
    i => ctl_seq_nao2o22_x1_60,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_61 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_61,
    i3 => ctl_seq_mbk_not_aux145,
    i2 => ctl_seq_mbk_not_aux308,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_74);
  ctl_seq_ep_74 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_74,
    i => ctl_seq_nao2o22_x1_61,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_62 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_62,
    i3 => ctl_seq_mbk_not_aux146,
    i2 => ctl_seq_mbk_not_aux308,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_75);
  ctl_seq_ep_75 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_75,
    i => ctl_seq_nao2o22_x1_62,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_63 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_63,
    i3 => ctl_seq_mbk_not_aux143,
    i2 => ctl_seq_mbk_not_aux309,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_76);
  ctl_seq_ep_76 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_76,
    i => ctl_seq_nao2o22_x1_63,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_64 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_64,
    i3 => ctl_seq_mbk_not_aux141,
    i2 => ctl_seq_mbk_not_aux309,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_77);
  ctl_seq_ep_77 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_77,
    i => ctl_seq_nao2o22_x1_64,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_65 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_65,
    i3 => ctl_seq_mbk_not_aux145,
    i2 => ctl_seq_mbk_not_aux309,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_78);
  ctl_seq_ep_78 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_78,
    i => ctl_seq_nao2o22_x1_65,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_66 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_66,
    i3 => ctl_seq_mbk_not_aux146,
    i2 => ctl_seq_mbk_not_aux309,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_79);
  ctl_seq_ep_79 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_79,
    i => ctl_seq_nao2o22_x1_66,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_67 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_67,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux66,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_80);
  ctl_seq_ep_80 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_80,
    i => ctl_seq_nao2o22_x1_67,
    ck => ck_ctl);
  ctl_seq_no2_x1_30 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_30,
    i1 => ctl_seq_ep_0,
    i0 => frz);
  ctl_seq_no2_x1_31 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_31,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_81);
  ctl_seq_no3_x1_13 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_13,
    i2 => reset,
    i1 => ctl_seq_no2_x1_30,
    i0 => ctl_seq_no2_x1_31);
  ctl_seq_ep_81 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_81,
    i => ctl_seq_no3_x1_13,
    ck => ck_ctl);
  ctl_seq_o3_x2_14 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_14,
    i2 => ctl_seq_mbk_not_ep_5,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_intrqs);
  ctl_seq_nao22_x1_12 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_12,
    i2 => ctl_seq_o3_x2_14,
    i1 => ctl_seq_mbk_not_ep_82,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_82 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_82,
    i => ctl_seq_nao22_x1_12,
    ck => ck_ctl);
  ctl_seq_inv_x2_6 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_6,
    i => ctl_intrqs);
  ctl_seq_o3_x2_15 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_15,
    i2 => ctl_seq_mbk_not_ep_5,
    i1 => ctl_seq_mbk_not_aux264,
    i0 => ctl_seq_inv_x2_6);
  ctl_seq_nao22_x1_13 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_13,
    i2 => ctl_seq_o3_x2_15,
    i1 => ctl_seq_mbk_not_ep_83,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_83 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_83,
    i => ctl_seq_nao22_x1_13,
    ck => ck_ctl);
  ctl_seq_o3_x2_16 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_16,
    i2 => ctl_seq_mbk_not_ir_opcod_14,
    i1 => ctl_seq_mbk_not_aux306,
    i0 => ctl_seq_mbk_not_aux139);
  ctl_seq_nao22_x1_14 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_14,
    i2 => ctl_seq_o3_x2_16,
    i1 => ctl_seq_mbk_not_ep_84,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_84 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_84,
    i => ctl_seq_nao22_x1_14,
    ck => ck_ctl);
  ctl_seq_inv_x2_7 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_7,
    i => codop_11);
  ctl_seq_o3_x2_17 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_17,
    i2 => ctl_seq_mbk_not_aux264,
    i1 => ctl_seq_mbk_not_aux147,
    i0 => ctl_seq_inv_x2_7);
  ctl_seq_nao22_x1_15 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_15,
    i2 => ctl_seq_o3_x2_17,
    i1 => ctl_seq_mbk_not_ep_85,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_85 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_85,
    i => ctl_seq_nao22_x1_15,
    ck => ck_ctl);
  ctl_seq_o3_x2_18 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_18,
    i2 => ctl_seq_mbk_not_aux264,
    i1 => ctl_seq_mbk_not_aux147,
    i0 => codop_11);
  ctl_seq_nao22_x1_16 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_16,
    i2 => ctl_seq_o3_x2_18,
    i1 => ctl_seq_mbk_not_ep_86,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_86 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_86,
    i => ctl_seq_nao22_x1_16,
    ck => ck_ctl);
  ctl_seq_inv_x2_8 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_8,
    i => ctl_seq_aux81);
  ctl_seq_nao2o22_x1_68 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_68,
    i3 => ctl_seq_inv_x2_8,
    i2 => ctl_seq_mbk_not_aux284,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_87);
  ctl_seq_ep_87 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_87,
    i => ctl_seq_nao2o22_x1_68,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_69 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_69,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux89,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_88);
  ctl_seq_ep_88 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_88,
    i => ctl_seq_nao2o22_x1_69,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_70 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_70,
    i3 => ctl_seq_mbk_not_aux307,
    i2 => ctl_seq_mbk_not_aux130,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_89);
  ctl_seq_ep_89 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_89,
    i => ctl_seq_nao2o22_x1_70,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_71 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_71,
    i3 => ctl_seq_mbk_not_aux62,
    i2 => ctl_seq_mbk_not_aux304,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_90);
  ctl_seq_ep_90 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_90,
    i => ctl_seq_nao2o22_x1_71,
    ck => ck_ctl);
  ctl_seq_o3_x2_19 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_19,
    i2 => ctl_seq_aux150,
    i1 => ctl_seq_mbk_not_aux54,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_nao22_x1_17 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_17,
    i2 => ctl_seq_o3_x2_19,
    i1 => ctl_seq_mbk_not_ep_91,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_91 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_91,
    i => ctl_seq_nao22_x1_17,
    ck => ck_ctl);
  ctl_seq_na4_x1_7 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_7,
    i3 => ctl_seq_aux60,
    i2 => ctl_seq_aux301,
    i1 => ctl_seq_mbk_not_ir_opcod_5,
    i0 => ctl_seq_mbk_not_aux151);
  ctl_seq_nao2o22_x1_72 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_72,
    i3 => ctl_seq_mbk_not_ep_92,
    i2 => ctl_seq_mbk_not_aux263,
    i1 => ctl_seq_mbk_not_aux54,
    i0 => ctl_seq_na4_x1_7);
  ctl_seq_ep_92 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_92,
    i => ctl_seq_nao2o22_x1_72,
    ck => ck_ctl);
  ctl_seq_na4_x1_8 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_8,
    i3 => ctl_seq_mbk_not_ir_opcod_4,
    i2 => codop_5,
    i1 => codop_3,
    i0 => ctl_seq_mbk_not_ir_opcod_15);
  ctl_seq_no2_x1_32 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_32,
    i1 => ctl_seq_na4_x1_8,
    i0 => ctl_seq_mbk_not_aux153);
  ctl_seq_o3_x2_20 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_20,
    i2 => ctl_seq_mbk_not_aux56,
    i1 => ctl_seq_mbk_not_aux285,
    i0 => ctl_seq_mbk_not_aux152);
  ctl_seq_ao22_x2_4 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ao22_x2_4,
    i2 => ctl_seq_mbk_not_ir_opcod_15,
    i1 => codop_4,
    i0 => ctl_seq_mbk_not_ir_opcod_5);
  ctl_seq_o4_x2_3 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o4_x2_3,
    i3 => ctl_seq_no2_x1_32,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_o3_x2_20,
    i0 => ctl_seq_ao22_x2_4);
  ctl_seq_nao22_x1_18 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_18,
    i2 => ctl_seq_o4_x2_3,
    i1 => ctl_seq_mbk_not_ep_93,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_93 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_93,
    i => ctl_seq_nao22_x1_18,
    ck => ck_ctl);
  ctl_seq_inv_x2_9 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_9,
    i => ctl_seq_aux282);
  ctl_seq_nao2o22_x1_73 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_73,
    i3 => ctl_seq_mbk_not_frz,
    i2 => ctl_seq_mbk_not_aux154,
    i1 => ctl_seq_mbk_not_ep_32,
    i0 => ctl_seq_inv_x2_9);
  ctl_seq_ep_94 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_94,
    i => ctl_seq_nao2o22_x1_73,
    ck => ck_ctl);
  ctl_seq_o3_x2_21 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_21,
    i2 => ctl_seq_aux155,
    i1 => ctl_seq_mbk_not_aux54,
    i0 => ctl_seq_mbk_not_aux264);
  ctl_seq_nao22_x1_19 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_19,
    i2 => ctl_seq_o3_x2_21,
    i1 => ctl_seq_mbk_not_ep_95,
    i0 => ctl_seq_mbk_not_aux263);
  ctl_seq_ep_95 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_95,
    i => ctl_seq_nao22_x1_19,
    ck => ck_ctl);
  ctl_seq_na2_x1_18 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_18,
    i1 => ctl_seq_mbk_not_ir_opcod_10,
    i0 => codop_9);
  ctl_seq_a2_x2_2 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_2,
    i1 => ctl_seq_mbk_not_ir_opcod_9,
    i0 => codop_10);
  ctl_seq_inv_x2_10 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_10,
    i => codop_8);
  ctl_seq_noa2ao222_x1 : noa2ao222_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_noa2ao222_x1,
    i4 => ctl_seq_na2_x1_18,
    i3 => ctl_seq_a2_x2_2,
    i2 => ctl_seq_inv_x2_10,
    i1 => ctl_seq_mbk_not_ep_85,
    i0 => ctl_seq_mbk_not_ep_86);
  ctl_seq_an12_x1_2 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_an12_x1_2,
    i1 => ctl_seq_aux155,
    i0 => ctl_seq_mbk_not_ep_95);
  ctl_seq_an12_x1_3 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_an12_x1_3,
    i1 => ctl_seq_aux150,
    i0 => ctl_seq_mbk_not_ep_91);
  ctl_seq_no3_x1_14 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_14,
    i2 => ctl_seq_an12_x1_2,
    i1 => ctl_seq_an12_x1_3,
    i0 => ctl_seq_ep_93);
  ctl_seq_a4_x2_7 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_7,
    i3 => ctl_seq_mbk_not_aux157,
    i2 => codop_2,
    i1 => ctl_seq_mbk_not_aux311,
    i0 => ctl_seq_mbk_not_aux151);
  ctl_seq_o2_x2 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o2_x2,
    i1 => ctl_seq_mbk_not_ir_opcod_5,
    i0 => ctl_seq_mbk_not_aux153);
  ctl_seq_na2_x1_20 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_20,
    i1 => ctl_seq_mbk_not_ir_opcod_5,
    i0 => codop_1);
  ctl_seq_na3_x1_12 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_12,
    i2 => ctl_seq_o2_x2,
    i1 => ctl_seq_na2_x1_20,
    i0 => ctl_seq_mbk_not_ir_opcod_4);
  ctl_seq_no2_x1_33 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_33,
    i1 => ctl_seq_mbk_not_aux158,
    i0 => ctl_seq_mbk_not_ir_opcod_3);
  ctl_seq_na2_x1_19 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_19,
    i1 => ctl_seq_na3_x1_12,
    i0 => ctl_seq_no2_x1_33);
  ctl_seq_na4_x1_9 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_9,
    i3 => ctl_seq_aux59,
    i2 => ctl_seq_mbk_not_aux311,
    i1 => ctl_seq_mbk_not_ir_opcod_1,
    i0 => codop_0);
  ctl_seq_o2_x2_2 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o2_x2_2,
    i1 => ctl_seq_na4_x1_9,
    i0 => ctl_seq_mbk_not_aux54);
  ctl_seq_no2_x1_35 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_35,
    i1 => codop_5,
    i0 => codop_2);
  ctl_seq_no3_x1_15 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_15,
    i2 => ctl_seq_mbk_not_aux158,
    i1 => ctl_seq_no2_x1_35,
    i0 => ctl_seq_mbk_not_ir_opcod_4);
  ctl_seq_no2_x1_34 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_34,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_no3_x1_15);
  ctl_seq_inv_x2_11 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_11,
    i => codop_17);
  ctl_seq_o2_x2_3 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o2_x2_3,
    i1 => ctl_seq_mbk_not_ir_opcod_18,
    i0 => ctl_seq_mbk_not_aux152);
  ctl_seq_noa22_x1 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_noa22_x1,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_inv_x2_11,
    i0 => ctl_seq_o2_x2_3);
  ctl_seq_a2_x2_3 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_3,
    i1 => codop_18,
    i0 => codop_17);
  ctl_seq_no2_x1_36 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_36,
    i1 => ctl_seq_mbk_not_ir_opcod_16,
    i0 => codop_18);
  ctl_seq_o4_x2_4 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o4_x2_4,
    i3 => ctl_seq_a2_x2_3,
    i2 => ctl_seq_no2_x1_36,
    i1 => codop_14,
    i0 => ctl_seq_mbk_not_aux152);
  ctl_seq_noa22_x1_2 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_noa22_x1_2,
    i2 => ctl_seq_mbk_not_ir_opcod_15,
    i1 => codop_18,
    i0 => ctl_seq_mbk_not_ir_opcod_16);
  ctl_seq_nao22_x1_20 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_20,
    i2 => ctl_seq_noa22_x1,
    i1 => ctl_seq_o4_x2_4,
    i0 => ctl_seq_noa22_x1_2);
  ctl_seq_a4_x2_8 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_8,
    i3 => ctl_seq_na2_x1_19,
    i2 => ctl_seq_o2_x2_2,
    i1 => ctl_seq_no2_x1_34,
    i0 => ctl_seq_nao22_x1_20);
  ctl_seq_no2_x1_37 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_37,
    i1 => ctl_seq_ep_91,
    i0 => ctl_seq_ep_95);
  ctl_seq_no2_x1_38 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_38,
    i1 => ctl_seq_mbk_not_ir_opcod_5,
    i0 => codop_4);
  ctl_seq_a2_x2_4 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_4,
    i1 => ctl_seq_mbk_not_aux157,
    i0 => ctl_seq_no2_x1_38);
  ctl_seq_o2_x2_4 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o2_x2_4,
    i1 => ctl_seq_mbk_not_aux153,
    i0 => ctl_seq_mbk_not_ir_opcod_3);
  ctl_seq_na3_x1_13 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_13,
    i2 => ctl_seq_a2_x2_4,
    i1 => ctl_seq_mbk_not_ep_92,
    i0 => ctl_seq_o2_x2_4);
  ctl_seq_nao22_x1_21 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao22_x1_21,
    i2 => ctl_seq_na3_x1_13,
    i1 => codop_14,
    i0 => ctl_seq_mbk_not_aux120);
  ctl_seq_noa2ao222_x1_2 : noa2ao222_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_noa2ao222_x1_2,
    i4 => ctl_seq_no3_x1_14,
    i3 => ctl_seq_a4_x2_7,
    i2 => ctl_seq_a4_x2_8,
    i1 => ctl_seq_no2_x1_37,
    i0 => ctl_seq_nao22_x1_21);
  ctl_seq_inv_x2_12 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_12,
    i => ctl_seq_mbk_not_aux263);
  ctl_seq_oa2ao222_x2_2 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_oa2ao222_x2_2,
    i4 => ctl_seq_aux264,
    i3 => ctl_seq_noa2ao222_x1,
    i2 => ctl_seq_noa2ao222_x1_2,
    i1 => ctl_seq_ep_96,
    i0 => ctl_seq_inv_x2_12);
  ctl_seq_ep_96 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_96,
    i => ctl_seq_oa2ao222_x2_2,
    ck => ck_ctl);
  ctl_seq_nao2o22_x1_74 : nao2o22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_nao2o22_x1_74,
    i3 => frz,
    i2 => ctl_seq_mbk_not_aux154,
    i1 => ctl_seq_mbk_not_aux263,
    i0 => ctl_seq_mbk_not_ep_97);
  ctl_seq_ep_97 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_97,
    i => ctl_seq_nao2o22_x1_74,
    ck => ck_ctl);
  ctl_seq_na4_x1_10 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_10,
    i3 => ctl_seq_mbk_not_ep_27,
    i2 => ctl_seq_mbk_not_ep_30,
    i1 => ctl_seq_mbk_not_ep_81,
    i0 => ctl_seq_mbk_not_ep_80);
  ctl_seq_o3_x2_22 : o3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o3_x2_22,
    i2 => ctl_seq_na4_x1_10,
    i1 => ctl_seq_ep_29,
    i0 => ctl_seq_ep_28);
  ctl_seq_a4_x2_9 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_9,
    i3 => ctl_seq_mbk_not_ep_90,
    i2 => ctl_seq_mbk_not_ep_55,
    i1 => ctl_seq_mbk_not_aux32,
    i0 => ctl_seq_mbk_not_ep_16);
  ctl_seq_no2_x1_39 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_39,
    i1 => ctl_seq_ep_62,
    i0 => ctl_seq_ep_49);
  ctl_seq_no2_x1_40 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_40,
    i1 => ctl_seq_ep_74,
    i0 => ctl_seq_ep_75);
  ctl_seq_no3_x1_16 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_16,
    i2 => ctl_seq_ep_57,
    i1 => ctl_seq_ep_72,
    i0 => ctl_seq_ep_64);
  ctl_seq_a4_x2_10 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_10,
    i3 => ctl_seq_no2_x1_39,
    i2 => ctl_seq_mbk_not_aux279,
    i1 => ctl_seq_no2_x1_40,
    i0 => ctl_seq_no3_x1_16);
  ctl_seq_noa22_x1_3 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_noa22_x1_3,
    i2 => ctl_rqs,
    i1 => ctl_seq_a4_x2_9,
    i0 => ctl_seq_a4_x2_10);
  ctl_seq_inv_x2_13 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_13,
    i => ctl_seq_mbk_not_aux263);
  ctl_seq_oa2ao222_x2_3 : oa2ao222_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_oa2ao222_x2_3,
    i4 => ctl_seq_aux264,
    i3 => ctl_seq_o3_x2_22,
    i2 => ctl_seq_noa22_x1_3,
    i1 => ctl_seq_ep_98,
    i0 => ctl_seq_inv_x2_13);
  ctl_seq_ep_98 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_ep_98,
    i => ctl_seq_oa2ao222_x2_3,
    ck => ck_ctl);
  ctl_seq_no3_x1_17 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_17,
    i2 => ctl_seq_ep_29,
    i1 => ctl_seq_ep_34,
    i0 => ctl_seq_ep_32);
  ctl_seq_no3_x1_18 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_18,
    i2 => ctl_seq_ep_30,
    i1 => ctl_seq_ep_28,
    i0 => ctl_seq_ep_27);
  ctl_seq_na4_x1_11 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_11,
    i3 => ctl_seq_no3_x1_17,
    i2 => ctl_seq_no3_x1_18,
    i1 => ctl_seq_mbk_not_ep_63,
    i0 => ctl_seq_mbk_not_aux3);
  ctl_seq_o4_x2_5 : o4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o4_x2_5,
    i3 => ctl_seq_ep_86,
    i2 => ctl_seq_ep_85,
    i1 => ctl_seq_ep_26,
    i0 => ctl_seq_ep_65);
  ctl_seq_excp_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_excp_0,
    i1 => ctl_seq_na4_x1_11,
    i0 => ctl_seq_o4_x2_5);
  ctl_seq_a3_x2_5 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_5,
    i2 => ctl_seq_mbk_not_ep_25,
    i1 => ctl_seq_mbk_not_aux4,
    i0 => ctl_seq_mbk_not_ep_21);
  ctl_seq_no2_x1_41 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_41,
    i1 => ctl_seq_ep_96,
    i0 => ctl_seq_ep_65);
  ctl_seq_excp_1 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_1,
    i3 => ctl_seq_a3_x2_5,
    i2 => ctl_seq_no2_x1_41,
    i1 => ctl_seq_mbk_not_ep_34,
    i0 => ctl_seq_mbk_not_ep_63);
  ctl_seq_excp_2 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_2,
    i1 => ctl_seq_mbk_not_aux6,
    i0 => ctl_seq_mbk_not_aux161);
  ctl_seq_na2_x1_21 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_21,
    i1 => ctl_seq_mbk_not_aux160,
    i0 => ctl_seq_mbk_not_aux4);
  ctl_seq_no4_x1_7 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_7,
    i3 => ctl_seq_ep_23,
    i2 => ctl_seq_ep_34,
    i1 => ctl_seq_na2_x1_21,
    i0 => ctl_seq_ep_2);
  ctl_seq_excp_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_3,
    i1 => ctl_seq_no4_x1_7,
    i0 => ctl_seq_mbk_not_ep_63);
  ctl_seq_a2_x2_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_5,
    i1 => ctl_seq_mbk_not_aux6,
    i0 => ctl_seq_mbk_not_aux163);
  ctl_seq_excp_4 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_4,
    i2 => ctl_seq_mbk_not_ep_23,
    i1 => ctl_seq_mbk_not_ep_31,
    i0 => ctl_seq_a2_x2_5);
  ctl_seq_na4_x1_12 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_12,
    i3 => ctl_seq_mbk_not_ep_76,
    i2 => ctl_seq_mbk_not_ep_65,
    i1 => ctl_seq_mbk_not_aux165,
    i0 => ctl_seq_mbk_not_ep_80);
  ctl_seq_no3_x1_20 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_20,
    i2 => ctl_seq_ep_54,
    i1 => ctl_seq_ep_84,
    i0 => ctl_seq_ep_50);
  ctl_seq_no2_x1_42 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_42,
    i1 => ctl_seq_ep_62,
    i0 => ctl_seq_ep_49);
  ctl_seq_na2_x1_22 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_22,
    i1 => ctl_seq_no3_x1_20,
    i0 => ctl_seq_no2_x1_42);
  ctl_seq_na2_x1_23 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_23,
    i1 => ctl_seq_mbk_not_aux16,
    i0 => ctl_seq_mbk_not_ep_63);
  ctl_seq_no3_x1_19 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_19,
    i2 => ctl_seq_na4_x1_12,
    i1 => ctl_seq_na2_x1_23,
    i0 => ctl_seq_na2_x1_22);
  ctl_seq_na2_x1_24 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_24,
    i1 => ctl_seq_mbk_not_ep_68,
    i0 => ctl_seq_mbk_not_ep_55);
  ctl_seq_na2_x1_25 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_25,
    i1 => ctl_seq_mbk_not_ep_57,
    i0 => ctl_seq_mbk_not_ep_64);
  ctl_seq_na2_x1_26 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_26,
    i1 => ctl_seq_mbk_not_ep_16,
    i0 => ctl_seq_mbk_not_ep_73);
  ctl_seq_na2_x1_27 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_27,
    i1 => ctl_seq_mbk_not_ep_90,
    i0 => ctl_seq_mbk_not_ep_66);
  ctl_seq_no4_x1_8 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_8,
    i3 => ctl_seq_na2_x1_24,
    i2 => ctl_seq_na2_x1_25,
    i1 => ctl_seq_na2_x1_26,
    i0 => ctl_seq_na2_x1_27);
  ctl_seq_na3_x1_14 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_14,
    i2 => ctl_seq_mbk_not_ep_78,
    i1 => ctl_seq_mbk_not_ep_58,
    i0 => ctl_seq_mbk_not_ep_77);
  ctl_seq_na3_x1_15 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_15,
    i2 => ctl_seq_mbk_not_ep_53,
    i1 => ctl_seq_mbk_not_ep_89,
    i0 => ctl_seq_mbk_not_ep_51);
  ctl_seq_no2_x1_43 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_43,
    i1 => ctl_seq_na3_x1_14,
    i0 => ctl_seq_na3_x1_15);
  ctl_seq_na2_x1_28 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_28,
    i1 => ctl_seq_mbk_not_ep_60,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_na2_x1_29 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_29,
    i1 => ctl_seq_mbk_not_ep_74,
    i0 => ctl_seq_mbk_not_ep_61);
  ctl_seq_na2_x1_30 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_30,
    i1 => ctl_seq_mbk_not_ep_75,
    i0 => ctl_seq_mbk_not_ep_79);
  ctl_seq_no3_x1_21 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_21,
    i2 => ctl_seq_na2_x1_28,
    i1 => ctl_seq_na2_x1_29,
    i0 => ctl_seq_na2_x1_30);
  ctl_seq_excp_5 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_5,
    i3 => ctl_seq_no3_x1_19,
    i2 => ctl_seq_no4_x1_8,
    i1 => ctl_seq_no2_x1_43,
    i0 => ctl_seq_no3_x1_21);
  ctl_seq_no3_x1_22 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_22,
    i2 => ctl_seq_ep_65,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_1);
  ctl_seq_no2_x1_44 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_44,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_5);
  ctl_seq_excp_6 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_excp_6,
    i3 => ctl_seq_no3_x1_22,
    i2 => ctl_seq_no2_x1_44,
    i1 => ctl_seq_mbk_not_ep_63,
    i0 => ctl_seq_mbk_not_aux21);
  ctl_seq_a4_x2_11 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_11,
    i3 => ctl_seq_mbk_not_ep_3,
    i2 => ctl_seq_mbk_not_ep_97,
    i1 => ctl_seq_mbk_not_aux28,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_48);
  ctl_seq_no2_x1_45 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_45,
    i1 => ctl_seq_mbk_not_frz,
    i0 => ctl_seq_mbk_not_aux21);
  ctl_seq_no3_x1_23 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_23,
    i2 => ctl_seq_ep_4,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_no2_x1_45);
  ctl_seq_ctladr : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctladr,
    i2 => ctl_seq_a4_x2_11,
    i1 => ctl_seq_mbk_not_aux244,
    i0 => ctl_seq_no3_x1_23);
  ctl_seq_a4_x2_12 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_12,
    i3 => ctl_seq_mbk_not_ep_3,
    i2 => ctl_seq_mbk_not_ep_97,
    i1 => ctl_seq_mbk_not_aux28,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_48);
  ctl_seq_no2_x1_46 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_46,
    i1 => ctl_seq_mbk_not_frz,
    i0 => ctl_seq_mbk_not_aux29);
  ctl_seq_no3_x1_24 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_24,
    i2 => ctl_seq_ep_20,
    i1 => ctl_seq_ep_4,
    i0 => ctl_seq_no2_x1_46);
  ctl_seq_no3_x1_25 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_25,
    i2 => ctl_seq_ep_88,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_19);
  ctl_seq_ctlrw_0 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_ctlrw_int_0,
    i3 => ctl_seq_a4_x2_12,
    i2 => ctl_seq_mbk_not_aux244,
    i1 => ctl_seq_no3_x1_24,
    i0 => ctl_seq_no3_x1_25);
  ctl_seq_ctlrw_1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_ctlrw_int_1,
    i1 => ctl_seq_mbk_not_ep_7,
    i0 => frz);
  ctl_seq_ctlrw_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_ctlrw_int_2,
    i1 => ctl_seq_mbk_not_ep_6,
    i0 => frz);
  ctl_seq_no3_x1_26 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_26,
    i2 => ctl_seq_ep_20,
    i1 => ctl_seq_ep_88,
    i0 => ctl_seq_ep_19);
  ctl_seq_ctlrw_3 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_ctlrw_int_3,
    i1 => ctl_seq_no3_x1_26,
    i0 => frz);
  ctl_seq_no2_x1_47 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_47,
    i1 => ctl_seq_ep_66,
    i0 => ctl_seq_ep_16);
  ctl_seq_no2_x1_48 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_48,
    i1 => ctl_seq_ep_78,
    i0 => ctl_seq_ep_77);
  ctl_seq_no2_x1_49 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_49,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_55);
  ctl_seq_no2_x1_50 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_50,
    i1 => ctl_seq_ep_73,
    i0 => ctl_seq_ep_30);
  ctl_seq_a4_x2_14 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_14,
    i3 => ctl_seq_no2_x1_47,
    i2 => ctl_seq_no2_x1_48,
    i1 => ctl_seq_no2_x1_49,
    i0 => ctl_seq_no2_x1_50);
  ctl_seq_no2_x1_51 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_51,
    i1 => ctl_seq_ep_29,
    i0 => ctl_seq_ep_28);
  ctl_seq_no2_x1_52 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_52,
    i1 => ctl_seq_ep_27,
    i0 => ctl_seq_ep_90);
  ctl_seq_no2_x1_53 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_53,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_64);
  ctl_seq_a3_x2_6 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_6,
    i2 => ctl_seq_no2_x1_51,
    i1 => ctl_seq_no2_x1_52,
    i0 => ctl_seq_no2_x1_53);
  ctl_seq_no2_x1_54 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_54,
    i1 => ctl_seq_ep_62,
    i0 => ctl_seq_ep_49);
  ctl_seq_no3_x1_27 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_27,
    i2 => ctl_seq_ep_54,
    i1 => ctl_seq_ep_84,
    i0 => ctl_seq_ep_50);
  ctl_seq_a2_x2_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_6,
    i1 => ctl_seq_no2_x1_54,
    i0 => ctl_seq_no3_x1_27);
  ctl_seq_na2_x1_31 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_31,
    i1 => ctl_seq_mbk_not_ep_74,
    i0 => ctl_seq_mbk_not_ep_75);
  ctl_seq_na2_x1_32 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_32,
    i1 => ctl_seq_mbk_not_ep_72,
    i0 => ctl_seq_mbk_not_ep_32);
  ctl_seq_no2_x1_55 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_55,
    i1 => ctl_seq_na2_x1_31,
    i0 => ctl_seq_na2_x1_32);
  ctl_seq_a4_x2_15 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_15,
    i3 => ctl_seq_mbk_not_ep_80,
    i2 => ctl_seq_mbk_not_aux32,
    i1 => ctl_seq_mbk_not_aux165,
    i0 => ctl_seq_mbk_not_ep_76);
  ctl_seq_no3_x1_28 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_28,
    i2 => ctl_seq_ep_89,
    i1 => ctl_seq_ep_53,
    i0 => ctl_seq_ep_51);
  ctl_seq_a3_x2_7 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_7,
    i2 => ctl_seq_no2_x1_55,
    i1 => ctl_seq_a4_x2_15,
    i0 => ctl_seq_no3_x1_28);
  ctl_seq_a4_x2_13 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_13,
    i3 => ctl_seq_a4_x2_14,
    i2 => ctl_seq_a3_x2_6,
    i1 => ctl_seq_a2_x2_6,
    i0 => ctl_seq_a3_x2_7);
  ctl_seq_ctlrw_4 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_ctlrw_int_4,
    i1 => ctl_seq_a4_x2_13,
    i0 => frz);
  ctl_seq_no3_x1_29 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_29,
    i2 => ctl_seq_ep_51,
    i1 => ctl_seq_ep_58,
    i0 => ctl_seq_ep_53);
  ctl_seq_no3_x1_30 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_30,
    i2 => ctl_seq_ep_94,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_55);
  ctl_seq_a2_x2_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_7,
    i1 => ctl_seq_no3_x1_29,
    i0 => ctl_seq_no3_x1_30);
  ctl_seq_no2_x1_56 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_56,
    i1 => ctl_seq_ep_60,
    i0 => ctl_seq_ep_27);
  ctl_seq_no2_x1_57 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_57,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_74);
  ctl_seq_a2_x2_8 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_8,
    i1 => ctl_seq_no2_x1_56,
    i0 => ctl_seq_no2_x1_57);
  ctl_seq_a4_x2_17 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_17,
    i3 => ctl_mbk_buf_seq_mbk_not_ep_48,
    i2 => ctl_seq_mbk_not_ep_52,
    i1 => ctl_seq_mbk_not_ep_59,
    i0 => ctl_seq_mbk_not_ep_54);
  ctl_seq_no2_x1_58 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_58,
    i1 => ctl_seq_ep_67,
    i0 => ctl_seq_ep_36);
  ctl_seq_no2_x1_59 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_59,
    i1 => ctl_seq_ep_70,
    i0 => ctl_seq_ep_69);
  ctl_seq_no2_x1_60 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_60,
    i1 => ctl_seq_ep_90,
    i0 => ctl_seq_ep_30);
  ctl_seq_a4_x2_18 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_18,
    i3 => ctl_seq_no2_x1_58,
    i2 => ctl_seq_mbk_not_ep_62,
    i1 => ctl_seq_no2_x1_59,
    i0 => ctl_seq_no2_x1_60);
  ctl_seq_a4_x2_16 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_16,
    i3 => ctl_seq_a2_x2_7,
    i2 => ctl_seq_a2_x2_8,
    i1 => ctl_seq_a4_x2_17,
    i0 => ctl_seq_a4_x2_18);
  ctl_seq_wenable_0 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_0,
    i1 => ctl_seq_a4_x2_16,
    i0 => frz);
  ctl_seq_na2_x1_33 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_33,
    i1 => ctl_seq_mbk_not_aux166,
    i0 => ctl_seq_mbk_not_aux33);
  ctl_seq_no3_x1_31 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_31,
    i2 => ctl_seq_na2_x1_33,
    i1 => ctl_seq_ep_40,
    i0 => ctl_seq_ep_41);
  ctl_seq_wenable_1 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_1,
    i1 => ctl_seq_no3_x1_31,
    i0 => frz);
  ctl_seq_no3_x1_32 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_32,
    i2 => ctl_seq_ep_81,
    i1 => ctl_seq_ep_74,
    i0 => ctl_seq_ep_5);
  ctl_seq_wenable_2 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_2,
    i1 => ctl_seq_no3_x1_32,
    i0 => frz);
  ctl_seq_a3_x2_8 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_8,
    i2 => ctl_seq_mbk_not_ep_75,
    i1 => ctl_seq_mbk_not_ep_81,
    i0 => ctl_seq_mbk_not_aux33);
  ctl_seq_wenable_3 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_3,
    i2 => ctl_seq_mbk_not_ep_0,
    i1 => frz,
    i0 => ctl_seq_a3_x2_8);
  ctl_seq_wenable_4 : noa22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_4,
    i2 => frz,
    i1 => ctl_seq_mbk_not_aux245,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_wenable_5 : ao22_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_wenable_int_5,
    i2 => ctl_seq_mbk_not_frz,
    i1 => ctl_seq_ep_80,
    i0 => ctl_seq_ep_73);
  ctl_seq_wenable_6 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_6,
    i1 => ctl_seq_mbk_not_ep_28,
    i0 => frz);
  ctl_seq_wenable_7 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_7,
    i1 => ctl_seq_mbk_not_ep_29,
    i0 => frz);
  ctl_seq_a4_x2_20 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_20,
    i3 => ctl_seq_mbk_not_ep_10,
    i2 => ctl_seq_mbk_not_ep_11,
    i1 => ctl_seq_mbk_not_aux163,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_a3_x2_9 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_9,
    i2 => ctl_seq_mbk_not_ep_14,
    i1 => ctl_seq_mbk_not_ep_95,
    i0 => ctl_seq_mbk_not_ep_33);
  ctl_seq_a3_x2_10 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_10,
    i2 => ctl_seq_mbk_not_ep_23,
    i1 => ctl_seq_mbk_not_ep_9,
    i0 => ctl_seq_mbk_not_ep_13);
  ctl_seq_no2_x1_61 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_61,
    i1 => ctl_seq_ep_63,
    i0 => ctl_seq_ep_61);
  ctl_seq_no2_x1_62 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_62,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_ep_34);
  ctl_seq_no2_x1_63 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_63,
    i1 => ctl_seq_ep_93,
    i0 => ctl_seq_ep_91);
  ctl_seq_a3_x2_11 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_11,
    i2 => ctl_seq_no2_x1_61,
    i1 => ctl_seq_no2_x1_62,
    i0 => ctl_seq_no2_x1_63);
  ctl_seq_a4_x2_19 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_19,
    i3 => ctl_seq_a4_x2_20,
    i2 => ctl_seq_a3_x2_9,
    i1 => ctl_seq_a3_x2_10,
    i0 => ctl_seq_a3_x2_11);
  ctl_seq_wenable_8 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_8,
    i1 => ctl_seq_a4_x2_19,
    i0 => frz);
  ctl_seq_inv_x2_14 : inv_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_inv_x2_14,
    i => ctl_seq_aux246);
  ctl_seq_na4_x1_13 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_13,
    i3 => ctl_seq_inv_x2_14,
    i2 => ctl_seq_mbk_not_ep_4,
    i1 => ctl_seq_mbk_not_ep_98,
    i0 => ctl_seq_mbk_not_ep_97);
  ctl_seq_no2_x1_64 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_64,
    i1 => ctl_seq_na4_x1_13,
    i0 => ctl_seq_ep_35);
  ctl_seq_wenable_9 : nao22_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_9,
    i2 => ctl_seq_mbk_not_ep_1,
    i1 => frz,
    i0 => ctl_seq_no2_x1_64);
  ctl_seq_na2_x1_34 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_34,
    i1 => ctl_seq_mbk_not_ep_60,
    i0 => ctl_seq_mbk_not_ep_57);
  ctl_seq_na2_x1_35 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_35,
    i1 => ctl_seq_mbk_not_ep_64,
    i0 => ctl_seq_mbk_not_ep_27);
  ctl_seq_no2_x1_65 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_65,
    i1 => ctl_seq_na2_x1_34,
    i0 => ctl_seq_na2_x1_35);
  ctl_seq_na3_x1_16 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_16,
    i2 => ctl_seq_mbk_not_ep_54,
    i1 => ctl_seq_mbk_not_ep_76,
    i0 => ctl_seq_mbk_not_ep_52);
  ctl_seq_na2_x1_36 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_36,
    i1 => ctl_seq_mbk_not_ep_49,
    i0 => ctl_seq_mbk_not_ep_79);
  ctl_seq_no2_x1_66 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_66,
    i1 => ctl_seq_na3_x1_16,
    i0 => ctl_seq_na2_x1_36);
  ctl_seq_a2_x2_9 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_9,
    i1 => ctl_seq_no2_x1_65,
    i0 => ctl_seq_no2_x1_66);
  ctl_seq_no2_x1_67 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_67,
    i1 => ctl_seq_ep_17,
    i0 => ctl_seq_ep_53);
  ctl_seq_no2_x1_68 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_68,
    i1 => ctl_seq_ep_15,
    i0 => ctl_seq_ep_89);
  ctl_seq_no2_x1_69 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_69,
    i1 => ctl_seq_ep_51,
    i0 => ctl_seq_ep_41);
  ctl_seq_a4_x2_22 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_22,
    i3 => ctl_seq_no2_x1_67,
    i2 => ctl_seq_mbk_not_ep_62,
    i1 => ctl_seq_no2_x1_68,
    i0 => ctl_seq_no2_x1_69);
  ctl_seq_no2_x1_70 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_70,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_40);
  ctl_seq_no2_x1_71 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_71,
    i1 => ctl_seq_ep_77,
    i0 => ctl_seq_ep_58);
  ctl_seq_no2_x1_72 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_72,
    i1 => ctl_seq_ep_55,
    i0 => ctl_seq_ep_78);
  ctl_seq_a3_x2_12 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_12,
    i2 => ctl_seq_no2_x1_70,
    i1 => ctl_seq_no2_x1_71,
    i0 => ctl_seq_no2_x1_72);
  ctl_seq_na2_x1_37 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_37,
    i1 => ctl_seq_mbk_not_ep_67,
    i0 => ctl_seq_mbk_not_ep_36);
  ctl_seq_na2_x1_38 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_38,
    i1 => ctl_seq_mbk_not_ep_90,
    i0 => ctl_seq_mbk_not_ep_66);
  ctl_seq_no2_x1_73 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_73,
    i1 => ctl_seq_na2_x1_37,
    i0 => ctl_seq_na2_x1_38);
  ctl_seq_na2_x1_39 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_39,
    i1 => ctl_seq_mbk_not_ep_16,
    i0 => ctl_seq_mbk_not_ep_30);
  ctl_seq_na2_x1_40 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_40,
    i1 => ctl_seq_mbk_not_ep_70,
    i0 => ctl_seq_mbk_not_ep_69);
  ctl_seq_no2_x1_74 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_74,
    i1 => ctl_seq_na2_x1_39,
    i0 => ctl_seq_na2_x1_40);
  ctl_seq_no3_x1_33 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_33,
    i2 => ctl_seq_ep_71,
    i1 => ctl_seq_ep_84,
    i0 => ctl_seq_ep_50);
  ctl_seq_a4_x2_24 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_24,
    i3 => ctl_seq_mbk_not_ep_18,
    i2 => ctl_seq_mbk_not_ep_38,
    i1 => ctl_mbk_buf_seq_mbk_not_aux8,
    i0 => ctl_seq_mbk_not_ep_59);
  ctl_seq_a4_x2_23 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_23,
    i3 => ctl_seq_no2_x1_73,
    i2 => ctl_seq_no2_x1_74,
    i1 => ctl_seq_no3_x1_33,
    i0 => ctl_seq_a4_x2_24);
  ctl_seq_a4_x2_21 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_21,
    i3 => ctl_seq_a2_x2_9,
    i2 => ctl_seq_a4_x2_22,
    i1 => ctl_seq_a3_x2_12,
    i0 => ctl_seq_a4_x2_23);
  ctl_seq_wenable_10 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_wenable_int_10,
    i1 => ctl_seq_a4_x2_21,
    i0 => frz);
  ctl_seq_no4_x1_9 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_9,
    i3 => ctl_seq_ep_47,
    i2 => ctl_seq_ep_45,
    i1 => ctl_mbk_buf_seq_ep_56,
    i0 => ctl_seq_ep_44);
  ctl_seq_no3_x1_34 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_34,
    i2 => ctl_seq_ep_46,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_57);
  ctl_seq_no2_x1_75 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_75,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_61);
  ctl_seq_no3_x1_35 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_35,
    i2 => ctl_seq_ep_59,
    i1 => ctl_mbk_buf_seq_ep_48,
    i0 => ctl_seq_ep_82);
  ctl_seq_ctlalu_0 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlalu_0,
    i3 => ctl_seq_no4_x1_9,
    i2 => ctl_seq_no3_x1_34,
    i1 => ctl_seq_no2_x1_75,
    i0 => ctl_seq_no3_x1_35);
  ctl_seq_a4_x2_25 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_25,
    i3 => ctl_seq_mbk_not_ep_8,
    i2 => ctl_seq_mbk_not_aux27,
    i1 => ctl_seq_mbk_not_ep_97,
    i0 => ctl_seq_mbk_not_ep_82);
  ctl_seq_na2_x1_41 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_41,
    i1 => ctl_seq_mbk_not_ep_5,
    i0 => ctl_seq_mbk_not_ep_34);
  ctl_seq_na2_x1_42 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_42,
    i1 => ctl_seq_mbk_not_ep_60,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_no2_x1_76 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_76,
    i1 => ctl_seq_na2_x1_41,
    i0 => ctl_seq_na2_x1_42);
  ctl_seq_na2_x1_43 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_43,
    i1 => ctl_seq_mbk_not_ep_0,
    i0 => ctl_seq_mbk_not_ep_32);
  ctl_seq_na2_x1_44 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_44,
    i1 => ctl_seq_mbk_not_ep_29,
    i0 => ctl_seq_mbk_not_ep_28);
  ctl_seq_no2_x1_77 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_77,
    i1 => ctl_seq_na2_x1_43,
    i0 => ctl_seq_na2_x1_44);
  ctl_seq_a3_x2_13 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_13,
    i2 => ctl_seq_a4_x2_25,
    i1 => ctl_seq_no2_x1_76,
    i0 => ctl_seq_no2_x1_77);
  ctl_seq_na3_x1_17 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_17,
    i2 => ctl_seq_mbk_not_ep_3,
    i1 => ctl_seq_mbk_not_ep_51,
    i0 => ctl_seq_mbk_not_ep_53);
  ctl_seq_na3_x1_18 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_18,
    i2 => ctl_seq_mbk_not_ep_71,
    i1 => ctl_seq_mbk_not_ep_6,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_no2_x1_78 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_78,
    i1 => ctl_seq_na3_x1_17,
    i0 => ctl_seq_na3_x1_18);
  ctl_seq_na2_x1_45 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_45,
    i1 => ctl_seq_mbk_not_ep_33,
    i0 => ctl_seq_mbk_not_ep_23);
  ctl_seq_na2_x1_46 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_46,
    i1 => ctl_seq_mbk_not_ep_1,
    i0 => ctl_seq_mbk_not_ep_70);
  ctl_seq_na2_x1_47 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_47,
    i1 => ctl_seq_mbk_not_ep_95,
    i0 => ctl_seq_mbk_not_ep_40);
  ctl_seq_no3_x1_36 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_36,
    i2 => ctl_seq_na2_x1_45,
    i1 => ctl_seq_na2_x1_46,
    i0 => ctl_seq_na2_x1_47);
  ctl_seq_a2_x2_10 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_10,
    i1 => ctl_seq_no2_x1_78,
    i0 => ctl_seq_no3_x1_36);
  ctl_seq_no2_x1_79 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_79,
    i1 => ctl_seq_ep_46,
    i0 => ctl_seq_ep_94);
  ctl_seq_no2_x1_80 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_80,
    i1 => ctl_seq_ep_2,
    i0 => ctl_seq_ep_86);
  ctl_seq_no2_x1_81 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_81,
    i1 => ctl_seq_ep_96,
    i0 => ctl_seq_ep_4);
  ctl_seq_a4_x2_26 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_26,
    i3 => ctl_seq_no2_x1_79,
    i2 => ctl_seq_mbk_not_aux255,
    i1 => ctl_seq_no2_x1_80,
    i0 => ctl_seq_no2_x1_81);
  ctl_seq_na2_x1_48 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_48,
    i1 => ctl_seq_mbk_not_ep_61,
    i0 => ctl_seq_mbk_not_ep_75);
  ctl_seq_na2_x1_49 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_49,
    i1 => ctl_seq_mbk_not_ep_79,
    i0 => ctl_seq_mbk_not_ep_92);
  ctl_seq_no2_x1_82 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_82,
    i1 => ctl_seq_na2_x1_48,
    i0 => ctl_seq_na2_x1_49);
  ctl_seq_na2_x1_50 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_50,
    i1 => ctl_seq_mbk_not_ep_63,
    i0 => ctl_seq_mbk_not_ep_62);
  ctl_seq_na2_x1_51 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_51,
    i1 => ctl_seq_mbk_not_ep_49,
    i0 => ctl_seq_mbk_not_ep_74);
  ctl_seq_no2_x1_83 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_83,
    i1 => ctl_seq_na2_x1_50,
    i0 => ctl_seq_na2_x1_51);
  ctl_seq_a2_x2_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_11,
    i1 => ctl_seq_no2_x1_82,
    i0 => ctl_seq_no2_x1_83);
  ctl_seq_na4_x1_14 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_14,
    i3 => ctl_seq_a3_x2_13,
    i2 => ctl_seq_a2_x2_10,
    i1 => ctl_seq_a4_x2_26,
    i0 => ctl_seq_a2_x2_11);
  ctl_seq_no2_x1_84 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_84,
    i1 => ctl_seq_ep_93,
    i0 => ctl_seq_ep_67);
  ctl_seq_no2_x1_85 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_85,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_64);
  ctl_seq_a2_x2_12 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_12,
    i1 => ctl_seq_no2_x1_84,
    i0 => ctl_seq_no2_x1_85);
  ctl_seq_no2_x1_86 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_86,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_66);
  ctl_seq_no2_x1_87 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_87,
    i1 => ctl_seq_ep_35,
    i0 => ctl_seq_ep_91);
  ctl_seq_a2_x2_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_13,
    i1 => ctl_seq_no2_x1_86,
    i0 => ctl_seq_no2_x1_87);
  ctl_seq_a3_x2_14 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_14,
    i2 => ctl_seq_mbk_not_ep_17,
    i1 => ctl_seq_mbk_not_ep_20,
    i0 => ctl_seq_mbk_not_ep_9);
  ctl_seq_no2_x1_88 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_88,
    i1 => ctl_seq_ep_14,
    i0 => ctl_seq_ep_73);
  ctl_seq_no2_x1_89 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_89,
    i1 => ctl_seq_ep_88,
    i0 => ctl_seq_ep_19);
  ctl_seq_a2_x2_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_14,
    i1 => ctl_seq_no2_x1_88,
    i0 => ctl_seq_no2_x1_89);
  ctl_seq_na4_x1_15 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_15,
    i3 => ctl_seq_a2_x2_12,
    i2 => ctl_seq_a2_x2_13,
    i1 => ctl_seq_a3_x2_14,
    i0 => ctl_seq_a2_x2_14);
  ctl_seq_ctlalu_1 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctlalu_1,
    i1 => ctl_seq_na4_x1_14,
    i0 => ctl_seq_na4_x1_15);
  ctl_seq_na4_x1_16 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_16,
    i3 => ctl_seq_mbk_not_ep_39,
    i2 => ctl_seq_mbk_not_ep_10,
    i1 => ctl_seq_mbk_not_ep_11,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_no2_x1_90 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_90,
    i1 => ctl_seq_ep_63,
    i0 => ctl_seq_ep_62);
  ctl_seq_no2_x1_91 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_91,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_74);
  ctl_seq_na2_x1_52 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_52,
    i1 => ctl_seq_no2_x1_90,
    i0 => ctl_seq_no2_x1_91);
  ctl_seq_na3_x1_19 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_19,
    i2 => ctl_seq_mbk_not_ep_58,
    i1 => ctl_seq_mbk_not_ep_9,
    i0 => ctl_seq_mbk_not_ep_86);
  ctl_seq_no2_x1_92 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_92,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_75);
  ctl_seq_no2_x1_93 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_93,
    i1 => ctl_seq_ep_79,
    i0 => ctl_seq_ep_34);
  ctl_seq_na2_x1_53 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_53,
    i1 => ctl_seq_no2_x1_92,
    i0 => ctl_seq_no2_x1_93);
  ctl_seq_no4_x1_10 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_10,
    i3 => ctl_seq_na4_x1_16,
    i2 => ctl_seq_na2_x1_52,
    i1 => ctl_seq_na3_x1_19,
    i0 => ctl_seq_na2_x1_53);
  ctl_seq_no2_x1_95 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_95,
    i1 => ctl_seq_ep_60,
    i0 => ctl_seq_ep_72);
  ctl_seq_no2_x1_96 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_96,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_32);
  ctl_seq_no2_x1_97 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_97,
    i1 => ctl_seq_ep_29,
    i0 => ctl_seq_ep_28);
  ctl_seq_na3_x1_20 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_20,
    i2 => ctl_seq_no2_x1_95,
    i1 => ctl_seq_no2_x1_96,
    i0 => ctl_seq_no2_x1_97);
  ctl_seq_no2_x1_98 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_98,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_64);
  ctl_seq_no2_x1_99 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_99,
    i1 => ctl_seq_ep_93,
    i0 => ctl_seq_ep_91);
  ctl_seq_no2_x1_100 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_100,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_66);
  ctl_seq_na3_x1_21 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_21,
    i2 => ctl_seq_no2_x1_98,
    i1 => ctl_seq_no2_x1_99,
    i0 => ctl_seq_no2_x1_100);
  ctl_seq_no2_x1_94 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_94,
    i1 => ctl_seq_na3_x1_20,
    i0 => ctl_seq_na3_x1_21);
  ctl_seq_no2_x1_101 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_101,
    i1 => ctl_seq_ep_78,
    i0 => ctl_seq_ep_94);
  ctl_seq_no2_x1_102 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_102,
    i1 => ctl_seq_ep_96,
    i0 => ctl_seq_ep_2);
  ctl_seq_no2_x1_103 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_103,
    i1 => ctl_seq_ep_33,
    i0 => ctl_seq_ep_23);
  ctl_seq_a4_x2_27 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_27,
    i3 => ctl_seq_no2_x1_101,
    i2 => ctl_seq_mbk_not_aux184,
    i1 => ctl_seq_no2_x1_102,
    i0 => ctl_seq_no2_x1_103);
  ctl_seq_no2_x1_105 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_105,
    i1 => ctl_seq_ep_14,
    i0 => ctl_seq_ep_73);
  ctl_seq_no2_x1_106 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_106,
    i1 => ctl_seq_ep_40,
    i0 => ctl_seq_ep_55);
  ctl_seq_no2_x1_107 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_107,
    i1 => ctl_seq_ep_1,
    i0 => ctl_seq_ep_69);
  ctl_seq_na3_x1_22 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_22,
    i2 => ctl_seq_no2_x1_105,
    i1 => ctl_seq_no2_x1_106,
    i0 => ctl_seq_no2_x1_107);
  ctl_seq_no3_x1_37 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_37,
    i2 => ctl_seq_ep_13,
    i1 => ctl_seq_ep_31,
    i0 => ctl_seq_ep_82);
  ctl_seq_na2_x1_54 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_54,
    i1 => ctl_seq_no3_x1_37,
    i0 => ctl_seq_mbk_not_aux49);
  ctl_seq_no2_x1_104 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_104,
    i1 => ctl_seq_na3_x1_22,
    i0 => ctl_seq_na2_x1_54);
  ctl_seq_ctlalu_2 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlalu_2,
    i3 => ctl_seq_no4_x1_10,
    i2 => ctl_seq_no2_x1_94,
    i1 => ctl_seq_a4_x2_27,
    i0 => ctl_seq_no2_x1_104);
  ctl_seq_no2_x1_108 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_108,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_74);
  ctl_seq_no2_x1_109 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_109,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_75);
  ctl_seq_no2_x1_110 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_110,
    i1 => ctl_seq_ep_79,
    i0 => ctl_seq_ep_34);
  ctl_seq_na3_x1_23 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_23,
    i2 => ctl_seq_no2_x1_108,
    i1 => ctl_seq_no2_x1_109,
    i0 => ctl_seq_no2_x1_110);
  ctl_seq_no2_x1_111 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_111,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_64);
  ctl_seq_no2_x1_112 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_112,
    i1 => ctl_seq_ep_93,
    i0 => ctl_seq_ep_91);
  ctl_seq_no2_x1_113 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_113,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_66);
  ctl_seq_na4_x1_17 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_17,
    i3 => ctl_seq_no2_x1_111,
    i2 => ctl_seq_no2_x1_112,
    i1 => ctl_seq_mbk_not_aux255,
    i0 => ctl_seq_no2_x1_113);
  ctl_seq_no3_x1_38 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_38,
    i2 => ctl_seq_ep_94,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_40);
  ctl_seq_no3_x1_39 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_39,
    i2 => ctl_seq_ep_96,
    i1 => ctl_seq_ep_33,
    i0 => ctl_seq_ep_23);
  ctl_seq_na2_x1_55 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_55,
    i1 => ctl_seq_no3_x1_38,
    i0 => ctl_seq_no3_x1_39);
  ctl_seq_no2_x1_114 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_114,
    i1 => ctl_seq_ep_60,
    i0 => ctl_seq_ep_72);
  ctl_seq_no2_x1_115 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_115,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_32);
  ctl_seq_no2_x1_116 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_116,
    i1 => ctl_seq_ep_29,
    i0 => ctl_seq_ep_28);
  ctl_seq_na3_x1_24 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_24,
    i2 => ctl_seq_no2_x1_114,
    i1 => ctl_seq_no2_x1_115,
    i0 => ctl_seq_no2_x1_116);
  ctl_seq_no4_x1_11 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_11,
    i3 => ctl_seq_na3_x1_23,
    i2 => ctl_seq_na4_x1_17,
    i1 => ctl_seq_na2_x1_55,
    i0 => ctl_seq_na3_x1_24);
  ctl_seq_o2_x2_5 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_o2_x2_5,
    i1 => ctl_seq_ep_63,
    i0 => ctl_seq_ep_62);
  ctl_seq_an12_x1_4 : an12_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_an12_x1_4,
    i1 => ctl_seq_mbk_not_aux49,
    i0 => ctl_seq_o2_x2_5);
  ctl_seq_a4_x2_28 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_28,
    i3 => ctl_seq_mbk_not_ep_2,
    i2 => ctl_seq_mbk_not_ep_9,
    i1 => ctl_seq_mbk_not_ep_82,
    i0 => ctl_seq_mbk_not_ep_86);
  ctl_seq_a3_x2_16 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_16,
    i2 => ctl_seq_mbk_not_ep_14,
    i1 => ctl_seq_mbk_not_ep_73,
    i0 => ctl_seq_mbk_not_ep_1);
  ctl_seq_a3_x2_15 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_15,
    i2 => ctl_seq_an12_x1_4,
    i1 => ctl_seq_a4_x2_28,
    i0 => ctl_seq_a3_x2_16);
  ctl_seq_ctlalu_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlalu_3,
    i1 => ctl_seq_no4_x1_11,
    i0 => ctl_seq_a3_x2_15);
  ctl_seq_na3_x1_25 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_25,
    i2 => ctl_seq_mbk_not_ep_84,
    i1 => ctl_seq_mbk_not_ep_31,
    i0 => ctl_seq_mbk_not_ep_71);
  ctl_seq_na3_x1_26 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_26,
    i2 => ctl_seq_mbk_not_ep_97,
    i1 => ctl_seq_mbk_not_ep_85,
    i0 => ctl_seq_mbk_not_ep_82);
  ctl_seq_no2_x1_117 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_117,
    i1 => ctl_seq_na3_x1_25,
    i0 => ctl_seq_na3_x1_26);
  ctl_seq_na2_x1_56 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_56,
    i1 => ctl_seq_mbk_not_ep_4,
    i0 => ctl_seq_mbk_not_ep_2);
  ctl_seq_na2_x1_57 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_57,
    i1 => ctl_seq_mbk_not_ep_94,
    i0 => ctl_seq_mbk_not_ep_33);
  ctl_seq_na2_x1_58 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_58,
    i1 => ctl_seq_mbk_not_ep_23,
    i0 => ctl_seq_mbk_not_ep_96);
  ctl_seq_no3_x1_40 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_40,
    i2 => ctl_seq_na2_x1_56,
    i1 => ctl_seq_na2_x1_57,
    i0 => ctl_seq_na2_x1_58);
  ctl_seq_a2_x2_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_15,
    i1 => ctl_seq_no2_x1_117,
    i0 => ctl_seq_no3_x1_40);
  ctl_seq_no2_x1_118 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_118,
    i1 => ctl_seq_ep_86,
    i0 => ctl_seq_ep_9);
  ctl_seq_no2_x1_119 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_119,
    i1 => ctl_seq_ep_41,
    i0 => ctl_seq_ep_89);
  ctl_seq_no2_x1_120 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_120,
    i1 => ctl_seq_ep_20,
    i0 => ctl_seq_ep_3);
  ctl_seq_a4_x2_29 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_29,
    i3 => ctl_seq_no2_x1_118,
    i2 => ctl_seq_mbk_not_ep_63,
    i1 => ctl_seq_no2_x1_119,
    i0 => ctl_seq_no2_x1_120);
  ctl_seq_no2_x1_121 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_121,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_95);
  ctl_seq_no2_x1_122 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_122,
    i1 => ctl_seq_ep_77,
    i0 => ctl_seq_ep_46);
  ctl_seq_no2_x1_123 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_123,
    i1 => ctl_seq_ep_40,
    i0 => ctl_seq_ep_78);
  ctl_seq_a3_x2_18 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_18,
    i2 => ctl_seq_no2_x1_121,
    i1 => ctl_seq_no2_x1_122,
    i0 => ctl_seq_no2_x1_123);
  ctl_seq_a3_x2_17 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_17,
    i2 => ctl_seq_a2_x2_15,
    i1 => ctl_seq_a4_x2_29,
    i0 => ctl_seq_a3_x2_18);
  ctl_seq_na3_x1_28 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_28,
    i2 => ctl_seq_mbk_not_ep_6,
    i1 => ctl_seq_mbk_not_ep_8,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_na2_x1_59 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_59,
    i1 => ctl_seq_mbk_not_ep_62,
    i0 => ctl_seq_mbk_not_ep_74);
  ctl_seq_no2_x1_125 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_125,
    i1 => ctl_seq_na3_x1_28,
    i0 => ctl_seq_na2_x1_59);
  ctl_seq_na2_x1_60 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_60,
    i1 => ctl_seq_mbk_not_ep_61,
    i0 => ctl_seq_mbk_not_ep_75);
  ctl_seq_na2_x1_61 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_61,
    i1 => ctl_seq_mbk_not_ep_79,
    i0 => ctl_seq_mbk_not_ep_92);
  ctl_seq_no2_x1_126 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_126,
    i1 => ctl_seq_na2_x1_60,
    i0 => ctl_seq_na2_x1_61);
  ctl_seq_na2_x1_62 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_62,
    i1 => ctl_seq_mbk_not_ep_5,
    i0 => ctl_seq_mbk_not_ep_34);
  ctl_seq_na2_x1_63 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_63,
    i1 => ctl_seq_mbk_not_ep_60,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_no2_x1_127 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_127,
    i1 => ctl_seq_na2_x1_62,
    i0 => ctl_seq_na2_x1_63);
  ctl_seq_na3_x1_27 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_27,
    i2 => ctl_seq_no2_x1_125,
    i1 => ctl_seq_no2_x1_126,
    i0 => ctl_seq_no2_x1_127);
  ctl_seq_na2_x1_64 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_64,
    i1 => ctl_seq_mbk_not_ep_0,
    i0 => ctl_seq_mbk_not_ep_32);
  ctl_seq_na2_x1_65 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_65,
    i1 => ctl_seq_mbk_not_ep_29,
    i0 => ctl_seq_mbk_not_ep_28);
  ctl_seq_no2_x1_128 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_128,
    i1 => ctl_seq_na2_x1_64,
    i0 => ctl_seq_na2_x1_65);
  ctl_seq_no2_x1_129 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_129,
    i1 => ctl_seq_ep_70,
    i0 => ctl_seq_ep_69);
  ctl_seq_a2_x2_16 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_16,
    i1 => ctl_seq_mbk_not_aux176,
    i0 => ctl_seq_no2_x1_129);
  ctl_seq_na2_x1_66 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_66,
    i1 => ctl_seq_mbk_not_ep_43,
    i0 => ctl_seq_mbk_not_ep_64);
  ctl_seq_na2_x1_67 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_67,
    i1 => ctl_seq_mbk_not_ep_93,
    i0 => ctl_seq_mbk_not_ep_27);
  ctl_seq_no2_x1_130 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_130,
    i1 => ctl_seq_na2_x1_66,
    i0 => ctl_seq_na2_x1_67);
  ctl_seq_na3_x1_29 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_29,
    i2 => ctl_seq_no2_x1_128,
    i1 => ctl_seq_a2_x2_16,
    i0 => ctl_seq_no2_x1_130);
  ctl_seq_no2_x1_124 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_124,
    i1 => ctl_seq_na3_x1_27,
    i0 => ctl_seq_na3_x1_29);
  ctl_seq_na4_x1_18 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_18,
    i3 => ctl_seq_mbk_not_ep_39,
    i2 => ctl_seq_mbk_not_ep_83,
    i1 => ctl_seq_mbk_not_aux51,
    i0 => ctl_seq_mbk_not_ep_37);
  ctl_seq_no2_x1_131 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_131,
    i1 => ctl_seq_ep_91,
    i0 => ctl_seq_ep_36);
  ctl_seq_no2_x1_132 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_132,
    i1 => ctl_seq_ep_67,
    i0 => ctl_seq_ep_35);
  ctl_seq_na2_x1_68 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_68,
    i1 => ctl_seq_no2_x1_131,
    i0 => ctl_seq_no2_x1_132);
  ctl_seq_no2_x1_133 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_133,
    i1 => ctl_seq_ep_14,
    i0 => ctl_seq_ep_73);
  ctl_seq_no2_x1_134 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_134,
    i1 => ctl_seq_ep_1,
    i0 => ctl_seq_ep_30);
  ctl_seq_na2_x1_69 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_69,
    i1 => ctl_seq_no2_x1_133,
    i0 => ctl_seq_no2_x1_134);
  ctl_seq_no2_x1_135 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_135,
    i1 => ctl_seq_ep_90,
    i0 => ctl_seq_ep_66);
  ctl_seq_no2_x1_136 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_136,
    i1 => ctl_seq_ep_88,
    i0 => ctl_seq_ep_19);
  ctl_seq_na2_x1_70 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_70,
    i1 => ctl_seq_no2_x1_135,
    i0 => ctl_seq_no2_x1_136);
  ctl_seq_no4_x1_12 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_12,
    i3 => ctl_seq_na4_x1_18,
    i2 => ctl_seq_na2_x1_68,
    i1 => ctl_seq_na2_x1_69,
    i0 => ctl_seq_na2_x1_70);
  ctl_seq_ctlalu_4 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlalu_4,
    i2 => ctl_seq_a3_x2_17,
    i1 => ctl_seq_no2_x1_124,
    i0 => ctl_seq_no4_x1_12);
  ctl_seq_no2_x1_137 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_137,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_32);
  ctl_seq_no2_x1_138 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_138,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_67);
  ctl_seq_na2_x1_71 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_71,
    i1 => ctl_seq_no2_x1_137,
    i0 => ctl_seq_no2_x1_138);
  ctl_seq_no2_x1_139 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_139,
    i1 => ctl_seq_ep_79,
    i0 => ctl_seq_ep_92);
  ctl_seq_no2_x1_140 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_140,
    i1 => ctl_seq_ep_5,
    i0 => ctl_seq_ep_60);
  ctl_seq_na2_x1_72 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_72,
    i1 => ctl_seq_no2_x1_139,
    i0 => ctl_seq_no2_x1_140);
  ctl_seq_na4_x1_19 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_19,
    i3 => ctl_seq_mbk_not_ep_10,
    i2 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i1 => ctl_seq_mbk_not_aux51,
    i0 => ctl_seq_mbk_not_ep_37);
  ctl_seq_no2_x1_141 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_141,
    i1 => ctl_seq_ep_35,
    i0 => ctl_seq_ep_91);
  ctl_seq_no2_x1_142 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_142,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_88);
  ctl_seq_na2_x1_73 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_73,
    i1 => ctl_seq_no2_x1_141,
    i0 => ctl_seq_no2_x1_142);
  ctl_seq_no4_x1_13 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_13,
    i3 => ctl_seq_na2_x1_71,
    i2 => ctl_seq_na2_x1_72,
    i1 => ctl_seq_na4_x1_19,
    i0 => ctl_seq_na2_x1_73);
  ctl_seq_no2_x1_144 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_144,
    i1 => ctl_seq_ep_19,
    i0 => ctl_seq_ep_14);
  ctl_seq_no2_x1_145 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_145,
    i1 => ctl_seq_ep_16,
    i0 => ctl_seq_ep_1);
  ctl_seq_no2_x1_146 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_146,
    i1 => ctl_seq_ep_70,
    i0 => ctl_seq_ep_69);
  ctl_seq_na3_x1_30 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_30,
    i2 => ctl_seq_no2_x1_144,
    i1 => ctl_seq_no2_x1_145,
    i0 => ctl_seq_no2_x1_146);
  ctl_seq_no3_x1_41 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_41,
    i2 => ctl_seq_ep_52,
    i1 => ctl_seq_ep_8,
    i0 => ctl_seq_ep_97);
  ctl_seq_na2_x1_74 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_74,
    i1 => ctl_seq_no3_x1_41,
    i0 => ctl_seq_mbk_not_aux212);
  ctl_seq_no2_x1_143 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_143,
    i1 => ctl_seq_na3_x1_30,
    i0 => ctl_seq_na2_x1_74);
  ctl_seq_na2_x1_75 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_75,
    i1 => ctl_seq_mbk_not_ep_15,
    i0 => ctl_seq_mbk_not_ep_71);
  ctl_seq_na2_x1_76 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_76,
    i1 => ctl_seq_mbk_not_ep_58,
    i0 => ctl_seq_mbk_not_ep_17);
  ctl_seq_na2_x1_77 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_77,
    i1 => ctl_seq_mbk_not_ep_6,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_na2_x1_78 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_78,
    i1 => ctl_seq_mbk_not_ep_20,
    i0 => ctl_seq_mbk_not_ep_3);
  ctl_seq_no4_x1_14 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_14,
    i3 => ctl_seq_na2_x1_75,
    i2 => ctl_seq_na2_x1_76,
    i1 => ctl_seq_na2_x1_77,
    i0 => ctl_seq_na2_x1_78);
  ctl_seq_no2_x1_148 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_148,
    i1 => ctl_seq_ep_95,
    i0 => ctl_seq_ep_46);
  ctl_seq_no2_x1_149 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_149,
    i1 => ctl_seq_ep_4,
    i0 => ctl_seq_ep_2);
  ctl_seq_no2_x1_150 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_150,
    i1 => ctl_seq_ep_94,
    i0 => ctl_seq_ep_96);
  ctl_seq_na3_x1_31 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_31,
    i2 => ctl_seq_no2_x1_148,
    i1 => ctl_seq_no2_x1_149,
    i0 => ctl_seq_no2_x1_150);
  ctl_seq_no2_x1_151 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_151,
    i1 => ctl_seq_ep_63,
    i0 => ctl_seq_ep_62);
  ctl_seq_no2_x1_152 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_152,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_75);
  ctl_seq_na2_x1_79 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_79,
    i1 => ctl_seq_no2_x1_151,
    i0 => ctl_seq_no2_x1_152);
  ctl_seq_no2_x1_147 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_147,
    i1 => ctl_seq_na3_x1_31,
    i0 => ctl_seq_na2_x1_79);
  ctl_seq_ctlalu_5 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlalu_5,
    i3 => ctl_seq_no4_x1_13,
    i2 => ctl_seq_no2_x1_143,
    i1 => ctl_seq_no4_x1_14,
    i0 => ctl_seq_no2_x1_147);
  ctl_seq_na2_x1_80 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_80,
    i1 => ctl_seq_mbk_not_ep_75,
    i0 => ctl_seq_mbk_not_ep_79);
  ctl_seq_na2_x1_81 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_81,
    i1 => ctl_seq_mbk_not_ep_92,
    i0 => ctl_seq_mbk_not_ep_5);
  ctl_seq_no2_x1_153 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_153,
    i1 => ctl_seq_na2_x1_80,
    i0 => ctl_seq_na2_x1_81);
  ctl_seq_na2_x1_82 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_82,
    i1 => ctl_seq_mbk_not_ep_34,
    i0 => ctl_seq_mbk_not_ep_72);
  ctl_seq_na2_x1_83 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_83,
    i1 => ctl_seq_mbk_not_ep_0,
    i0 => ctl_seq_mbk_not_ep_32);
  ctl_seq_no2_x1_154 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_154,
    i1 => ctl_seq_na2_x1_82,
    i0 => ctl_seq_na2_x1_83);
  ctl_seq_na2_x1_84 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_84,
    i1 => ctl_seq_mbk_not_ep_43,
    i0 => ctl_seq_mbk_not_ep_29);
  ctl_seq_na2_x1_85 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_85,
    i1 => ctl_seq_mbk_not_ep_28,
    i0 => ctl_seq_mbk_not_ep_93);
  ctl_seq_no2_x1_155 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_155,
    i1 => ctl_seq_na2_x1_84,
    i0 => ctl_seq_na2_x1_85);
  ctl_seq_a3_x2_19 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_19,
    i2 => ctl_seq_no2_x1_153,
    i1 => ctl_seq_no2_x1_154,
    i0 => ctl_seq_no2_x1_155);
  ctl_seq_na3_x1_32 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_32,
    i2 => ctl_seq_mbk_not_ep_85,
    i1 => ctl_seq_mbk_not_ep_76,
    i0 => ctl_seq_mbk_not_ep_13);
  ctl_seq_na3_x1_33 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_33,
    i2 => ctl_seq_mbk_not_ep_39,
    i1 => ctl_seq_mbk_not_ep_11,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_no2_x1_156 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_156,
    i1 => ctl_seq_na3_x1_32,
    i0 => ctl_seq_na3_x1_33);
  ctl_seq_na2_x1_86 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_86,
    i1 => ctl_seq_mbk_not_ep_3,
    i0 => ctl_seq_mbk_not_ep_41);
  ctl_seq_na2_x1_87 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_87,
    i1 => ctl_seq_mbk_not_ep_86,
    i0 => ctl_seq_mbk_not_ep_17);
  ctl_seq_na2_x1_88 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_88,
    i1 => ctl_seq_mbk_not_ep_9,
    i0 => ctl_seq_mbk_not_ep_20);
  ctl_seq_no3_x1_42 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_42,
    i2 => ctl_seq_na2_x1_86,
    i1 => ctl_seq_na2_x1_87,
    i0 => ctl_seq_na2_x1_88);
  ctl_seq_a2_x2_17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_17,
    i1 => ctl_seq_no2_x1_156,
    i0 => ctl_seq_no3_x1_42);
  ctl_seq_no2_x1_157 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_157,
    i1 => ctl_seq_ep_77,
    i0 => ctl_seq_ep_94);
  ctl_seq_no2_x1_158 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_158,
    i1 => ctl_seq_ep_4,
    i0 => ctl_seq_ep_2);
  ctl_seq_no2_x1_159 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_159,
    i1 => ctl_seq_ep_33,
    i0 => ctl_seq_ep_96);
  ctl_seq_a3_x2_20 : a3_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a3_x2_20,
    i2 => ctl_seq_no2_x1_157,
    i1 => ctl_seq_no2_x1_158,
    i0 => ctl_seq_no2_x1_159);
  ctl_seq_no2_x1_160 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_160,
    i1 => ctl_seq_ep_15,
    i0 => ctl_seq_ep_50);
  ctl_seq_no2_x1_161 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_161,
    i1 => ctl_seq_ep_31,
    i0 => ctl_seq_ep_6);
  ctl_seq_no2_x1_162 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_162,
    i1 => ctl_seq_ep_7,
    i0 => ctl_seq_ep_8);
  ctl_seq_a4_x2_30 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_30,
    i3 => ctl_seq_no2_x1_160,
    i2 => ctl_seq_mbk_not_ep_74,
    i1 => ctl_seq_no2_x1_161,
    i0 => ctl_seq_no2_x1_162);
  ctl_seq_na4_x1_20 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_20,
    i3 => ctl_seq_a3_x2_19,
    i2 => ctl_seq_a2_x2_17,
    i1 => ctl_seq_a3_x2_20,
    i0 => ctl_seq_a4_x2_30);
  ctl_seq_no2_x1_163 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_163,
    i1 => ctl_seq_ep_36,
    i0 => ctl_seq_ep_88);
  ctl_seq_no2_x1_164 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_164,
    i1 => ctl_seq_ep_27,
    i0 => ctl_seq_ep_35);
  ctl_seq_a2_x2_18 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_18,
    i1 => ctl_seq_no2_x1_163,
    i0 => ctl_seq_no2_x1_164);
  ctl_seq_no2_x1_165 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_165,
    i1 => ctl_seq_ep_16,
    i0 => ctl_seq_ep_73);
  ctl_seq_no2_x1_166 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_166,
    i1 => ctl_seq_ep_19,
    i0 => ctl_seq_ep_14);
  ctl_seq_a2_x2_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_19,
    i1 => ctl_seq_no2_x1_165,
    i0 => ctl_seq_no2_x1_166);
  ctl_seq_a2_x2_20 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_20,
    i1 => ctl_seq_mbk_not_aux166,
    i0 => ctl_seq_mbk_not_aux53);
  ctl_seq_a4_x2_31 : a4_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a4_x2_31,
    i3 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i2 => ctl_seq_mbk_not_ep_18,
    i1 => ctl_seq_a2_x2_20,
    i0 => ctl_seq_mbk_not_ep_83);
  ctl_seq_no2_x1_167 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_167,
    i1 => ctl_seq_ep_40,
    i0 => ctl_seq_ep_78);
  ctl_seq_no2_x1_168 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_168,
    i1 => ctl_seq_ep_1,
    i0 => ctl_seq_ep_30);
  ctl_seq_a2_x2_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_21,
    i1 => ctl_seq_no2_x1_167,
    i0 => ctl_seq_no2_x1_168);
  ctl_seq_na4_x1_21 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_21,
    i3 => ctl_seq_a2_x2_18,
    i2 => ctl_seq_a2_x2_19,
    i1 => ctl_seq_a4_x2_31,
    i0 => ctl_seq_a2_x2_21);
  ctl_seq_ctlopy_0 : o2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctlopy_0,
    i1 => ctl_seq_na4_x1_20,
    i0 => ctl_seq_na4_x1_21);
  ctl_seq_no2_x1_169 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_169,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_64);
  ctl_seq_no2_x1_170 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_170,
    i1 => ctl_seq_ep_67,
    i0 => ctl_seq_ep_90);
  ctl_seq_no2_x1_171 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_171,
    i1 => ctl_seq_ep_66,
    i0 => ctl_seq_ep_14);
  ctl_seq_na3_x1_34 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_34,
    i2 => ctl_seq_no2_x1_169,
    i1 => ctl_seq_no2_x1_170,
    i0 => ctl_seq_no2_x1_171);
  ctl_seq_no3_x1_43 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_43,
    i2 => ctl_seq_ep_65,
    i1 => ctl_seq_ep_71,
    i0 => ctl_seq_ep_52);
  ctl_seq_no2_x1_172 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_172,
    i1 => ctl_seq_ep_62,
    i0 => ctl_seq_ep_49);
  ctl_seq_no2_x1_173 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_173,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_60);
  ctl_seq_na3_x1_35 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_35,
    i2 => ctl_seq_no3_x1_43,
    i1 => ctl_seq_no2_x1_172,
    i0 => ctl_seq_no2_x1_173);
  ctl_seq_na3_x1_36 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_36,
    i2 => ctl_seq_mbk_not_ep_89,
    i1 => ctl_mbk_buf_seq_mbk_not_ep_48,
    i0 => ctl_seq_mbk_not_ep_84);
  ctl_seq_na4_x1_22 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_22,
    i3 => ctl_seq_mbk_not_ep_80,
    i2 => ctl_seq_mbk_not_ep_47,
    i1 => ctl_seq_mbk_not_aux256,
    i0 => ctl_mbk_buf_seq_mbk_not_ep_56);
  ctl_seq_no4_x1_15 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_15,
    i3 => ctl_seq_na3_x1_34,
    i2 => ctl_seq_na3_x1_35,
    i1 => ctl_seq_na3_x1_36,
    i0 => ctl_seq_na4_x1_22);
  ctl_seq_na2_x1_89 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_89,
    i1 => ctl_seq_mbk_not_ep_70,
    i0 => ctl_seq_mbk_not_ep_69);
  ctl_seq_na2_x1_90 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_90,
    i1 => ctl_seq_mbk_not_ep_58,
    i0 => ctl_seq_mbk_not_ep_51);
  ctl_seq_na2_x1_91 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_91,
    i1 => ctl_seq_mbk_not_ep_68,
    i0 => ctl_seq_mbk_not_ep_46);
  ctl_seq_no4_x1_16 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_16,
    i3 => ctl_seq_ep_63,
    i2 => ctl_seq_na2_x1_89,
    i1 => ctl_seq_na2_x1_90,
    i0 => ctl_seq_na2_x1_91);
  ctl_seq_ctlopy_1 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopy_1,
    i1 => ctl_seq_no4_x1_15,
    i0 => ctl_seq_no4_x1_16);
  ctl_seq_ctlopy_2 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctlopy_2,
    i => ctl_seq_aux246);
  ctl_seq_a2_x2_22 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_seq_a2_x2_22,
    i1 => ctl_seq_mbk_not_aux166,
    i0 => ctl_seq_mbk_not_aux53);
  ctl_seq_na4_x1_23 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_23,
    i3 => ctl_seq_mbk_not_ep_21,
    i2 => ctl_seq_mbk_not_ep_24,
    i1 => ctl_seq_a2_x2_22,
    i0 => ctl_seq_mbk_not_ep_22);
  ctl_seq_no2_x1_174 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_174,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_29);
  ctl_seq_no2_x1_175 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_175,
    i1 => ctl_seq_ep_28,
    i0 => ctl_seq_ep_93);
  ctl_seq_na2_x1_92 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_92,
    i1 => ctl_seq_no2_x1_174,
    i0 => ctl_seq_no2_x1_175);
  ctl_seq_no2_x1_176 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_176,
    i1 => ctl_seq_ep_88,
    i0 => ctl_seq_ep_19);
  ctl_seq_no2_x1_177 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_177,
    i1 => ctl_seq_ep_73,
    i0 => ctl_seq_ep_30);
  ctl_seq_na2_x1_93 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_93,
    i1 => ctl_seq_no2_x1_176,
    i0 => ctl_seq_no2_x1_177);
  ctl_seq_no2_x1_178 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_178,
    i1 => ctl_seq_ep_27,
    i0 => ctl_seq_ep_35);
  ctl_seq_no2_x1_179 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_179,
    i1 => ctl_seq_ep_91,
    i0 => ctl_seq_ep_36);
  ctl_seq_na2_x1_94 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_94,
    i1 => ctl_seq_no2_x1_178,
    i0 => ctl_seq_no2_x1_179);
  ctl_seq_no4_x1_17 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_17,
    i3 => ctl_seq_na4_x1_23,
    i2 => ctl_seq_na2_x1_92,
    i1 => ctl_seq_na2_x1_93,
    i0 => ctl_seq_na2_x1_94);
  ctl_seq_no2_x1_180 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_180,
    i1 => ctl_seq_ep_34,
    i0 => ctl_seq_ep_72);
  ctl_seq_no2_x1_181 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_181,
    i1 => ctl_seq_ep_0,
    i0 => ctl_seq_ep_32);
  ctl_seq_na2_x1_95 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_95,
    i1 => ctl_seq_no2_x1_180,
    i0 => ctl_seq_no2_x1_181);
  ctl_seq_no3_x1_45 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_45,
    i2 => ctl_seq_ep_76,
    i1 => ctl_seq_ep_8,
    i0 => ctl_seq_ep_85);
  ctl_seq_no3_x1_46 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_46,
    i2 => ctl_seq_ep_26,
    i1 => ctl_seq_ep_83,
    i0 => ctl_seq_ep_25);
  ctl_seq_na2_x1_96 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_96,
    i1 => ctl_seq_no3_x1_45,
    i0 => ctl_seq_no3_x1_46);
  ctl_seq_no2_x1_182 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_182,
    i1 => ctl_seq_ep_75,
    i0 => ctl_seq_ep_79);
  ctl_seq_no2_x1_183 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_183,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_ep_5);
  ctl_seq_na2_x1_97 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_97,
    i1 => ctl_seq_no2_x1_182,
    i0 => ctl_seq_no2_x1_183);
  ctl_seq_no3_x1_44 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_44,
    i2 => ctl_seq_na2_x1_95,
    i1 => ctl_seq_na2_x1_96,
    i0 => ctl_seq_na2_x1_97);
  ctl_seq_na2_x1_98 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_98,
    i1 => ctl_seq_mbk_not_ep_6,
    i0 => ctl_seq_mbk_not_ep_7);
  ctl_seq_na2_x1_99 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_99,
    i1 => ctl_seq_mbk_not_ep_20,
    i0 => ctl_seq_mbk_not_ep_3);
  ctl_seq_na2_x1_100 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_100,
    i1 => ctl_seq_mbk_not_ep_41,
    i0 => ctl_seq_mbk_not_ep_31);
  ctl_seq_no4_x1_18 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_18,
    i3 => ctl_seq_na2_x1_98,
    i2 => ctl_seq_na2_x1_99,
    i1 => ctl_seq_ep_74,
    i0 => ctl_seq_na2_x1_100);
  ctl_seq_no2_x1_185 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_185,
    i1 => ctl_seq_ep_95,
    i0 => ctl_seq_ep_40);
  ctl_seq_no2_x1_186 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_186,
    i1 => ctl_seq_ep_94,
    i0 => ctl_seq_ep_33);
  ctl_seq_no2_x1_187 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_187,
    i1 => ctl_seq_ep_78,
    i0 => ctl_seq_ep_77);
  ctl_seq_na3_x1_37 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_37,
    i2 => ctl_seq_no2_x1_185,
    i1 => ctl_seq_no2_x1_186,
    i0 => ctl_seq_no2_x1_187);
  ctl_seq_no2_x1_188 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_188,
    i1 => ctl_seq_ep_23,
    i0 => ctl_seq_ep_96);
  ctl_seq_no2_x1_189 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_189,
    i1 => ctl_seq_ep_4,
    i0 => ctl_seq_ep_2);
  ctl_seq_no2_x1_190 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_190,
    i1 => ctl_seq_ep_86,
    i0 => ctl_seq_ep_9);
  ctl_seq_na3_x1_38 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_38,
    i2 => ctl_seq_no2_x1_188,
    i1 => ctl_seq_no2_x1_189,
    i0 => ctl_seq_no2_x1_190);
  ctl_seq_no2_x1_184 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_184,
    i1 => ctl_seq_na3_x1_37,
    i0 => ctl_seq_na3_x1_38);
  ctl_seq_ctlopy_3 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopy_3,
    i3 => ctl_seq_no4_x1_17,
    i2 => ctl_seq_no3_x1_44,
    i1 => ctl_seq_no4_x1_18,
    i0 => ctl_seq_no2_x1_184);
  ctl_seq_no3_x1_47 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_47,
    i2 => ctl_seq_ep_11,
    i1 => ctl_seq_ep_82,
    i0 => ctl_seq_ep_13);
  ctl_seq_no2_x1_191 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_191,
    i1 => ctl_seq_ep_15,
    i0 => ctl_seq_ep_50);
  ctl_seq_ctlopy_4 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopy_4,
    i3 => ctl_seq_no3_x1_47,
    i2 => ctl_seq_mbk_not_aux54,
    i1 => ctl_seq_mbk_not_ep_17,
    i0 => ctl_seq_no2_x1_191);
  ctl_seq_ctlopy_5 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopy_5,
    i3 => ctl_seq_mbk_not_ep_1,
    i2 => ctl_seq_mbk_not_ep_55,
    i1 => ctl_seq_mbk_not_ep_54,
    i0 => ctl_seq_mbk_not_ep_53);
  ctl_seq_ctlopy_6 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopy_6,
    i3 => ctl_seq_mbk_not_ep_16,
    i2 => ctl_seq_mbk_not_ep_10,
    i1 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i0 => ctl_seq_mbk_not_ep_12);
  ctl_seq_na3_x1_39 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_39,
    i2 => ctl_seq_mbk_not_ep_33,
    i1 => ctl_seq_mbk_not_aux262,
    i0 => ctl_seq_mbk_not_ep_23);
  ctl_seq_no2_x1_192 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_192,
    i1 => ctl_seq_ep_35,
    i0 => ctl_seq_ep_90);
  ctl_seq_no2_x1_193 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_193,
    i1 => ctl_seq_ep_66,
    i0 => ctl_seq_ep_16);
  ctl_seq_na2_x1_101 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_101,
    i1 => ctl_seq_no2_x1_192,
    i0 => ctl_seq_no2_x1_193);
  ctl_seq_na3_x1_40 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_40,
    i2 => ctl_seq_mbk_not_ep_89,
    i1 => ctl_seq_mbk_not_ep_50,
    i0 => ctl_seq_mbk_not_ep_84);
  ctl_seq_na3_x1_41 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_41,
    i2 => ctl_seq_mbk_not_ep_4,
    i1 => ctl_seq_mbk_not_ep_17,
    i0 => ctl_seq_mbk_not_ep_15);
  ctl_seq_no4_x1_19 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_19,
    i3 => ctl_seq_na3_x1_39,
    i2 => ctl_seq_na2_x1_101,
    i1 => ctl_seq_na3_x1_40,
    i0 => ctl_seq_na3_x1_41);
  ctl_seq_na4_x1_24 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_24,
    i3 => ctl_mbk_buf_seq_mbk_not_ep_48,
    i2 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i1 => ctl_seq_mbk_not_aux25,
    i0 => ctl_seq_mbk_not_ep_71);
  ctl_seq_no2_x1_194 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_194,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_ep_34);
  ctl_seq_no2_x1_195 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_195,
    i1 => ctl_seq_ep_29,
    i0 => ctl_seq_ep_28);
  ctl_seq_na2_x1_102 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_102,
    i1 => ctl_seq_no2_x1_194,
    i0 => ctl_seq_no2_x1_195);
  ctl_seq_no2_x1_196 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_196,
    i1 => ctl_seq_ep_43,
    i0 => ctl_seq_ep_57);
  ctl_seq_no2_x1_197 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_197,
    i1 => ctl_seq_ep_27,
    i0 => ctl_seq_ep_67);
  ctl_seq_na2_x1_103 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_103,
    i1 => ctl_seq_no2_x1_196,
    i0 => ctl_seq_no2_x1_197);
  ctl_seq_no3_x1_48 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_48,
    i2 => ctl_seq_na4_x1_24,
    i1 => ctl_seq_na2_x1_102,
    i0 => ctl_seq_na2_x1_103);
  ctl_seq_no2_x1_199 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_199,
    i1 => ctl_seq_ep_70,
    i0 => ctl_seq_ep_69);
  ctl_seq_no2_x1_200 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_200,
    i1 => ctl_seq_ep_77,
    i0 => ctl_seq_ep_46);
  ctl_seq_no2_x1_201 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_201,
    i1 => ctl_seq_ep_68,
    i0 => ctl_seq_ep_95);
  ctl_seq_na3_x1_42 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_42,
    i2 => ctl_seq_no2_x1_199,
    i1 => ctl_seq_no2_x1_200,
    i0 => ctl_seq_no2_x1_201);
  ctl_seq_no2_x1_202 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_202,
    i1 => ctl_seq_ep_63,
    i0 => ctl_seq_ep_49);
  ctl_seq_no2_x1_203 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_203,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_79);
  ctl_seq_na2_x1_104 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_104,
    i1 => ctl_seq_no2_x1_202,
    i0 => ctl_seq_no2_x1_203);
  ctl_seq_no2_x1_198 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_198,
    i1 => ctl_seq_na3_x1_42,
    i0 => ctl_seq_na2_x1_104);
  ctl_seq_ctlopx_0 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_0,
    i2 => ctl_seq_no4_x1_19,
    i1 => ctl_seq_no3_x1_48,
    i0 => ctl_seq_no2_x1_198);
  ctl_seq_na4_x1_25 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na4_x1_25,
    i3 => ctl_seq_mbk_not_ep_8,
    i2 => ctl_seq_mbk_not_ep_54,
    i1 => ctl_seq_mbk_not_aux25,
    i0 => ctl_seq_mbk_not_ep_52);
  ctl_seq_no2_x1_204 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_204,
    i1 => ctl_seq_ep_61,
    i0 => ctl_seq_ep_75);
  ctl_seq_no2_x1_205 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_205,
    i1 => ctl_seq_ep_92,
    i0 => ctl_seq_ep_34);
  ctl_seq_na2_x1_105 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_105,
    i1 => ctl_seq_no2_x1_204,
    i0 => ctl_seq_no2_x1_205);
  ctl_seq_na2_x1_106 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_106,
    i1 => ctl_seq_mbk_not_ep_23,
    i0 => ctl_seq_mbk_not_aux262);
  ctl_seq_no2_x1_206 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_206,
    i1 => ctl_seq_ep_72,
    i0 => ctl_seq_ep_43);
  ctl_seq_no2_x1_207 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_207,
    i1 => ctl_seq_ep_57,
    i0 => ctl_seq_ep_29);
  ctl_seq_na2_x1_107 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_107,
    i1 => ctl_seq_no2_x1_206,
    i0 => ctl_seq_no2_x1_207);
  ctl_seq_no4_x1_20 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_20,
    i3 => ctl_seq_na4_x1_25,
    i2 => ctl_seq_na2_x1_105,
    i1 => ctl_seq_na2_x1_106,
    i0 => ctl_seq_na2_x1_107);
  ctl_seq_no3_x1_49 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_49,
    i2 => ctl_seq_ep_51,
    i1 => ctl_seq_ep_58,
    i0 => ctl_seq_ep_53);
  ctl_seq_no3_x1_50 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_50,
    i2 => ctl_mbk_buf_seq_ep_48,
    i1 => ctl_seq_ep_89,
    i0 => ctl_seq_ep_84);
  ctl_seq_na2_x1_108 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_108,
    i1 => ctl_seq_no3_x1_49,
    i0 => ctl_seq_no3_x1_50);
  ctl_seq_no3_x1_51 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_51,
    i2 => ctl_seq_ep_6,
    i1 => ctl_seq_ep_71,
    i0 => ctl_seq_ep_7);
  ctl_seq_no2_x1_209 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_209,
    i1 => ctl_seq_ep_49,
    i0 => ctl_seq_ep_74);
  ctl_seq_na2_x1_109 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_109,
    i1 => ctl_seq_no3_x1_51,
    i0 => ctl_seq_no2_x1_209);
  ctl_seq_no2_x1_208 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_208,
    i1 => ctl_seq_na2_x1_108,
    i0 => ctl_seq_na2_x1_109);
  ctl_seq_na2_x1_110 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_110,
    i1 => ctl_seq_mbk_not_ep_66,
    i0 => ctl_seq_mbk_not_ep_73);
  ctl_seq_na2_x1_111 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_111,
    i1 => ctl_seq_mbk_not_ep_28,
    i0 => ctl_seq_mbk_not_ep_93);
  ctl_seq_na2_x1_112 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_112,
    i1 => ctl_seq_mbk_not_ep_67,
    i0 => ctl_seq_mbk_not_ep_90);
  ctl_seq_no3_x1_52 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_52,
    i2 => ctl_seq_na2_x1_110,
    i1 => ctl_seq_na2_x1_111,
    i0 => ctl_seq_na2_x1_112);
  ctl_seq_na2_x1_113 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_113,
    i1 => ctl_seq_mbk_not_ep_70,
    i0 => ctl_seq_mbk_not_ep_69);
  ctl_seq_na2_x1_114 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_114,
    i1 => ctl_seq_mbk_not_ep_46,
    i0 => ctl_seq_mbk_not_ep_33);
  ctl_seq_na2_x1_115 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_115,
    i1 => ctl_seq_mbk_not_ep_68,
    i0 => ctl_seq_mbk_not_ep_55);
  ctl_seq_no4_x1_21 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_21,
    i3 => ctl_seq_ep_63,
    i2 => ctl_seq_na2_x1_113,
    i1 => ctl_seq_na2_x1_114,
    i0 => ctl_seq_na2_x1_115);
  ctl_seq_ctlopx_1 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_1,
    i3 => ctl_seq_no4_x1_20,
    i2 => ctl_seq_no2_x1_208,
    i1 => ctl_seq_no3_x1_52,
    i0 => ctl_seq_no4_x1_21);
  ctl_seq_na2_x1_116 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_116,
    i1 => ctl_seq_mbk_not_ep_39,
    i0 => ctl_seq_mbk_not_ep_98);
  ctl_seq_na2_x1_117 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_117,
    i1 => ctl_seq_mbk_not_ep_15,
    i0 => ctl_seq_mbk_not_ep_50);
  ctl_seq_na2_x1_118 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_118,
    i1 => ctl_seq_mbk_not_ep_97,
    i0 => ctl_seq_mbk_not_ep_82);
  ctl_seq_no3_x1_53 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_53,
    i2 => ctl_seq_na2_x1_116,
    i1 => ctl_seq_na2_x1_117,
    i0 => ctl_seq_na2_x1_118);
  ctl_seq_na3_x1_43 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_43,
    i2 => ctl_mbk_buf_seq_mbk_not_ep_87,
    i1 => ctl_seq_mbk_not_ep_38,
    i0 => ctl_seq_mbk_not_ep_83);
  ctl_seq_na2_x1_119 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_119,
    i1 => ctl_seq_mbk_not_ep_35,
    i0 => ctl_seq_mbk_not_ep_36);
  ctl_seq_no2_x1_210 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_210,
    i1 => ctl_seq_na3_x1_43,
    i0 => ctl_seq_na2_x1_119);
  ctl_seq_na2_x1_120 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_120,
    i1 => ctl_seq_mbk_not_ep_16,
    i0 => ctl_seq_mbk_not_ep_40);
  ctl_seq_na2_x1_121 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_121,
    i1 => ctl_seq_mbk_not_ep_17,
    i0 => ctl_seq_mbk_not_ep_41);
  ctl_seq_no2_x1_211 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_211,
    i1 => ctl_seq_na2_x1_120,
    i0 => ctl_seq_na2_x1_121);
  ctl_seq_ctlopx_2 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_2,
    i2 => ctl_seq_no3_x1_53,
    i1 => ctl_seq_no2_x1_210,
    i0 => ctl_seq_no2_x1_211);
  ctl_seq_ctlopx_3 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_3,
    i1 => ctl_seq_mbk_not_ep_27,
    i0 => ctl_seq_mbk_not_ep_30);
  ctl_seq_ctlopx_4 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_4,
    i1 => ctl_seq_mbk_not_ep_79,
    i0 => ctl_seq_mbk_not_ep_78);
  ctl_seq_ctlopx_5 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_5,
    i1 => ctl_seq_mbk_not_ep_77,
    i0 => ctl_seq_mbk_not_ep_76);
  ctl_seq_na2_x1_122 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_122,
    i1 => ctl_seq_mbk_not_ep_88,
    i0 => ctl_seq_mbk_not_ep_19);
  ctl_seq_na2_x1_123 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_123,
    i1 => ctl_seq_mbk_not_ep_94,
    i0 => ctl_seq_mbk_not_ep_96);
  ctl_seq_na2_x1_124 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_124,
    i1 => ctl_seq_mbk_not_ep_14,
    i0 => ctl_seq_mbk_not_ep_1);
  ctl_seq_no4_x1_22 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_22,
    i3 => ctl_seq_ep_62,
    i2 => ctl_seq_na2_x1_122,
    i1 => ctl_seq_na2_x1_123,
    i0 => ctl_seq_na2_x1_124);
  ctl_seq_na2_x1_125 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_125,
    i1 => ctl_seq_mbk_not_ep_64,
    i0 => ctl_seq_mbk_not_ep_91);
  ctl_seq_na2_x1_126 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_126,
    i1 => ctl_seq_mbk_not_ep_5,
    i0 => ctl_seq_mbk_not_ep_60);
  ctl_seq_na2_x1_127 : na2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na2_x1_127,
    i1 => ctl_seq_mbk_not_ep_0,
    i0 => ctl_seq_mbk_not_ep_32);
  ctl_seq_no3_x1_54 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_54,
    i2 => ctl_seq_na2_x1_125,
    i1 => ctl_seq_na2_x1_126,
    i0 => ctl_seq_na2_x1_127);
  ctl_seq_no4_x1_23 : no4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no4_x1_23,
    i3 => ctl_seq_ep_80,
    i2 => ctl_seq_ep_85,
    i1 => ctl_seq_ep_18,
    i0 => ctl_seq_ep_81);
  ctl_seq_na3_x1_44 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_44,
    i2 => ctl_seq_mbk_not_ep_4,
    i1 => ctl_seq_mbk_not_ep_86,
    i0 => ctl_seq_mbk_not_ep_2);
  ctl_seq_na3_x1_45 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_na3_x1_45,
    i2 => ctl_seq_mbk_not_ep_20,
    i1 => ctl_seq_mbk_not_ep_3,
    i0 => ctl_seq_mbk_not_ep_31);
  ctl_seq_no2_x1_212 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_212,
    i1 => ctl_seq_na3_x1_44,
    i0 => ctl_seq_na3_x1_45);
  ctl_seq_ctlopx_6 : na4_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_6,
    i3 => ctl_seq_no4_x1_22,
    i2 => ctl_seq_no3_x1_54,
    i1 => ctl_seq_no4_x1_23,
    i0 => ctl_seq_no2_x1_212);
  ctl_seq_no3_x1_55 : no3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no3_x1_55,
    i2 => ctl_seq_ep_11,
    i1 => ctl_seq_ep_10,
    i0 => ctl_seq_ep_12);
  ctl_seq_no2_x1_213 : no2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctl_seq_no2_x1_213,
    i1 => ctl_seq_ep_9,
    i0 => ctl_seq_ep_13);
  ctl_seq_ctlopx_7 : na3_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => ctlopx_7,
    i2 => ctl_seq_no3_x1_55,
    i1 => ctl_seq_no2_x1_213,
    i0 => ctl_seq_mbk_not_ep_95);
  ctl_seq_ctlopx_8 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctlopx_8,
    i => ctl_seq_ep_37);
  ctl_mbk_buf_sts_mbk_not_excrqs_s : buf_x8
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_sts_mbk_not_excrqs_s,
    i => ctl_sts_mbk_not_excrqs_s);
  ctl_mbk_buf_sts_mbk_not_wen_rfe : buf_x8
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_sts_mbk_not_wen_rfe,
    i => ctl_sts_mbk_not_wen_rfe);
  ctl_mbk_buf_seq_excp_5 : buf_x8
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_excp_5,
    i => ctl_excp_5);
  ctl_mbk_buf_seq_mbk_not_ep_48 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_ep_48,
    i => ctl_seq_mbk_not_ep_48);
  ctl_mbk_buf_seq_mbk_not_ep_87 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_ep_87,
    i => ctl_seq_mbk_not_ep_87);
  ctl_mbk_buf_seq_mbk_not_ep_56 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_ep_56,
    i => ctl_seq_mbk_not_ep_56);
  ctl_mbk_buf_seq_ep_48 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_ep_48,
    i => ctl_seq_ep_48);
  ctl_mbk_buf_sts_sgmterr_en : buf_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_sts_sgmterr_en,
    i => ctl_sts_sgmterr_en);
  ctl_mbk_buf_seq_ep_56 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_ep_56,
    i => ctl_seq_ep_56);
  ctl_mbk_buf_sts_mbk_not_adel_x : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_sts_mbk_not_adel_x,
    i => ctl_sts_mbk_not_adel_x);
  ctl_mbk_buf_seq_mbk_not_aux16 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_aux16,
    i => ctl_seq_mbk_not_aux16);
  ctl_mbk_buf_seq_mbk_not_aux8 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_aux8,
    i => ctl_seq_mbk_not_aux8);
  ctl_mbk_buf_seq_mbk_not_aux10 : buf_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_mbk_buf_seq_mbk_not_aux10,
    i => ctl_seq_mbk_not_aux10);
  ctl_sts_cr_s_15_scan_0 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1894,
    i1 => ctl_sts_oa22_x2_8,
    i0 => ctl_sts_cr_ip_5,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_15 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_15,
    i => ctl_noname1932,
    ck => ck_ctl);
  ctl_sts_cr_s_14_scan_1 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1895,
    i1 => ctl_sts_oa22_x2_7,
    i0 => ctl_sts_cr_ip_4,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_14 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_14,
    i => ctl_noname1933,
    ck => ck_ctl);
  ctl_sts_cr_s_13_scan_2 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1896,
    i1 => ctl_sts_oa22_x2_6,
    i0 => ctl_sts_cr_ip_3,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_13 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_13,
    i => ctl_noname1934,
    ck => ck_ctl);
  ctl_sts_cr_s_12_scan_3 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1897,
    i1 => ctl_sts_oa22_x2_5,
    i0 => ctl_sts_cr_ip_2,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_12 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_12,
    i => ctl_noname1935,
    ck => ck_ctl);
  ctl_sts_cr_s_11_scan_4 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1898,
    i1 => ctl_sts_oa22_x2_4,
    i0 => ctl_sts_cr_ip_1,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_11 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_11,
    i => ctl_noname1936,
    ck => ck_ctl);
  ctl_sts_cr_s_10_scan_5 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1899,
    i1 => ctl_sts_oa22_x2_3,
    i0 => ctl_sts_cr_ip_0,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_10 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_10,
    i => ctl_noname1937,
    ck => ck_ctl);
  ctl_sts_cr_s_9_scan_6 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1900,
    i1 => ctl_sts_oa2a22_x2_2,
    i0 => ctl_sts_cr_s_9,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_9 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_9,
    i => ctl_noname1938,
    ck => ck_ctl);
  ctl_sts_cr_s_8_scan_7 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1901,
    i1 => ctl_sts_oa2a22_x2,
    i0 => ctl_sts_cr_s_8,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_cr_s_8 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_cr_s_8,
    i => ctl_noname1939,
    ck => ck_ctl);
  ctl_sts_sr_s_15_scan_8 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1902,
    i1 => ctl_sts_oa2ao222_x2_14,
    i0 => ctl_sts_sr_s_15,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_15 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_15,
    i => ctl_noname1948,
    ck => ck_ctl);
  ctl_sts_sr_s_14_scan_9 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1903,
    i1 => ctl_sts_oa2ao222_x2_13,
    i0 => ctl_sts_sr_s_14,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_14 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_14,
    i => ctl_noname1949,
    ck => ck_ctl);
  ctl_sts_sr_s_13_scan_10 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1904,
    i1 => ctl_sts_oa2ao222_x2_12,
    i0 => ctl_sts_sr_s_13,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_13 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_13,
    i => ctl_noname1950,
    ck => ck_ctl);
  ctl_sts_sr_s_12_scan_11 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1905,
    i1 => ctl_sts_oa2ao222_x2_11,
    i0 => ctl_sts_sr_s_12,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_12 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_12,
    i => ctl_noname1951,
    ck => ck_ctl);
  ctl_sts_sr_s_11_scan_12 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1906,
    i1 => ctl_sts_oa2ao222_x2_10,
    i0 => ctl_sts_sr_s_11,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_11 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_11,
    i => ctl_noname1952,
    ck => ck_ctl);
  ctl_sts_sr_s_10_scan_13 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1907,
    i1 => ctl_sts_oa2ao222_x2_9,
    i0 => ctl_sts_sr_s_10,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_10 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_10,
    i => ctl_noname1953,
    ck => ck_ctl);
  ctl_sts_sr_s_9_scan_14 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1908,
    i1 => ctl_sts_oa2ao222_x2_8,
    i0 => ctl_sts_sr_s_9,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_9 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_9,
    i => ctl_noname1954,
    ck => ck_ctl);
  ctl_sts_sr_s_8_scan_15 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1909,
    i1 => ctl_sts_oa2ao222_x2_7,
    i0 => ctl_sts_sr_s_8,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_8 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_8,
    i => ctl_noname1955,
    ck => ck_ctl);
  ctl_sts_sr_s_7_scan_16 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1910,
    i1 => ctl_sts_oa2ao222_x2_6,
    i0 => ctl_sts_sr_s_7,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_7 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_7,
    i => ctl_noname1956,
    ck => ck_ctl);
  ctl_sts_sr_s_6_scan_17 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1911,
    i1 => ctl_sts_oa2ao222_x2_5,
    i0 => ctl_sts_sr_s_6,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_6 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_6,
    i => ctl_noname1957,
    ck => ck_ctl);
  ctl_sts_sr_s_5_scan_18 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1912,
    i1 => ctl_sts_oa2ao222_x2_4,
    i0 => ctl_sts_sr_s_3,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_5 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_5,
    i => ctl_noname1958,
    ck => ck_ctl);
  ctl_sts_sr_s_4_scan_19 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1913,
    i1 => ctl_sts_oa2ao222_x2_3,
    i0 => ctl_sts_sr_s_2,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_4 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_4,
    i => ctl_noname1959,
    ck => ck_ctl);
  ctl_sts_sr_s_3_scan_20 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1914,
    i1 => ctl_sts_oa2ao222_x2_2,
    i0 => ctl_sts_sr_s_1,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_3 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_3,
    i => ctl_noname1960,
    ck => ck_ctl);
  ctl_sts_sr_s_2_scan_21 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1915,
    i1 => ctl_sts_oa2ao222_x2,
    i0 => ctl_scout,
    cmd => ctl_sts_mbk_not_wen_erq);
  ctl_sts_sr_s_2 : sff1_x4
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_sts_sr_s_2,
    i => ctl_noname1961,
    ck => ck_ctl);
  ctl_seq_ep_6_scan_22 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1916,
    i1 => scin,
    i0 => ctl_seq_nao2o22_x1_3,
    cmd => test);
  ctl_seq_ep_5_scan_23 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1917,
    i1 => ctl_seq_ep_6,
    i0 => ctl_seq_oa2ao222_x2,
    cmd => test);
  ctl_seq_ep_4_scan_24 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1918,
    i1 => ctl_seq_ep_5,
    i0 => ctl_seq_nao2o22_x1_2,
    cmd => test);
  ctl_seq_ep_3_scan_25 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1919,
    i1 => ctl_seq_ep_4,
    i0 => ctl_seq_nao2o22_x1,
    cmd => test);
  ctl_seq_ep_2_scan_26 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1920,
    i1 => ctl_seq_ep_3,
    i0 => ctl_seq_nao22_x1,
    cmd => test);
  ctl_seq_ep_1_scan_27 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1921,
    i1 => ctl_seq_ep_2,
    i0 => reset,
    cmd => test);
  ctl_seq_ep_0_scan_28 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1922,
    i1 => ctl_seq_ep_1,
    i0 => ctl_seq_no2_x1_22,
    cmd => test);
  ctl_sts_ibe_r_scan_29 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1923,
    i1 => ctl_seq_ep_0,
    i0 => ctl_sts_noa22_x1_21,
    cmd => test);
  ctl_sts_ri_r_scan_30 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1924,
    i1 => ctl_sts_ibe_r,
    i0 => ctl_sts_noa22_x1_20,
    cmd => test);
  ctl_sts_dbe_r_scan_31 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1925,
    i1 => ctl_sts_ri_r,
    i0 => ctl_sts_noa22_x1_19,
    cmd => test);
  ctl_sts_adel_r_scan_32 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1926,
    i1 => ctl_sts_dbe_r,
    i0 => ctl_sts_noa22_x1_17,
    cmd => test);
  ctl_sts_cpu_r_scan_33 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1927,
    i1 => ctl_sts_adel_r,
    i0 => ctl_sts_noa22_x1_16,
    cmd => test);
  ctl_sts_ades_r_scan_34 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1928,
    i1 => ctl_sts_cpu_r,
    i0 => ctl_sts_noa22_x1_14,
    cmd => test);
  ctl_sts_ovr_r_scan_35 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1929,
    i1 => ctl_sts_ades_r,
    i0 => ctl_sts_noa22_x1_13,
    cmd => test);
  ctl_sts_intrqs_sys_r_scan_36 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1930,
    i1 => ctl_sts_ovr_r,
    i0 => ctl_sts_noa22_x1_11,
    cmd => test);
  ctl_sts_intrqs_br_r_scan_37 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1931,
    i1 => ctl_sts_intrqs_sys_r,
    i0 => ctl_sts_noa22_x1_9,
    cmd => test);
  ctl_sts_cr_s_15_scan_38 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1932,
    i1 => ctl_sts_intrqs_br_r,
    i0 => ctl_noname1894,
    cmd => test);
  ctl_sts_cr_s_14_scan_39 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1933,
    i1 => ctl_sts_cr_s_15,
    i0 => ctl_noname1895,
    cmd => test);
  ctl_sts_cr_s_13_scan_40 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1934,
    i1 => ctl_sts_cr_s_14,
    i0 => ctl_noname1896,
    cmd => test);
  ctl_sts_cr_s_12_scan_41 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1935,
    i1 => ctl_sts_cr_s_13,
    i0 => ctl_noname1897,
    cmd => test);
  ctl_sts_cr_s_11_scan_42 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1936,
    i1 => ctl_sts_cr_s_12,
    i0 => ctl_noname1898,
    cmd => test);
  ctl_sts_cr_s_10_scan_43 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1937,
    i1 => ctl_sts_cr_s_11,
    i0 => ctl_noname1899,
    cmd => test);
  ctl_sts_cr_s_9_scan_44 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1938,
    i1 => ctl_sts_cr_s_10,
    i0 => ctl_noname1900,
    cmd => test);
  ctl_sts_cr_s_8_scan_45 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1939,
    i1 => ctl_sts_cr_s_9,
    i0 => ctl_noname1901,
    cmd => test);
  ctl_sts_cr_s_7_scan_46 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1940,
    i1 => ctl_sts_cr_s_8,
    i0 => ctl_sts_nao22_x1_8,
    cmd => test);
  ctl_sts_cr_s_6_scan_47 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1941,
    i1 => ctl_sts_cr_s_7,
    i0 => ctl_sts_nao22_x1_7,
    cmd => test);
  ctl_sts_cr_s_5_scan_48 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1942,
    i1 => ctl_sts_cr_s_6,
    i0 => ctl_sts_oa2ao222_x2_18,
    cmd => test);
  ctl_sts_cr_s_4_scan_49 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1943,
    i1 => ctl_sts_cr_s_5,
    i0 => ctl_sts_oa2ao222_x2_17,
    cmd => test);
  ctl_sts_cr_s_3_scan_50 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1944,
    i1 => ctl_sts_cr_s_4,
    i0 => ctl_sts_oa2ao222_x2_16,
    cmd => test);
  ctl_sts_cr_s_2_scan_51 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1945,
    i1 => ctl_sts_cr_s_3,
    i0 => ctl_sts_oa2ao222_x2_15,
    cmd => test);
  ctl_sts_cr_s_1_scan_52 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1946,
    i1 => ctl_sts_cr_s_2,
    i0 => ctl_sts_ao22_x2_2,
    cmd => test);
  ctl_sts_cr_s_0_scan_53 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1947,
    i1 => ctl_sts_cr_s_1,
    i0 => ctl_sts_ao22_x2,
    cmd => test);
  ctl_sts_sr_s_15_scan_54 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1948,
    i1 => ctl_sts_cr_s_0,
    i0 => ctl_noname1902,
    cmd => test);
  ctl_sts_sr_s_14_scan_55 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1949,
    i1 => ctl_sts_sr_s_15,
    i0 => ctl_noname1903,
    cmd => test);
  ctl_sts_sr_s_13_scan_56 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1950,
    i1 => ctl_sts_sr_s_14,
    i0 => ctl_noname1904,
    cmd => test);
  ctl_sts_sr_s_12_scan_57 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1951,
    i1 => ctl_sts_sr_s_13,
    i0 => ctl_noname1905,
    cmd => test);
  ctl_sts_sr_s_11_scan_58 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1952,
    i1 => ctl_sts_sr_s_12,
    i0 => ctl_noname1906,
    cmd => test);
  ctl_sts_sr_s_10_scan_59 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1953,
    i1 => ctl_sts_sr_s_11,
    i0 => ctl_noname1907,
    cmd => test);
  ctl_sts_sr_s_9_scan_60 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1954,
    i1 => ctl_sts_sr_s_10,
    i0 => ctl_noname1908,
    cmd => test);
  ctl_sts_sr_s_8_scan_61 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1955,
    i1 => ctl_sts_sr_s_9,
    i0 => ctl_noname1909,
    cmd => test);
  ctl_sts_sr_s_7_scan_62 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1956,
    i1 => ctl_sts_sr_s_8,
    i0 => ctl_noname1910,
    cmd => test);
  ctl_sts_sr_s_6_scan_63 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1957,
    i1 => ctl_sts_sr_s_7,
    i0 => ctl_noname1911,
    cmd => test);
  ctl_sts_sr_s_5_scan_64 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1958,
    i1 => ctl_sts_sr_s_6,
    i0 => ctl_noname1912,
    cmd => test);
  ctl_sts_sr_s_4_scan_65 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1959,
    i1 => ctl_sts_sr_s_5,
    i0 => ctl_noname1913,
    cmd => test);
  ctl_sts_sr_s_3_scan_66 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1960,
    i1 => ctl_sts_sr_s_4,
    i0 => ctl_noname1914,
    cmd => test);
  ctl_sts_sr_s_2_scan_67 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1961,
    i1 => ctl_sts_sr_s_3,
    i0 => ctl_noname1915,
    cmd => test);
  ctl_sts_sr_s_1_scan_68 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1962,
    i1 => ctl_sts_sr_s_2,
    i0 => ctl_sts_noa22_x1_2,
    cmd => test);
  ctl_sts_sr_s_0_scan_69 : mx2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => ctl_noname1963,
    i1 => ctl_sts_sr_s_1,
    i0 => ctl_sts_noa22_x1,
    cmd => test);

end VST;
