<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › include › asm › ropes.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ropes.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_PARISC_ROPES_H_</span>
<span class="cp">#define _ASM_PARISC_ROPES_H_</span>

<span class="cp">#include &lt;asm/parisc-device.h&gt;</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cm">/* &quot;low end&quot; PA8800 machines use ZX1 chipset: PAT PDC and only run 64-bit */</span>
<span class="cp">#define ZX1_SUPPORT</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_PROC_FS</span>
<span class="cm">/* depends on proc fs support. But costs CPU performance */</span>
<span class="cp">#undef SBA_COLLECT_STATS</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm">** The number of pdir entries to &quot;free&quot; before issuing</span>
<span class="cm">** a read to PCOM register to flush out PCOM writes.</span>
<span class="cm">** Interacts with allocation granularity (ie 4 or 8 entries</span>
<span class="cm">** allocated and free&#39;d/purged at a time might make this</span>
<span class="cm">** less interesting).</span>
<span class="cm">*/</span>
<span class="cp">#define DELAYED_RESOURCE_CNT	16</span>

<span class="cp">#define MAX_IOC		2	</span><span class="cm">/* per Ike. Pluto/Astro only have 1. */</span><span class="cp"></span>
<span class="cp">#define ROPES_PER_IOC	8	</span><span class="cm">/* per Ike half or Pluto/Astro */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">ioc</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">ioc_hpa</span><span class="p">;</span>	<span class="cm">/* I/O MMU base address */</span>
	<span class="kt">char</span>		<span class="o">*</span><span class="n">res_map</span><span class="p">;</span>	<span class="cm">/* resource map, bit == pdir entry */</span>
	<span class="n">u64</span>		<span class="o">*</span><span class="n">pdir_base</span><span class="p">;</span>	<span class="cm">/* physical base address */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ibase</span><span class="p">;</span>		<span class="cm">/* pdir IOV Space base - shared w/lba_pci */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">imask</span><span class="p">;</span>		<span class="cm">/* pdir IOV Space mask - shared w/lba_pci */</span>
<span class="cp">#ifdef ZX1_SUPPORT</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">iovp_mask</span><span class="p">;</span>	<span class="cm">/* help convert IOVA to IOVP */</span>
<span class="cp">#endif</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="o">*</span><span class="n">res_hint</span><span class="p">;</span>	<span class="cm">/* next avail IOVP - circular search */</span>
	<span class="n">spinlock_t</span>	<span class="n">res_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">res_bitshift</span><span class="p">;</span>	<span class="cm">/* from the LEFT! */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">res_size</span><span class="p">;</span>	<span class="cm">/* size of resource map in bytes */</span>
<span class="cp">#ifdef SBA_HINT_SUPPORT</span>
<span class="cm">/* FIXME : DMA HINTs not used */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">hint_mask_pdir</span><span class="p">;</span> <span class="cm">/* bits used for DMA hints */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">hint_shift_pdir</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if DELAYED_RESOURCE_CNT &gt; 0</span>
	<span class="kt">int</span>		<span class="n">saved_cnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sba_dma_pair</span> <span class="p">{</span>
			<span class="n">dma_addr_t</span>	<span class="n">iova</span><span class="p">;</span>
			<span class="kt">size_t</span>		<span class="n">size</span><span class="p">;</span>
        <span class="p">}</span> <span class="n">saved</span><span class="p">[</span><span class="n">DELAYED_RESOURCE_CNT</span><span class="p">];</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef SBA_COLLECT_STATS</span>
<span class="cp">#define SBA_SEARCH_SAMPLE	0x100</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">avg_search</span><span class="p">[</span><span class="n">SBA_SEARCH_SAMPLE</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">avg_idx</span><span class="p">;</span>	<span class="cm">/* current index into avg_search */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">used_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">msingle_calls</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">msingle_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">msg_calls</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">msg_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">usingle_calls</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">usingle_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">usg_calls</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">usg_pages</span><span class="p">;</span>
<span class="cp">#endif</span>
        <span class="cm">/* STUFF We don&#39;t need in performance path */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">pdir_size</span><span class="p">;</span>	<span class="cm">/* in bytes, determined by IOV Space size */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sba_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sba_device</span>	<span class="o">*</span><span class="n">next</span><span class="p">;</span>  <span class="cm">/* list of SBA&#39;s in system */</span>
	<span class="k">struct</span> <span class="n">parisc_device</span>	<span class="o">*</span><span class="n">dev</span><span class="p">;</span>   <span class="cm">/* dev found in bus walk */</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">sba_hpa</span><span class="p">;</span> <span class="cm">/* base address */</span>
	<span class="n">spinlock_t</span>		<span class="n">sba_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">flags</span><span class="p">;</span>  <span class="cm">/* state/functionality enabled */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">hw_rev</span><span class="p">;</span>  <span class="cm">/* HW revision of chip */</span>

	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">chip_resv</span><span class="p">;</span> <span class="cm">/* MMIO reserved for chip */</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">iommu_resv</span><span class="p">;</span> <span class="cm">/* MMIO reserved for iommu */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">num_ioc</span><span class="p">;</span>  <span class="cm">/* number of on-board IOC&#39;s */</span>
	<span class="k">struct</span> <span class="n">ioc</span>		<span class="n">ioc</span><span class="p">[</span><span class="n">MAX_IOC</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define ASTRO_RUNWAY_PORT	0x582</span>
<span class="cp">#define IKE_MERCED_PORT		0x803</span>
<span class="cp">#define REO_MERCED_PORT		0x804</span>
<span class="cp">#define REOG_MERCED_PORT	0x805</span>
<span class="cp">#define PLUTO_MCKINLEY_PORT	0x880</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_ASTRO</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">ASTRO_RUNWAY_PORT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_IKE</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">IKE_MERCED_PORT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_PLUTO</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">PLUTO_MCKINLEY_PORT</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define PLUTO_IOVA_BASE	(1UL*1024*1024*1024)	</span><span class="cm">/* 1GB */</span><span class="cp"></span>
<span class="cp">#define PLUTO_IOVA_SIZE	(1UL*1024*1024*1024)	</span><span class="cm">/* 1GB */</span><span class="cp"></span>
<span class="cp">#define PLUTO_GART_SIZE	(PLUTO_IOVA_SIZE / 2)</span>

<span class="cp">#define SBA_PDIR_VALID_BIT	0x8000000000000000ULL</span>

<span class="cp">#define SBA_AGPGART_COOKIE	0x0000badbadc0ffeeULL</span>

<span class="cp">#define SBA_FUNC_ID	0x0000	</span><span class="cm">/* function id */</span><span class="cp"></span>
<span class="cp">#define SBA_FCLASS	0x0008	</span><span class="cm">/* function class, bist, header, rev... */</span><span class="cp"></span>

<span class="cp">#define SBA_FUNC_SIZE 4096   </span><span class="cm">/* SBA configuration function reg set */</span><span class="cp"></span>

<span class="cp">#define ASTRO_IOC_OFFSET	(32 * SBA_FUNC_SIZE)</span>
<span class="cp">#define PLUTO_IOC_OFFSET	(1 * SBA_FUNC_SIZE)</span>
<span class="cm">/* Ike&#39;s IOC&#39;s occupy functions 2 and 3 */</span>
<span class="cp">#define IKE_IOC_OFFSET(p)	((p+2) * SBA_FUNC_SIZE)</span>

<span class="cp">#define IOC_CTRL          0x8	</span><span class="cm">/* IOC_CTRL offset */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_TC       (1 &lt;&lt; 0) </span><span class="cm">/* TOC Enable */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_CE       (1 &lt;&lt; 1) </span><span class="cm">/* Coalesce Enable */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_DE       (1 &lt;&lt; 2) </span><span class="cm">/* Dillon Enable */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_RM       (1 &lt;&lt; 8) </span><span class="cm">/* Real Mode */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_NC       (1 &lt;&lt; 9) </span><span class="cm">/* Non Coherent Mode */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_D4       (1 &lt;&lt; 11) </span><span class="cm">/* Disable 4-byte coalescing */</span><span class="cp"></span>
<span class="cp">#define IOC_CTRL_DD       (1 &lt;&lt; 13) </span><span class="cm">/* Disable distr. LMMIO range coalescing */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">** Offsets into MBIB (Function 0 on Ike and hopefully Astro)</span>
<span class="cm">** Firmware programs this stuff. Don&#39;t touch it.</span>
<span class="cm">*/</span>
<span class="cp">#define LMMIO_DIRECT0_BASE  0x300</span>
<span class="cp">#define LMMIO_DIRECT0_MASK  0x308</span>
<span class="cp">#define LMMIO_DIRECT0_ROUTE 0x310</span>

<span class="cp">#define LMMIO_DIST_BASE  0x360</span>
<span class="cp">#define LMMIO_DIST_MASK  0x368</span>
<span class="cp">#define LMMIO_DIST_ROUTE 0x370</span>

<span class="cp">#define IOS_DIST_BASE	0x390</span>
<span class="cp">#define IOS_DIST_MASK	0x398</span>
<span class="cp">#define IOS_DIST_ROUTE	0x3A0</span>

<span class="cp">#define IOS_DIRECT_BASE	0x3C0</span>
<span class="cp">#define IOS_DIRECT_MASK	0x3C8</span>
<span class="cp">#define IOS_DIRECT_ROUTE 0x3D0</span>

<span class="cm">/*</span>
<span class="cm">** Offsets into I/O TLB (Function 2 and 3 on Ike)</span>
<span class="cm">*/</span>
<span class="cp">#define ROPE0_CTL	0x200  </span><span class="cm">/* &quot;regbus pci0&quot; */</span><span class="cp"></span>
<span class="cp">#define ROPE1_CTL	0x208</span>
<span class="cp">#define ROPE2_CTL	0x210</span>
<span class="cp">#define ROPE3_CTL	0x218</span>
<span class="cp">#define ROPE4_CTL	0x220</span>
<span class="cp">#define ROPE5_CTL	0x228</span>
<span class="cp">#define ROPE6_CTL	0x230</span>
<span class="cp">#define ROPE7_CTL	0x238</span>

<span class="cp">#define IOC_ROPE0_CFG	0x500	</span><span class="cm">/* pluto only */</span><span class="cp"></span>
<span class="cp">#define   IOC_ROPE_AO	  0x10	</span><span class="cm">/* Allow &quot;Relaxed Ordering&quot; */</span><span class="cp"></span>

<span class="cp">#define HF_ENABLE	0x40</span>

<span class="cp">#define IOC_IBASE	0x300	</span><span class="cm">/* IO TLB */</span><span class="cp"></span>
<span class="cp">#define IOC_IMASK	0x308</span>
<span class="cp">#define IOC_PCOM	0x310</span>
<span class="cp">#define IOC_TCNFG	0x318</span>
<span class="cp">#define IOC_PDIR_BASE	0x320</span>

<span class="cm">/*</span>
<span class="cm">** IOC supports 4/8/16/64KB page sizes (see TCNFG register)</span>
<span class="cm">** It&#39;s safer (avoid memory corruption) to keep DMA page mappings</span>
<span class="cm">** equivalently sized to VM PAGE_SIZE.</span>
<span class="cm">**</span>
<span class="cm">** We really can&#39;t avoid generating a new mapping for each</span>
<span class="cm">** page since the Virtual Coherence Index has to be generated</span>
<span class="cm">** and updated for each page.</span>
<span class="cm">**</span>
<span class="cm">** PAGE_SIZE could be greater than IOVP_SIZE. But not the inverse.</span>
<span class="cm">*/</span>
<span class="cp">#define IOVP_SIZE	PAGE_SIZE</span>
<span class="cp">#define IOVP_SHIFT	PAGE_SHIFT</span>
<span class="cp">#define IOVP_MASK	PAGE_MASK</span>

<span class="cp">#define SBA_PERF_CFG	0x708	</span><span class="cm">/* Performance Counter stuff */</span><span class="cp"></span>
<span class="cp">#define SBA_PERF_MASK1	0x718</span>
<span class="cp">#define SBA_PERF_MASK2	0x730</span>

<span class="cm">/*</span>
<span class="cm">** Offsets into PCI Performance Counters (functions 12 and 13)</span>
<span class="cm">** Controlled by PERF registers in function 2 &amp; 3 respectively.</span>
<span class="cm">*/</span>
<span class="cp">#define SBA_PERF_CNT1	0x200</span>
<span class="cp">#define SBA_PERF_CNT2	0x208</span>
<span class="cp">#define SBA_PERF_CNT3	0x210</span>

<span class="cm">/*</span>
<span class="cm">** lba_device: Per instance Elroy data structure</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">lba_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_hba_data</span>	<span class="n">hba</span><span class="p">;</span>

	<span class="n">spinlock_t</span>		<span class="n">lba_lock</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">iosapic_obj</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">iop_base</span><span class="p">;</span>	<span class="cm">/* PA_VIEW - for IO port accessor funcs */</span>
<span class="cp">#endif</span>

	<span class="kt">int</span>			<span class="n">flags</span><span class="p">;</span>		<span class="cm">/* state/functionality enabled */</span>
	<span class="kt">int</span>			<span class="n">hw_rev</span><span class="p">;</span>		<span class="cm">/* HW revision of chip */</span>
<span class="p">};</span>

<span class="cp">#define ELROY_HVERS		0x782</span>
<span class="cp">#define MERCURY_HVERS		0x783</span>
<span class="cp">#define QUICKSILVER_HVERS	0x784</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_ELROY</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">ELROY_HVERS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_MERCURY</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">MERCURY_HVERS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">IS_QUICKSILVER</span><span class="p">(</span><span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">hversion</span> <span class="o">==</span> <span class="n">QUICKSILVER_HVERS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">agp_mode_mercury</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hpa</span><span class="p">)</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">bus_mode</span><span class="p">;</span>

	<span class="n">bus_mode</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">hpa</span> <span class="o">+</span> <span class="mh">0x0620</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus_mode</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">** I/O SAPIC init function</span>
<span class="cm">** Caller knows where an I/O SAPIC is. LBA has an integrated I/O SAPIC.</span>
<span class="cm">** Call setup as part of per instance initialization.</span>
<span class="cm">** (ie *not* init_module() function unless only one is present.)</span>
<span class="cm">** fixup_irq is to initialize PCI IRQ line support and</span>
<span class="cm">** virtualize pcidev-&gt;irq value. To be called by pci_fixup_bus().</span>
<span class="cm">*/</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="o">*</span><span class="n">iosapic_register</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hpa</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">iosapic_fixup_irq</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pcidev</span><span class="p">);</span>

<span class="cp">#define LBA_FUNC_ID	0x0000	</span><span class="cm">/* function id */</span><span class="cp"></span>
<span class="cp">#define LBA_FCLASS	0x0008	</span><span class="cm">/* function class, bist, header, rev... */</span><span class="cp"></span>
<span class="cp">#define LBA_CAPABLE	0x0030	</span><span class="cm">/* capabilities register */</span><span class="cp"></span>

<span class="cp">#define LBA_PCI_CFG_ADDR	0x0040	</span><span class="cm">/* poke CFG address here */</span><span class="cp"></span>
<span class="cp">#define LBA_PCI_CFG_DATA	0x0048	</span><span class="cm">/* read or write data here */</span><span class="cp"></span>

<span class="cp">#define LBA_PMC_MTLT	0x0050	</span><span class="cm">/* Firmware sets this - read only. */</span><span class="cp"></span>
<span class="cp">#define LBA_FW_SCRATCH	0x0058	</span><span class="cm">/* Firmware writes the PCI bus number here. */</span><span class="cp"></span>
<span class="cp">#define LBA_ERROR_ADDR	0x0070	</span><span class="cm">/* On error, address gets logged here */</span><span class="cp"></span>

<span class="cp">#define LBA_ARB_MASK	0x0080	</span><span class="cm">/* bit 0 enable arbitration. PAT/PDC enables */</span><span class="cp"></span>
<span class="cp">#define LBA_ARB_PRI	0x0088	</span><span class="cm">/* firmware sets this. */</span><span class="cp"></span>
<span class="cp">#define LBA_ARB_MODE	0x0090	</span><span class="cm">/* firmware sets this. */</span><span class="cp"></span>
<span class="cp">#define LBA_ARB_MTLT	0x0098	</span><span class="cm">/* firmware sets this. */</span><span class="cp"></span>

<span class="cp">#define LBA_MOD_ID	0x0100	</span><span class="cm">/* Module ID. PDC_PAT_CELL reports 4 */</span><span class="cp"></span>

<span class="cp">#define LBA_STAT_CTL	0x0108	</span><span class="cm">/* Status &amp; Control */</span><span class="cp"></span>
<span class="cp">#define   LBA_BUS_RESET		0x01	</span><span class="cm">/*  Deassert PCI Bus Reset Signal */</span><span class="cp"></span>
<span class="cp">#define   CLEAR_ERRLOG		0x10	</span><span class="cm">/*  &quot;Clear Error Log&quot; cmd */</span><span class="cp"></span>
<span class="cp">#define   CLEAR_ERRLOG_ENABLE	0x20	</span><span class="cm">/*  &quot;Clear Error Log&quot; Enable */</span><span class="cp"></span>
<span class="cp">#define   HF_ENABLE	0x40	</span><span class="cm">/*    enable HF mode (default is -1 mode) */</span><span class="cp"></span>

<span class="cp">#define LBA_LMMIO_BASE	0x0200	</span><span class="cm">/* &lt; 4GB I/O address range */</span><span class="cp"></span>
<span class="cp">#define LBA_LMMIO_MASK	0x0208</span>

<span class="cp">#define LBA_GMMIO_BASE	0x0210	</span><span class="cm">/* &gt; 4GB I/O address range */</span><span class="cp"></span>
<span class="cp">#define LBA_GMMIO_MASK	0x0218</span>

<span class="cp">#define LBA_WLMMIO_BASE	0x0220	</span><span class="cm">/* All &lt; 4GB ranges under the same *SBA* */</span><span class="cp"></span>
<span class="cp">#define LBA_WLMMIO_MASK	0x0228</span>

<span class="cp">#define LBA_WGMMIO_BASE	0x0230	</span><span class="cm">/* All &gt; 4GB ranges under the same *SBA* */</span><span class="cp"></span>
<span class="cp">#define LBA_WGMMIO_MASK	0x0238</span>

<span class="cp">#define LBA_IOS_BASE	0x0240	</span><span class="cm">/* I/O port space for this LBA */</span><span class="cp"></span>
<span class="cp">#define LBA_IOS_MASK	0x0248</span>

<span class="cp">#define LBA_ELMMIO_BASE	0x0250	</span><span class="cm">/* Extra LMMIO range */</span><span class="cp"></span>
<span class="cp">#define LBA_ELMMIO_MASK	0x0258</span>

<span class="cp">#define LBA_EIOS_BASE	0x0260	</span><span class="cm">/* Extra I/O port space */</span><span class="cp"></span>
<span class="cp">#define LBA_EIOS_MASK	0x0268</span>

<span class="cp">#define LBA_GLOBAL_MASK	0x0270	</span><span class="cm">/* Mercury only: Global Address Mask */</span><span class="cp"></span>
<span class="cp">#define LBA_DMA_CTL	0x0278	</span><span class="cm">/* firmware sets this */</span><span class="cp"></span>

<span class="cp">#define LBA_IBASE	0x0300	</span><span class="cm">/* SBA DMA support */</span><span class="cp"></span>
<span class="cp">#define LBA_IMASK	0x0308</span>

<span class="cm">/* FIXME: ignore DMA Hint stuff until we can measure performance */</span>
<span class="cp">#define LBA_HINT_CFG	0x0310</span>
<span class="cp">#define LBA_HINT_BASE	0x0380	</span><span class="cm">/* 14 registers at every 8 bytes. */</span><span class="cp"></span>

<span class="cp">#define LBA_BUS_MODE	0x0620</span>

<span class="cm">/* ERROR regs are needed for config cycle kluges */</span>
<span class="cp">#define LBA_ERROR_CONFIG 0x0680</span>
<span class="cp">#define     LBA_SMART_MODE 0x20</span>
<span class="cp">#define LBA_ERROR_STATUS 0x0688</span>
<span class="cp">#define LBA_ROPE_CTL     0x06A0</span>

<span class="cp">#define LBA_IOSAPIC_BASE	0x800 </span><span class="cm">/* Offset of IRQ logic */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/*_ASM_PARISC_ROPES_H_*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
