Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan  8 09:42:48 2025
| Host         : kavya-Precision-Tower-5810 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   151 |
|    Minimum number of control sets                        |   151 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   343 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   151 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           51 |
| No           | No                    | Yes                    |              14 |            6 |
| No           | Yes                   | No                     |             243 |           99 |
| Yes          | No                    | No                     |            1795 |          489 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             627 |          182 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                   Enable Signal                                                   |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[1]                          |                                                                                                               |                1 |              1 |         1.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_2_n_0     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_2_n_0     |                                                                                                               |                1 |              2 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0            |                                                                                                               |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0              |                                                                                                               |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0            |                                                                                                               |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                        | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                          |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                            |                                                                                                               |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_tx_inst/ptr_reg[3]_i_1__1_n_0                                                                  | sync_reset_inst/Q[0]                                                                                          |                2 |              4 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0            |                                                                                                               |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out__14                             | sync_reset_inst/Q[0]                                                                                          |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                           | sync_reset_inst/Q[0]                                                                                          |                2 |              4 |         2.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                   | sync_reset_inst/Q[0]                                                                                          |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   | sync_reset_inst/rst0                                                                                          |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                           |                                                                                                               |                2 |              4 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                           | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_mii_select_sync_reg[1][0]                   |                1 |              4 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_1                              | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                         |                3 |              5 |         1.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2_n_0                          | core_inst/eth_axis_rx_inst/SR[0]                                                                              |                2 |              5 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                        |                                                                                                               |                2 |              5 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1_n_0                          | sync_reset_inst/Q[0]                                                                                          |                2 |              5 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                  | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0                 |                3 |              5 |         1.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_int[1]                                                         | sync_reset_inst/Q[0]                                                                                          |                2 |              6 |         3.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                        | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                         |                2 |              7 |         3.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_query_request_ip_next                                 | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_query_request_ip_reg[7]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_2_n_0           | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0       |                2 |              7 |         3.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                           |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                          |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_source_port_reg[7]_i_1_n_0                              |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                   |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                   |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[2]_0[0]                         |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                             |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                             |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                             |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_0                          |                                                                                                               |                4 |              8 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_1                          |                                                                                                               |                4 |              8 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_2                          |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                              |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                             |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_3                          |                                                                                                               |                4 |              8 |         2.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                    |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                       |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_last_word                                               |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                          |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                               |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                          |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0             | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                               |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                         |                5 |              8 |         1.60 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                          |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_last_word                                               |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                  |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                 |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                          |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                   |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_source_port_1                                       |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                  |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                  |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                 |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                   |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                   |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                            |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                    |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                            |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                   |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                   |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                   |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                   |                                                                                                               |                3 |              8 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                    |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                   |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                   |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                         |                                                                                                               |                2 |              8 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                         |                                                                                                               |                1 |              8 |         8.00 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2                                                 |                3 |              9 |         3.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                   | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                    |                3 |              9 |         3.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg[0]       |                                                                                                               |                2 |              9 |         4.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg_0[0] |                                                                                                               |                2 |              9 |         4.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                        | sync_reset_inst/Q[0]                                                                                          |                4 |              9 |         2.25 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0          |                                                                                                               |                4 |             10 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__0_n_0     |                                                                                                               |                3 |             10 |         3.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg[7]_i_1__2_n_0                                             |                                                                                                               |                3 |             10 |         3.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out            |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg[7]_i_1_n_0                       |                                                                                                               |                4 |             10 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/E[0]                                                                     |                                                                                                               |                3 |             10 |         3.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                               |                                                                                                               |                4 |             10 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tdata_reg[7]_i_1_n_0                                |                                                                                                               |                3 |             10 |         3.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tready_int_reg_reg[0]                                             |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_next59_out      |                                                                                                               |                3 |             10 |         3.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                          |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/grant_encoded_reg_reg[0]_4[0]              |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                       |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                         |                                                                                                               |                4 |             10 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                     |                                                                                                               |                4 |             10 |         2.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/temp_m_udp_payload_axis_tvalid_next29_out                     |                                                                                                               |                2 |             10 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in_0                                  | sync_reset_inst/Q[0]                                                                                          |                3 |             12 |         4.00 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0                                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                          |                3 |             13 |         4.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                  | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1_n_0                   |                4 |             13 |         3.25 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0                                            | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                          |                3 |             13 |         4.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_response_valid_reg_reg_2               | sync_reset_inst/Q[0]                                                                                          |                5 |             13 |         2.60 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1__0_n_0                                         | sync_reset_inst/SR[0]                                                                                         |                2 |             13 |         6.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                  | sync_reset_inst/Q[0]                                                                                          |                4 |             13 |         3.25 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                  | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                         |                3 |             13 |         4.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1_n_0                                       | sync_reset_inst/SR[0]                                                                                         |                2 |             13 |         6.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                   |                                                                                                               |                2 |             14 |         7.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[1]                          | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[2]                      |                4 |             14 |         3.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/p_0_in_0                                                      | sync_reset_inst/Q[0]                                                                                          |                4 |             14 |         3.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                    |                                                                                                               |                3 |             15 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_next                                               |                                                                                                               |                4 |             16 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next16_out                  |                                                                                                               |                4 |             16 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next_0                                             |                                                                                                               |                3 |             16 |         5.33 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                               |                                                                                                               |                6 |             16 |         2.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                        | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[0]_i_1_n_0                    |                5 |             17 |         3.40 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                   | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                    |                8 |             18 |         2.25 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                   |                                                                                                               |                9 |             20 |         2.22 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                   | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                          |                6 |             23 |         3.83 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1_n_0                | sync_reset_inst/Q[0]                                                                                          |                7 |             23 |         3.29 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg__0                                                            | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                          |                5 |             25 |         5.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                            | sync_reset_inst/SR[0]                                                                                         |                8 |             25 |         3.12 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_payload_fifo/rd_ptr_reg_rep[12]_i_1_n_0                                                             | sync_reset_inst/Q[0]                                                                                          |                8 |             27 |         3.38 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg_1                |                                                                                                               |                7 |             27 |         3.86 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_ip_hdr                                                  |                                                                                                               |               11 |             32 |         2.91 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0          | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/reset_crc7_out                 |                8 |             32 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/E[0]                                      |                                                                                                               |               15 |             32 |         2.13 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc4_out                    | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0       |               10 |             32 |         3.20 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                   | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                         |               11 |             34 |         3.09 |
|  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                        |                                                                                                               |                8 |             36 |         4.50 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0                                               | core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_0                                                    |               10 |             38 |         3.80 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0                                            | sync_reset_inst/rd_ptr_gray_reg                                                                               |               10 |             38 |         3.80 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                        |               13 |             48 |         3.69 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/outgoing_eth_dest_mac_next                                   |                                                                                                               |               10 |             48 |         4.80 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_rx_inst/m_eth_hdr_valid_reg_reg_1[0]                                                           |                                                                                                               |               10 |             49 |         4.90 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                 |                                                                                                               |                8 |             50 |         6.25 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/eth_axis_tx_inst/store_eth_hdr                                                                          |                                                                                                               |               12 |             50 |         4.17 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   |                                                                                                               |               42 |             62 |         1.48 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_2[0]                                     |                                                                                                               |               21 |             63 |         3.00 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/store_udp_hdr                                          |                                                                                                               |               23 |             65 |         2.83 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                  |                                                                                                               |               18 |             80 |         4.44 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_1[0]                |                                                                                                               |               28 |             80 |         2.86 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                  | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                    |               27 |             99 |         3.67 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                           |                                                                                                               |               19 |            110 |         5.79 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                  |                                                                                                               |               33 |            112 |         3.39 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                 |                                                                                                               |               39 |            126 |         3.23 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                 |                                                                                                               |               33 |            132 |         4.00 |
|  clk_mmcm/inst/clk_out1                                                                     |                                                                                                                   | sync_reset_inst/Q[0]                                                                                          |               68 |            141 |         2.07 |
|  clk_mmcm/inst/clk_out1                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out__14                             |                                                                                                               |               19 |            152 |         8.00 |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


