0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_Team10_4bit_comp_finalTEST/Lab1_Team10_4bit_comp_finalTEST.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_Team10_4bit_comp_finalTEST/Lab1_Team10_4bit_comp_finalTEST.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Comparator_4bits.v,1600932675,verilog,,,,Comparator_4bits;_xnor;gt;lt,,,,,,,,
