<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>The lowRISC Blog &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class="container lr-blog lr-blog-list"><h1>The lowRISC blog</h1><article class=media><div class=media-body><h2><a href=/blog/2019/05/lowrisc-at-sifive-symposium-in-cambridge/>lowRISC at the SiFive Symposium in Cambridge</a></h2><p class=text-justify>Several lowRISC team members attended the SiFive Symposium in our home town of Cambridge on May 13th 2019, a lovely sunny day.
Imagination Technologies were co-hosting with SiFive, and we heard from both companies. Krste Asanovic, chairman of the board at the RISC-V Foundation, gave a great introduction to RISC-V and progress so far. Naveed Sherwani, CEO of SiFive, talked us through their silicon design platform and future services. We also heard from SecureRF and IAR Systems.</p><p><a href=/blog/2019/05/lowrisc-at-sifive-symposium-in-cambridge/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2018/11/lowrisc-0-6-milestone-release/>lowRISC 0-6 milestone release</a></h2><p class=text-justify>The lowRISC 0.6 milestone release is now available. This release includes an updated version of the Rocket RISC-V core, a higher core clock frequency, JTAG debugging support, Ethernet improvements, and more. See the release notes, for full details. We&rsquo;ve also taken the opportunity to re-organise our documentation, adding an easy to follow quick-start guide.
Our next development focus is to add support for dropping in the Ariane RISC-V design (from ETH Zurich) as an alternative to Rocket.</p><p><a href=/blog/2018/11/lowrisc-0-6-milestone-release/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2018/05/barcelona-risc-v-workshop-day-two/>Barcelona RISC-V Workshop: Day Two</a></h2><p class=text-justify>The eighth RISC-V workshop is continuing today in Barcleona. As usual, I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Look back here for the day one live blog.
Note that slides from most presentations are now available at riscv.org.
Fast interrupts for RISC-V: Krste Asanovic Embedded is a major use for RISC-V. There is a desire for faster interrupt handling with support for nested preempted interrupts.</p><p><a href=/blog/2018/05/barcelona-risc-v-workshop-day-two/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2018/05/barcelona-risc-v-workshop-day-one/>Barcelona RISC-V Workshop: Day One</a></h2><p class=text-justify>The eighth RISC-V workshop is going on today in Barcleona. As usual, I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Follow here for the day two live blog.
Note that slides from most presentations are now available at riscv.org.
Introduction: Rick O&rsquo;Connor This workshop has 325 attendees representing 101 companies and 25 universties. Largest outside of Silicon Valley. Rick gives the usual overview of the RISC-V Foundation structure.</p><p><a href=/blog/2018/05/barcelona-risc-v-workshop-day-one/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2018/01/lowrisc-0-5-milestone-release/>lowRISC 0-5 milestone release</a></h2><p class=text-justify>The lowRISC 0.5 milestone release is now available. The various changes are best described in our accompanying documentation, but the main focus is the integration of open-source Ethernet IP. The tutorial demonstrates how to use Ethernet support to boot with an NFS root, as well as with a rootfs on SD card.
Our main development focus currently is migrating to a newer version of the upstream Rocket chip design and reintegrating our changes on top of that, but we felt that the integration of Ethernet support merits a release before that change.</p><p><a href=/blog/2018/01/lowrisc-0-5-milestone-release/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2017/11/seventh-risc-v-workshop-day-two/>Seventh RISC-V Workshop: Day Two</a></h2><p class=text-justify>The seventh RISC-V workshop is concluding today at Western Digital in Milpitas. I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Celerity: An Open Source 511-core RISC-V Tiered Accelerator Fabric: Michael Taylor Built in only 9 months. Celerity is an accelerator-centric SoC with a tiered accelertor fabric. Implemented in TSMC 16nm FFC. 25mm2 die area, 385M transistors Why 511 RISC-V cores? 5 Linux-capable RV64G Rocket cores, 496-core RV32IM mesh tiled area &ldquo;manycore&rdquo;, 10-core RV32IM mesh tiled array (low voltage).</p><p><a href=/blog/2017/11/seventh-risc-v-workshop-day-two/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2017/11/seventh-risc-v-workshop-day-one/>Seventh RISC-V Workshop: Day One</a></h2><p class=text-justify>The seventh RISC-V workshop is going on today and tomorrow at Western Digital in Milpitas. I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Follow here for the day two live blog.
Introduction: Rick O&rsquo;Connor Workshop is sold out, 498 attendees registered representing 138 companies and 35 universities. There will be 47 sessions squeezed into 12 and 24 minute increments, plus 26 poster / demo sessions.</p><p><a href=/blog/2017/11/seventh-risc-v-workshop-day-one/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2017/10/gsoc-2017-student-report-core-lockstep-for-minion-cores/>GSoC 2017 student report: core lockstep for minion cores</a></h2><p class=text-justify>This year, as part of Google Summer of Code we had the pleasure of working with Nikitas Chronas. Alongside his degree studies, Nikitas had become involved with the Libre Space Foundation and developed a strong interest in the possibility of open source hardware in CubeSats. Fault tolerance of some sort is important for harsh environments, and Nikitas worked to add fault tolerance through the implementation of core lockstep for the PULPino-based minion core subsystem.</p><p><a href=/blog/2017/10/gsoc-2017-student-report-core-lockstep-for-minion-cores/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2017/09/moving-risc-v-llvm-forwards/>Moving RISC-V LLVM forwards</a></h2><p class=text-justify>A high quality, upstream RISC-V backend for LLVM is perhaps the most frequently requested missing piece of the RISC-V software ecosystem. This blog post provides an update on the rapid progress we&rsquo;ve been making towards that goal, outlines next steps and upcoming events, and tries to better explain the approach that we&rsquo;re taking. As always, you can track status here and find the code here.
Status I&rsquo;ve been able to make substantial progress since the last update.</p><p><a href=/blog/2017/09/moving-risc-v-llvm-forwards/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2017/09/lowrisc-tagged-memory-os-enablement/>lowRISC tagged memory OS enablement</a></h2><p class=text-justify>This summer, we were fortunate enough to have Katherine Lim join the lowRISC team at the University of Cambridge Computer Laboratory as an intern. Katherine&rsquo;s focus was on operating system and software enabled for lowRISC&rsquo;s tagged memory, building upon our most recent milestone release. As Katherine&rsquo;s detailed write-up demonstrates, it&rsquo;s been a very productive summer.
The goal of this internship was to take the lowRISC hardware release, and demonstrate kernel support and software support for the hardware tagged memory primitives.</p><p><a href=/blog/2017/09/lowrisc-tagged-memory-os-enablement/>Read More…</a></p></div></article><div class=lr-blog-list-pagination><ul class=pagination><li class=page-item><a href=/blog/ class=page-link aria-label=First><span aria-hidden=true>&laquo;&laquo;</span></a></li><li class=page-item><a href=/blog/page/3/ class=page-link aria-label=Previous><span aria-hidden=true>&laquo;</span></a></li><li class=page-item><a class=page-link href=/blog/>1</a></li><li class=page-item><a class=page-link href=/blog/page/2/>2</a></li><li class=page-item><a class=page-link href=/blog/page/3/>3</a></li><li class="page-item active"><a class=page-link href=/blog/page/4/>4</a></li><li class=page-item><a class=page-link href=/blog/page/5/>5</a></li><li class="page-item disabled"><span aria-hidden=true>&nbsp;&hellip;&nbsp;</span></li><li class=page-item><a class=page-link href=/blog/page/7/>7</a></li><li class=page-item><a href=/blog/page/5/ class=page-link aria-label=Next><span aria-hidden=true>&raquo;</span></a></li><li class=page-item><a href=/blog/page/7/ class=page-link aria-label=Last><span aria-hidden=true>&raquo;&raquo;</span></a></li></ul></div></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>