library ieee;
use ieee.std_logic_1164.all;

entity logic_mux is
port (
	logic_in0, logic_in1 						: in std_logic_vector(3 downto 0);
	logic_select                           : in std_logic_vector(1 downto 0);
	logic_out                              : out std_logic_vector(3 downto 0)
);
end logic_mux;

architecture mux_logic of logic_mux is

begin

	-- for the multiplexing of four hex input busses
	with logic_select(1 downto 0) select
	logic_out <= logic_in1 AND logic_in0 when "00",
				  logic_in1 OR logic_in0 when "01",
				  logic_in1 XOR logic_in0 when "10",
				  logic_in1 XNOR logic_in0 when "11";

end mux_logic;