Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:39:33 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
System_TOP             tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_TOP                             7.39e-02    0.209 1.84e+07    0.301 100.0
  DUT_CLKDIV_MUX (CLKDIV_MUX)             0.000    0.000 6.26e+04 6.26e-05   0.0
  DUT_CLKDIV_RX (CLKDiv_1)             5.89e-03 8.87e-04 5.31e+05 7.31e-03   2.4
    add_44 (CLKDiv_1_DW01_inc_0)       3.71e-05 7.71e-06 8.45e+04 1.29e-04   0.0
  DUT_CLKDIV_TX (CLKDiv_0)             1.44e-03 8.23e-04 5.39e+05 2.80e-03   0.9
    add_44 (CLKDiv_0_DW01_inc_0)       1.06e-04 2.54e-05 8.42e+04 2.16e-04   0.1
  DUT_FIFO (ASYNC_FIFO)                1.03e-02 6.00e-02 2.64e+06 7.29e-02  24.2
    DUT_R2W (DF_SYNC_1)                1.07e-03 6.70e-03 9.53e+04 7.86e-03   2.6
    DUT_W2R (DF_SYNC_0)                4.44e-04 6.41e-05 7.70e+04 5.85e-04   0.2
    DUT_fifo_rd (FIFO_RD)              4.40e-04 6.32e-05 3.41e+05 8.44e-04   0.3
    DUT_fifo_wr (FIFO_WR)              9.87e-04 5.93e-03 3.67e+05 7.29e-03   2.4
    DUT_fifo_mem (FIFO_MEM_CNTRL)      6.91e-03 4.72e-02 1.76e+06 5.58e-02  18.6
  DUT_RST_SYNC_2 (RST_SYNC_1)          9.12e-05 2.47e-04 2.40e+04 3.62e-04   0.1
  DUT_RST_SYNC_1 (RST_SYNC_0)          1.83e-04 2.27e-03 2.53e+04 2.48e-03   0.8
  DUT_CLK_GATE (CLK_GATE)              3.13e-02 5.46e-03 3.71e+04 3.68e-02  12.2
  DUT_ALU (ALU)                        1.90e-03 1.25e-02 6.62e+06 2.10e-02   7.0
    mult_47 (ALU_DW02_mult_0)             0.000    0.000 1.61e+06 1.61e-03   0.5
    add_41 (ALU_DW01_add_0)               0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_44 (ALU_DW01_sub_0)               0.000    0.000 2.39e+05 2.39e-04   0.1
    div_50 (ALU_DW_div_uns_0)             0.000    0.000 3.44e+06 3.44e-03   1.1
  DUT_REGFILE (RegFile)                1.43e-02    0.109 4.08e+06    0.127  42.3
  DUT_SYS_CTRL (SYS_CTRL)              7.99e-04 5.93e-03 5.78e+05 7.30e-03   2.4
  DUT_PULSE_GEN (PULSE_GEN)               0.000 1.05e-05 2.19e+04 3.25e-05   0.0
  DUT_DATA_SYNC (DATA_SYNC)            1.30e-03 8.81e-03 1.99e+05 1.03e-02   3.4
  DUT_UART (UART)                      4.98e-03 2.97e-03 3.00e+06 1.10e-02   3.6
    U0_UART_RX (UART_RX)               3.13e-03 2.70e-03 2.07e+06 7.90e-03   2.6
      DUT_stp_chk (stp_check)          5.58e-08 5.69e-05 1.40e+04 7.09e-05   0.0
      DUT_strt_chk (strt_check)           0.000 5.71e-05 1.18e+04 6.89e-05   0.0
      DUT_par_chk (parity_check)       1.17e-07 5.72e-05 1.22e+05 1.80e-04   0.1
      DUT_deser (deserializer)         5.60e-04 6.89e-04 4.24e+05 1.67e-03   0.6
      DUT_data_samp (data_sampling)    2.54e-04 4.69e-04 5.80e+05 1.30e-03   0.4
      DUT_edge_bit_cnt (edge_bit_counter)
                                       1.13e-03 9.15e-04 6.13e+05 2.66e-03   0.9
        add_26 (edge_bit_counter_DW01_inc_0)
                                       8.28e-06 1.81e-06 9.85e+04 1.09e-04   0.0
      DUT_fsm (RX_FSM)                 6.98e-04 4.38e-04 2.98e+05 1.43e-03   0.5
    U0_UART_TX (UART_TX)               1.86e-03 2.65e-04 9.28e+05 3.05e-03   1.0
      DUT_mux (MUX)                       0.000 4.76e-06 2.45e+04 2.92e-05   0.0
      DUT_par (Parity_Calc)            4.98e-04 7.37e-05 2.70e+05 8.41e-04   0.3
      DUT_ser (Serializer)             9.83e-04 1.37e-04 5.22e+05 1.64e-03   0.5
        add_35 (Serializer_DW01_inc_0)    0.000    0.000 9.86e+04 9.86e-05   0.0
      DUT_fsm (TX_FSM)                 9.90e-05 3.18e-05 1.06e+05 2.37e-04   0.1
1
