<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="floppyLand.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_fdc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_fdc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fdc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_fdc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_fdc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fdc_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_fdc_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_fdc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_fdc_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fdc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_fdc_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_fdc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415839825" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415839825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417229345" xil_pn:in_ck="5411062010851578523" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417229345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../fdc.v"/>
      <outfile xil_pn:name="../floppy.v"/>
      <outfile xil_pn:name="../sdcard.v"/>
      <outfile xil_pn:name="../simple_fifo.v"/>
      <outfile xil_pn:name="../test_fdc.v"/>
      <outfile xil_pn:name="../test_sdcard.v"/>
    </transform>
    <transform xil_pn:end_ts="1415840103" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7328775625192532835" xil_pn:start_ts="1415840103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415840103" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8162689898839351809" xil_pn:start_ts="1415840103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415840103" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1119608681434828855" xil_pn:start_ts="1415840103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417229347" xil_pn:in_ck="5411062010851578523" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417229347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../fdc.v"/>
      <outfile xil_pn:name="../floppy.v"/>
      <outfile xil_pn:name="../sdcard.v"/>
      <outfile xil_pn:name="../simple_fifo.v"/>
      <outfile xil_pn:name="../test_fdc.v"/>
      <outfile xil_pn:name="../test_sdcard.v"/>
    </transform>
    <transform xil_pn:end_ts="1417229351" xil_pn:in_ck="5411062010851578523" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7398629996005608939" xil_pn:start_ts="1417229347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_fdc_beh.prj"/>
      <outfile xil_pn:name="test_fdc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417229351" xil_pn:in_ck="-101426965066323045" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4169967283691724904" xil_pn:start_ts="1417229351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_fdc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4025985671669473983" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1119608681434828855" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7328775625192532835" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415923360" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4184132469333000787" xil_pn:start_ts="1415923360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416942791" xil_pn:in_ck="5411062010851578523" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7882090278687097638" xil_pn:start_ts="1416942776">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_fdc.lso"/>
      <outfile xil_pn:name="test_fdc.prj"/>
      <outfile xil_pn:name="test_fdc.syr"/>
      <outfile xil_pn:name="test_fdc.xst"/>
      <outfile xil_pn:name="test_fdc_stx_beh.prj"/>
      <outfile xil_pn:name="test_fdc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1415923374" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894219589613966" xil_pn:start_ts="1415923374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
