(assume nst156.0 (not (= (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))) true) (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))))
(step st156 (cl (= (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))) true) (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))) :rule hole)
(step t.end (cl) :rule resolution :premises (nst156.0 st156))
