{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523381416334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523381416662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:30:16 2018 " "Processing started: Tue Apr 10 11:30:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523381416662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381416662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381416663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523381416950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523381416951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeIFD.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeIFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeDE.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeEM.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeWB.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeWB.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(131) " "Verilog HDL Declaration information at CPU.v(131): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523381432342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(132) " "Verilog HDL Declaration information at CPU.v(132): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523381432342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432345 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381432346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432347 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Diseño.bdf " "Can't analyze file -- file Diseño.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381432348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUDiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUDiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432348 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "prueba.v " "Can't analyze file -- file prueba.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381432349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8 " "Found entity 1: alu_8" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/alu_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_units.v 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_units.v" { { "Info" "ISGN_ENTITY_NAME" "1 vect_unit " "Found entity 1: vect_unit" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemInst.v 1 1 " "Found 1 design units, including 1 entities, in source file MemInst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemDatos.v 1 1 " "Found 1 design units, including 1 entities, in source file MemDatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDatos " "Found entity 1: MemDatos" {  } { { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432354 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out CPU.v(250) " "Verilog HDL Implicit Net warning at CPU.v(250): created implicit net for \"out\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432355 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flags CPU.v(250) " "Verilog HDL Implicit Net warning at CPU.v(250): created implicit net for \"flags\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523381432426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523381432430 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxDireccionPC " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst CPU:cpu\|MemInst:memInst " "Elaborating entity \"MemInst\" for hierarchy \"CPU:cpu\|MemInst:memInst\"" {  } { { "CPU.v" "memInst" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "altsyncram_component" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381432513 ""}  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523381432513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381432619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381432619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381432619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381434489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381434538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeIFD CPU:cpu\|PipeIFD:pipeIFD " "Elaborating entity \"PipeIFD\" for hierarchy \"CPU:cpu\|PipeIFD:pipeIFD\"" {  } { { "CPU.v" "pipeIFD" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:cpu\|Adder:pcplus4 " "Elaborating entity \"Adder\" for hierarchy \"CPU:cpu\|Adder:pcplus4\"" {  } { { "CPU.v" "pcplus4" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:unidadControl " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:unidadControl\"" {  } { { "CPU.v" "unidadControl" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 CPU:cpu\|Mux2x1:muxDirRegB " "Elaborating entity \"Mux2x1\" for hierarchy \"CPU:cpu\|Mux2x1:muxDirRegB\"" {  } { { "CPU.v" "muxDirRegB" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|RegisterBank:registerBank " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|RegisterBank:registerBank\"" {  } { { "CPU.v" "registerBank" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeDE CPU:cpu\|PipeDE:pipeDE " "Elaborating entity \"PipeDE\" for hierarchy \"CPU:cpu\|PipeDE:pipeDE\"" {  } { { "CPU.v" "pipeDE" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434599 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523381434601 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(18) " "Inferred latch for \"Flags\[0\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434601 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(18) " "Inferred latch for \"Flags\[1\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434601 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vect_unit CPU:cpu\|vect_unit:vect " "Elaborating entity \"vect_unit\" for hierarchy \"CPU:cpu\|vect_unit:vect\"" {  } { { "CPU.v" "vect" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434601 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags vectorial_units.v(8) " "Output port \"flags\" at vectorial_units.v(8) has no driver" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523381434602 "|Tester|vect_unit:vect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8 CPU:cpu\|vect_unit:vect\|alu_8:alu_8b1 " "Elaborating entity \"alu_8\" for hierarchy \"CPU:cpu\|vect_unit:vect\|alu_8:alu_8b1\"" {  } { { "vectorial_units.v" "alu_8b1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeEM CPU:cpu\|PipeEM:pipeEm " "Elaborating entity \"PipeEM\" for hierarchy \"CPU:cpu\|PipeEM:pipeEm\"" {  } { { "CPU.v" "pipeEm" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDatos CPU:cpu\|MemDatos:memDatos " "Elaborating entity \"MemDatos\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\"" {  } { { "CPU.v" "memDatos" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "MemDatos.v" "altsyncram_component" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram.mif " "Parameter \"init_file\" = \"Ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381434626 ""}  } { { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523381434626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jn1 " "Found entity 1: altsyncram_8jn1" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381434736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8jn1 CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated " "Elaborating entity \"altsyncram_8jn1\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381434788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381434788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_8jn1.tdf" "decode3" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeWB CPU:cpu\|PipeWB:pipeWB " "Elaborating entity \"PipeWB\" for hierarchy \"CPU:cpu\|PipeWB:pipeWB\"" {  } { { "CPU.v" "pipeWB" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381434801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[7\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[7\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[6\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[6\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[5\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[5\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[4\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[4\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[3\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[3\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[2\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[2\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[1\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[0\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[31\] " "Net \"CPU:cpu\|DireccionIFDOUT\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[31\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[30\] " "Net \"CPU:cpu\|DireccionIFDOUT\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[30\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[29\] " "Net \"CPU:cpu\|DireccionIFDOUT\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[29\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[28\] " "Net \"CPU:cpu\|DireccionIFDOUT\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[28\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[27\] " "Net \"CPU:cpu\|DireccionIFDOUT\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[27\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[26\] " "Net \"CPU:cpu\|DireccionIFDOUT\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[26\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[25\] " "Net \"CPU:cpu\|DireccionIFDOUT\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[25\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[24\] " "Net \"CPU:cpu\|DireccionIFDOUT\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[24\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[23\] " "Net \"CPU:cpu\|DireccionIFDOUT\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[23\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[22\] " "Net \"CPU:cpu\|DireccionIFDOUT\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[22\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[21\] " "Net \"CPU:cpu\|DireccionIFDOUT\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[21\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[20\] " "Net \"CPU:cpu\|DireccionIFDOUT\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[20\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[19\] " "Net \"CPU:cpu\|DireccionIFDOUT\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[19\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[18\] " "Net \"CPU:cpu\|DireccionIFDOUT\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[18\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[17\] " "Net \"CPU:cpu\|DireccionIFDOUT\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[17\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[16\] " "Net \"CPU:cpu\|DireccionIFDOUT\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[16\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[3\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[3\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[2\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[2\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[1\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[0\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxResultDEOUT\[1\] " "Net \"CPU:cpu\|MuxResultDEOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxResultDEOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxResultDEOUT\[0\] " "Net \"CPU:cpu\|MuxResultDEOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxResultDEOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDirWriteDEOUT " "Net \"CPU:cpu\|MuxDirWriteDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDirWriteDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDirMemDEOUT " "Net \"CPU:cpu\|MuxDirMemDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDirMemDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDatoDEOUT " "Net \"CPU:cpu\|MuxDatoDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDatoDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 141 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|WriteMemDEOUT " "Net \"CPU:cpu\|WriteMemDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "WriteMemDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 142 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|WriteRegDEOUT " "Net \"CPU:cpu\|WriteRegDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "WriteRegDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523381435333 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1523381435333 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a32 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a33 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a34 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a35 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a36 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a37 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a38 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a39 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a40 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a41 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a42 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a43 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a44 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a45 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a46 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a47 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a48 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a49 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a50 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a51 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a52 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a53 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a54 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a55 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a56 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a57 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a58 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a59 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a60 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a61 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a62 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a63 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a64 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a65 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a66 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a67 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a68 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a69 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a70 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a71 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a72 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a73 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a74 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a75 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a76 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a77 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a78 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a79 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a80 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a81 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a82 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a83 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a84 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a85 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a86 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a87 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a88 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a89 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a90 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a91 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a92 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a93 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a94 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a95 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a96 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a97 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a98 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a99 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a100 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a101 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a102 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a103 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a104 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a105 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a106 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a107 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a108 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a109 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a110 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a111 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a112 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a113 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a114 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a115 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a116 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a117 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a118 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 2998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a119 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a120 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a121 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a122 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a123 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a124 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a125 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a126 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a127 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a128 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a129 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a130 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a131 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a132 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a133 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a134 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a135 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a136 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a137 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a138 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a139 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a140 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a141 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a142 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a143 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a144 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a145 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a146 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a147 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a148 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a149 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a150 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a151 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a152 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a153 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a154 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a155 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a156 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a157 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a158 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a159 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a160 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a161 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a162 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a163 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a164 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a165 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a166 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a167 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a168 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a169 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a170 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a171 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a172 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a173 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a174 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a175 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a176 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a177 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a178 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a179 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a180 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a181 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a182 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a183 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a184 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a185 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a186 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a187 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a188 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a189 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a190 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a191 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a192 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a193 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a194 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a195 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a196 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a197 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a198 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a199 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a200 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a201 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a202 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a203 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a204 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a205 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a206 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a207 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a208 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a209 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a210 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a211 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a212 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a213 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a214 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a215 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a216 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5448 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a217 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5473 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a218 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5498 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a219 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5523 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a220 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5548 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a221 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5573 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a222 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5598 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a223 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a224 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a225 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a226 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5698 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a227 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5723 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a228 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5748 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a229 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5773 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a230 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a231 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5823 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a232 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5848 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a233 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5873 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a234 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5898 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a235 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a236 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5948 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a237 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5973 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a238 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 5998 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a239 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a240 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a241 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6073 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a242 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6098 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a243 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6123 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a244 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6148 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a245 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6173 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a246 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6198 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a247 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a248 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6248 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a249 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6273 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a250 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6298 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a251 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6323 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a252 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6348 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a253 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6373 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a254 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a255 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_8jn1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_8jn1.tdf" 6423 2 0 } } { "altsyncram.tdf" "" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 86 0 0 } } { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 262 0 0 } } { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523381435756 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_8jn1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1523381435756 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1523381435756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523381436236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523381436516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "196 " "196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523381436838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg " "Generated suppressed messages file /home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381437033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523381437288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381437288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523381437494 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523381437494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523381437494 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523381437494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523381437494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1090 " "Peak virtual memory: 1090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523381437536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:30:37 2018 " "Processing ended: Tue Apr 10 11:30:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523381437536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523381437536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523381437536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381437536 ""}
