// Seed: 2786752482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_2
  );
endmodule
module module_2 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input wand id_5
);
  rpmos (.id_0(-1'b0 ? id_0 : id_4), .id_1(1), .id_2(1'b0 == 1), .id_3(-1), .id_4(-1'b0 + id_2));
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
