// Seed: 2532379703
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_18,
    output tri1 id_12,
    input supply0 id_13
    , id_19,
    output wor id_14,
    input wor id_15,
    output supply0 id_16
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wire id_4
);
  assign id_2 = id_0;
  module_0(
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_4,
      id_1,
      id_2,
      id_0,
      id_2,
      id_4,
      id_2
  );
  assign id_2 = id_1;
endmodule
