Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug  1 19:53:31 2022
| Host         : FIRST-MICROSOFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: reso (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: restart (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: cd/clk__reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: hc_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 101 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.679    -2056.256                    443                  443        0.080        0.000                      0                  443        3.000        0.000                       0                   110  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 19.862}     39.724          25.174          
  clk_out2_clk_wiz_0   {0.000 12.506}     25.011          39.982          
  clkfbout_clk_wiz_0   {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        29.300        0.000                      0                  443        0.981        0.000                      0                  443       19.362        0.000                       0                   104  
  clk_out2_clk_wiz_0        14.606        0.000                      0                  443        0.981        0.000                      0                  443       12.006        0.000                       0                   104  
  clkfbout_clk_wiz_0                                                                                                                                                    20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -9.264    -1872.279                    443                  443        0.080        0.000                      0                  443  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -9.679    -2056.256                    443                  443        0.270        0.000                      0                  443  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_inst/inst/clk_in1
  To Clock:  clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[0]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_153
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[10]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_143
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[11]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_142
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[12]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_141
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[13]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_140
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[14]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_139
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[15]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_138
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[16]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_137
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[17]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_136
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 43.938 - 39.724 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236     2.236    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.360 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.927    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.023 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.577    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.033 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     6.157    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.561 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.561    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.884 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.576    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.882 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.882    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.262 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.262    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     9.156    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    13.374 r  Display/pos_bird2/PCOUT[18]
                         net (fo=1, routed)           0.002    13.376    Display/pos_bird2_n_135
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    41.182    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.052 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.633    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.724 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    41.710    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    41.810 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    42.320    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.411 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    43.938    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.430    44.368    
                         clock uncertainty           -0.292    44.076    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    42.676    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 29.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.126ns (10.899%)  route 1.030ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[4]
                         net (fo=3, routed)           1.030     2.879    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.592     1.715    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.898    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.164ns (13.228%)  route 1.076ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.642    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.076     2.882    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.592     1.717    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.900    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.393%)  route 0.901ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.636    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.901     2.701    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.263    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.614     1.649    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.070     1.719    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.128ns (10.937%)  route 1.042ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.639    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.767 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.042     2.809    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.612     1.697    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     1.826    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.126ns (10.876%)  route 1.032ns (89.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[3]
                         net (fo=3, routed)           1.032     2.882    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.592     1.715    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.898    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.128ns (10.922%)  route 1.044ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.639    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.767 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.044     2.811    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.612     1.695    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     1.824    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.164ns (13.192%)  route 1.079ns (86.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.642    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.079     2.885    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.592     1.715    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.898    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 Display/pos_bg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.126ns (10.743%)  route 1.047ns (89.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.645     1.725    Display/CLK
    DSP48_X1Y11          DSP48E1                                      r  Display/pos_bg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.851 r  Display/pos_bg_reg/P[4]
                         net (fo=15, routed)          1.047     2.898    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.314    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592     1.722    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.905    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.141ns (11.400%)  route 1.096ns (88.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.638    Display/CLK
    SLICE_X48Y19         FDRE                                         r  Display/pos_tube_head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  Display/pos_tube_head_reg[1]/Q
                         net (fo=2, routed)           1.096     2.875    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.612     1.697    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.880    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.126ns (10.728%)  route 1.048ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[2]
                         net (fo=3, routed)           1.048     2.898    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.311    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.592     1.719    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.902    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.995    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y7      Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y7      Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X48Y22     Display/Color_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y21     Display/Color_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y15     Display/pos_tube_head_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y15     Display/pos_tube_head_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y22     Display/Color_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y22     Display/Color_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y21     Display/Color_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X48Y22     Display/Color_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X48Y19     Display/pos_tube_head_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X50Y22     Display/Color_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y22     Display/Color_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X48Y22     Display/Color_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X61Y25     Display/ib/birdflag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X49Y19     Display/it3/tubeflag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X55Y22     vc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[0]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_153
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[10]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_143
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[11]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_142
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[12]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_141
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[13]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_140
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[14]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_139
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[15]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_138
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[16]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_137
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[17]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_136
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.011ns  (clk_out2_clk_wiz_0 rise@25.011ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 29.040 - 25.011 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006     2.006    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     2.130 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     2.697    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.793 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554     4.347    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     4.803 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124     5.927    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.331 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.331    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.654 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692     7.346    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306     7.652 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000     7.652    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.032 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571     8.926    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    13.144 r  Display/pos_bird2/PCOUT[18]
                         net (fo=1, routed)           0.002    13.146    Display/pos_bird2_n_135
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.011    25.011 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.011 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457    26.469    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    23.339 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.920    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.011 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800    26.812    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    26.912 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    27.422    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.513 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527    29.040    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.385    29.425    
                         clock uncertainty           -0.273    29.152    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    27.752    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                         27.752    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 14.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.126ns (10.899%)  route 1.030ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[4]
                         net (fo=3, routed)           1.030     2.795    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.571     1.631    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.814    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.164ns (13.228%)  route 1.076ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.558    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.076     2.797    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.571     1.633    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.816    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.393%)  route 0.901ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.552    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.901     2.617    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.158    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.593     1.565    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.070     1.635    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.128ns (10.937%)  route 1.042ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.555    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.042     2.725    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.591     1.613    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     1.742    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.126ns (10.876%)  route 1.032ns (89.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[3]
                         net (fo=3, routed)           1.032     2.798    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.571     1.631    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.814    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.128ns (10.922%)  route 1.044ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.555    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.044     2.727    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.591     1.611    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     1.740    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.164ns (13.192%)  route 1.079ns (86.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.558    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.079     2.801    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.571     1.631    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.814    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 Display/pos_bg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.126ns (10.743%)  route 1.047ns (89.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.645     1.641    Display/CLK
    DSP48_X1Y11          DSP48E1                                      r  Display/pos_bg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.767 r  Display/pos_bg_reg/P[4]
                         net (fo=15, routed)          1.047     2.814    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.209    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.571     1.638    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.821    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.141ns (11.400%)  route 1.096ns (88.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.554    Display/CLK
    SLICE_X48Y19         FDRE                                         r  Display/pos_tube_head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Display/pos_tube_head_reg[1]/Q
                         net (fo=2, routed)           1.096     2.791    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.591     1.613    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.796    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.126ns (10.728%)  route 1.048ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[2]
                         net (fo=3, routed)           1.048     2.814    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.206    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.571     1.635    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.818    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.995    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.506 }
Period(ns):         25.011
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.011      22.435     RAMB36_X2Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.011      22.435     RAMB36_X2Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.011      22.435     RAMB18_X1Y7      Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.011      22.435     RAMB18_X1Y7      Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.011      22.435     RAMB36_X1Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.011      22.435     RAMB36_X1Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.011      22.435     RAMB36_X1Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.011      22.435     RAMB36_X1Y6      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.011      22.435     RAMB36_X2Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.011      22.435     RAMB36_X2Y4      Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.011      188.349    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X49Y18     Display/pos_tube_head_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.506      12.006     SLICE_X51Y17     Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X61Y25     Display/ib/birdflag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X57Y17     hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X57Y18     hc_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X57Y18     hc_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X51Y18     Display/it1/tubeflag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X47Y16     Display/it2/tubeflag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X50Y15     Display/pos_tube_head_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X50Y15     Display/pos_tube_head_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y19     Display/pos_tube_head_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y20     Display/pos_tube_head_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y20     Display/pos_tube_head_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X50Y22     Display/Color_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y21     Display/Color_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y28     Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y28     Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y28     Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X48Y28     Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.506      12.006     SLICE_X61Y25     Display/ib/birdflag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          443  Failing Endpoints,  Worst Slack       -9.264ns,  Total Violation    -1872.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[0]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_153
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[10]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_143
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[11]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_142
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[12]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_141
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[13]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_140
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[14]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_139
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[15]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_138
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[16]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_137
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[17]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_136
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/pos_bird_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out1_clk_wiz_0 rise@476.690ns - clk_out2_clk_wiz_0 rise@475.218ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 480.904 - 476.690 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 479.566 - 475.218 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    475.218   475.218 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   475.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   476.794    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   473.461 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   475.122    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   475.218 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           2.006   477.225    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   477.349 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   477.915    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   478.011 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   479.566    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   480.022 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   481.145    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   481.549 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   481.549    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   481.872 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   482.564    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   482.870 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   482.870    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   483.250 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   483.250    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   483.573 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   484.144    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218   488.362 r  Display/pos_bird2/PCOUT[18]
                         net (fo=1, routed)           0.002   488.364    Display/pos_bird2_n_135
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    476.690   476.690 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   476.690 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   478.147    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   475.018 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   476.599    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   476.690 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   478.675    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100   478.775 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   479.286    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   479.377 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   480.904    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   480.912    
                         clock uncertainty           -0.412   480.500    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   479.100    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        479.100    
                         arrival time                        -488.364    
  -------------------------------------------------------------------
                         slack                                 -9.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.126ns (10.899%)  route 1.030ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[4]
                         net (fo=3, routed)           1.030     2.795    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.120    
                         clock uncertainty            0.412     2.532    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.715    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.164ns (13.228%)  route 1.076ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.558    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.076     2.797    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.187     2.122    
                         clock uncertainty            0.412     2.534    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.717    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.393%)  route 0.901ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.552    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.901     2.617    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.263    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.209     2.054    
                         clock uncertainty            0.412     2.466    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.070     2.536    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.128ns (10.937%)  route 1.042ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.555    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.042     2.725    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.207     2.102    
                         clock uncertainty            0.412     2.514    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     2.643    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.126ns (10.876%)  route 1.032ns (89.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[3]
                         net (fo=3, routed)           1.032     2.798    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.120    
                         clock uncertainty            0.412     2.532    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.715    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.128ns (10.922%)  route 1.044ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.555    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.044     2.727    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.207     2.100    
                         clock uncertainty            0.412     2.512    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     2.641    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.164ns (13.192%)  route 1.079ns (86.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.558    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.079     2.801    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.307    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.120    
                         clock uncertainty            0.412     2.532    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.715    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Display/pos_bg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.126ns (10.743%)  route 1.047ns (89.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.645     1.641    Display/CLK
    DSP48_X1Y11          DSP48E1                                      r  Display/pos_bg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.767 r  Display/pos_bg_reg/P[4]
                         net (fo=15, routed)          1.047     2.814    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.314    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.187     2.127    
                         clock uncertainty            0.412     2.539    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.722    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.141ns (11.400%)  route 1.096ns (88.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.554    Display/CLK
    SLICE_X48Y19         FDRE                                         r  Display/pos_tube_head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Display/pos_tube_head_reg[1]/Q
                         net (fo=2, routed)           1.096     2.791    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.309    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.207     2.102    
                         clock uncertainty            0.412     2.514    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.697    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.126ns (10.728%)  route 1.048ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.711     0.711    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     0.970    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.996 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.639    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.765 r  Display/pos_bird_reg/P[2]
                         net (fo=3, routed)           1.048     2.814    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056     1.172 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.409    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.438 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.311    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.124    
                         clock uncertainty            0.412     2.536    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.719    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          443  Failing Endpoints,  Worst Slack       -9.679ns,  Total Violation    -2056.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[0]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_153
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[10]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_143
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[11]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_142
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[12]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_141
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[13]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_140
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[14]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_139
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[15]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_138
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[16]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_137
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[17]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_136
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/pos_bird_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_out2_clk_wiz_0 rise@200.092ns - clk_out1_clk_wiz_0 rise@198.621ns)
  Data Path Delay:        8.799ns  (logic 6.410ns (72.852%)  route 2.389ns (27.148%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 204.121 - 200.092 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 203.198 - 198.621 ) 
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    198.621   198.621 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   198.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575   200.196    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   196.863 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   198.525    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   198.621 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236   200.857    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124   200.981 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567   201.548    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   201.644 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.554   203.198    vga_clk_BUFG
    SLICE_X55Y22         FDRE                                         r  vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456   203.654 r  vc_reg[3]/Q
                         net (fo=12, routed)          1.124   204.778    Display/ib/vc_reg[8][3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   205.182 r  Display/ib/pos_bg_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   205.182    Display/ib/pos_bg_reg_i_10_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   205.505 r  Display/ib/pos_bird2_i_5/O[1]
                         net (fo=41, routed)          0.692   206.197    Display/pos_bird2_0[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.306   206.503 r  Display/pos_bird2_i_9/O
                         net (fo=1, routed)           0.000   206.503    Display/pos_bird2_i_9_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   206.883 r  Display/pos_bird2_i_2/CO[3]
                         net (fo=1, routed)           0.000   206.883    Display/pos_bird2_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   207.206 r  Display/pos_bird2_i_1/O[1]
                         net (fo=1, routed)           0.571   207.777    Display/A[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218   211.995 r  Display/pos_bird2/PCOUT[18]
                         net (fo=1, routed)           0.002   211.997    Display/pos_bird2_n_135
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.092   200.092 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.092 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   201.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.420 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   200.001    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   200.092 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.800   201.892    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   201.992 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511   202.503    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   202.594 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         1.527   204.121    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
                         clock pessimism              0.009   204.129    
                         clock uncertainty           -0.412   203.717    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   202.317    Display/pos_bird_reg
  -------------------------------------------------------------------
                         required time                        202.317    
                         arrival time                        -211.997    
  -------------------------------------------------------------------
                         slack                                 -9.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.126ns (10.899%)  route 1.030ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[4]
                         net (fo=3, routed)           1.030     2.879    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.015    
                         clock uncertainty            0.412     2.427    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.610    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.164ns (13.228%)  route 1.076ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.642    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.076     2.882    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.187     2.017    
                         clock uncertainty            0.412     2.429    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.612    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.393%)  route 0.901ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.636    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.901     2.701    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.158    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y28         FDRE                                         r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.209     1.948    
                         clock uncertainty            0.412     2.360    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.070     2.430    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.128ns (10.937%)  route 1.042ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.639    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.767 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.042     2.809    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.207     1.997    
                         clock uncertainty            0.412     2.409    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     2.538    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.126ns (10.876%)  route 1.032ns (89.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[3]
                         net (fo=3, routed)           1.032     2.882    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.015    
                         clock uncertainty            0.412     2.427    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.610    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.128ns (10.922%)  route 1.044ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.639    Display/CLK
    SLICE_X49Y18         FDRE                                         r  Display/pos_tube_head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.767 r  Display/pos_tube_head_reg[3]/Q
                         net (fo=2, routed)           1.044     2.811    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.207     1.995    
                         clock uncertainty            0.412     2.407    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     2.536    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.164ns (13.192%)  route 1.079ns (86.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.642    Display/CLK
    SLICE_X50Y15         FDRE                                         r  Display/pos_tube_head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  Display/pos_tube_head_reg[0]/Q
                         net (fo=2, routed)           1.079     2.885    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.202    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.015    
                         clock uncertainty            0.412     2.427    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.610    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Display/pos_bg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.126ns (10.743%)  route 1.047ns (89.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.645     1.725    Display/CLK
    DSP48_X1Y11          DSP48E1                                      r  Display/pos_bg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.851 r  Display/pos_bg_reg/P[4]
                         net (fo=15, routed)          1.047     2.898    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.209    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.187     2.022    
                         clock uncertainty            0.412     2.434    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.617    Display/bgimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Display/pos_tube_head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.141ns (11.400%)  route 1.096ns (88.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.638    Display/CLK
    SLICE_X48Y19         FDRE                                         r  Display/pos_tube_head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  Display/pos_tube_head_reg[1]/Q
                         net (fo=2, routed)           1.096     2.875    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.204    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.207     1.997    
                         clock uncertainty            0.412     2.409    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.592    Display/thimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Display/pos_bird_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.506ns period=25.011ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.126ns (10.728%)  route 1.048ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.580ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    vga_clk1
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.054    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.643     1.723    Display/CLK
    DSP48_X1Y9           DSP48E1                                      r  Display/pos_bird_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.849 r  Display/pos_bird_reg/P[2]
                         net (fo=3, routed)           1.048     2.898    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010     1.010    vga_clk2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.066 r  vga_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.304    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.333 r  vga_clk_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.206    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     2.019    
                         clock uncertainty            0.412     2.431    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.614    Display/birdimg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.284    





