Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: main_input_processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_input_processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_input_processor"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main_input_processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main_input_processor.vf" into library work
Parsing module <main_input_processor>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd" into library work
Parsing entity <DISPLAY_LIGHT>.
Parsing architecture <Behavioral> of entity <display_light>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" into library work
Parsing entity <ANGLE_CALCULATOR_MAIN>.
Parsing architecture <Behavioral> of entity <angle_calculator_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_input_processor>.
Going to vhdl side to elaborate module ANGLE_CALCULATOR_MAIN

Elaborating entity <ANGLE_CALCULATOR_MAIN> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 69: lti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 70: ldi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 71: lti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 72: rti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 74: avt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 75: avl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 78: dy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 79: avt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 86: dy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 94: dx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 95: avl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd" Line 103: dx should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module DISPLAY_LIGHT

Elaborating entity <DISPLAY_LIGHT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd" Line 111. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_input_processor>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main_input_processor.vf".
    Summary:
	no macro.
Unit <main_input_processor> synthesized.

Synthesizing Unit <ANGLE_CALCULATOR_MAIN>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_MAIN.vhd".
    Found 32-bit adder for signal <lti[31]_rti[31]_add_0_OUT> created at line 69.
    Found 31-bit adder for signal <lti[31]_GND_5_o_add_1_OUT> created at line 69.
    Found 32-bit adder for signal <n0279[31:0]> created at line 74.
    Found 32-bit adder for signal <ldi[31]_rdi[31]_add_3_OUT> created at line 70.
    Found 31-bit adder for signal <ldi[31]_GND_5_o_add_4_OUT> created at line 70.
    Found 32-bit adder for signal <n0288[31:0]> created at line 74.
    Found 32-bit adder for signal <lti[31]_ldi[31]_add_6_OUT> created at line 71.
    Found 31-bit adder for signal <lti[31]_GND_5_o_add_7_OUT> created at line 71.
    Found 32-bit adder for signal <n0297[31:0]> created at line 75.
    Found 32-bit adder for signal <rti[31]_rdi[31]_add_9_OUT> created at line 72.
    Found 31-bit adder for signal <rti[31]_GND_5_o_add_10_OUT> created at line 72.
    Found 32-bit adder for signal <n0306[31:0]> created at line 75.
    Found 32-bit adder for signal <n0243> created at line 86.
    Found 32-bit adder for signal <n0244> created at line 103.
    Found 32-bit subtractor for signal <dy> created at line 59.
    Found 32-bit subtractor for signal <dx> created at line 58.
WARNING:Xst:737 - Found 1-bit latch for signal <xDir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <yDir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <dy[31]_GND_5_o_LessThan_15_o> created at line 78
    Found 32-bit comparator greater for signal <GND_5_o_dy[31]_LessThan_16_o> created at line 78
    Found 32-bit comparator greater for signal <avt[31]_avd[31]_LessThan_17_o> created at line 79
    Found 32-bit comparator greater for signal <dx[31]_GND_5_o_LessThan_20_o> created at line 94
    Found 32-bit comparator greater for signal <GND_5_o_dx[31]_LessThan_21_o> created at line 94
    Found 32-bit comparator lessequal for signal <avl[31]_avr[31]_LessThan_22_o> created at line 95
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   2 Latch(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ANGLE_CALCULATOR_MAIN> synthesized.

Synthesizing Unit <DISPLAY_LIGHT>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd".
    Found 4-bit register for signal <common>.
    Found 7-bit register for signal <seg>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | digit0                                         |
    | Power Up State     | digit0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_8_o_add_1_OUT> created at line 85.
    Found 7-bit 4-to-1 multiplexer for signal <state[1]_A[2]_wide_mux_7_OUT> created at line 90.
    Found 32-bit comparator greater for signal <GND_8_o_counter[31]_LessThan_1_o> created at line 84
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DISPLAY_LIGHT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 31-bit adder                                          : 4
 32-bit adder                                          : 11
 32-bit subtractor                                     : 2
# Registers                                            : 3
 32-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 7
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 182
 1-bit xor2                                            : 182

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAY_LIGHT>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <DISPLAY_LIGHT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 3-bit adder                                           : 2
 31-bit adder                                          : 4
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 7
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 126
 1-bit xor2                                            : 126

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_2/FSM_0> on signal <state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 digit0 | 00
 digit1 | 01
 digit2 | 10
 digit3 | 11
--------------------

Optimizing unit <main_input_processor> ...

Optimizing unit <ANGLE_CALCULATOR_MAIN> ...

Optimizing unit <DISPLAY_LIGHT> ...
WARNING:Xst:1293 - FF/Latch <XLXI_2/counter_15> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_16> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_17> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_18> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_19> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_20> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_21> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_22> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_23> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_24> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_25> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_26> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_27> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_28> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_29> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_30> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_2/counter_31> has a constant value of 0 in block <main_input_processor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_input_processor, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_input_processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 27
#      LUT3                        : 14
#      LUT4                        : 11
#      LUT5                        : 29
#      LUT6                        : 21
#      MUXCY                       : 127
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 30
#      FD                          : 17
#      FDE                         : 11
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 12
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  11440     0%  
 Number of Slice LUTs:                  104  out of   5720     1%  
    Number used as Logic:               104  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      76  out of    104    73%  
   Number with an unused LUT:             0  out of    104     0%  
   Number of fully used LUT-FF pairs:    28  out of    104    26%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
isdx_OBUF(XLXI_1/isdx1:O)          | NONE(*)(XLXI_1/xDir)   | 1     |
isdy_OBUF(XLXI_1/isdy1:O)          | NONE(*)(XLXI_1/yDir)   | 1     |
OSC_P123                           | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.394ns (Maximum Frequency: 227.606MHz)
   Minimum input arrival time before clock: 6.024ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: 10.097ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 4.394ns (frequency: 227.606MHz)
  Total number of paths / destination ports: 2676 / 39
-------------------------------------------------------------------------
Delay:               4.394ns (Levels of Logic = 8)
  Source:            XLXI_2/counter_9 (FF)
  Destination:       XLXI_2/seg_6 (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_2/counter_9 to XLXI_2/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  XLXI_2/counter_9 (XLXI_2/counter_9)
     LUT5:I0->O            1   0.203   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_lut<0> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<0> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<1> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<2> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<3> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<4> (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O          19   0.019   1.071  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<5> (XLXI_2/GND_8_o_counter[31]_LessThan_1_o_inv)
     INV:I->O             11   0.206   0.882  XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<5>_inv_INV_0 (XLXI_2/Mcompar_GND_8_o_counter[31]_LessThan_1_o_cy<5>_inv)
     FDE:CE                    0.322          XLXI_2/seg_6
    ----------------------------------------
    Total                      4.394ns (1.445ns logic, 2.949ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'isdx_OBUF'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              4.705ns (Levels of Logic = 17)
  Source:            RT<1> (PAD)
  Destination:       XLXI_1/xDir (LATCH)
  Destination Clock: isdx_OBUF falling

  Data Path: RT<1> to XLXI_1/xDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  RT_1_IBUF (RT_1_IBUF)
     LUT6:I1->O            3   0.203   1.015  XLXI_1/Madd_rti[31]_rdi[31]_add_9_OUT_cy<2>11 (XLXI_1/Madd_rti[31]_GND_5_o_add_10_OUT_lut<2>)
     LUT6:I0->O            0   0.203   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_lutdi11 (XLXI_1/Mcompar_avl[31]_INV_34_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<1> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<2> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<3> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<4> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<5> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<6> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<7> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<8> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<9> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<10> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<11> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<12> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<13> (XLXI_1/Mcompar_avl[31]_INV_34_o_cy<13>)
     MUXCY:CI->O           1   0.258   0.000  XLXI_1/Mcompar_avl[31]_INV_34_o_cy<14> (XLXI_1/avl[31]_INV_34_o)
     LD:D                      0.037          XLXI_1/xDir
    ----------------------------------------
    Total                      4.705ns (2.296ns logic, 2.409ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'isdy_OBUF'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 18)
  Source:            LD<1> (PAD)
  Destination:       XLXI_1/yDir (LATCH)
  Destination Clock: isdy_OBUF falling

  Data Path: LD<1> to XLXI_1/yDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  LD_1_IBUF (LD_1_IBUF)
     LUT6:I1->O            3   0.203   1.015  XLXI_1/Madd_ldi[31]_rdi[31]_add_3_OUT_cy<2>11 (XLXI_1/Madd_ldi[31]_GND_5_o_add_4_OUT_lut<2>)
     LUT6:I0->O            0   0.203   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_lutdi11 (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<1> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<2> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<3> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<4> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<5> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<6> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<7> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<8> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<9> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<10> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<11> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<12> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<13> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.579  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14> (XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14>)
     INV:I->O              1   0.206   0.579  XLXI_1/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14>_inv1_INV_0 (XLXI_1/avt[31]_avd[31]_LessThan_17_o)
     LD:D                      0.037          XLXI_1/yDir
    ----------------------------------------
    Total                      6.024ns (2.457ns logic, 3.567ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC_P123'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              4.836ns (Levels of Logic = 5)
  Source:            LD<1> (PAD)
  Destination:       XLXI_2/seg_5 (FF)
  Destination Clock: OSC_P123 rising

  Data Path: LD<1> to XLXI_2/seg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.154  LD_1_IBUF (LD_1_IBUF)
     LUT2:I0->O            1   0.203   0.924  XLXI_2/Mmux_state[1]_A[2]_wide_mux_7_OUT63_SW0 (N2)
     LUT6:I1->O            4   0.203   0.684  XLXI_2/Mmux_state[1]_A[2]_wide_mux_7_OUT63 (XLXI_2/Mmux_state[1]_A[2]_wide_mux_7_OUT63)
     LUT6:I5->O            1   0.205   0.000  XLXI_2/Mmux_state[1]_A[2]_wide_mux_7_OUT64_G (N15)
     MUXF7:I1->O           1   0.140   0.000  XLXI_2/Mmux_state[1]_A[2]_wide_mux_7_OUT64 (XLXI_2/state[1]_A[2]_wide_mux_7_OUT<5>)
     FDE:D                     0.102          XLXI_2/seg_5
    ----------------------------------------
    Total                      4.836ns (2.075ns logic, 2.761ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_P123'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_2/common_3 (FF)
  Destination:       COMMON<3> (PAD)
  Source Clock:      OSC_P123 rising

  Data Path: XLXI_2/common_3 to COMMON<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_2/common_3 (XLXI_2/common_3)
     OBUF:I->O                 2.571          COMMON_3_OBUF (COMMON<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'isdx_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            XLXI_1/xDir (LATCH)
  Destination:       xDir (PAD)
  Source Clock:      isdx_OBUF falling

  Data Path: XLXI_1/xDir to xDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  XLXI_1/xDir (XLXI_1/xDir)
     OBUF:I->O                 2.571          xDir_OBUF (xDir)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'isdy_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            XLXI_1/yDir (LATCH)
  Destination:       yDir (PAD)
  Source Clock:      isdy_OBUF falling

  Data Path: XLXI_1/yDir to yDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  XLXI_1/yDir (XLXI_1/yDir)
     OBUF:I->O                 2.571          yDir_OBUF (yDir)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12724 / 8
-------------------------------------------------------------------------
Delay:               10.097ns (Levels of Logic = 32)
  Source:            RT<1> (PAD)
  Destination:       GX<0> (PAD)

  Data Path: RT<1> to GX<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  RT_1_IBUF (RT_1_IBUF)
     LUT6:I1->O            3   0.203   0.651  XLXI_1/Madd_rti[31]_rdi[31]_add_9_OUT_cy<2>11 (XLXI_1/Madd_rti[31]_GND_5_o_add_10_OUT_lut<2>)
     LUT6:I5->O            1   0.205   0.000  XLXI_1/Msub_dx_lut<2> (XLXI_1/Msub_dx_lut<2>)
     MUXCY:S->O            1   0.172   0.000  XLXI_1/Msub_dx_cy<2> (XLXI_1/Msub_dx_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<3> (XLXI_1/Msub_dx_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<4> (XLXI_1/Msub_dx_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<5> (XLXI_1/Msub_dx_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<6> (XLXI_1/Msub_dx_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<7> (XLXI_1/Msub_dx_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<8> (XLXI_1/Msub_dx_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<9> (XLXI_1/Msub_dx_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<10> (XLXI_1/Msub_dx_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<11> (XLXI_1/Msub_dx_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<12> (XLXI_1/Msub_dx_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<13> (XLXI_1/Msub_dx_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<14> (XLXI_1/Msub_dx_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<15> (XLXI_1/Msub_dx_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<16> (XLXI_1/Msub_dx_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<17> (XLXI_1/Msub_dx_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<18> (XLXI_1/Msub_dx_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<19> (XLXI_1/Msub_dx_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<20> (XLXI_1/Msub_dx_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<21> (XLXI_1/Msub_dx_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<22> (XLXI_1/Msub_dx_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<23> (XLXI_1/Msub_dx_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Msub_dx_cy<24> (XLXI_1/Msub_dx_cy<24>)
     XORCY:CI->O           1   0.180   0.924  XLXI_1/Msub_dx_xor<25> (XLXI_1/dx<25>)
     LUT5:I0->O            1   0.203   0.000  XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5> (XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5> (XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.788  XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6> (XLXI_1/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6>)
     LUT3:I1->O            1   0.203   0.579  XLXI_1/Mmux_gx11 (GX_0_OBUF)
     OBUF:I->O                 2.571          GX_0_OBUF (GX<0>)
    ----------------------------------------
    Total                     10.097ns (5.762ns logic, 4.335ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    4.394|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 1.34 secs
 
--> 


Total memory usage is 488496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

