module Selector_tb ();

reg res,clk,take;
reg [7:0] din;

wire done;
wire [15*8-1:0] taps;

Selector select (
	.res	(res),
	.clk	(clk),
	.din	(din),
	.take (take),
	.taps	(taps),
	.done	(done)

);

initial begin
	clk = 1'b0;
	res = 1'b1;
	repeat (4) #5 clk = ~clk;
	res = 1'b0;
	forever #5 clk = ~clk;
end

initial begin
	@(negedge res);
	repeat(1000000) @(posedge clk);
	$finish;
end

endmodule
