// Seed: 4195504380
module module_0 #(
    parameter id_5 = 32'd27
) (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    output wire  id_3
);
  wire _id_5, id_6;
  assign id_1 = id_5;
  struct packed {
    struct packed {
      logic id_7;
      struct packed {logic id_8;} id_9;
    } id_10;
    logic id_11;
  } id_12;
  wire id_13[1 : id_5];
endmodule
module module_1 #(
    parameter id_10 = 32'd82,
    parameter id_13 = 32'd45
) (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4,
    output uwire id_5,
    output supply1 id_6,
    output tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire _id_10,
    output logic id_11,
    input tri id_12,
    output wor _id_13,
    output wor id_14,
    input tri0 id_15
    , id_19,
    input wor id_16[id_10 : id_13],
    output tri0 id_17
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_15,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_20, id_21;
  always id_11 = -1;
  assign id_7 = 1 && id_9;
  initial $signed(93);
  ;
  logic id_22;
  ;
  wire id_23, id_24;
  always assign id_1 = -1;
endmodule
