{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396832215127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396832215128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 20:56:54 2014 " "Processing started: Sun Apr 06 20:56:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396832215128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396832215128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off build_04 -c build_04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off build_04 -c build_04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396832215128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1396832215470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "build_04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file build_04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 build04-behavior " "Found design unit 1: build04-behavior" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396832215935 ""} { "Info" "ISGN_ENTITY_NAME" "1 build04 " "Found entity 1: build04" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396832215935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396832215935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "build04 " "Elaborating entity \"build04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1396832215971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPBB build_04.vhd(34) " "Verilog HDL or VHDL warning at build_04.vhd(34): object \"SPBB\" assigned a value but never read" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396832215974 "|build04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPBC build_04.vhd(34) " "Verilog HDL or VHDL warning at build_04.vhd(34): object \"SPBC\" assigned a value but never read" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396832215974 "|build04"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1396832218192 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1396832218192 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|BL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWR VCC " "Pin \"PWR\" is stuck at VCC" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|PWR"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[0\] GND " "Pin \"OP2\[0\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[1\] GND " "Pin \"OP2\[1\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[2\] GND " "Pin \"OP2\[2\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[3\] GND " "Pin \"OP2\[3\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[4\] GND " "Pin \"OP2\[4\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[5\] GND " "Pin \"OP2\[5\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[6\] GND " "Pin \"OP2\[6\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP2\[7\] GND " "Pin \"OP2\[7\]\" is stuck at GND" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396832218750 "|build04|OP2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1396832218750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1396832221991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1396832222243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396832222243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PBB " "No output dependent on input pin \"PBB\"" {  } { { "build_04.vhd" "" { Text "C:/Users/Joe/Documents/IUPUI Spring 2014/ECET 155/Final Project/build0014/build_04.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396832222519 "|build04|PBB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1396832222519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "852 " "Implemented 852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1396832222520 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1396832222520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "800 " "Implemented 800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1396832222520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1396832222520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396832222540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 20:57:02 2014 " "Processing ended: Sun Apr 06 20:57:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396832222540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396832222540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396832222540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396832222540 ""}
