C * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * c<=> * * * * cr2_afvect0 b0 b1 b2 b2 * * c= b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c<=> * * * * cr2_afvect0 b0 b1 b2 b3 * * * * * cr2_analoaf b0 b1 b2 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr2_afvect0 b0 b1 b2 b3 * * * * cr2_afvect0 b0 b3 b2 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * * * * * cr2_analoaf b0 b1 b1 b1 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * * cr2_analoaf b0 b1 b2 b1 b3 * * c= b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_analoaf b0 * * c<=> * cv1_afvect0 b0 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * * cr2_analoaf b0 b1 b2 b3 b3 * * c= b1 b2 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * * c=> * * c& * * * * * cr2_analoaf b0 b1 b2 b5 b6 * * * * * cr2_analoaf b0 b3 b4 b5 b6 * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * c? / b4  * * c& * * cm1_subset_1 b4 * cu1_struct_0 b0 * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * * c=> * * c& * * * * * cr2_analoaf b0 b1 b2 b4 b5 * * * * * cr2_analoaf b0 b1 b3 b4 b6 * * * * * cr2_analoaf b0 b2 b3 b5 b6 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * c? / b3  * * c& * * cm1_subset_1 b3 * cu1_struct_0 b0 * * * * * cr2_analoaf b0 b1 b3 b3 b2 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * * * * cr2_analoaf b0 b1 b3 b2 b4 
- * ! / b0  * * c=> * cl1_analoaf b0 * cl1_struct_0 b0 
- * ! / b0  * * c=> * cl1_struct_0 b0 * * c=> * cv2_struct_0 b0 * cv7_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_afvect0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * * * * cr2_analoaf b0 b1 b2 b1 b2 
