# 0 "arch/arm64/boot/dts/ti/k3-j784s4-evm.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j784s4-evm.dts"







/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j784s4-evm.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j784s4-evm.dts" 2
# 1 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 1
# 11 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 16 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2

/ {
 model = "Texas Instruments K3 J784S4 SoC";
 compatible = "ti,j784s4";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1: cluster1 {
    core0 {
     cpu = <&cpu4>;
    };

    core1 {
     cpu = <&cpu5>;
    };

    core2 {
     cpu = <&cpu6>;
    };

    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a72";
   reg = <0x002>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a72";
   reg = <0x003>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu4: cpu@100 {
   compatible = "arm,cortex-a72";
   reg = <0x100>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_1>;
  };

  cpu5: cpu@101 {
   compatible = "arm,cortex-a72";
   reg = <0x101>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_1>;
  };

  cpu6: cpu@102 {
   compatible = "arm,cortex-a72";
   reg = <0x102>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_1>;
  };

  cpu7: cpu@103 {
   compatible = "arm,cortex-a72";
   reg = <0x103>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_1>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-unified;
  cache-size = <0x200000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 L2_1: l2-cache1 {
  compatible = "cache";
  cache-level = <2>;
  cache-unified;
  cache-size = <0x200000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
  cache-unified;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,cortex-a72-pmu";

  interrupts = <1 7 4>;
 };

 cbass_main: bus@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>,
    <0x00 0x0d000000 0x00 0x0d000000 0x00 0x01000000>,
    <0x00 0x10000000 0x00 0x10000000 0x00 0x08000000>,
    <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>,
    <0x00 0x64800000 0x00 0x64800000 0x00 0x0070c000>,
    <0x00 0x65800000 0x00 0x65800000 0x00 0x0070c000>,
    <0x00 0x66800000 0x00 0x66800000 0x00 0x0070c000>,
    <0x00 0x67800000 0x00 0x67800000 0x00 0x0070c000>,
    <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00400000>,
    <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>,
    <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>,
    <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: bus@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
  };
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi" 1







&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x00 0x70000000 0x00 0x800000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x70000000 0x800000>;

  atf-sram@0 {
   reg = <0x00 0x20000>;
  };

  tifs-sram@1f0000 {
   reg = <0x1f0000 0x10000>;
  };

  l3cache-sram@200000 {
   reg = <0x200000 0x200000>;
  };
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x200000>,
        <0x00 0x01900000 0x00 0x100000>,
        <0x00 0x6f000000 0x00 0x2000>,
        <0x00 0x6f010000 0x00 0x1000>,
        <0x00 0x6f020000 0x00 0x2000>;


  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&sms>;
  ti,sci-dev-id = <10>;
  ti,interrupt-ranges = <8 360 56>;
 };

 main_pmx0: pinctrl@11c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x11c000 0x00 0x120>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_crypto: crypto@4e00000 {
  compatible = "ti,j721e-sa2ul";
  reg = <0x00 0x4e00000 0x00 0x1200>;
  power-domains = <&k3_pds 369 1>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>;

  dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>,
    <&main_udmap 0x4a41>;
  dma-names = "tx", "rx1", "rx2";

  rng: rng@4e10000 {
   compatible = "inside-secure,safexcel-eip76";
   reg = <0x00 0x4e10000 0x00 0x7d>;
   interrupts = <0 11 4>;
  };
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x200>;
  interrupts = <0 192 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 146 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 146 1>;
  status = "disabled";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x200>;
  interrupts = <0 193 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 388 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 388 1>;
  status = "disabled";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x200>;
  interrupts = <0 194 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 389 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 389 1>;
  status = "disabled";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x200>;
  interrupts = <0 195 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 390 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 390 1>;
  status = "disabled";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x200>;
  interrupts = <0 196 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 391 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 391 1>;
  status = "disabled";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x200>;
  interrupts = <0 197 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 392 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 392 1>;
  status = "disabled";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x200>;
  interrupts = <0 198 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 393 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 393 1>;
  status = "disabled";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x200>;
  interrupts = <0 199 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 394 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 394 1>;
  status = "disabled";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x200>;
  interrupts = <0 248 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 395 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 395 1>;
  status = "disabled";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x200>;
  interrupts = <0 249 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 396 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 396 1>;
  status = "disabled";
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00600000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <145>, <146>, <147>, <148>, <149>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 163 1>;
  clocks = <&k3_clks 163 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00610000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <154>, <155>, <156>, <157>, <158>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 164 1>;
  clocks = <&k3_clks 164 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00620000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <163>, <164>, <165>, <166>, <167>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 165 1>;
  clocks = <&k3_clks 165 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00630000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <172>, <173>, <174>, <175>, <176>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 166 1>;
  clocks = <&k3_clks 166 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02000000 0x00 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 270 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 270 1>;
  status = "disabled";
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02010000 0x00 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 271 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 271 1>;
  status = "disabled";
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02020000 0x00 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 272 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 272 1>;
  status = "disabled";
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02030000 0x00 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 273 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 273 1>;
  status = "disabled";
 };

 main_i2c4: i2c@2040000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02040000 0x00 0x100>;
  interrupts = <0 204 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 274 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 274 1>;
  status = "disabled";
 };

 main_i2c5: i2c@2050000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02050000 0x00 0x100>;
  interrupts = <0 205 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 275 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 275 1>;
  status = "disabled";
 };

 main_i2c6: i2c@2060000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02060000 0x00 0x100>;
  interrupts = <0 206 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 276 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 276 1>;
  status = "disabled";
 };

 main_sdhci0: mmc@4f80000 {
  compatible = "ti,j721e-sdhci-8bit";
  reg = <0x00 0x04f80000 0x00 0x1000>,
        <0x00 0x04f88000 0x00 0x400>;
  interrupts = <0 3 4>;
  power-domains = <&k3_pds 140 1>;
  clocks = <&k3_clks 140 1>, <&k3_clks 140 2>;
  clock-names = "clk_ahb", "clk_xin";
  assigned-clocks = <&k3_clks 140 2>;
  assigned-clock-parents = <&k3_clks 140 3>;
  bus-width = <8>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-mmc-hs = <0x0>;
  ti,otap-del-sel-ddr52 = <0x6>;
  ti,otap-del-sel-hs200 = <0x8>;
  ti,otap-del-sel-hs400 = <0x5>;
  ti,itap-del-sel-legacy = <0x10>;
  ti,itap-del-sel-mmc-hs = <0xa>;
  ti,strobe-sel = <0x77>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  dma-coherent;
  no-1-8-v;
  status = "disabled";
 };

 main_sdhci1: mmc@4fb0000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x00 0x04fb0000 0x00 0x1000>,
        <0x00 0x04fb8000 0x00 0x400>;
  interrupts = <0 4 4>;
  power-domains = <&k3_pds 141 1>;
  clocks = <&k3_clks 141 3>, <&k3_clks 141 4>;
  clock-names = "clk_ahb", "clk_xin";
  assigned-clocks = <&k3_clks 141 4>;
  assigned-clock-parents = <&k3_clks 141 5>;
  bus-width = <4>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0x0>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-sdr104 = <0x5>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  dma-coherent;
  sdhci-caps-mask = <0x00000003 0x00000000>;
  no-1-8-v;
  status = "disabled";
 };

 main_navss: bus@30000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>;
  ti,sci-dev-id = <280>;
  dma-coherent;
  dma-ranges;

  main_navss_intr: interrupt-controller@310e0000 {
   compatible = "ti,sci-intr";
   reg = <0x00 0x310e0000 0x00 0x4000>;
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <283>;
   ti,interrupt-ranges = <0 64 64>,
           <64 448 64>,
           <128 672 64>;
  };

  main_udmass_inta: msi-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x00 0x33d00000 0x00 0x100000>;
   interrupt-controller;
   #interrupt-cells = <0>;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   ti,sci = <&sms>;
   ti,sci-dev-id = <321>;
   ti,interrupt-ranges = <0 0 256>;
  };

  secure_proxy_main: mailbox@32c00000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x32c00000 0x00 0x100000>,
         <0x00 0x32400000 0x00 0x100000>,
         <0x00 0x32800000 0x00 0x100000>;
   interrupt-names = "rx_011";
   interrupts = <0 37 4>;
  };

  hwspinlock: hwlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };

  mailbox0_cluster0: mailbox@31f80000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f80000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster1: mailbox@31f81000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f81000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster2: mailbox@31f82000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f82000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster3: mailbox@31f83000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f83000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster4: mailbox@31f84000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f84000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster5: mailbox@31f85000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f85000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster6: mailbox@31f86000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f86000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster7: mailbox@31f87000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f87000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster8: mailbox@31f88000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f88000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster9: mailbox@31f89000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f89000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster10: mailbox@31f8a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster11: mailbox@31f8b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster0: mailbox@31f90000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f90000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster1: mailbox@31f91000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f91000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster2: mailbox@31f92000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f92000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster3: mailbox@31f93000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f93000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster4: mailbox@31f94000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f94000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster5: mailbox@31f95000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f95000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster6: mailbox@31f96000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f96000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster7: mailbox@31f97000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f97000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster8: mailbox@31f98000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f98000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster9: mailbox@31f99000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f99000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster10: mailbox@31f9a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f9a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster11: mailbox@31f9b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f9b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  main_ringacc: ringacc@3c000000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x00 0x3c000000 0x00 0x400000>,
         <0x00 0x38000000 0x00 0x400000>,
         <0x00 0x31120000 0x00 0x100>,
         <0x00 0x33000000 0x00 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <1024>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <315>;
   msi-parent = <&main_udmass_inta>;
  };

  main_udmap: dma-controller@31150000 {
   compatible = "ti,j721e-navss-main-udmap";
   reg = <0x00 0x31150000 0x00 0x100>,
         <0x00 0x34000000 0x00 0x80000>,
         <0x00 0x35000000 0x00 0x200000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&sms>;
   ti,sci-dev-id = <319>;
   ti,ringacc = <&main_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>,
      <0x10>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>,
      <0x0c>;
   ti,sci-rm-range-rflow = <0x00>;
  };

  cpts@310d0000 {
   compatible = "ti,j721e-cpts";
   reg = <0x00 0x310d0000 0x00 0x400>;
   reg-names = "cpts";
   clocks = <&k3_clks 282 0>;
   clock-names = "cpts";
   assigned-clocks = <&k3_clks 62 3>;
   assigned-clock-parents = <&k3_clks 62 5>;
   interrupts-extended = <&main_navss_intr 391>;
   interrupt-names = "cpts";
   ti,cpts-periodic-outputs = <6>;
   ti,cpts-ext-ts-inputs = <8>;
  };
 };

 main_mcan0: can@2701000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02701000 0x00 0x200>,
        <0x00 0x02708000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 245 1>;
  clocks = <&k3_clks 245 6>, <&k3_clks 245 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 124 4>,
        <0 125 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan1: can@2711000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02711000 0x00 0x200>,
        <0x00 0x02718000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 246 1>;
  clocks = <&k3_clks 246 6>, <&k3_clks 246 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 127 4>,
        <0 128 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan2: can@2721000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02721000 0x00 0x200>,
        <0x00 0x02728000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 247 1>;
  clocks = <&k3_clks 247 6>, <&k3_clks 247 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 130 4>,
        <0 131 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan3: can@2731000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02731000 0x00 0x200>,
        <0x00 0x02738000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 248 1>;
  clocks = <&k3_clks 248 6>, <&k3_clks 248 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 133 4>,
        <0 134 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan4: can@2741000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02741000 0x00 0x200>,
        <0x00 0x02748000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 249 1>;
  clocks = <&k3_clks 249 6>, <&k3_clks 249 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 136 4>,
        <0 137 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan5: can@2751000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02751000 0x00 0x200>,
        <0x00 0x02758000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 250 1>;
  clocks = <&k3_clks 250 6>, <&k3_clks 250 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 139 4>,
        <0 140 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan6: can@2761000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02761000 0x00 0x200>,
        <0x00 0x02768000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 251 1>;
  clocks = <&k3_clks 251 6>, <&k3_clks 251 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 142 4>,
        <0 143 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan7: can@2771000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02771000 0x00 0x200>,
        <0x00 0x02778000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 252 1>;
  clocks = <&k3_clks 252 6>, <&k3_clks 252 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 145 4>,
        <0 146 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan8: can@2781000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02781000 0x00 0x200>,
        <0x00 0x02788000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 253 1>;
  clocks = <&k3_clks 253 6>, <&k3_clks 253 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 576 4>,
        <0 577 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan9: can@2791000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02791000 0x00 0x200>,
        <0x00 0x02798000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 254 1>;
  clocks = <&k3_clks 254 6>, <&k3_clks 254 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 579 4>,
        <0 580 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan10: can@27a1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027a1000 0x00 0x200>,
        <0x00 0x027a8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 255 1>;
  clocks = <&k3_clks 255 6>, <&k3_clks 255 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 582 4>,
        <0 583 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan11: can@27b1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027b1000 0x00 0x200>,
        <0x00 0x027b8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 256 1>;
  clocks = <&k3_clks 256 6>, <&k3_clks 256 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 585 4>,
        <0 586 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan12: can@27c1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027c1000 0x00 0x200>,
        <0x00 0x027c8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 257 1>;
  clocks = <&k3_clks 257 6>, <&k3_clks 257 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 588 4>,
        <0 589 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan13: can@27d1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027d1000 0x00 0x200>,
        <0x00 0x027d8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 258 1>;
  clocks = <&k3_clks 258 6>, <&k3_clks 258 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 591 4>,
        <0 592 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan14: can@2681000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02681000 0x00 0x200>,
        <0x00 0x02688000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 259 1>;
  clocks = <&k3_clks 259 6>, <&k3_clks 259 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 594 4>,
        <0 595 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan15: can@2691000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02691000 0x00 0x200>,
        <0x00 0x02698000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 260 1>;
  clocks = <&k3_clks 260 6>, <&k3_clks 260 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 597 4>,
        <0 598 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan16: can@26a1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x026a1000 0x00 0x200>,
        <0x00 0x026a8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 261 1>;
  clocks = <&k3_clks 261 6>, <&k3_clks 261 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 784 4>,
        <0 785 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan17: can@26b1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x026b1000 0x00 0x200>,
        <0x00 0x026b8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 262 1>;
  clocks = <&k3_clks 262 6>, <&k3_clks 262 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 787 4>,
        <0 788 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_spi0: spi@2100000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02100000 0x00 0x400>;
  interrupts = <0 184 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 376 1>;
  clocks = <&k3_clks 376 1>;
  status = "disabled";
 };

 main_spi1: spi@2110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02110000 0x00 0x400>;
  interrupts = <0 185 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 377 1>;
  clocks = <&k3_clks 377 1>;
  status = "disabled";
 };

 main_spi2: spi@2120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02120000 0x00 0x400>;
  interrupts = <0 186 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 378 1>;
  clocks = <&k3_clks 378 1>;
  status = "disabled";
 };

 main_spi3: spi@2130000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02130000 0x00 0x400>;
  interrupts = <0 187 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 379 1>;
  clocks = <&k3_clks 379 1>;
  status = "disabled";
 };

 main_spi4: spi@2140000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02140000 0x00 0x400>;
  interrupts = <0 188 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 380 1>;
  clocks = <&k3_clks 380 1>;
  status = "disabled";
 };

 main_spi5: spi@2150000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02150000 0x00 0x400>;
  interrupts = <0 189 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 381 1>;
  clocks = <&k3_clks 381 1>;
  status = "disabled";
 };

 main_spi6: spi@2160000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02160000 0x00 0x400>;
  interrupts = <0 190 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 382 1>;
  clocks = <&k3_clks 382 1>;
  status = "disabled";
 };

 main_spi7: spi@2170000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02170000 0x00 0x400>;
  interrupts = <0 191 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 383 1>;
  clocks = <&k3_clks 383 1>;
  status = "disabled";
 };
};
# 288 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 sms: system-controller@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes = <&secure_proxy_main 11>,
    <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x00 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 chipid@43000014 {
  compatible = "ti,am654-chipid";
  reg = <0x00 0x43000014 0x00 0x4>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x00 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_pmx0: pinctrl@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x034>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx1: pinctrl@4301c038 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c038 0x00 0x02c>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx2: pinctrl@4301c068 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c068 0x00 0x120>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx3: pinctrl@4301c190 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c190 0x00 0x004>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_gpio_intr: interrupt-controller@42200000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x42200000 0x00 0x400>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&sms>;
  ti,sci-dev-id = <177>;
  ti,interrupt-ranges = <16 928 16>;
 };

 mcu_conf: syscon@40f00000 {
  compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
  reg = <0x00 0x40f00000 0x00 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x40f00000 0x20000>;

  phy_gmii_sel: phy@4040 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4040 0x4>;
   #phy-cells = <1>;
  };
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x200>;
  interrupts = <0 897 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 397 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 397 1>;
  status = "disabled";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x200>;
  interrupts = <0 846 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 149 0>;
  clock-names = "fclk";
  power-domains = <&k3_pds 149 1>;
  status = "disabled";
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42110000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <89>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 167 1>;
  clocks = <&k3_clks 167 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42100000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <89>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 168 1>;
  clocks = <&k3_clks 168 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x42120000 0x00 0x100>;
  interrupts = <0 896 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 279 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 279 1>;
  status = "disabled";
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b00000 0x00 0x100>;
  interrupts = <0 852 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 277 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 277 1>;
  status = "disabled";
 };

 mcu_i2c1: i2c@40b10000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b10000 0x00 0x100>;
  interrupts = <0 853 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 278 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 278 1>;
  status = "disabled";
 };

 mcu_mcan0: can@40528000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40528000 0x00 0x200>,
        <0x00 0x40500000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 263 1>;
  clocks = <&k3_clks 263 6>, <&k3_clks 263 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 832 4>,
        <0 833 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_mcan1: can@40568000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40568000 0x00 0x200>,
        <0x00 0x40540000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 264 1>;
  clocks = <&k3_clks 264 6>, <&k3_clks 264 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 835 4>,
        <0 836 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_spi0: spi@40300000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040300000 0x00 0x400>;
  interrupts = <0 848 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 384 1>;
  clocks = <&k3_clks 384 0>;
  status = "disabled";
 };

 mcu_spi1: spi@40310000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040310000 0x00 0x400>;
  interrupts = <0 849 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 385 1>;
  clocks = <&k3_clks 385 0>;
  status = "disabled";
 };

 mcu_spi2: spi@40320000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040320000 0x00 0x400>;
  interrupts = <0 850 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 386 1>;
  clocks = <&k3_clks 386 0>;
  status = "disabled";
 };

 mcu_navss: bus@28380000{
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
  ti,sci-dev-id = <323>;
  dma-coherent;
  dma-ranges;

  mcu_ringacc: ringacc@2b800000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x00 0x2b800000 0x00 0x400000>,
         <0x00 0x2b000000 0x00 0x400000>,
         <0x00 0x28590000 0x00 0x100>,
         <0x00 0x2a500000 0x00 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <286>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <328>;
   msi-parent = <&main_udmass_inta>;
  };

  mcu_udmap: dma-controller@285c0000 {
   compatible = "ti,j721e-navss-mcu-udmap";
   reg = <0x00 0x285c0000 0x00 0x100>,
         <0x00 0x2a800000 0x00 0x40000>,
         <0x00 0x2aa00000 0x00 0x40000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&sms>;
   ti,sci-dev-id = <329>;
   ti,ringacc = <&mcu_ringacc>;
   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>;
   ti,sci-rm-range-rflow = <0x00>;
  };
 };

 mcu_cpsw: ethernet@46000000 {
  compatible = "ti,j721e-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x00 0x46000000 0x00 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x00 0x00 0x00 0x46000000 0x00 0x200000>;
  dma-coherent;
  clocks = <&k3_clks 63 0>;
  clock-names = "fck";
  power-domains = <&k3_pds 63 1>;

  dmas = <&mcu_udmap 0xf000>,
         <&mcu_udmap 0xf001>,
         <&mcu_udmap 0xf002>,
         <&mcu_udmap 0xf003>,
         <&mcu_udmap 0xf004>,
         <&mcu_udmap 0xf005>,
         <&mcu_udmap 0xf006>,
         <&mcu_udmap 0xf007>,
         <&mcu_udmap 0x7000>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";
  status = "disabled";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   mcu_cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    ti,syscon-efuse = <&mcu_conf 0x200>;
    phys = <&phy_gmii_sel 1>;
   };
  };

  davinci_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x00 0xf00 0x00 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 63 0>;
   clock-names = "fck";
   bus_freq = <1000000>;
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x00 0x3d000 0x00 0x400>;
   clocks = <&k3_clks 63 3>;
   clock-names = "cpts";
   assigned-clocks = <&k3_clks 63 3>;
   assigned-clock-parents = <&k3_clks 63 5>;
   interrupts-extended = <&gic500 0 858 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };
};
# 289 "arch/arm64/boot/dts/ti/k3-j784s4.dtsi" 2
# 13 "arch/arm64/boot/dts/ti/k3-j784s4-evm.dts" 2

/ {
 compatible = "ti,j784s4-evm", "ti,j784s4";
 model = "Texas Instruments J784S4 EVM";

 chosen {
  stdout-path = "serial2:115200n8";
 };

 aliases {
  serial2 = &main_uart8;
  mmc0 = &main_sdhci0;
  mmc1 = &main_sdhci1;
  i2c3 = &main_i2c0;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x00 0x80000000 0x00 0x80000000>,
        <0x08 0x80000000 0x07 0x80000000>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   no-map;
  };
 };

 evm_12v0: regulator-evm12v0 {

  compatible = "regulator-fixed";
  regulator-name = "evm_12v0";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_3v3: regulator-vsys3v3 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_5v0: regulator-vsys5v0 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_mmc1: regulator-sd {

  compatible = "regulator-fixed";
  regulator-name = "vdd_mmc1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  enable-active-high;
  vin-supply = <&vsys_3v3>;
  gpio = <&exp2 2 0>;
 };

 vdd_sd_dv: regulator-TLV71033 {

  compatible = "regulator-gpio";
  regulator-name = "tlv71033";
  pinctrl-names = "default";
  pinctrl-0 = <&vdd_sd_dv_pins_default>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  vin-supply = <&vsys_5v0>;
  gpios = <&main_gpio0 8 0>;
  states = <1800000 0x0>,
    <3300000 0x1>;
 };
};

&main_pmx0 {
 main_uart8_pins_default: main-uart8-pins-default {
  pinctrl-single,pins = <
   (((0x040) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (14))
   (((0x044) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (14))
   (((0x0d0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (11))
   (((0x0d4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (11))
  >;
 };

 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0x0e0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0e4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_mmc1_pins_default: main-mmc1-pins-default {
  pinctrl-single,pins = <
   (((0x104) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x108) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x100) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0fc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0e8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (8))
  >;
 };

 vdd_sd_dv_pins_default: vdd-sd-dv-pins-default {
  pinctrl-single,pins = <
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&wkup_pmx2 {
 mcu_cpsw_pins_default: mcu-cpsw-pins-default {
  pinctrl-single,pins = <
   (((0x02c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x004) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x014) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x010) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x00c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x008) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x018) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mdio_pins_default: mcu-mdio-pins-default {
  pinctrl-single,pins = <
   (((0x034) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x030) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_uart8 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart8_pins_default>;
};

&main_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;

 clock-frequency = <400000>;

 exp1: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "PCIE1_2L_MODE_SEL", "PCIE1_4L_PERSTZ", "PCIE1_2L_RC_RSTZ",
      "PCIE1_2L_EP_RST_EN", "PCIE0_4L_MODE_SEL", "PCIE0_4L_PERSTZ",
      "PCIE0_4L_RC_RSTZ", "PCIE0_4L_EP_RST_EN", "PCIE1_4L_PRSNT#",
      "PCIE0_4L_PRSNT#", "CDCI1_OE1/OE4", "CDCI1_OE2/OE3",
      "AUDIO_MUX_SEL", "EXP_MUX2", "EXP_MUX3", "GESI_EXP_PHY_RSTZ";
 };

 exp2: gpio@22 {
  compatible = "ti,tca6424";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "R_GPIO_RGMII1_RST", "ENET2_I2CMUX_SEL", "GPIO_USD_PWR_EN",
      "USBC_PWR_EN", "USBC_MODE_SEL1", "USBC_MODE_SEL0",
      "GPIO_LIN_EN", "R_CAN_STB", "CTRL_PM_I2C_OE#",
      "ENET2_EXP_PWRDN", "ENET2_EXP_SPARE2", "CDCI2_RSTZ",
      "USB2.0_MUX_SEL", "CANUART_MUX_SEL0", "CANUART_MUX2_SEL1",
      "CANUART_MUX1_SEL1", "ENET1_EXP_PWRDN", "ENET1_EXP_RESETZ",
      "ENET1_I2CMUX_SEL", "ENET1_EXP_SPARE2", "ENET2_EXP_RESETZ",
      "USER_INPUT1", "USER_LED1", "USER_LED2";
 };
};

&main_sdhci0 {

 status = "okay";
 non-removable;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&main_sdhci1 {

 status = "okay";
 pinctrl-0 = <&main_mmc1_pins_default>;
 pinctrl-names = "default";
 disable-wp;
 vmmc-supply = <&vdd_mmc1>;
 vqmmc-supply = <&vdd_sd_dv>;
};

&main_gpio0 {
 status = "okay";
};

&mcu_cpsw {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_cpsw_pins_default>;
};

&davinci_mdio {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_mdio_pins_default>;

 mcu_phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
};

&mcu_cpsw_port1 {
 status = "okay";
 phy-mode = "rgmii-rxid";
 phy-handle = <&mcu_phy0>;
};
