"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[6602],{3888:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>s,contentTitle:()=>i,default:()=>p,frontMatter:()=>o,metadata:()=>n,toc:()=>u});const n=JSON.parse('{"id":"projects/project-mcu-datalogger/git-2layer-branch","title":"Git, setup in a 2-layer PCB branch","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/git-2layer-branch.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/git-2layer-branch","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/git-2layer-branch","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/09_projects/02_project-mcu-datalogger/git-2layer-branch.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Fix the Bugs in the Schematic","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/fix-schematic-bugs"},"next":{"title":"Layout 2 - Outline and Constraints","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/layout-outline-constraints"}}');var a=r(4848),c=r(8453);const o={},i="Git, setup in a 2-layer PCB branch",s={},u=[];function l(e){const t={h1:"h1",header:"header",...(0,c.R)(),...e.components};return(0,a.jsx)(t.header,{children:(0,a.jsx)(t.h1,{id:"git-setup-in-a-2-layer-pcb-branch",children:"Git, setup in a 2-layer PCB branch"})})}function p(e={}){const{wrapper:t}={...(0,c.R)(),...e.components};return t?(0,a.jsx)(t,{...e,children:(0,a.jsx)(l,{...e})}):l(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>o,x:()=>i});var n=r(6540);const a={},c=n.createContext(a);function o(e){const t=n.useContext(c);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function i(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(a):e.components||a:o(e.components),n.createElement(c.Provider,{value:t},e.children)}}}]);