

================================================================
== Vitis HLS Report for 'module2_coarse_cfo'
================================================================
* Date:           Wed Feb  4 21:04:50 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        system_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312       |module2_coarse_cfo_Pipeline_PHASE_A       |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330  |module2_coarse_cfo_Pipeline_CFO_ESTIMATE  |        2|      148|  20.000 ns|   1.480 us|     1|   144|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342       |module2_coarse_cfo_Pipeline_PHASE_D       |        ?|        ?|          ?|          ?|     0|     0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1698|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   16|    1411|   1421|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    715|    -|
|Register         |        -|    -|     861|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|   16|    2272|   3834|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330  |module2_coarse_cfo_Pipeline_CFO_ESTIMATE  |        0|   4|  422|  364|    0|
    |grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312       |module2_coarse_cfo_Pipeline_PHASE_A       |        0|   0|   68|  163|    0|
    |grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342       |module2_coarse_cfo_Pipeline_PHASE_D       |        2|   4|  298|  479|    0|
    |mul_28s_32s_54_1_1_U139                              |mul_28s_32s_54_1_1                        |        0|   4|    0|   20|    0|
    |mul_32s_28ns_48_1_1_U140                             |mul_32s_28ns_48_1_1                       |        0|   4|    0|   20|    0|
    |sdiv_51ns_32s_51_55_seq_1_U141                       |sdiv_51ns_32s_51_55_seq_1                 |        0|   0|  623|  375|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        2|  16| 1411| 1421|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                      Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |atan_lut_1_U    |module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R         |        1|  0|   0|    0|   256|   16|     1|         4096|
    |early_buf_re_U  |module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |early_buf_im_U  |module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +----------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                  |        5|  0|   0|    0|  4352|   48|     3|        69632|
    +----------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_437_p2       |         +|   0|  0|  32|          32|           5|
    |add_ln119_1_fu_556_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln119_fu_524_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln49_fu_719_p2        |         +|   0|  0|  14|          13|           1|
    |add_ln54_fu_775_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln61_fu_940_p2        |         +|   0|  0|  39|          32|          27|
    |angle_17_fu_920_p2        |         +|   0|  0|  39|          32|          28|
    |angle_fu_845_p2           |         +|   0|  0|  39|          32|          32|
    |corrLen_fu_508_p2         |         +|   0|  0|  39|          32|          32|
    |signed_angle_3_fu_960_p2  |         +|   0|  0|  39|          32|          28|
    |angle_11_fu_850_p2        |         -|   0|  0|  39|          25|          32|
    |angle_15_fu_892_p2        |         -|   0|  0|  39|          27|          32|
    |frac_fu_765_p2            |         -|   0|  0|  39|          32|          32|
    |p_op_i_fu_543_p2          |         -|   0|  0|  39|           1|          32|
    |rxLen_local_fu_432_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln114_1_fu_477_p2     |         -|   0|  0|  13|           1|           5|
    |sub_ln114_fu_467_p2       |         -|   0|  0|  13|           1|           4|
    |sub_ln115_fu_498_p2       |         -|   0|  0|  14|           6|           6|
    |sub_ln119_1_fu_519_p2     |         -|   0|  0|  32|           4|          32|
    |sub_ln119_fu_529_p2       |         -|   0|  0|  14|           6|           6|
    |sub_ln138_1_fu_1036_p2    |         -|   0|  0|  36|           1|          29|
    |sub_ln138_fu_1013_p2      |         -|   0|  0|  55|           1|          48|
    |sub_ln36_fu_587_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln37_fu_601_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln48_fu_669_p2        |         -|   0|  0|  58|          51|          51|
    |sub_ln55_fu_810_p2        |         -|   0|  0|  32|          25|          25|
    |sub_ln58_fu_870_p2        |         -|   0|  0|  55|          42|          48|
    |empty_fu_538_p2           |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln113_fu_443_p2      |      icmp|   0|  0|  39|          32|           8|
    |icmp_ln119_fu_513_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln132_fu_954_p2      |      icmp|   0|  0|  39|          32|          26|
    |icmp_ln39_fu_619_p2       |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln49_fu_713_p2       |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln50_fu_741_p2       |      icmp|   0|  0|  14|          13|           8|
    |icmp_ln60_fu_915_p2       |      icmp|   0|  0|  14|           6|           1|
    |swap_fu_625_p2            |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state4           |        or|   0|  0|   2|           1|           1|
    |ap_block_state75          |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_615_p2         |        or|   0|  0|  32|          32|          32|
    |angle_12_fu_856_p3        |    select|   0|  0|  32|           1|          32|
    |angle_14_fu_886_p3        |    select|   0|  0|  32|           1|          32|
    |angle_16_fu_898_p3        |    select|   0|  0|  32|           1|          32|
    |angle_18_fu_925_p3        |    select|   0|  0|  32|           1|          32|
    |ax_fu_593_p3              |    select|   0|  0|  32|           1|          32|
    |ay_fu_607_p3              |    select|   0|  0|  32|           1|          32|
    |den_fu_629_p3             |    select|   0|  0|  32|           1|          32|
    |lut_idx_2_fu_746_p3       |    select|   0|  0|  13|           1|           8|
    |lut_idx_fu_733_p3         |    select|   0|  0|  13|           1|          13|
    |phase_inc_fu_1042_p3      |    select|   0|  0|  29|           1|          29|
    |select_ln114_fu_487_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln44_fu_635_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_725_p3     |    select|   0|  0|  13|           1|          13|
    |select_ln61_fu_946_p3     |    select|   0|  0|  32|           1|          32|
    |signed_angle_4_fu_966_p3  |    select|   0|  0|  32|           1|          32|
    |smax_neg_i_fu_548_p3      |    select|   0|  0|  32|           1|          32|
    |useLen_fu_448_p3          |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1698|         816|        1270|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |add_loc_blk_n               |    9|          2|    1|          2|
    |add_loc_c_blk_n             |    9|          2|    1|          2|
    |angle_20_reg_301            |    9|          2|   32|         64|
    |ap_NS_fsm                   |  385|         78|    1|         78|
    |ap_done                     |    9|          2|    1|          2|
    |ap_phi_mux_x_phi_fu_294_p4  |    9|          2|   32|         64|
    |ap_phi_mux_y_phi_fu_283_p4  |    9|          2|   32|         64|
    |early_buf_im_address0       |   14|          3|   11|         33|
    |early_buf_im_address1       |   14|          3|   11|         33|
    |early_buf_im_ce0            |   14|          3|    1|          3|
    |early_buf_im_ce1            |   14|          3|    1|          3|
    |early_buf_im_we1            |    9|          2|    1|          2|
    |early_buf_re_address0       |   14|          3|   11|         33|
    |early_buf_re_address1       |   14|          3|   11|         33|
    |early_buf_re_ce0            |   14|          3|    1|          3|
    |early_buf_re_ce1            |   14|          3|    1|          3|
    |early_buf_re_we1            |    9|          2|    1|          2|
    |m1_startOffset_blk_n        |    9|          2|    1|          2|
    |m1_startOffset_read         |   14|          3|    1|          3|
    |m1_to_m2_data_read          |   14|          3|    1|          3|
    |m2_coarseFreqOff_blk_n      |    9|          2|    1|          2|
    |m2_searchBufferLen_blk_n    |    9|          2|    1|          2|
    |m2_to_m4_data_din           |    9|          2|   32|         64|
    |m2_to_m4_data_write         |   14|          3|    1|          3|
    |m2_to_m4_startOffset_blk_n  |    9|          2|    1|          2|
    |m2_to_m4_startOffset_din    |    9|          2|   16|         32|
    |m2_to_m4_startOffset_write  |   14|          3|    1|          3|
    |real_start                  |    9|          2|    1|          2|
    |startOffset_5_reg_270       |    9|          2|   16|         32|
    |x_reg_290                   |    9|          2|   32|         64|
    |y_reg_279                   |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  715|        150|  287|        702|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln113_reg_1130                                                |  32|   0|   32|          0|
    |add_ln119_1_reg_1161                                              |  32|   0|   32|          0|
    |add_ln119_reg_1155                                                |  32|   0|   32|          0|
    |angle_12_reg_1257                                                 |  32|   0|   32|          0|
    |angle_16_reg_1263                                                 |  32|   0|   32|          0|
    |angle_20_reg_301                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |  77|   0|   77|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ax_reg_1176                                                       |  32|   0|   32|          0|
    |ay_reg_1184                                                       |  32|   0|   32|          0|
    |coarseFreqOff_reg_1295                                            |  32|   0|   32|          0|
    |frac_reg_1227                                                     |  32|   0|   32|          0|
    |grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg  |   1|   0|    1|          0|
    |grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg       |   1|   0|    1|          0|
    |grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg       |   1|   0|    1|          0|
    |icmp_ln119_reg_1151                                               |   1|   0|    1|          0|
    |lut_idx_reg_1221                                                  |  13|   0|   13|          0|
    |num_samples_reg_1101                                              |  32|   0|   32|          0|
    |phase_inc_reg_1300                                                |  29|   0|   29|          0|
    |scaled_reg_1216                                                   |  32|   0|   32|          0|
    |sdiv_ln47_reg_1210                                                |  51|   0|   51|          0|
    |select_ln114_reg_1141                                             |   5|   0|    5|          0|
    |sext_ln111_reg_1119                                               |  32|   0|   32|          0|
    |sext_ln115_1_reg_1146                                             |   6|   0|    6|          0|
    |signed_angle_4_reg_1279                                           |  32|   0|   32|          0|
    |startOffset_5_reg_270                                             |  16|   0|   16|          0|
    |start_once_reg                                                    |   1|   0|    1|          0|
    |sub_ln55_reg_1247                                                 |  17|   0|   25|          8|
    |swap_reg_1195                                                     |   1|   0|    1|          0|
    |tmp_14_reg_1269                                                   |   6|   0|    6|          0|
    |tmp_16_reg_1285                                                   |   1|   0|    1|          0|
    |tmp_7_reg_1290                                                    |  28|   0|   28|          0|
    |trunc_ln111_reg_1124                                              |  11|   0|   11|          0|
    |trunc_ln_reg_1252                                                 |  32|   0|   32|          0|
    |useLen_reg_1136                                                   |  32|   0|   32|          0|
    |v0_reg_1242                                                       |  16|   0|   24|          8|
    |x_neg_reg_1166                                                    |   1|   0|    1|          0|
    |x_reg_290                                                         |  32|   0|   32|          0|
    |y_neg_reg_1171                                                    |   1|   0|    1|          0|
    |y_reg_279                                                         |  32|   0|   32|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 861|   0|  877|         16|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|start_full_n                         |   in|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|start_out                            |  out|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|start_write                          |  out|    1|  ap_ctrl_hs|    module2_coarse_cfo|  return value|
|m1_to_m2_data_dout                   |   in|   32|     ap_fifo|         m1_to_m2_data|       pointer|
|m1_to_m2_data_empty_n                |   in|    1|     ap_fifo|         m1_to_m2_data|       pointer|
|m1_to_m2_data_read                   |  out|    1|     ap_fifo|         m1_to_m2_data|       pointer|
|m1_to_m2_data_num_data_valid         |   in|    7|     ap_fifo|         m1_to_m2_data|       pointer|
|m1_to_m2_data_fifo_cap               |   in|    7|     ap_fifo|         m1_to_m2_data|       pointer|
|m1_startOffset_dout                  |   in|   16|     ap_fifo|        m1_startOffset|       pointer|
|m1_startOffset_empty_n               |   in|    1|     ap_fifo|        m1_startOffset|       pointer|
|m1_startOffset_read                  |  out|    1|     ap_fifo|        m1_startOffset|       pointer|
|m1_startOffset_num_data_valid        |   in|    3|     ap_fifo|        m1_startOffset|       pointer|
|m1_startOffset_fifo_cap              |   in|    3|     ap_fifo|        m1_startOffset|       pointer|
|m2_search_buffer_din                 |  out|   32|     ap_fifo|      m2_search_buffer|       pointer|
|m2_search_buffer_full_n              |   in|    1|     ap_fifo|      m2_search_buffer|       pointer|
|m2_search_buffer_write               |  out|    1|     ap_fifo|      m2_search_buffer|       pointer|
|m2_search_buffer_num_data_valid      |   in|   11|     ap_fifo|      m2_search_buffer|       pointer|
|m2_search_buffer_fifo_cap            |   in|   11|     ap_fifo|      m2_search_buffer|       pointer|
|m2_coarseFreqOff_din                 |  out|   32|     ap_fifo|      m2_coarseFreqOff|       pointer|
|m2_coarseFreqOff_full_n              |   in|    1|     ap_fifo|      m2_coarseFreqOff|       pointer|
|m2_coarseFreqOff_write               |  out|    1|     ap_fifo|      m2_coarseFreqOff|       pointer|
|m2_coarseFreqOff_num_data_valid      |   in|    3|     ap_fifo|      m2_coarseFreqOff|       pointer|
|m2_coarseFreqOff_fifo_cap            |   in|    3|     ap_fifo|      m2_coarseFreqOff|       pointer|
|m2_searchBufferLen_din               |  out|   16|     ap_fifo|    m2_searchBufferLen|       pointer|
|m2_searchBufferLen_full_n            |   in|    1|     ap_fifo|    m2_searchBufferLen|       pointer|
|m2_searchBufferLen_write             |  out|    1|     ap_fifo|    m2_searchBufferLen|       pointer|
|m2_searchBufferLen_num_data_valid    |   in|    3|     ap_fifo|    m2_searchBufferLen|       pointer|
|m2_searchBufferLen_fifo_cap          |   in|    3|     ap_fifo|    m2_searchBufferLen|       pointer|
|m2_to_m4_data_din                    |  out|   32|     ap_fifo|         m2_to_m4_data|       pointer|
|m2_to_m4_data_full_n                 |   in|    1|     ap_fifo|         m2_to_m4_data|       pointer|
|m2_to_m4_data_write                  |  out|    1|     ap_fifo|         m2_to_m4_data|       pointer|
|m2_to_m4_data_num_data_valid         |   in|   12|     ap_fifo|         m2_to_m4_data|       pointer|
|m2_to_m4_data_fifo_cap               |   in|   12|     ap_fifo|         m2_to_m4_data|       pointer|
|m2_to_m4_startOffset_din             |  out|   16|     ap_fifo|  m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_full_n          |   in|    1|     ap_fifo|  m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_write           |  out|    1|     ap_fifo|  m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_num_data_valid  |   in|    3|     ap_fifo|  m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_fifo_cap        |   in|    3|     ap_fifo|  m2_to_m4_startOffset|       pointer|
|add_loc_dout                         |   in|   32|     ap_fifo|               add_loc|       pointer|
|add_loc_empty_n                      |   in|    1|     ap_fifo|               add_loc|       pointer|
|add_loc_read                         |  out|    1|     ap_fifo|               add_loc|       pointer|
|add_loc_num_data_valid               |   in|    3|     ap_fifo|               add_loc|       pointer|
|add_loc_fifo_cap                     |   in|    3|     ap_fifo|               add_loc|       pointer|
|add_loc_c_din                        |  out|   32|     ap_fifo|             add_loc_c|       pointer|
|add_loc_c_full_n                     |   in|    1|     ap_fifo|             add_loc_c|       pointer|
|add_loc_c_write                      |  out|    1|     ap_fifo|             add_loc_c|       pointer|
|add_loc_c_num_data_valid             |   in|    3|     ap_fifo|             add_loc_c|       pointer|
|add_loc_c_fifo_cap                   |   in|    3|     ap_fifo|             add_loc_c|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

