Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  9 17:38:50 2024
| Host         : anthony-HP-Pavilion-Laptop-15-cc1xx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slave_sync_sclk_1_process_timing_summary_routed.rpt -pb slave_sync_sclk_1_process_timing_summary_routed.pb -rpx slave_sync_sclk_1_process_timing_summary_routed.rpx -warn_on_violation
| Design       : slave_sync_sclk_1_process
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.174       -0.525                      8                   86        0.262        0.000                      0                   86        2.000        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0       {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0       {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0            -0.174       -0.525                      8                   86        0.262        0.000                      0                   86        2.000        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                        16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.174ns,  Total Violation       -0.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 2.555ns (54.283%)  route 2.152ns (45.717%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 2.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.236 f  rx_buffer_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.499     0.735    rx_buffer1[27]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.041 f  rx_buffer[7]_i_12/O
                         net (fo=2, routed)           0.414     1.455    rx_buffer[7]_i_12_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.579 f  rx_buffer[7]_i_3/O
                         net (fo=7, routed)           0.640     2.219    rx_buffer[7]_i_3_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.343 r  rx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.190     2.533    rx_buffer[0]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514     2.286    clk_out_wiz_OBUF
    SLICE_X37Y45         FDCE                                         r  rx_buffer_reg[0]/C
                         clock pessimism              0.502     2.788    
                         clock uncertainty           -0.224     2.564    
    SLICE_X37Y45         FDCE (Setup_fdce_C_CE)      -0.205     2.359    rx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          2.359    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.555ns (54.244%)  route 2.155ns (45.756%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 2.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.236 f  rx_buffer_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.499     0.735    rx_buffer1[27]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.041 f  rx_buffer[7]_i_12/O
                         net (fo=2, routed)           0.414     1.455    rx_buffer[7]_i_12_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.579 f  rx_buffer[7]_i_3/O
                         net (fo=7, routed)           0.502     2.081    rx_buffer[7]_i_3_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124     2.205 r  rx_buffer[6]_i_1_comp/O
                         net (fo=1, routed)           0.331     2.536    rx_buffer[6]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516     2.288    clk_out_wiz_OBUF
    SLICE_X39Y43         FDCE                                         r  rx_buffer_reg[6]/C
                         clock pessimism              0.515     2.803    
                         clock uncertainty           -0.224     2.579    
    SLICE_X39Y43         FDCE (Setup_fdce_C_CE)      -0.205     2.374    rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          2.374    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 2.555ns (54.761%)  route 2.111ns (45.239%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.713ns = ( 2.287 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.236 f  rx_buffer_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.499     0.735    rx_buffer1[27]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.041 f  rx_buffer[7]_i_12/O
                         net (fo=2, routed)           0.414     1.455    rx_buffer[7]_i_12_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.579 f  rx_buffer[7]_i_3/O
                         net (fo=7, routed)           0.466     2.045    rx_buffer[7]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.169 r  rx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.323     2.492    rx_buffer[3]_i_1_n_0
    SLICE_X40Y42         FDCE                                         r  rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.515     2.287    clk_out_wiz_OBUF
    SLICE_X40Y42         FDCE                                         r  rx_buffer_reg[3]/C
                         clock pessimism              0.515     2.802    
                         clock uncertainty           -0.224     2.578    
    SLICE_X40Y42         FDCE (Setup_fdce_C_CE)      -0.169     2.409    rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          2.409    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 2.672ns (57.946%)  route 1.939ns (42.054%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 2.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.030 r  rx_buffer_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.030    rx_buffer_reg[7]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.353 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.430     0.783    rx_buffer1[31]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.089 f  rx_buffer[7]_i_7/O
                         net (fo=2, routed)           0.307     1.397    rx_buffer[7]_i_7_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.521 f  rx_buffer[7]_i_2/O
                         net (fo=7, routed)           0.459     1.980    rx_buffer[7]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     2.104 r  rx_buffer[1]_i_1_comp/O
                         net (fo=1, routed)           0.333     2.437    rx_buffer[1]_i_1_n_0
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516     2.288    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C
                         clock pessimism              0.515     2.803    
                         clock uncertainty           -0.224     2.579    
    SLICE_X40Y45         FDCE (Setup_fdce_C_CE)      -0.169     2.410    rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 2.672ns (57.978%)  route 1.937ns (42.022%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 2.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.030 r  rx_buffer_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.030    rx_buffer_reg[7]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.353 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.430     0.783    rx_buffer1[31]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.089 f  rx_buffer[7]_i_7/O
                         net (fo=2, routed)           0.307     1.397    rx_buffer[7]_i_7_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.521 f  rx_buffer[7]_i_2/O
                         net (fo=7, routed)           0.456     1.977    rx_buffer[7]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.101 r  rx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.334     2.435    rx_buffer[2]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516     2.288    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/C
                         clock pessimism              0.515     2.803    
                         clock uncertainty           -0.224     2.579    
    SLICE_X40Y43         FDCE (Setup_fdce_C_CE)      -0.169     2.410    rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 2.672ns (57.979%)  route 1.937ns (42.021%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 2.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.030 r  rx_buffer_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.030    rx_buffer_reg[7]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.353 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.430     0.783    rx_buffer1[31]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.089 f  rx_buffer[7]_i_7/O
                         net (fo=2, routed)           0.307     1.397    rx_buffer[7]_i_7_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.521 f  rx_buffer[7]_i_2/O
                         net (fo=7, routed)           0.459     1.980    rx_buffer[7]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  rx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.331     2.435    rx_buffer[4]_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516     2.288    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/C
                         clock pessimism              0.515     2.803    
                         clock uncertainty           -0.224     2.579    
    SLICE_X40Y46         FDCE (Setup_fdce_C_CE)      -0.169     2.410    rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.672ns (58.065%)  route 1.930ns (41.935%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 2.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.030 r  rx_buffer_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.030    rx_buffer_reg[7]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.353 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.430     0.783    rx_buffer1[31]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.089 f  rx_buffer[7]_i_7/O
                         net (fo=2, routed)           0.307     1.397    rx_buffer[7]_i_7_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.521 f  rx_buffer[7]_i_2/O
                         net (fo=7, routed)           0.452     1.973    rx_buffer[7]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.097 r  rx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.331     2.428    rx_buffer[5]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516     2.288    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[5]/C
                         clock pessimism              0.515     2.803    
                         clock uncertainty           -0.224     2.579    
    SLICE_X40Y44         FDCE (Setup_fdce_C_CE)      -0.169     2.410    rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.555ns (55.741%)  route 2.029ns (44.259%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 2.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 f  bit_counter_reg[2]_replica/Q
                         net (fo=1, routed)           0.409    -1.309    bit_counter_reg_n_0_[2]_repN
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.185 r  rx_buffer[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.185    rx_buffer[7]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.672    rx_buffer_reg[7]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.555    rx_buffer_reg[7]_i_13_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  rx_buffer_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.438    rx_buffer_reg[7]_i_14_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.321 r  rx_buffer_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.321    rx_buffer_reg[7]_i_9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.204 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.204    rx_buffer_reg[7]_i_19_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.087 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.087    rx_buffer_reg[7]_i_10_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.236 f  rx_buffer_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.499     0.735    rx_buffer1[27]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.306     1.041 f  rx_buffer[7]_i_12/O
                         net (fo=2, routed)           0.414     1.455    rx_buffer[7]_i_12_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.579 f  rx_buffer[7]_i_3/O
                         net (fo=7, routed)           0.517     2.096    rx_buffer[7]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.220 r  rx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.190     2.410    rx_buffer[7]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514     2.286    clk_out_wiz_OBUF
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/C
                         clock pessimism              0.502     2.788    
                         clock uncertainty           -0.224     2.564    
    SLICE_X36Y44         FDCE (Setup_fdce_C_CE)      -0.169     2.395    rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          2.395    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 bit_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.959ns (24.434%)  route 2.966ns (75.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 2.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  bit_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419    -1.753 r  bit_counter_reg[24]/Q
                         net (fo=3, routed)           0.983    -0.770    bit_counter_reg_n_0_[24]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.299    -0.471 r  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.754     0.282    FSM_onehot_state[2]_i_5_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     0.406 f  FSM_onehot_state[2]_i_3/O
                         net (fo=34, routed)          0.620     1.026    FSM_onehot_state[2]_i_3_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.117     1.143 r  bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.610     1.753    bit_counter[3]
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514     2.286    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[3]/C
                         clock pessimism              0.515     2.801    
                         clock uncertainty           -0.224     2.577    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)       -0.275     2.302    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 bit_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.992ns (26.199%)  route 2.794ns (73.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 2.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X41Y43         FDCE                                         r  bit_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.419    -1.753 r  bit_counter_reg[17]/Q
                         net (fo=3, routed)           0.806    -0.947    bit_counter_reg_n_0_[17]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.299    -0.648 r  bit_counter[31]_i_6/O
                         net (fo=1, routed)           0.453    -0.195    bit_counter[31]_i_6_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I1_O)        0.124    -0.071 r  bit_counter[31]_i_3/O
                         net (fo=32, routed)          1.004     0.933    bit_counter[31]_i_3_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.150     1.083 r  bit_counter[5]_i_1/O
                         net (fo=1, routed)           0.531     1.614    bit_counter[5]
    SLICE_X41Y39         FDCE                                         r  bit_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M9                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     6.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     0.680    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.771 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514     2.286    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  bit_counter_reg[5]/C
                         clock pessimism              0.515     2.801    
                         clock uncertainty           -0.224     2.577    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.269     2.308    bit_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          2.308    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.562%)  route 0.122ns (46.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.469    FSM_onehot_state_reg_n_0_[2]
    SLICE_X40Y40         FDCE                                         r  leds_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[0]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X40Y40         FDCE (Hold_fdce_C_CE)       -0.016    -0.731    leds_reg[0]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.562%)  route 0.122ns (46.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.469    FSM_onehot_state_reg_n_0_[2]
    SLICE_X40Y40         FDCE                                         r  leds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[1]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X40Y40         FDCE (Hold_fdce_C_CE)       -0.016    -0.731    leds_reg[1]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.562%)  route 0.122ns (46.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.469    FSM_onehot_state_reg_n_0_[2]
    SLICE_X40Y40         FDCE                                         r  leds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[2]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X40Y40         FDCE (Hold_fdce_C_CE)       -0.016    -0.731    leds_reg[2]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.562%)  route 0.122ns (46.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.469    FSM_onehot_state_reg_n_0_[2]
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X40Y40         FDCE (Hold_fdce_C_CE)       -0.016    -0.731    leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 bit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bit_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X37Y42         FDCE                                         r  bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.591 f  bit_counter_reg[0]/Q
                         net (fo=11, routed)          0.193    -0.398    bit_counter_reg_n_0_[0]
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.353 r  bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    bit_counter[0]
    SLICE_X37Y42         FDCE                                         r  bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X37Y42         FDCE                                         r  bit_counter_reg[0]/C
                         clock pessimism              0.420    -0.732    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.091    -0.641    bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.704%)  route 0.230ns (55.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.230    -0.361    state__0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.316 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    FSM_onehot_state[2]_i_1_n_0
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism              0.420    -0.732    
    SLICE_X39Y39         FDCE (Hold_fdce_C_D)         0.092    -0.640    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.241    -0.350    state__0[1]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    FSM_onehot_state[1]_i_1_n_0
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism              0.420    -0.732    
    SLICE_X39Y39         FDCE (Hold_fdce_C_D)         0.092    -0.640    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.774%)  route 0.238ns (59.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.238    -0.328    rx_OBUF[5]
    SLICE_X40Y40         FDCE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[1]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.052    -0.663    leds_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 f  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.241    -0.350    state__0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    FSM_onehot_state[0]_i_1_n_0
    SLICE_X39Y39         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X39Y39         FDPE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism              0.420    -0.732    
    SLICE_X39Y39         FDPE (Hold_fdpe_C_D)         0.091    -0.641    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.123%)  route 0.313ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.148    -0.583 r  rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.313    -0.270    rx_OBUF[7]
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/C
                         clock pessimism              0.457    -0.694    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.035    -0.659    leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X39Y39     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X39Y39     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X39Y39     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X37Y42     bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X41Y42     bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X41Y41     bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X41Y41     bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X41Y42     bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X37Y42     bit_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X37Y42     bit_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X41Y42     bit_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X41Y42     bit_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X39Y39     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X37Y42     bit_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X37Y42     bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X41Y42     bit_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X41Y42     bit_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            miso_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.988ns (56.428%)  route 3.851ns (43.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=9, routed)           3.851     5.311    miso_out_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.528     8.839 r  miso_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.839    miso_out
    N13                                                               r  miso_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 4.985ns (56.604%)  route 3.822ns (43.396%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  ss_n_IBUF_inst/O
                         net (fo=4, routed)           3.822     5.277    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     8.807 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.807    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.990ns (71.246%)  route 2.014ns (28.754%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.014     3.479    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         3.525     7.004 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.004    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.459ns (77.690%)  route 0.419ns (22.310%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.419     0.652    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         1.226     1.878 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.878    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.454ns (52.896%)  route 1.295ns (47.104%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  ss_n_IBUF_inst/O
                         net (fo=4, routed)           1.295     1.518    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     2.749 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.749    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            miso_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.457ns (52.209%)  route 1.333ns (47.791%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=9, routed)           1.333     1.561    miso_out_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.229     2.790 r  miso_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.790    miso_out
    N13                                                               r  miso_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.617ns (44.110%)  route 4.584ns (55.890%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M9                   IBUF                         0.000     2.500 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     3.733    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -3.063 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.402    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.306 f  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          2.923     1.617    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.521     5.138 f  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     5.138    clk_out_wiz
    M15                                                               f  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sclk_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.986ns (55.825%)  route 3.155ns (44.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617    -2.189    clk_out_wiz_OBUF
    SLICE_X39Y27         FDCE                                         r  sclk_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.733 r  sclk_sync_reg/Q
                         net (fo=4, routed)           3.155     1.422    sclk_out_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.530     4.952 r  sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.952    sclk_out
    P15                                                               r  sclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 4.031ns (61.618%)  route 2.511ns (38.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  leds_reg[2]/Q
                         net (fo=1, routed)           2.511     0.855    leds_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     4.368 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.368    leds[2]
    J1                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 4.030ns (61.616%)  route 2.511ns (38.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.511     0.855    leds_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     4.367 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.367    leds[1]
    K1                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 4.183ns (65.884%)  route 2.166ns (34.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.696 r  rx_buffer_reg[7]/Q
                         net (fo=2, routed)           2.166     0.470    rx_OBUF[7]
    A4                   OBUF (Prop_obuf_I_O)         3.705     4.174 r  rx_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.174    rx[7]
    A4                                                                r  rx[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 4.046ns (66.787%)  route 2.012ns (33.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  leds_reg[3]/Q
                         net (fo=1, routed)           2.012     0.356    leds_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     3.884 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    leds[3]
    E1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 4.126ns (68.872%)  route 1.865ns (31.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X39Y43         FDCE                                         r  rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.419    -1.753 r  rx_buffer_reg[6]/Q
                         net (fo=2, routed)           1.865     0.112    rx_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         3.707     3.818 r  rx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.818    rx[6]
    A3                                                                r  rx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 4.045ns (68.384%)  route 1.870ns (31.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  leds_reg[0]/Q
                         net (fo=1, routed)           1.870     0.214    leds_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     3.741 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.741    leds[0]
    E2                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.047ns (68.925%)  route 1.825ns (31.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.518    -1.654 r  rx_buffer_reg[4]/Q
                         net (fo=2, routed)           1.825     0.171    rx_OBUF[4]
    B3                   OBUF (Prop_obuf_I_O)         3.529     3.700 r  rx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.700    rx[4]
    B3                                                                r  rx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 4.054ns (69.142%)  route 1.809ns (30.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.518    -1.654 r  rx_buffer_reg[2]/Q
                         net (fo=1, routed)           1.809     0.156    rx_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         3.536     3.692 r  rx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.692    rx[2]
    B1                                                                r  rx[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.248ns (50.488%)  route 1.224ns (49.512%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.738    -0.584    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.222     0.638 r  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     0.638    clk_out_wiz
    M15                                                               r  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.403ns (81.049%)  route 0.328ns (18.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  rx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.328    -0.238    rx_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         1.239     1.001 r  rx_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.001    rx[1]
    B2                                                                r  rx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.401ns (80.825%)  route 0.332ns (19.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X40Y42         FDCE                                         r  rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.567 r  rx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.332    -0.235    rx_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         1.237     1.002 r  rx_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.002    rx[3]
    C1                                                                r  rx[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.400ns (80.250%)  route 0.344ns (19.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.344    -0.221    rx_OBUF[5]
    B4                   OBUF (Prop_obuf_I_O)         1.236     1.014 r  rx_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.014    rx[5]
    B4                                                                r  rx[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.421ns (80.871%)  route 0.336ns (19.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X37Y45         FDCE                                         r  rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.603 r  rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.336    -0.267    rx_OBUF[0]
    A2                   OBUF (Prop_obuf_I_O)         1.293     1.027 r  rx_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.027    rx[0]
    A2                                                                r  rx[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.394ns (78.064%)  route 0.392ns (21.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.392    -0.174    rx_OBUF[4]
    B3                   OBUF (Prop_obuf_I_O)         1.230     1.056 r  rx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.056    rx[4]
    B3                                                                r  rx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.401ns (78.119%)  route 0.392ns (21.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  rx_buffer_reg[2]/Q
                         net (fo=1, routed)           0.392    -0.173    rx_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         1.237     1.064 r  rx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.064    rx[2]
    B1                                                                r  rx[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.392ns (76.903%)  route 0.418ns (23.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.567 r  leds_reg[0]/Q
                         net (fo=1, routed)           0.418    -0.149    leds_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.079 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.079    leds[0]
    E2                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.414ns (77.192%)  route 0.418ns (22.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X39Y43         FDCE                                         r  rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.602 r  rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.418    -0.184    rx_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         1.286     1.101 r  rx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.101    rx[6]
    A3                                                                r  rx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.393ns (75.296%)  route 0.457ns (24.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.567 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.457    -0.110    leds_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.119 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.119    leds[3]
    E1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                   IBUF                         0.000    41.667 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    42.147    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052    39.094 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    39.624    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.653 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    40.466    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -2.779    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.464ns (34.751%)  route 2.748ns (65.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.748     4.212    reset_IBUF
    SLICE_X39Y46         FDCE                                         f  bit_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X39Y46         FDCE                                         r  bit_counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.464ns (34.751%)  route 2.748ns (65.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.748     4.212    reset_IBUF
    SLICE_X39Y46         FDCE                                         f  bit_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X39Y46         FDCE                                         r  bit_counter_reg[31]/C

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.579ns (41.630%)  route 2.214ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  ss_n_IBUF_inst/O
                         net (fo=4, routed)           2.214     3.668    ss_n_out_OBUF
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.792 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.792    FSM_onehot_state[2]_i_1_n_0
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.460ns (38.510%)  route 2.330ns (61.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=9, routed)           2.330     3.790    miso_out_OBUF
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X36Y44         FDCE                                         r  rx_buffer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.464ns (38.787%)  route 2.310ns (61.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.310     3.773    reset_IBUF
    SLICE_X40Y45         FDCE                                         f  rx_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.772ns  (logic 1.460ns (38.698%)  route 2.312ns (61.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=9, routed)           2.312     3.772    miso_out_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.460ns (39.202%)  route 2.264ns (60.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=9, routed)           2.264     3.723    miso_out_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[4]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.460ns (39.204%)  route 2.263ns (60.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=9, routed)           2.263     3.723    miso_out_OBUF
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  rx_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.464ns (40.342%)  route 2.164ns (59.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.164     3.628    reset_IBUF
    SLICE_X41Y44         FDCE                                         f  bit_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  bit_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.464ns (40.342%)  route 2.164ns (59.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.164     3.628    reset_IBUF
    SLICE_X41Y44         FDCE                                         f  bit_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  bit_counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.232ns (34.554%)  route 0.439ns (65.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.439     0.670    reset_IBUF
    SLICE_X41Y39         FDCE                                         f  bit_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  bit_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.232ns (33.003%)  route 0.470ns (66.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.470     0.702    reset_IBUF
    SLICE_X41Y41         FDCE                                         f  bit_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  bit_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.232ns (33.003%)  route 0.470ns (66.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.470     0.702    reset_IBUF
    SLICE_X41Y41         FDCE                                         f  bit_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  bit_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.232ns (33.003%)  route 0.470ns (66.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.470     0.702    reset_IBUF
    SLICE_X41Y41         FDCE                                         f  bit_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  bit_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.232ns (33.003%)  route 0.470ns (66.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.470     0.702    reset_IBUF
    SLICE_X41Y41         FDCE                                         f  bit_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  bit_counter_reg[9]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            sclk_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.220ns (28.487%)  route 0.553ns (71.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.774    sclk_IBUF
    SLICE_X39Y27         FDCE                                         r  sclk_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.851    -1.163    clk_out_wiz_OBUF
    SLICE_X39Y27         FDCE                                         r  sclk_sync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.232ns (28.447%)  route 0.583ns (71.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.583     0.814    reset_IBUF
    SLICE_X41Y40         FDCE                                         f  bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.232ns (28.447%)  route 0.583ns (71.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.583     0.814    reset_IBUF
    SLICE_X41Y40         FDCE                                         f  bit_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.232ns (28.447%)  route 0.583ns (71.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.583     0.814    reset_IBUF
    SLICE_X41Y40         FDCE                                         f  bit_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.232ns (28.447%)  route 0.583ns (71.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.583     0.814    reset_IBUF
    SLICE_X41Y40         FDCE                                         f  bit_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  bit_counter_reg[8]/C





