<def f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/common.h' l='187' ll='193'/>
<size>12</size>
<mbr r='pci_params::vendor_id' o='0' t='uint16_t'/>
<mbr r='pci_params::device_id' o='16' t='uint16_t'/>
<mbr r='pci_params::vpd_cap_addr' o='32' t='uint32_t'/>
<mbr r='pci_params::speed' o='64' t='uint16_t'/>
<mbr r='pci_params::width' o='80' t='uint8_t'/>
