Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 15:30:12 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_47_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No18_instance/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.349ns (9.864%)  route 3.189ns (90.136%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 6.512 - 4.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.921ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.836ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=55793, routed)       2.091     3.042    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X116Y388       FDCE                                         r  ModCount591_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y388       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.121 r  ModCount591_instance/count_reg[1]/Q
                         net (fo=7984, routed)        2.646     5.767    MUX_Sum10_5_impl_0_instance/Q[1]
    SLICE_X148Y476       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.817 r  MUX_Sum10_5_impl_0_instance/Y[28]_i_14/O
                         net (fo=1, routed)           0.009     5.826    MUX_Sum10_5_impl_0_instance/Y[28]_i_14_n_0
    SLICE_X148Y476       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.889 r  MUX_Sum10_5_impl_0_instance/Y_reg[28]_i_5/O
                         net (fo=1, routed)           0.477     6.366    MUX_Sum10_5_impl_0_instance/Y_reg[28]_i_5_n_0
    SLICE_X146Y450       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.454 r  MUX_Sum10_5_impl_0_instance/Y[28]_i_2/O
                         net (fo=1, routed)           0.025     6.479    MUX_Sum10_5_impl_0_instance/Y[28]_i_2_n_0
    SLICE_X146Y450       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.548 r  MUX_Sum10_5_impl_0_instance/Y_reg[28]_i_1/O
                         net (fo=1, routed)           0.032     6.580    Delay1No18_instance/D[28]
    SLICE_X146Y450       FDCE                                         r  Delay1No18_instance/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=55793, routed)       1.852     6.512    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X146Y450       FDCE                                         r  Delay1No18_instance/Y_reg[28]/C
                         clock pessimism              0.384     6.896    
                         clock uncertainty           -0.035     6.861    
    SLICE_X146Y450       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.886    Delay1No18_instance/Y_reg[28]
  -------------------------------------------------------------------
                         required time                          6.886    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.306    




