<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_t_p_i___type" xml:lang="en-US">
<title>TPI_Type Struct Reference</title>
<indexterm><primary>TPI_Type</primary></indexterm>
<para>

<para>Structure type to access the Trace Port Interface Register (TPI). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_armv81mml.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1585b32a1ab860d0d77803475d08c7c6">SSPSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabf4a378b17278d98d2a5f9315fce7a5e">CSPSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa57754b8f88bb376d184aaf6fe74f391">RESERVED0</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga49a770cf0b7ec970f919f8ac22634fff">ACPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4d91e8d0f8791a2d137be359e6ca669f">RESERVED1</link> [55U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae9673e1acb75a46ed9852fd7a557cb7d">SPPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad34dc93fd7d41ef2c3365292cc8a178d">RESERVED2</link> [131U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a049b49e9da6772d38166397ce8fc70">FFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe3ca1410c32188d26be24c4ee9e180c">FFCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3fbc5c84a2a24bd6195e970ff8898024">PSCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5d2f5426c1c8dfd973687938ed24b45d">RESERVED3</link> [809U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13">LAR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac383eaddb064c33eacf2d60480c3eb71">RESERVED4</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaee6e8f4171b9024d763ba87f3ce92e73">TYPE</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga81f643aff0e4bed2638a618e2b1fd3bb">DEVTYPE</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga5590387d8f44b477fd69951a737b0d7e">TRIGGER</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga986b12d0c4f33d326504fe705228bd7b">ITFTTD0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga49859dd8fc90723f440ee4e750a3d752">ITATBCTR2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga9954c088735caa505adc113f6c64d812">ITATBCTR0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga4ab517b49e30734dced6bed9befb1f4a">ITFTTD1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gae6b7f224b1c19c636148f991cc8db611">ITCTRL</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gae024db200dd6038b38de69abd513f40c">RESERVED5</link> [39U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga974d17c9a0b0b1b894e9707d158b0fbe">CLAIMSET</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga1f74caab7b0a7afa848c63ce8ebc6a6f">CLAIMCLR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga49f51f1c090eb2cda74363bbfc3b385b">RESERVED7</link> [8U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaaed316dacef669454fa035e04ee90eca">DEVID</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga36370b2b0879b7b497f6dd854ba02873">FSCR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gace73d78eff029b698e11cd5cf3efaf94">FIFO0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga97fb8816ad001f4910de095aa17d9db5">ITATBCTR2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabad7737b3d46cc6d4813d37171d29745">FIFO1</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Trace Port Interface Register (TPI). </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01365">1365</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
Inc/<link linkend="_core__armv81mml_8h">core_armv81mml.h</link>Inc/<link linkend="_core__armv8mbl_8h">core_armv8mbl.h</link>Inc/<link linkend="_core__armv8mml_8h">core_armv8mml.h</link>Inc/<link linkend="_core__cm23_8h">core_cm23.h</link>Inc/<link linkend="_core__cm3_8h">core_cm3.h</link>Inc/<link linkend="_core__cm33_8h">core_cm33.h</link>Inc/<link linkend="_core__cm35p_8h">core_cm35p.h</link>Inc/<link linkend="_core__cm4_8h">core_cm4.h</link>Inc/<link linkend="_core__cm55_8h">core_cm55.h</link>Inc/<link linkend="_core__cm7_8h">core_cm7.h</link>Inc/<link linkend="_core__cm85_8h">core_cm85.h</link>Inc/<link linkend="_core__sc300_8h">core_sc300.h</link>Inc/<link linkend="_core__starmc1_8h">core_starmc1.h</link></section>
</section>
