$date
	Sun Oct 23 05:33:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#585585
b1000 !
1"
#585586
b1000 &
b1000 %
1$
#585587
0"
#585590
b100 &
b100 %
#585594
b10 &
b10 %
#585598
b1 &
1#
b1 %
#585602
b0 &
b0 %
0#
0$
#1635657
b10000 !
1"
#1635658
b10000 &
b10000 %
1$
#1635659
0"
#1635662
b1000 &
b1000 %
#1635666
b100 &
b100 %
#1635670
b10 &
b10 %
#1635674
b1 &
b1 %
1#
#1635678
b0 &
0#
b0 %
0$
#2582769
b110 !
1"
#2582770
b110 &
b110 %
1$
#2582771
0"
#2582774
b11 &
b11 %
#2582778
b1010 &
b1010 %
#2582782
b101 &
b101 %
#2582786
b10000 &
b10000 %
#2582790
b1000 &
b1000 %
#2582794
b100 &
b100 %
#2582798
b10 &
b10 %
#2582802
b1 &
b1 %
1#
#2582806
b0 &
0#
b0 %
0$
#4500012
