<def f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='492' ll='495' type='void llvm::MachineOperand::setImplicit(bool Val = true)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='981' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1060' u='c' c='_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1074' u='c' c='_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2375' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='596' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='764' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='853' u='c' c='_ZL12makeImplicitRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='532' u='c' c='_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1219' u='c' c='_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE'/>
