<stg><name>compute_tile_Pipeline_Conv1_ky</name>


<trans_list>

<trans id="357" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add51244_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51244_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add51_1245_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_1245_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add51_2246_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_2246_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add51_3247_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_3247_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add51_4248_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_4248_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add51_5249_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_5249_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add51_6250_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_6250_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add51_7251_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_7251_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add51_8252_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_8252_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %p_smodpost_i_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_smodpost_i_i

]]></Node>
<StgValue><ssdm name="p_smodpost_i_i_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %p_cast26_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast26_i_i

]]></Node>
<StgValue><ssdm name="p_cast26_i_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %p_cast25_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast25_i_i

]]></Node>
<StgValue><ssdm name="p_cast25_i_i_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %p_cast24_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast24_i_i

]]></Node>
<StgValue><ssdm name="p_cast24_i_i_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %p_cast23_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast23_i_i

]]></Node>
<StgValue><ssdm name="p_cast23_i_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %p_cast22_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast22_i_i

]]></Node>
<StgValue><ssdm name="p_cast22_i_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_cast21_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast21_i_i

]]></Node>
<StgValue><ssdm name="p_cast21_i_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_cast20_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast20_i_i

]]></Node>
<StgValue><ssdm name="p_cast20_i_i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %p_cast19_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast19_i_i

]]></Node>
<StgValue><ssdm name="p_cast19_i_i_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %p_cast18_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast18_i_i

]]></Node>
<StgValue><ssdm name="p_cast18_i_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:20 %select_ln175_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln175

]]></Node>
<StgValue><ssdm name="select_ln175_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %trunc_ln118861_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln118861

]]></Node>
<StgValue><ssdm name="trunc_ln118861_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %add_ln175_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:23 %p_cast26_i_i_cast = zext i8 %p_cast26_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast26_i_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %p_cast25_i_i_cast = zext i8 %p_cast25_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast25_i_i_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:25 %p_cast24_i_i_cast = zext i8 %p_cast24_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast24_i_i_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %p_cast23_i_i_cast = zext i8 %p_cast23_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast23_i_i_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %p_cast22_i_i_cast = zext i8 %p_cast22_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast22_i_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %p_cast21_i_i_cast = zext i8 %p_cast21_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast21_i_i_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:29 %p_cast20_i_i_cast = zext i8 %p_cast20_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast20_i_i_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %p_cast19_i_i_cast = zext i8 %p_cast19_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast19_i_i_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %p_cast18_i_i_cast = zext i8 %p_cast18_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast18_i_i_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:32 %select_ln175_cast = sext i6 %select_ln175_read

]]></Node>
<StgValue><ssdm name="select_ln175_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="7">
<![CDATA[
newFuncRoot:33 %select_ln175_cast_cast = zext i7 %select_ln175_cast

]]></Node>
<StgValue><ssdm name="select_ln175_cast_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i4 0, i4 %ky

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 0, i32 %add51_8252_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 0, i32 %add51_7251_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 0, i32 %add51_6250_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 0, i32 %add51_5249_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 0, i32 %add51_4248_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 0, i32 %add51_3247_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 0, i32 %add51_2246_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 0, i32 %add51_1245_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 0, i32 %add51244_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:50 %br_ln0 = br void %for.inc52.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i.i:0 %ky_2 = load i4 %ky

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i.i:1 %icmp_ln168 = icmp_eq  i4 %ky_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i.i:2 %add_ln168 = add i4 %ky_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52.i.i:3 %br_ln168 = br i1 %icmp_ln168, void %for.inc52.split.i.i, void %acc160.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="4">
<![CDATA[
for.inc52.split.i.i:9 %zext_ln175 = zext i4 %ky_2

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:10 %add_ln175_1 = add i11 %add_ln175_read, i11 %zext_ln175

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:11 %shl_ln175 = shl i11 %add_ln175_1, i11 2

]]></Node>
<StgValue><ssdm name="shl_ln175"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:12 %sub_ln175 = sub i11 %shl_ln175, i11 %add_ln175_1

]]></Node>
<StgValue><ssdm name="sub_ln175"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:13 %zext_ln175_1 = zext i11 %sub_ln175

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:21 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:24 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:85 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:92 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:99 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:148 %store_ln168 = store i4 %add_ln168, i4 %ky

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:15 %add_ln175_2 = add i11 %sub_ln175, i11 1

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:16 %zext_ln175_2 = zext i11 %add_ln175_2

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:17 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:22 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:25 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.split.i.i:30 %tmp = add i4 %ky_2, i4 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
for.inc52.split.i.i:31 %tmp_cast = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc52.split.i.i:32 %empty = add i8 %tmp_cast, i8 %trunc_ln118861_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8">
<![CDATA[
for.inc52.split.i.i:33 %zext_ln175_4 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="zext_ln175_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc52.split.i.i:34 %add_ln175_4 = add i9 %select_ln175_cast_cast, i9 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="add_ln175_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
for.inc52.split.i.i:35 %trunc_ln175 = trunc i9 %add_ln175_4

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc52.split.i.i:36 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln175, i5 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc52.split.i.i:37 %p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln175_4, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:38 %zext_ln175_5 = zext i11 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln175_5"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:39 %add_ln175_5 = add i13 %p_shl3, i13 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="add_ln175_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:40 %add_ln175_6 = add i13 %add_ln175_5, i13 %p_cast18_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_6"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:41 %zext_ln175_6 = zext i13 %add_ln175_6

]]></Node>
<StgValue><ssdm name="zext_ln175_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:42 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:43 %add_ln175_7 = add i13 %add_ln175_5, i13 %p_cast19_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:44 %zext_ln175_7 = zext i13 %add_ln175_7

]]></Node>
<StgValue><ssdm name="zext_ln175_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:45 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:46 %add_ln175_8 = add i13 %add_ln175_5, i13 %p_cast20_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_8"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:47 %zext_ln175_8 = zext i13 %add_ln175_8

]]></Node>
<StgValue><ssdm name="zext_ln175_8"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:48 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:67 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:68 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:69 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:76 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:77 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:78 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:85 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:86 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:87 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:88 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:92 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:93 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:94 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:95 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:99 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:100 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:101 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:102 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:106 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:113 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:120 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:18 %add_ln175_3 = add i11 %sub_ln175, i11 2

]]></Node>
<StgValue><ssdm name="add_ln175_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:19 %zext_ln175_3 = zext i11 %add_ln175_3

]]></Node>
<StgValue><ssdm name="zext_ln175_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:23 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:49 %add_ln175_9 = add i13 %add_ln175_5, i13 %p_cast21_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_9"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:50 %zext_ln175_9 = zext i13 %add_ln175_9

]]></Node>
<StgValue><ssdm name="zext_ln175_9"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:51 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:52 %add_ln175_10 = add i13 %add_ln175_5, i13 %p_cast22_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:53 %zext_ln175_10 = zext i13 %add_ln175_10

]]></Node>
<StgValue><ssdm name="zext_ln175_10"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:54 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:55 %add_ln175_11 = add i13 %add_ln175_5, i13 %p_cast23_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_11"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:56 %zext_ln175_11 = zext i13 %add_ln175_11

]]></Node>
<StgValue><ssdm name="zext_ln175_11"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:57 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:70 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:71 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:72 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:79 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:80 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:81 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:86 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:87 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:88 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:89 %tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:93 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:94 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:95 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:96 %tmp_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:100 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:101 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:102 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:103 %tmp_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:106 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:107 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:108 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:109 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:113 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:114 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:115 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:116 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:120 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:121 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:123 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:127 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:141 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="174" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:58 %add_ln175_12 = add i13 %add_ln175_5, i13 %p_cast24_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_12"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:59 %zext_ln175_12 = zext i13 %add_ln175_12

]]></Node>
<StgValue><ssdm name="zext_ln175_12"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:60 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:61 %add_ln175_13 = add i13 %add_ln175_5, i13 %p_cast25_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_13"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:62 %zext_ln175_13 = zext i13 %add_ln175_13

]]></Node>
<StgValue><ssdm name="zext_ln175_13"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:63 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc52.split.i.i:64 %add_ln175_14 = add i13 %add_ln175_5, i13 %p_cast26_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln175_14"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:65 %zext_ln175_14 = zext i13 %add_ln175_14

]]></Node>
<StgValue><ssdm name="zext_ln175_14"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:66 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:73 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:74 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:75 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:82 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:83 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:84 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:90 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:97 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:107 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:108 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:109 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:110 %tmp_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:114 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:115 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:116 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:117 %tmp_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:121 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:123 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:124 %tmp_5_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:127 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:128 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:129 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:130 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:135 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:136 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:137 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:141 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:142 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:143 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:144 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="216" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:90 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:97 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:111 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:118 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:125 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:128 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:129 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:130 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:131 %tmp_6_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:135 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:136 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:137 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:138 %tmp_7_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:142 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:143 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="13">
<![CDATA[
for.inc52.split.i.i:144 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:145 %tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="234" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:90 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:97 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:111 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:118 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:125 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:132 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:146 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:0 %add51244_i_i_load = load i32 %add51244_i_i

]]></Node>
<StgValue><ssdm name="add51244_i_i_load"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:1 %add51_1245_i_i_load = load i32 %add51_1245_i_i

]]></Node>
<StgValue><ssdm name="add51_1245_i_i_load"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:2 %add51_2246_i_i_load = load i32 %add51_2246_i_i

]]></Node>
<StgValue><ssdm name="add51_2246_i_i_load"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %v = fadd i32 %add51244_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:98 %v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:105 %v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:111 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:118 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:125 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:132 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:146 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:3 %add51_3247_i_i_load = load i32 %add51_3247_i_i

]]></Node>
<StgValue><ssdm name="add51_3247_i_i_load"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:4 %add51_4248_i_i_load = load i32 %add51_4248_i_i

]]></Node>
<StgValue><ssdm name="add51_4248_i_i_load"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:5 %add51_5249_i_i_load = load i32 %add51_5249_i_i

]]></Node>
<StgValue><ssdm name="add51_5249_i_i_load"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %v = fadd i32 %add51244_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:98 %v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:105 %v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:112 %v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:119 %v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:126 %v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:132 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:146 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:6 %add51_6250_i_i_load = load i32 %add51_6250_i_i

]]></Node>
<StgValue><ssdm name="add51_6250_i_i_load"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:7 %add51_7251_i_i_load = load i32 %add51_7251_i_i

]]></Node>
<StgValue><ssdm name="add51_7251_i_i_load"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:8 %add51_8252_i_i_load = load i32 %add51_8252_i_i

]]></Node>
<StgValue><ssdm name="add51_8252_i_i_load"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %v = fadd i32 %add51244_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:98 %v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:105 %v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:112 %v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:119 %v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:126 %v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:133 %v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:147 %v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:0 %add51244_i_i_load_1 = load i32 %add51244_i_i

]]></Node>
<StgValue><ssdm name="add51244_i_i_load_1"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:1 %add51_1245_i_i_load_1 = load i32 %add51_1245_i_i

]]></Node>
<StgValue><ssdm name="add51_1245_i_i_load_1"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:2 %add51_2246_i_i_load_1 = load i32 %add51_2246_i_i

]]></Node>
<StgValue><ssdm name="add51_2246_i_i_load_1"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:3 %add51_3247_i_i_load_1 = load i32 %add51_3247_i_i

]]></Node>
<StgValue><ssdm name="add51_3247_i_i_load_1"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:4 %add51_4248_i_i_load_1 = load i32 %add51_4248_i_i

]]></Node>
<StgValue><ssdm name="add51_4248_i_i_load_1"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:5 %add51_5249_i_i_load_1 = load i32 %add51_5249_i_i

]]></Node>
<StgValue><ssdm name="add51_5249_i_i_load_1"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:6 %add51_6250_i_i_load_1 = load i32 %add51_6250_i_i

]]></Node>
<StgValue><ssdm name="add51_6250_i_i_load_1"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:7 %add51_7251_i_i_load_1 = load i32 %add51_7251_i_i

]]></Node>
<StgValue><ssdm name="add51_7251_i_i_load_1"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
acc160.i.i.exitStub:8 %add51_8252_i_i_load_1 = load i32 %add51_8252_i_i

]]></Node>
<StgValue><ssdm name="add51_8252_i_i_load_1"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_8252_i_i_out, i32 %add51_8252_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_7251_i_i_out, i32 %add51_7251_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_6250_i_i_out, i32 %add51_6250_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_5249_i_i_out, i32 %add51_5249_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_4248_i_i_out, i32 %add51_4248_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_3247_i_i_out, i32 %add51_3247_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_2246_i_i_out, i32 %add51_2246_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_1245_i_i_out, i32 %add51_1245_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
acc160.i.i.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51244_i_i_out, i32 %add51244_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
acc160.i.i.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="279" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %v = fadd i32 %add51244_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:98 %v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:105 %v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:112 %v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:119 %v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:126 %v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:133 %v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:147 %v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:155 %store_ln168 = store i32 %v_2, i32 %add51_2246_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:156 %store_ln168 = store i32 %v_1, i32 %add51_1245_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:157 %store_ln168 = store i32 %v, i32 %add51244_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="291" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:112 %v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:119 %v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:126 %v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:133 %v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:147 %v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:152 %store_ln168 = store i32 %v_5, i32 %add51_5249_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:153 %store_ln168 = store i32 %v_4, i32 %add51_4248_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:154 %store_ln168 = store i32 %v_3, i32 %add51_3247_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.split.i.i:27 %specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln169"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.split.i.i:28 %speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln168"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:29 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:133 %v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:147 %v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:149 %store_ln168 = store i32 %v_8, i32 %add51_8252_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:150 %store_ln168 = store i32 %v_7, i32 %add51_7251_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:151 %store_ln168 = store i32 %v_6, i32 %add51_6250_i_i

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.split.i.i:158 %br_ln168 = br void %for.inc52.i.i

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
