set SynModuleInfo {
  {SRCNAME axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 MODELNAME axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 RTLNAME axi4_conv2D_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
    SUBMODULES {
      {MODELNAME axi4_conv2D_mul_8ns_8s_16_1_1 RTLNAME axi4_conv2D_mul_8ns_8s_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME axi4_conv2D_flow_control_loop_pipe_sequential_init RTLNAME axi4_conv2D_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME axi4_conv2D_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME axi4_conv2D MODELNAME axi4_conv2D RTLNAME axi4_conv2D IS_TOP 1}
}
