{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461706138020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461706138027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 16:28:57 2016 " "Processing started: Tue Apr 26 16:28:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461706138027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706138027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706138027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461706138387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mpu-6050_english.v(17) " "Verilog HDL Declaration information at mpu-6050_english.v(17): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461706157241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu-6050_english.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu-6050_english.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461706157241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(81) " "VHDL syntax error at acc_project.vhd(81) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157665 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(82) " "VHDL syntax error at acc_project.vhd(82) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157665 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(85) " "VHDL syntax error at acc_project.vhd(85) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157665 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(88) " "VHDL syntax error at acc_project.vhd(88) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157665 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(89) " "VHDL syntax error at acc_project.vhd(89) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(90) " "VHDL syntax error at acc_project.vhd(90) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 90 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(97) " "VHDL syntax error at acc_project.vhd(97) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(98) " "VHDL syntax error at acc_project.vhd(98) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(101) " "VHDL syntax error at acc_project.vhd(101) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(104) " "VHDL syntax error at acc_project.vhd(104) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(105) " "VHDL syntax error at acc_project.vhd(105) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(106) " "VHDL syntax error at acc_project.vhd(106) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(113) " "VHDL syntax error at acc_project.vhd(113) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(114) " "VHDL syntax error at acc_project.vhd(114) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(117) " "VHDL syntax error at acc_project.vhd(117) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(120) " "VHDL syntax error at acc_project.vhd(120) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(121) " "VHDL syntax error at acc_project.vhd(121) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(122) " "VHDL syntax error at acc_project.vhd(122) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 122 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" acc_project.vhd(129) " "VHDL syntax error at acc_project.vhd(129) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "acc_project.vhd" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/acc_project.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/output_files/acc_project.map.smsg " "Generated suppressed messages file F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/output_files/acc_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461706157796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 16:29:17 2016 " "Processing ended: Tue Apr 26 16:29:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461706157796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461706157796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461706157796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461706157796 ""}
