

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Sat Mar  9 22:45:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     5369|    18809|  0.107 ms|  0.376 ms|  5370|  18810|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102                  |covariance_Pipeline_VITIS_LOOP_50_1                  |      306|      306|   6.120 us|   6.120 us|   306|   306|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112  |covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |     4099|     4099|  81.980 us|  81.980 us|  4099|  4099|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120                  |covariance_Pipeline_VITIS_LOOP_70_6                  |       58|      898|   1.160 us|  17.960 us|    58|   898|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_5  |      960|    14400|  60 ~ 900|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     5|    5702|    7383|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     332|    -|
|Register         |        -|     -|     276|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|    5978|    7738|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|   240|   424|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102                  |covariance_Pipeline_VITIS_LOOP_50_1                  |        0|   0|  1841|  1686|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112  |covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        0|   0|   268|   463|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120                  |covariance_Pipeline_VITIS_LOOP_70_6                  |        0|   0|  2338|  3205|    0|
    |faddfsub_32ns_32ns_32_2_full_dsp_1_U20                          |faddfsub_32ns_32ns_32_2_full_dsp_1                   |        0|   2|   177|   194|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U21                               |fmul_32ns_32ns_32_2_max_dsp_1                        |        0|   3|   128|   135|    0|
    |gmem_m_axi_U                                                    |gmem_m_axi                                           |        0|   0|   710|  1276|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|   5|  5702|  7383|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_155_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln68_fu_149_p2  |      icmp|   0|  0|  10|           5|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          10|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  29|          7|    1|          7|
    |gmem_ARADDR        |  17|          4|   64|        256|
    |gmem_ARLEN         |  17|          4|   32|        128|
    |gmem_ARVALID       |  17|          4|    1|          4|
    |gmem_AWADDR        |  17|          4|   64|        256|
    |gmem_AWLEN         |  17|          4|   32|        128|
    |gmem_AWVALID       |  17|          4|    1|          4|
    |gmem_BREADY        |  17|          4|    1|          4|
    |gmem_RREADY        |  17|          4|    1|          4|
    |gmem_WDATA         |  17|          4|   32|        128|
    |gmem_WSTRB         |  17|          4|    4|         16|
    |gmem_WVALID        |  17|          4|    1|          4|
    |grp_fu_224_ce      |  17|          4|    1|          4|
    |grp_fu_224_opcode  |  17|          4|    2|          8|
    |grp_fu_224_p0      |  17|          4|   32|        128|
    |grp_fu_224_p1      |  17|          4|   32|        128|
    |grp_fu_228_ce      |  13|          3|    1|          3|
    |grp_fu_228_p0      |  13|          3|   32|         96|
    |grp_fu_228_p1      |  13|          3|   32|         96|
    |j_fu_80            |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 332|         78|  371|       1412|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |cov_read_reg_193                                                             |  64|   0|   64|          0|
    |data_read_reg_198                                                            |  64|   0|   64|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102_ap_start_reg                  |   1|   0|    1|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120_ap_start_reg                  |   1|   0|    1|          0|
    |j_fu_80                                                                      |   5|   0|    5|          0|
    |mean_read_reg_188                                                            |  64|   0|   64|          0|
    |tmp_s_reg_219                                                                |   4|   0|    8|          4|
    |trunc_ln28_reg_213                                                           |   4|   0|    4|          0|
    |trunc_ln_reg_205                                                             |  62|   0|   62|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 276|   0|  280|          4|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

