[
{"category": "Arithmetic core", "license": "BSD", "updated": "Dec 20, 2009", "name": "ca_prng", "language": "Verilog", "created": "Aug 13, 2009", "file_urls": ["https://opencores.org/download,ca_prng"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 23, 2018", "name": "fixed_point_arithmetic_parameterized", "language": "Verilog", "created": "Aug 25, 2011", "file_urls": ["https://opencores.org/download,fixed_point_arithmetic_parameterized"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Oct 17, 2017", "name": "mult_booth_array", "language": "VHDL", "created": "Oct 17, 2017", "file_urls": ["https://opencores.org/download,mult_booth_array"]},
{"category": "Arithmetic core", "license": "", "updated": "Dec 23, 2009", "name": "binary_to_bcd", "language": "", "created": "Nov 26, 2003", "file_urls": ["https://opencores.org/download,binary_to_bcd"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 28, 2011", "name": "fast_antilog", "language": "Verilog", "created": "Aug  8, 2010", "file_urls": ["https://opencores.org/download,fast_antilog"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Apr 18, 2012", "name": "ecg", "language": "Verilog", "created": "Feb 12, 2012", "file_urls": ["https://opencores.org/download,ecg"]},
{"category": "Crypto core", "license": "BSD", "updated": "Apr 10, 2017", "name": "gost28147", "language": "Verilog", "created": "Apr 17, 2012", "file_urls": ["https://opencores.org/download,gost28147"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 25, 2017", "name": "8bit_vedic_multiplier", "language": "Verilog", "created": "Dec 15, 2015", "file_urls": ["https://opencores.org/download,8bit_vedic_multiplier"]},
{"category": "Arithmetic core", "license": "GPL", "updated": "Jan  8, 2013", "name": "cordic", "language": "VHDL", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,cordic"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 19, 2016", "name": "apbtoaes128", "language": "Verilog", "created": "Sep  9, 2014", "file_urls": ["https://opencores.org/download,apbtoaes128"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jul 12, 2011", "name": "popcount_gen", "language": "C/C++", "created": "Jun 20, 2011", "file_urls": ["https://opencores.org/download,popcount_gen"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 25, 2017", "name": "4-bit-system", "language": "Other", "created": "Mar 26, 2017", "file_urls": ["https://opencores.org/download,4-bit-system"]},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "cf_cordic", "language": "", "created": "Dec 31, 2002", "file_urls": ["https://opencores.org/download,cf_cordic"]},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "cf_fp_mul", "language": "", "created": "Mar 13, 2003", "file_urls": ["https://opencores.org/download,cf_fp_mul"]},
{"category": "Processor", "license": "Others", "updated": "Jun 28, 2014", "name": "risc16f84", "language": "Verilog", "created": "May  7, 2002", "file_urls": ["https://opencores.org/download,risc16f84"]},
{"category": "Processor", "license": "", "updated": "May  7, 2007", "name": "tiny64", "language": "VHDL", "created": "Mar 20, 2004", "file_urls": ["https://opencores.org/download,tiny64"]},
{"category": "Processor", "license": "LGPL", "updated": "Jun 13, 2012", "name": "tg68", "language": "VHDL", "created": "Nov 26, 2007", "file_urls": ["https://opencores.org/download,tg68"]},
{"category": "Processor", "license": "", "updated": "Jun  9, 2015", "name": "t80", "language": "", "created": "Apr 21, 2002", "file_urls": ["https://opencores.org/download,t80"]},
{"category": "Processor", "license": "", "updated": "Jun 25, 2012", "name": "wb_z80", "language": "Verilog", "created": "Mar  4, 2004", "file_urls": ["https://opencores.org/download,wb_z80"]},
{"category": "Processor", "license": "", "updated": "Sep 17, 2004", "name": "riscmcu", "language": "", "created": "Apr 13, 2002", "file_urls": ["https://opencores.org/download,riscmcu"]},
{"category": "Video controller", "license": "LGPL", "updated": "Oct 15, 2015", "name": "verilog_vga", "language": "Verilog", "created": "Oct 14, 2015", "file_urls": ["https://opencores.org/download,verilog_vga"]},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 26, 2017", "name": "audio", "language": "VHDL", "created": "Apr  1, 2010", "file_urls": ["https://opencores.org/download,audio"]},
{"category": "Video controller", "license": "LGPL", "updated": "Jun 29, 2013", "name": "video_dithering", "language": "VHDL", "created": "Jun 10, 2012", "file_urls": ["https://opencores.org/download,video_dithering"]},
{"category": "Video controller", "license": "", "updated": "Aug 27, 2008", "name": "video_systems", "language": "", "created": "Mar 18, 2002", "file_urls": ["https://opencores.org/download,video_systems"]},
{"category": "Video controller", "license": "GPL", "updated": "Apr 12, 2015", "name": "lq057q3dc02", "language": "VHDL", "created": "May 21, 2007", "file_urls": ["https://opencores.org/download,lq057q3dc02"]},
{"category": "Video controller", "license": "GPL", "updated": "Sep 21, 2013", "name": "vga_lcd", "language": "Verilog", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,vga_lcd"]},
{"category": "Video controller", "license": "LGPL", "updated": "Dec 20, 2009", "name": "fbas_encoder", "language": "VHDL", "created": "Feb 16, 2007", "file_urls": ["https://opencores.org/download,fbas_encoder"]},
{"category": "Video controller", "license": "GPL", "updated": "Oct 17, 2007", "name": "opb_vga_char_display_nodac", "language": "Verilog", "created": "Oct  9, 2007", "file_urls": ["https://opencores.org/download,opb_vga_char_display_nodac"]},
{"category": "Video controller", "license": "", "updated": "Jul 20, 2009", "name": "npigrctrl", "language": "VHDL", "created": "Apr 28, 2008", "file_urls": ["https://opencores.org/download,npigrctrl"]},
{"category": "Video controller", "license": "BSD", "updated": "Aug 29, 2017", "name": "mpeg2fpga", "language": "Verilog", "created": "Aug 25, 2017", "file_urls": ["https://opencores.org/download,mpeg2fpga"]},
{"category": "Arithmetic core", "license": "", "updated": "May 18, 2012", "name": "cf_fft", "language": "", "created": "Jan  5, 2003", "file_urls": ["https://opencores.org/download,cf_fft"]},
{"category": "Video controller", "license": "LGPL", "updated": "Jul 11, 2014", "name": "interface_vga80x40", "language": "VHDL", "created": "Nov 16, 2007", "file_urls": ["https://opencores.org/download,interface_vga80x40"]},
{"category": "Video controller", "license": "GPL", "updated": "Jan  6, 2015", "name": "motion_estimation_processor", "language": "VHDL", "created": "Aug 27, 2009", "file_urls": ["https://opencores.org/download,motion_estimation_processor"]},
{"category": "Processor", "license": "", "updated": "Aug  4, 2010", "name": "ucore", "language": "Verilog", "created": "Nov 20, 2005", "file_urls": ["https://opencores.org/download,ucore"]},
{"category": "Video controller", "license": "", "updated": "May  9, 2014", "name": "jpeg", "language": "VHDL", "created": "Jan  3, 2005", "file_urls": ["https://opencores.org/download,jpeg"]},
{"category": "Video controller", "license": "LGPL", "updated": "Sep 12, 2010", "name": "lcd1", "language": "VHDL", "created": "Jun 17, 2008", "file_urls": ["https://opencores.org/download,lcd1"]},
{"category": "Video controller", "license": "GPL", "updated": "Aug  7, 2010", "name": "vgafb", "language": "Verilog", "created": "Aug  6, 2010", "file_urls": ["https://opencores.org/download,vgafb"]},
{"category": "Video controller", "license": "LGPL", "updated": "Feb 23, 2015", "name": "color_converter", "language": "VHDL", "created": "Aug 28, 2006", "file_urls": ["https://opencores.org/download,color_converter"]},
{"category": "Video controller", "license": "", "updated": "Jun  3, 2016", "name": "nova", "language": "Verilog", "created": "Apr 21, 2008", "file_urls": ["https://opencores.org/download,nova"]},
{"category": "Video controller", "license": "GPL", "updated": "Aug 25, 2017", "name": "mb-jpeg", "language": "VHDL", "created": "Jun 12, 2006", "file_urls": ["https://opencores.org/download,mb-jpeg"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jun 22, 2017", "name": "uart2bus_testbench", "language": "Other", "created": "Jan 24, 2016", "file_urls": ["https://opencores.org/download,uart2bus_testbench"]},
{"category": "Arithmetic core", "license": "GPL", "updated": "Aug  8, 2013", "name": "fast-crc", "language": "VHDL", "created": "Jul 22, 2002", "file_urls": ["https://opencores.org/download,fast-crc"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Apr  3, 2015", "name": "jtag_stapl_player", "language": "C/C++", "created": "Mar 28, 2015", "file_urls": ["https://opencores.org/download,jtag_stapl_player"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Dec  3, 2011", "name": "prbs_suite", "language": "Verilog", "created": "Apr 15, 2011", "file_urls": ["https://opencores.org/download,prbs_suite"]},
{"category": "Testing / Verification", "license": "BSD", "updated": "Sep  4, 2014", "name": "vhld_tb", "language": "VHDL", "created": "Mar 27, 2007", "file_urls": ["https://opencores.org/download,vhld_tb"]},
{"category": "Testing / Verification", "license": "BSD", "updated": "Apr 22, 2017", "name": "logicprobe", "language": "Verilog", "created": "Dec 20, 2013", "file_urls": ["https://opencores.org/download,logicprobe"]},
{"category": "Testing / Verification", "license": "BSD", "updated": "Feb  4, 2016", "name": "highload", "language": "VHDL", "created": "May 13, 2014", "file_urls": ["https://opencores.org/download,highload"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Oct 19, 2012", "name": "hasm", "language": "VHDL", "created": "Nov 23, 2005", "file_urls": ["https://opencores.org/download,hasm"]},
{"category": "Video controller", "license": "Others", "updated": "Jan 28, 2018", "name": "mkjpeg", "language": "VHDL", "created": "Mar  7, 2009", "file_urls": ["https://opencores.org/download,mkjpeg"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jan 14, 2010", "name": "workwithfiles", "language": "VHDL", "created": "Dec  9, 2009", "file_urls": ["https://opencores.org/download,workwithfiles"]},
{"category": "Video controller", "license": "LGPL", "updated": "Sep  8, 2017", "name": "video_stream_scaler", "language": "Verilog", "created": "Feb 21, 2011", "file_urls": ["https://opencores.org/download,video_stream_scaler"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jul 29, 2013", "name": "ezidebug", "language": "C/C++", "created": "Jul 26, 2013", "file_urls": ["https://opencores.org/download,ezidebug"]},
{"category": "System controller", "license": "LGPL", "updated": "Mar 14, 2009", "name": "wb_lcd", "language": "Verilog", "created": "Mar 13, 2009", "file_urls": ["https://opencores.org/download,wb_lcd"]},
{"category": "System controller", "license": "LGPL", "updated": "Aug 17, 2011", "name": "pci_mini", "language": "Verilog &amp; VHDL", "created": "Feb  5, 2008", "file_urls": ["https://opencores.org/download,pci_mini"]},
{"category": "Video controller", "license": "BSD", "updated": "Oct 29, 2016", "name": "wf3d", "language": "Verilog", "created": "Sep 30, 2015", "file_urls": ["https://opencores.org/download,wf3d"]},
{"category": "System controller", "license": "", "updated": "Apr 16, 2010", "name": "dualspartainc6713cpci", "language": "Other", "created": "Jul 28, 2005", "file_urls": ["https://opencores.org/download,dualspartainc6713cpci"]},
{"category": "System controller", "license": "LGPL", "updated": "Dec 16, 2017", "name": "pcie_mini", "language": "VHDL", "created": "Apr 23, 2011", "file_urls": ["https://opencores.org/download,pcie_mini"]},
{"category": "System controller", "license": "", "updated": "May  6, 2015", "name": "ata", "language": "", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,ata"]},
{"category": "System controller", "license": "", "updated": "Jan 11, 2010", "name": "mem_ctrl", "language": "Verilog", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,mem_ctrl"]},
{"category": "System controller", "license": "", "updated": "Jul 11, 2011", "name": "ac97", "language": "Verilog", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,ac97"]},
{"category": "Arithmetic core", "license": "", "updated": "Apr  9, 2017", "name": "mdct", "language": "VHDL", "created": "Apr 14, 2006", "file_urls": ["https://opencores.org/download,mdct"]},
{"category": "System controller", "license": "LGPL", "updated": "Jul  6, 2017", "name": "pci32tlite_oc", "language": "VHDL", "created": "Apr 29, 2005", "file_urls": ["https://opencores.org/download,pci32tlite_oc"]},
{"category": "System on Chip", "license": "", "updated": "Mar 10, 2004", "name": "system6801", "language": "VHDL", "created": "Aug 22, 2003", "file_urls": ["https://opencores.org/download,system6801"]},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jan 26, 2016", "name": "pltbutils", "language": "VHDL", "created": "Apr 14, 2013", "file_urls": ["https://opencores.org/download,pltbutils"]},
{"category": "System on Chip", "license": "", "updated": "May 22, 2007", "name": "wb_dma", "language": "Verilog", "created": "Sep 25, 2001", "file_urls": ["https://opencores.org/download,wb_dma"]},
{"category": "Video controller", "license": "LGPL", "updated": "Jan 20, 2014", "name": "bw_tiff_compression", "language": "VHDL", "created": "Nov 28, 2013", "file_urls": ["https://opencores.org/download,bw_tiff_compression"]}