// Seed: 1093903210
module module_0 ();
  wire id_1;
  module_2();
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0();
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  supply1 id_4 = 1'b0;
endmodule
module module_3 (
    input wand id_0,
    input wire id_1,
    output uwire id_2,
    output tri id_3,
    output uwire id_4,
    output supply0 id_5
);
  wire id_7;
  assign id_4 = 1;
  module_2();
endmodule
module module_4 ();
  wire id_2;
  module_2();
  always_comb @(posedge "" - 1 or 1) id_1 = 1;
  tri0 id_3, id_4;
  assign id_3 = 1;
endmodule
