# single_stage_risc_core
Design of a single stage core based on RISC V ISA
