(NETLIST)
(FOR DRAWING: E:/Work/WCJ/MSZU9/MSZU9_0220.brd)
(GENERATED BY: ALLEGRO 16.6 S060 (v16-6-112ET))
(Sat Feb 25 12:15:23 2023)
$PACKAGES
0402C ! '0402C_0402C_0.1UF/25V' ! '0.1uF/25V' ; C22 C23 C24 C25 C26 C41 C42 ,
        C43 C45 C46 C47 C48 C50 C53 C54 C56 C57 C58 C59 C62 C182 C184 C186 ,
        C190 C191 C192 C193 C194 C221 C222 C223 C224 C251 C252 C292 C293 ,
        C303 C304 C317 C321 C324 C328 C330 C333 
0402C ! 0402C_0402C_220NF/25V ! 220nF/25V ; C67 C72 C99 C102 C105 C108 C111 ,
        C114 C129 C131 C133 C137 C139 
0402C ! 0402C_0402C_2NF/25V ! 2nF/25V ; C55 
0402C ! '0402C_0402C_4.7NF/25V' ! '4.7nF/25V' ; C308 C320 C329 
0402C ! '0402C_0402C_4.7UF/16V' ! '4.7uF/16V' ; C1 C2 C7 C10 C11 C16 C17 ,
        C27 C28 C33 C34 C35 C36 C38 C40 C44 C49 C61 C63 C64 C71 C80 C81 C86 ,
        C87 C92 C93 C97 C100 C103 C106 C109 C112 C122 C123 C128 C130 C132 ,
        C134 C136 C138 C140 C141 C142 C143 C144 C145 C148 C149 C150 C151 ,
        C152 C153 C154 C155 C157 C162 C167 C170 C175 C180 C183 C185 C187 ,
        C188 C189 C196 C202 C203 C208 C214 C219 C226 C231 C236 C239 C244 ,
        C249 C253 C254 C257 C258 C261 C262 C266 C271 C276 C278 C279 C282 ,
        C283 
0402C ! 0402C_0402C_470NF/25V ! 470nF/25V ; C3 C4 C5 C6 C8 C9 C12 C13 C14 ,
        C15 C18 C19 C20 C21 C29 C30 C31 C32 C37 C39 C51 C52 C60 C65 C66 C82 ,
        C83 C84 C85 C88 C89 C90 C91 C94 C95 C98 C101 C104 C107 C110 C113 ,
        C124 C125 C126 C127 C135 C146 C147 C158 C159 C163 C164 C168 C171 ,
        C172 C176 C177 C181 C197 C198 C204 C205 C209 C210 C211 C215 C216 ,
        C220 C227 C228 C232 C233 C237 C240 C241 C245 C246 C250 C255 C256 ,
        C259 C260 C263 C264 C267 C268 C272 C273 C277 C280 C281 C284 C285 
0402C ! 0402C_0402C_47NF/25V ! 47nF/25V ; C68 C69 C70 C160 C161 C165 C166 ,
        C173 C174 C178 C179 C199 C200 C206 C207 C212 C213 C217 C218 C229 ,
        C230 C234 C235 C242 C243 C247 C248 C269 C270 C274 C275 
0402R ! 0402R_0402R_0R ! 0R ; R36 R143 
0402R ! 0402R_0402R_100K ! 100K ; R150 
0402R ! '0402R_0402R_100R 1%' ! '100R 1%' ; R9 R10 R28 R97 R98 R99 R100 ,
        R103 R104 R105 R106 R109 R110 
0402R ! 0402R_0402R_10K ! 10K ; R52 R149 R151 R152 R153 R154 R155 R156 R157 ,
        R161 R162 R163 R164 R171 
0402R ! '0402R_0402R_147K 1%' ! '147K 1%' ; R146 
0402R ! '0402R_0402R_1K 1%' ! '1K 1%' ; R1 R2 R5 R6 R7 R8 R26 R139 
0402R ! 0402R_0402R_1R ! 1R ; R165 R166 R169 R170 R176 R177 
0402R ! '0402R_0402R_240R 1%' ! '240R 1%' ; R3 R4 R58 R59 R96 R101 R102 ,
        R107 R108 R111 
0402R ! 0402R_0402R_30K ! 30K ; R147 R148 
0402R ! 0402R_0402R_33R ! 33R ; R13 R15 R35 R45 R49 R53 R172 R173 
0402R ! '0402R_0402R_39.2R 1%' ! '39.2R 1%' ; R68 R69 R70 R71 R72 R73 R74 ,
        R75 R76 R77 R78 R79 R80 R81 R82 R83 R84 R85 R86 R87 R88 R89 R90 R91 ,
        R112 R113 R114 R115 R116 R117 R118 R119 R120 R121 R122 R123 R124 ,
        R125 R126 R127 R128 R129 R130 R131 R132 R133 R134 R135 R136 R137 ,
        R140 R141 
0402R ! '0402R_0402R_4.3K 1%' ! '4.3K 1%' ; R178 
0402R ! '0402R_0402R_4.7K 1%' ! '4.7K 1%' ; R174 
0402R ! '0402R_0402R_4.7K' ! '4.7K' ; R11 R14 R16 R17 R18 R19 R20 R21 R22 ,
        R23 R24 R25 R27 R29 R30 R31 R33 R34 R37 R39 R41 R43 R46 R47 R48 R50 ,
        R51 R54 R55 R56 R60 R61 R62 R63 R64 R65 R66 R67 R92 R93 R94 R95 
0402R ! '0402R_0402R_49.9R 1%' ! '49.9R 1%' ; R12 
0402R ! '0402R_0402R_499R 0.1%' ! '499R 0.1%' ; R57 
0402R ! '0402R_0402R_499R 1%' ! '499R 1%' ; R138 
0402R ! '0402R_0402R_7.5K 1%' ! '7.5K 1%' ; R168 
0402R ! 0402R_0402R_DNC ! DNC ; R144 R145 
0402R ! 0402R_0402R_NC ! NC ; R32 R38 R40 R42 R44 R142 R158 R159 R160 R167 
0402R ! 0402R_0402R_NC/0R ! NC/0R ; R175 
0603B ! 0603B_0603B_BLM18PG331SN1 ! BLM18PG331SN1 ; FB1 FB2 FB3 FB4 FB5 
0603C ! 0603C_0603C_10UF/25V ! 10uF/25V ; C302 C305 C307 C311 C312 C313 ,
        C314 C315 C316 C318 C323 C326 C332 C335 C338 C339 C340 C341 C342 ,
        C343 C344 C345 C346 C348 C351 C354 
'0603D-M' ! 'LED0603_0603D-M_LED' ! LED ; LED1 
0805B ! 0805B_0805B_BLM21PG221SN1 ! BLM21PG221SN1 ; FB7 FB8 FB9 FB10 FB11 ,
        FB12 FB13 
0805B ! 0805B_0805B_NC ! NC ; FB6 
0805C ! 0805C_0805C_22UF/25V ! 22uF/25V ; C156 C169 C195 C201 C225 C238 ,
        C265 C309 C310 C322 C331 C347 C350 C353 
1206C ! 1206C_1206C_47UF/25V ! 47uF/25V ; C73 C74 C75 C76 C77 C78 C79 C96 ,
        C115 C116 C117 C118 C119 C120 C121 C288 C289 C290 C291 C296 C297 ,
        C298 C299 C306 C336 C337 C349 C352 C355 
1206C ! 1206C_1206C_68UF/25V ! 68uF/25V ; C300 C301 C319 C327 
1210C ! 1210C_1210C_100UF/10V ! 100uF/10V ; C287 C295 C325 C334 
BGA8C50P2X4_90X190X50 ! TPS22920YZPRB_BGA8C50P2X4_90X19 ! TPS22920YZPRB ; ,
        U11 
'BGA_MPM3690-50A-B_MNP' ! 'MPM3690GBF-30B-T_BGA_MPM3690-50' ,
        ! 'MPM3690GBF-30B-T' ; U10 
DDR3_FPGA96 ! 'MT40A512M16JY-075E_DDR3_FPGA96_' ! 'MT40A512M16JY-075E' ; ,
        DDR4_U1 DDR4_U2 DDR4_U3 DDR4_U4 DDR4_U5 DDR4_U6 DDR4_U7 
DGK0008A_L ! TCA9803DGK_DGK0008A_L_TCA9803DG ! TCA9803DGK ; U7 
DQZ8_SON65P_9N1P8X2P7 ! NEXFET_CSD87331Q3D_DQZ8_SON65P_ ! CSD87331Q3D ; Q1 ,
        Q2 Q3 
EMMC_BGA153TO138_50P_1300X1150 ! EMMC_THGBMFG6C1LBAIL_EMMC_BGA15 ,
        ! EMMC_THGBMFG6C1LBAIL ; U4 
'ERM5-075-XX_X-X-DV' ! 'ERM5-075-05.0_L-DV_ERM5-075-XX_' ,
        ! 'ERM5-075-02.0-L-DV' ; J1 J2 J3 J4 
INDC41X41 ! 'INDC41X41_INDC41X41_1.8UH-INDC4' ! '1.8uH-INDC41X41' ; L2 L6 
INDC41X41 ! 'INDC41X41_INDC41X41_1UH-INDC41X' ! '1uH-INDC41X41' ; L3 L4 L5 
INDC41X41 ! 'INDC41X41_INDC41X41_2.2UH-INDC4' ! '2.2uH-INDC41X41' ; L1 
'OSCSC210P250X320X120-4N' ! 'OSCSC210P250X320X120-4N_OSCSC21' ,
        ! '33.333333MHz-3V3' ; OSC2 
'OSCSC254P700X500X160-6N' ! 'OSC_7050_OSCSC254P700X500X160-6' ,
        ! 'CO75D6-200.000-33JDTST' ; OSC1 
'QFN40P800X800-65NX570' ! 'TPS6508640RSKT_QFN40P800X800-65' ,
        ! TPS6508640RSKT ; U12 
'SIP2-100-100' ! 'SIP2-100-100' ; 3V3 
'SIP4-100-100' ! 'SIP4-100-100' ; JTAG 
SOC_1156_1MM_IRON_FAN57MM ! 'XCZU9-FFVB1156_FAN57MM_SOC_1156' ,
        ! 'XCZU9-FFVB1156_FAN57MM' ; U1 
'SOIC127P600X500-8N' ! 'MAX6657MSA_SO8_SOIC127P600X500-' ! MAX6657MSA ; U6 
'SOIC127P790X170-8N' ! FLASH_N25Q128A13ESE40F_0_SOIC12 ! N25Q128A13ESE40F ; ,
        U2 U3 
'SOT23-5' ! 'SPX3819M5-2-5_SOT-23_SPX3819M5-' ! 'SPX3819M5-2-5' ; U9 
'SOT65P210X110-5N' ! 'TPS3801E18DCKR_SOT65P210X110-5N' ! TPS3801E18DCKR ; ,
        U5 
'TAN-SMB' ! 'CAP POL_TAN-SMB_470UF/2V' ! 470uF/2V ; C286 C294 C356 C357 
TPS51200DRCR ! TPS51200DRCR_TPS51200DRCR_TPS51 ! TPS51200DRCR ; U8 
$NETS
3V3_LDO ; C345.2 FB6.2 R150.2 R152.2 R153.2 R154.2 R155.2 R156.2 R157.2 ,
        R159.2 R161.2 R162.2 R164.2 U12.54 
5V_LDO ; C184.1 C302.2 C305.2 C344.2 U9.1 U9.3 U12.8 U12.38 U12.56 
AGND ; C50.1 C51.1 R36.1 U1.T17 U1.U17 U1.V18 
BANK44_GC_IO_L5N ; J3.102 U1.AK14 
BANK44_GC_IO_L5P ; J3.104 U1.AK15 
BANK44_GC_IO_L6N ; J3.91 U1.AL12 
BANK44_GC_IO_L6P ; J3.93 U1.AK13 
BANK44_GC_IO_L7N ; J3.106 U1.AH13 
BANK44_GC_IO_L7P ; J3.108 U1.AH14 
BANK44_GC_IO_L8N ; J3.105 U1.AJ14 
BANK44_GC_IO_L8P ; J3.107 U1.AJ15 
BANK44_IO_L10N ; J3.111 U1.AG13 
BANK44_IO_L10P ; J3.113 U1.AG14 
BANK44_IO_L11N ; J3.112 U1.AG15 
BANK44_IO_L11P ; J3.114 U1.AF15 
BANK44_IO_L12N ; J3.116 U1.AE14 
BANK44_IO_L12P ; J3.118 U1.AE15 
BANK44_IO_L1N ; J3.95 U1.AP14 
BANK44_IO_L1P ; J3.97 U1.AN14 
BANK44_IO_L2N ; J3.101 U1.AN13 
BANK44_IO_L2P ; J3.103 U1.AM14 
BANK44_IO_L3N ; J3.92 U1.AP12 
BANK44_IO_L3P ; J3.94 U1.AN12 
BANK44_IO_L4N ; J3.96 U1.AM13 
BANK44_IO_L4P ; J3.98 U1.AL13 
BANK44_IO_L9N ; J3.115 U1.AF13 
BANK44_IO_L9P ; J3.117 U1.AE13 
BANK47_GC_IO_L5N ; J4.58 U1.F21 
BANK47_GC_IO_L5P ; J4.56 U1.G21 
BANK47_GC_IO_L6N ; J4.24 U1.F20 
BANK47_GC_IO_L6P ; J4.22 U1.G20 
BANK47_GC_IO_L7N ; J4.54 U1.D22 
BANK47_GC_IO_L7P ; J4.52 U1.E22 
BANK47_GC_IO_L8N ; J4.28 U1.D20 
BANK47_GC_IO_L8P ; J4.26 U1.E20 
BANK47_IO_L10N ; J4.44 U1.B21 
BANK47_IO_L10P ; J4.42 U1.C21 
BANK47_IO_L11N ; J4.48 U1.A22 
BANK47_IO_L11P ; J4.46 U1.A21 
BANK47_IO_L12N ; J4.38 U1.A20 
BANK47_IO_L12P ; J4.36 U1.B20 
BANK47_IO_L1N ; J4.74 U1.K20 
BANK47_IO_L1P ; J4.72 U1.L20 
BANK47_IO_L2N ; J4.68 U1.K19 
BANK47_IO_L2P ; J4.66 U1.L19 
BANK47_IO_L3N ; J4.64 U1.H21 
BANK47_IO_L3P ; J4.62 U1.J21 
BANK47_IO_L4N ; J4.18 U1.J20 
BANK47_IO_L4P ; J4.16 U1.J19 
BANK47_IO_L9N ; J4.34 U1.C22 
BANK47_IO_L9P ; J4.32 U1.D21 
BANK48_GC_IO_L5N ; J4.63 U1.G19 
BANK48_GC_IO_L5P ; J4.61 U1.G18 
BANK48_GC_IO_L6N ; J4.57 U1.F18 
BANK48_GC_IO_L6P ; J4.55 U1.F17 
BANK48_GC_IO_L7N ; J4.53 U1.D19 
BANK48_GC_IO_L7P ; J4.51 U1.E19 
BANK48_GC_IO_L8N ; J4.27 U1.E18 
BANK48_GC_IO_L8P ; J4.25 U1.E17 
BANK48_IO_L10N ; J4.47 U1.B19 
BANK48_IO_L10P ; J4.45 U1.B18 
BANK48_IO_L11N ; J4.37 U1.C19 
BANK48_IO_L11P ; J4.35 U1.C18 
BANK48_IO_L12N ; J4.43 U1.A18 
BANK48_IO_L12P ; J4.41 U1.A17 
BANK48_IO_L1N ; J4.67 U1.H19 
BANK48_IO_L1P ; J4.65 U1.H18 
BANK48_IO_L2N ; J4.23 U1.H17 
BANK48_IO_L2P ; J4.21 U1.J17 
BANK48_IO_L3N ; J4.73 U1.K18 
BANK48_IO_L3P ; J4.71 U1.L18 
BANK48_IO_L4N ; J4.17 U1.K17 
BANK48_IO_L4P ; J4.15 U1.L17 
BANK48_IO_L9N ; J4.33 U1.C17 
BANK48_IO_L9P ; J4.31 U1.D17 
BANK49_GC_IO_L5N ; J2.62 U1.D15 
BANK49_GC_IO_L5P ; J2.64 U1.E15 
BANK49_GC_IO_L6N ; J2.56 U1.D14 
BANK49_GC_IO_L6P ; J2.58 U1.E14 
BANK49_GC_IO_L7N ; J2.26 U1.B14 
BANK49_GC_IO_L7P ; J2.28 U1.C14 
BANK49_GC_IO_L8N ; J2.42 U1.B13 
BANK49_GC_IO_L8P ; J2.44 U1.C13 
BANK49_IO_L10N ; J2.36 U1.B12 
BANK49_IO_L10P ; J2.38 U1.C12 
BANK49_IO_L11N ; J2.46 U1.D12 
BANK49_IO_L11P ; J2.48 U1.E12 
BANK49_IO_L12N ; J2.52 U1.E13 
BANK49_IO_L12P ; J2.54 U1.F13 
BANK49_IO_L1N ; J2.66 U1.F15 
BANK49_IO_L1P ; J2.68 U1.F16 
BANK49_IO_L2N ; J2.12 U1.C16 
BANK49_IO_L2P ; J2.14 U1.D16 
BANK49_IO_L3N ; J2.16 U1.A16 
BANK49_IO_L3P ; J2.18 U1.B16 
BANK49_IO_L4N ; J2.22 U1.A15 
BANK49_IO_L4P ; J2.24 U1.B15 
BANK49_IO_L9N ; J2.32 U1.A12 
BANK49_IO_L9P ; J2.34 U1.A13 
BANK50_GC_IO_L5N ; J2.55 U1.G11 
BANK50_GC_IO_L5P ; J2.57 U1.H11 
BANK50_GC_IO_L6N ; J2.45 U1.F11 
BANK50_GC_IO_L6P ; J2.47 U1.F12 
BANK50_GC_IO_L7N ; J2.65 U1.H12 
BANK50_GC_IO_L7P ; J2.67 U1.J12 
BANK50_GC_IO_L8N ; J2.31 U1.G13 
BANK50_GC_IO_L8P ; J2.33 U1.H13 
BANK50_IO_L10N ; J2.25 U1.H14 
BANK50_IO_L10P ; J2.27 U1.J14 
BANK50_IO_L11N ; J2.15 U1.G16 
BANK50_IO_L11P ; J2.17 U1.H16 
BANK50_IO_L12N ; J2.11 U1.J15 
BANK50_IO_L12P ; J2.13 U1.J16 
BANK50_IO_L1N ; J2.61 U1.J10 
BANK50_IO_L1P ; J2.63 U1.J11 
BANK50_IO_L2N ; J2.51 U1.G10 
BANK50_IO_L2P ; J2.53 U1.H10 
BANK50_IO_L3N ; J2.41 U1.E10 
BANK50_IO_L3P ; J2.43 U1.F10 
BANK50_IO_L4N ; J2.35 U1.D10 
BANK50_IO_L4P ; J2.37 U1.D11 
BANK50_IO_L9N ; J2.21 U1.G14 
BANK50_IO_L9P ; J2.23 U1.G15 
BANK66_GC_IO_L11N ; J1.91 U1.Y7 
BANK66_GC_IO_L11P ; J1.93 U1.Y8 
BANK66_GC_IO_L12N ; J1.111 U1.AA6 
BANK66_GC_IO_L12P ; J1.113 U1.AA7 
BANK66_GC_IO_L13N ; J1.75 U1.Y3 
BANK66_GC_IO_L13P ; J1.77 U1.Y4 
BANK66_GC_IO_L14N ; J1.86 U1.AA5 
BANK66_GC_IO_L14P ; J1.88 U1.Y5 
BANK66_IO_L10N ; J1.116 U1.AB5 
BANK66_IO_L10P ; J1.118 U1.AB6 
BANK66_IO_L15N ; J1.101 U1.W4 
BANK66_IO_L15P ; J1.103 U1.W5 
BANK66_IO_L16N ; J1.106 U1.AC4 
BANK66_IO_L16P ; J1.108 U1.AB4 
BANK66_IO_L17N ; J1.112 U1.V3 
BANK66_IO_L17P ; J1.114 U1.V4 
BANK66_IO_L18N ; J1.122 U1.U4 
BANK66_IO_L18P ; J1.124 U1.U5 
BANK66_IO_L19N ; J1.132 U1.AC1 
BANK66_IO_L19P ; J1.134 U1.AC2 
BANK66_IO_L1N ; J1.131 U1.AC11 
BANK66_IO_L1P ; J1.133 U1.AC12 
BANK66_IO_L20N ; J1.96 U1.AC3 
BANK66_IO_L20P ; J1.98 U1.AB3 
BANK66_IO_L21N ; J1.76 U1.AA1 
BANK66_IO_L21P ; J1.78 U1.AA2 
BANK66_IO_L22N ; J1.92 U1.Y1 
BANK66_IO_L22P ; J1.94 U1.Y2 
BANK66_IO_L23N ; J1.102 U1.V1 
BANK66_IO_L23P ; J1.104 U1.V2 
BANK66_IO_L24N ; J1.82 U1.W1 
BANK66_IO_L24P ; J1.84 U1.W2 
BANK66_IO_L2N ; J1.115 U1.AB10 
BANK66_IO_L2P ; J1.117 U1.AB11 
BANK66_IO_L3N ; J1.95 U1.AA10 
BANK66_IO_L3P ; J1.97 U1.AA11 
BANK66_IO_L4N ; J1.105 U1.AC9 
BANK66_IO_L4P ; J1.107 U1.AB9 
BANK66_IO_L5N ; J1.125 U1.AA12 
BANK66_IO_L5P ; J1.127 U1.Y12 
BANK66_IO_L6N ; J1.81 U1.Y9 
BANK66_IO_L6P ; J1.83 U1.Y10 
BANK66_IO_L7N ; J1.126 U1.AC6 
BANK66_IO_L7P ; J1.128 U1.AC7 
BANK66_IO_L8N ; J1.121 U1.AC8 
BANK66_IO_L8P ; J1.123 U1.AB8 
BANK66_IO_L9N ; J1.85 U1.W6 
BANK66_IO_L9P ; J1.87 U1.W7 
BANK66_IO_T0U_N12 ; J1.137 U1.W9 
BANK66_IO_T1U_N12 ; J1.136 U1.AA8 
BANK66_IO_T2U_N12 ; J1.135 U1.AA3 
BANK66_IO_T3U_N12 ; J1.138 U1.AB1 
BANK67_GC_IO_L11N ; J1.41 U1.R9 
BANK67_GC_IO_L11P ; J1.43 U1.R10 
BANK67_GC_IO_L12N ; J1.31 U1.R8 
BANK67_GC_IO_L12P ; J1.33 U1.T8 
BANK67_GC_IO_L13N ; J1.61 U1.N11 
BANK67_GC_IO_L13P ; J1.63 U1.P11 
BANK67_GC_IO_L14N ; J1.25 U1.P9 
BANK67_GC_IO_L14P ; J1.27 U1.P10 
BANK67_IO_L10N ; J1.35 U1.T6 
BANK67_IO_L10P ; J1.37 U1.T7 
BANK67_IO_L15N ; J1.16 U1.L10 
BANK67_IO_L15P ; J1.18 U1.M10 
BANK67_IO_L16N ; J1.21 U1.N8 
BANK67_IO_L16P ; J1.23 U1.N9 
BANK67_IO_L17N ; J1.11 U1.L11 
BANK67_IO_L17P ; J1.13 U1.M11 
BANK67_IO_L18N ; J1.22 U1.K12 
BANK67_IO_L18P ; J1.24 U1.L12 
BANK67_IO_L19N ; J1.12 U1.K16 
BANK67_IO_L19P ; J1.14 U1.L16 
BANK67_IO_L1N ; J1.65 U1.W11 
BANK67_IO_L1P ; J1.67 U1.W12 
BANK67_IO_L20N ; J1.15 U1.M14 
BANK67_IO_L20P ; J1.17 U1.M15 
BANK67_IO_L21N ; J1.32 U1.N12 
BANK67_IO_L21P ; J1.34 U1.P12 
BANK67_IO_L22N ; J1.36 U1.M13 
BANK67_IO_L22P ; J1.38 U1.N13 
BANK67_IO_L23N ; J1.26 U1.K13 
BANK67_IO_L23P ; J1.28 U1.L13 
BANK67_IO_L24N ; J1.66 U1.K15 
BANK67_IO_L24P ; J1.68 U1.L15 
BANK67_IO_L2N ; J1.62 U1.R13 
BANK67_IO_L2P ; J1.64 U1.T13 
BANK67_IO_L3N ; J1.55 U1.T10 
BANK67_IO_L3P ; J1.57 U1.U10 
BANK67_IO_L4N ; J1.42 U1.R12 
BANK67_IO_L4P ; J1.44 U1.T12 
BANK67_IO_L5N ; J1.56 U1.V11 
BANK67_IO_L5P ; J1.58 U1.V12 
BANK67_IO_L6N ; J1.46 U1.T11 
BANK67_IO_L6P ; J1.48 U1.U11 
BANK67_IO_L7N ; J1.51 U1.V7 
BANK67_IO_L7P ; J1.53 U1.V8 
BANK67_IO_L8N ; J1.52 U1.U6 
BANK67_IO_L8P ; J1.54 U1.V6 
BANK67_IO_L9N ; J1.45 U1.U8 
BANK67_IO_L9P ; J1.47 U1.U9 
BANK67_IO_T0U_N12 ; J1.6 U1.W10 
BANK67_IO_T1U_N12 ; J1.8 U1.V9 
BANK67_IO_T2U_N12 ; J1.5 U1.K10 
BANK67_IO_T3U_N12 ; J1.7 U1.K14 
CON_PS_DONE ; J3.5 LED1.1 R33.1 U1.W21 
CON_PS_POR_B ; J3.6 U5.4 
CON_PS_RST_B ; C59.1 J3.7 R52.1 R53.1 
CON_PW_RST_N ; J3.8 R157.1 R158.2 R167.1 U12.61 
CTL1 ; C321.2 R156.1 R167.2 U12.13 
CTL2 ; R171.1 U12.60 
CTL5 ; R162.1 U12.63 
CTL6 ; R159.1 R163.1 U12.14 
DCDC3V3 ; C311.2 C312.2 C313.2 C315.2 C346.2 U12.11 U12.21 U12.24 U12.32 ,
        U12.57 
DCDC_3V3 ; C304.2 C306.1 C307.1 C309.1 L1.2 U11.A2 U11.B2 U11.C2 U12.29 
DDR_VCC1V2 ; C16.1 C17.1 C18.1 C19.1 C20.1 C21.1 C22.2 C23.2 C156.1 C157.1 ,
        C158.1 C159.1 C160.1 C161.1 C162.1 C163.1 C164.1 C165.1 C166.1 ,
        C169.1 C170.1 C171.1 C172.1 C173.1 C174.1 C175.1 C176.1 C177.1 ,
        C178.1 C179.1 C191.2 C192.2 C195.1 C196.1 C197.1 C198.1 C199.1 ,
        C200.1 C201.1 C202.1 C203.1 C204.1 C205.1 C206.1 C207.1 C210.1 ,
        C211.1 C212.1 C213.1 C214.1 C215.1 C216.1 C217.1 C218.1 C221.2 ,
        C223.2 C225.1 C226.1 C227.1 C228.1 C229.1 C230.1 C231.1 C232.1 ,
        C233.1 C234.1 C235.1 C238.1 C239.1 C240.1 C241.1 C242.1 C243.1 ,
        C244.1 C245.1 C246.1 C247.1 C248.1 C251.2 C265.1 C266.1 C267.1 ,
        C268.1 C269.1 C270.1 C271.1 C272.1 C273.1 C274.1 C275.1 C331.1 ,
        C332.1 C333.2 C334.1 DDR4_U1.A1 DDR4_U1.A9 DDR4_U1.B3 DDR4_U1.B9 ,
        DDR4_U1.C1 DDR4_U1.D1 DDR4_U1.D9 DDR4_U1.F2 DDR4_U1.F8 DDR4_U1.G1 ,
        DDR4_U1.G7 DDR4_U1.G9 DDR4_U1.J1 DDR4_U1.J2 DDR4_U1.J8 DDR4_U1.J9 ,
        DDR4_U1.L1 DDR4_U1.L9 DDR4_U1.R1 DDR4_U1.T9 DDR4_U2.A1 DDR4_U2.A9 ,
        DDR4_U2.B3 DDR4_U2.B9 DDR4_U2.C1 DDR4_U2.D1 DDR4_U2.D9 DDR4_U2.F2 ,
        DDR4_U2.F8 DDR4_U2.G1 DDR4_U2.G7 DDR4_U2.G9 DDR4_U2.J1 DDR4_U2.J2 ,
        DDR4_U2.J8 DDR4_U2.J9 DDR4_U2.L1 DDR4_U2.L9 DDR4_U2.R1 DDR4_U2.T9 ,
        DDR4_U3.A1 DDR4_U3.A9 DDR4_U3.B3 DDR4_U3.B9 DDR4_U3.C1 DDR4_U3.D1 ,
        DDR4_U3.D9 DDR4_U3.F2 DDR4_U3.F8 DDR4_U3.G1 DDR4_U3.G7 DDR4_U3.G9 ,
        DDR4_U3.J1 DDR4_U3.J2 DDR4_U3.J8 DDR4_U3.J9 DDR4_U3.L1 DDR4_U3.L9 ,
        DDR4_U3.R1 DDR4_U3.T9 DDR4_U4.A1 DDR4_U4.A9 DDR4_U4.B3 DDR4_U4.B9 ,
        DDR4_U4.C1 DDR4_U4.D1 DDR4_U4.D9 DDR4_U4.F2 DDR4_U4.F8 DDR4_U4.G1 ,
        DDR4_U4.G7 DDR4_U4.G9 DDR4_U4.J1 DDR4_U4.J2 DDR4_U4.J8 DDR4_U4.J9 ,
        DDR4_U4.L1 DDR4_U4.L9 DDR4_U4.R1 DDR4_U4.T9 DDR4_U5.A1 DDR4_U5.A9 ,
        DDR4_U5.B3 DDR4_U5.B9 DDR4_U5.C1 DDR4_U5.D1 DDR4_U5.D9 DDR4_U5.F2 ,
        DDR4_U5.F8 DDR4_U5.G1 DDR4_U5.G7 DDR4_U5.G9 DDR4_U5.J1 DDR4_U5.J2 ,
        DDR4_U5.J8 DDR4_U5.J9 DDR4_U5.L1 DDR4_U5.L9 DDR4_U5.R1 DDR4_U5.T9 ,
        DDR4_U6.A1 DDR4_U6.A9 DDR4_U6.B3 DDR4_U6.B9 DDR4_U6.C1 DDR4_U6.D1 ,
        DDR4_U6.D9 DDR4_U6.F2 DDR4_U6.F8 DDR4_U6.G1 DDR4_U6.G7 DDR4_U6.G9 ,
        DDR4_U6.J1 DDR4_U6.J2 DDR4_U6.J8 DDR4_U6.J9 DDR4_U6.L1 DDR4_U6.L9 ,
        DDR4_U6.R1 DDR4_U6.T9 DDR4_U7.A1 DDR4_U7.A9 DDR4_U7.B3 DDR4_U7.B9 ,
        DDR4_U7.C1 DDR4_U7.D1 DDR4_U7.D9 DDR4_U7.F2 DDR4_U7.F8 DDR4_U7.G1 ,
        DDR4_U7.G7 DDR4_U7.G9 DDR4_U7.J1 DDR4_U7.J2 DDR4_U7.J8 DDR4_U7.J9 ,
        DDR4_U7.L1 DDR4_U7.L9 DDR4_U7.R1 DDR4_U7.T9 L6.2 R1.2 R2.2 R5.2 ,
        R6.2 R60.2 R61.2 R92.2 R98.2 R100.2 R104.2 R106.2 R110.2 R140.2 ,
        R141.2 U1.AD8 U1.AF9 U1.AG7 U1.AJ8 U1.AK11 U1.AL9 U8.2 U12.44 
DRVH1 ; Q1.3 U12.33 
DRVH2 ; Q2.3 U12.3 
DRVH6 ; Q3.3 U12.43 
DRVL1 ; Q1.5 U12.37 
DRVL2 ; Q2.5 U12.7 
DRVL6 ; Q3.5 U12.39 
DXN ; C55.1 R28.1 U1.W17 U6.3 
DXP ; C55.2 R28.2 U1.W18 U6.2 
EMMC_CLK ; R12.2 U4.M6 
EMMC_CMD ; R24.2 U1.AF18 U4.M5 
EMMC_D0 ; R16.2 U1.AK17 U4.A3 
EMMC_D1 ; R17.2 U1.AL16 U4.A4 
EMMC_D2 ; R18.2 U1.AN16 U4.A5 
EMMC_D3 ; R19.2 U1.AM16 U4.B2 
EMMC_D4 ; R20.2 U1.AP16 U4.B3 
EMMC_D5 ; R21.2 U1.AE18 U4.B4 
EMMC_D6 ; R22.2 U1.AL17 U4.B5 
EMMC_D7 ; R23.2 U1.AD18 U4.B6 
EMMC_RSTN ; R25.2 U1.AD19 U4.K5 
FPGA_MGTAVCC ; C63.1 C64.1 C65.1 C66.1 C67.1 C68.1 C69.1 C70.1 C97.1 C98.1 ,
        C99.1 C100.1 C101.1 C102.1 C103.1 C104.1 C105.1 C106.1 C107.1 ,
        C108.1 C109.1 C110.1 C111.1 C112.1 C113.1 C114.1 C353.1 C354.1 ,
        C355.2 L4.2 U1.A10 U1.AA29 U1.B8 U1.C6 U1.D7 U1.E5 U1.F28 U1.G6 ,
        U1.G29 U1.H27 U1.K8 U1.L29 U1.P28 U1.R29 U1.V28 U1.W30 U1.Y27 ,
        U12.23 
FPGA_MGTAVTT ; C71.1 C72.1 C128.1 C129.1 C130.1 C131.1 C132.1 C133.1 C134.1 ,
        C135.1 C136.1 C137.1 C138.1 C139.1 C347.1 C348.1 C349.2 FB2.2 L3.2 ,
        R9.2 R10.2 U1.A6 U1.A29 U1.AB32 U1.B3 U1.B31 U1.C29 U1.D4 U1.D32 ,
        U1.E30 U1.F3 U1.F31 U1.H4 U1.H32 U1.J5 U1.J30 U1.K3 U1.K31 U1.L6 ,
        U1.M4 U1.M32 U1.N5 U1.N30 U1.P3 U1.P31 U1.V32 U1.Y31 U12.12 
FPGA_MGTVCCAUX ; C150.1 C151.1 C152.1 C153.1 FB13.1 U1.F8 U1.H7 U1.K28 ,
        U1.M27 
FPGA_TCK ; J3.15 JTAG.4 R29.1 U1.R25 
FPGA_TDI ; J3.18 JTAG.1 R31.1 U1.U25 
FPGA_TDO ; J3.17 JTAG.3 U1.T25 
FPGA_TMS ; J3.16 JTAG.2 R30.1 U1.R24 
FPGA_VCC1V8 ; C35.2 C36.1 C37.1 C38.1 C39.1 C40.2 C41.2 C42.2 C43.2 C44.2 ,
        C45.2 C46.2 C47.2 C57.1 C92.1 C93.1 C94.1 C95.1 C96.1 FB10.2 R11.2 ,
        R14.2 R16.1 R17.1 R18.1 R19.1 R20.1 R21.1 R22.1 R23.1 R24.1 R25.1 ,
        R54.1 R55.1 R56.2 U1.AE16 U1.AG17 U1.AK16 U1.D23 U1.F24 U1.G22 ,
        U1.L24 U1.M22 U2.8 U3.8 U4.C6 U4.E6 U4.F5 U4.J10 U4.K9 U4.M4 U4.N4 ,
        U4.P3 U4.P5 U7.1 
FPGA_VCC3V3 ; 3V3.1 C24.1 C183.1 OSC1.6 R94.1 R95.1 U8.10 U11.A1 U11.B1 ,
        U11.C1 
FPGA_VCCAUX ; C50.2 C51.2 C62.2 C140.1 C141.1 C142.1 C143.1 C314.2 C318.2 ,
        C350.1 C351.1 C352.2 FB3.2 FB4.2 FB10.1 L5.2 R26.2 U1.AA23 U1.AA25 ,
        U1.T14 U1.T18 U1.U13 U1.U14 U1.V13 U1.V14 U1.Y22 U1.Y23 U12.18 ,
        U12.22 U12.50 
FPGA_VCCINT ; C115.1 C116.1 C117.1 C118.1 C119.1 C120.1 C121.1 C122.1 ,
        C123.1 C124.1 C125.1 C126.1 C127.1 C144.1 C145.1 C146.1 C147.1 ,
        C286.1 C287.1 C288.1 C289.1 C290.1 C291.1 C294.1 C295.1 C296.1 ,
        C297.1 C298.1 C299.1 C356.1 C357.1 U1.AA13 U1.AA15 U1.AA17 U1.AA19 ,
        U1.AB13 U1.AB14 U1.AB16 U1.AB18 U1.AB20 U1.AC13 U1.AC14 U1.AC15 ,
        U1.AC17 U1.AC19 U1.M16 U1.M18 U1.M20 U1.N15 U1.N17 U1.N19 U1.P14 ,
        U1.P16 U1.P18 U1.P20 U1.R15 U1.R17 U1.R19 U1.T16 U1.T20 U1.U15 ,
        U1.U19 U1.V16 U1.V20 U1.W14 U1.W15 U1.W19 U1.Y13 U1.Y14 U1.Y16 ,
        U1.Y18 U1.Y20 U10.A1 U10.A2 U10.A3 U10.A4 U10.A5 U10.A8 U10.A9 ,
        U10.A10 U10.A11 U10.A12 U10.B1 U10.B2 U10.B3 U10.B4 U10.B5 U10.B8 ,
        U10.B9 U10.B10 U10.B11 U10.B12 U10.C1 U10.C2 U10.C3 U10.C4 U10.C5 ,
        U10.C9 U10.C10 U10.C11 U10.C12 
GND ; 3V3.2 C1.2 C2.2 C3.2 C4.2 C5.2 C6.2 C7.2 C8.2 C9.2 C10.2 C11.2 C12.2 ,
        C13.2 C14.2 C15.2 C16.2 C17.2 C18.2 C19.2 C20.2 C21.2 C22.1 C23.1 ,
        C24.2 C27.2 C28.2 C29.2 C30.2 C31.2 C32.2 C33.1 C34.2 C35.1 C36.2 ,
        C37.2 C38.2 C39.2 C40.1 C41.1 C42.1 C43.1 C44.1 C45.1 C46.1 C47.1 ,
        C48.1 C49.1 C52.1 C53.2 C54.2 C56.1 C57.2 C58.2 C59.2 C60.1 C61.1 ,
        C62.1 C63.2 C64.2 C65.2 C66.2 C67.2 C68.2 C69.2 C70.2 C71.2 C72.2 ,
        C73.2 C74.2 C75.2 C76.2 C77.2 C78.2 C79.2 C80.2 C81.2 C82.2 C83.2 ,
        C84.2 C85.2 C86.2 C87.2 C88.2 C89.2 C90.2 C91.2 C92.2 C93.2 C94.2 ,
        C95.2 C96.2 C97.2 C98.2 C99.2 C100.2 C101.2 C102.2 C103.2 C104.2 ,
        C105.2 C106.2 C107.2 C108.2 C109.2 C110.2 C111.2 C112.2 C113.2 ,
        C114.2 C115.2 C116.2 C117.2 C118.2 C119.2 C120.2 C121.2 C122.2 ,
        C123.2 C124.2 C125.2 C126.2 C127.2 C128.2 C129.2 C130.2 C131.2 ,
        C132.2 C133.2 C134.2 C135.2 C136.2 C137.2 C138.2 C139.2 C140.2 ,
        C141.2 C142.2 C143.2 C144.2 C145.2 C146.2 C147.2 C148.2 C149.2 ,
        C150.2 C151.2 C152.2 C153.2 C154.2 C155.2 C156.2 C157.2 C158.2 ,
        C159.2 C160.2 C161.2 C162.2 C163.2 C164.2 C165.2 C166.2 C167.2 ,
        C168.2 C169.2 C170.2 C171.2 C172.2 C173.2 C174.2 C175.2 C176.2 ,
        C177.2 C178.2 C179.2 C180.2 C181.2 C182.1 C183.2 C184.2 C185.1 ,
        C186.2 C187.2 C188.2 C189.2 C190.1 C191.1 C192.1 C193.1 C194.1 ,
        C195.2 C196.2 C197.2 C198.2 C199.2 C200.2 C201.2 C202.2 C203.2 ,
        C204.2 C205.2 C206.2 C207.2 C208.2 C209.2 C210.2 C211.2 C212.2 ,
        C213.2 C214.2 C215.2 C216.2 C217.2 C218.2 C219.2 C220.2 C221.1 ,
        C222.1 C223.1 C224.1 C225.2 C226.2 C227.2 C228.2 C229.2 C230.2 ,
        C231.2 C232.2 C233.2 C234.2 C235.2 C236.2 C237.2 C238.2 C239.2 ,
        C240.2 C241.2 C242.2 C243.2 C244.2 C245.2 C246.2 C247.2 C248.2 ,
        C249.2 C250.2 C251.1 C252.1 C253.1 C254.1 C255.1 C256.1 C257.1 ,
        C258.1 C259.1 C260.1 C261.1 C262.1 C263.1 C264.1 C265.2 C266.2 ,
        C267.2 C268.2 C269.2 C270.2 C271.2 C272.2 C273.2 C274.2 C275.2 ,
        C276.2 C277.2 C278.1 C279.1 C280.1 C281.1 C282.1 C283.1 C284.1 ,
        C285.1 C286.2 C287.2 C288.2 C289.2 C290.2 C291.2 C292.2 C293.1 ,
        C294.2 C295.2 C296.2 C297.2 C298.2 C299.2 C300.1 C301.1 C302.1 ,
        C304.1 C305.1 C306.2 C307.2 C309.2 C310.1 C311.1 C312.1 C313.1 ,
        C314.1 C315.1 C316.2 C318.1 C319.1 C321.1 C322.2 C323.2 C324.1 ,
        C325.2 C326.2 C327.1 C330.1 C331.2 C332.2 C333.1 C334.2 C335.1 ,
        C336.1 C337.1 C338.1 C339.1 C340.1 C341.1 C342.1 C343.1 C344.1 ,
        C345.1 C346.1 C347.2 C348.2 C349.1 C350.2 C351.2 C352.1 C353.2 ,
        C354.2 C355.1 C356.2 C357.2 DDR4_U1.A2 DDR4_U1.A8 DDR4_U1.B2 ,
        DDR4_U1.C9 DDR4_U1.D2 DDR4_U1.D8 DDR4_U1.E1 DDR4_U1.E3 DDR4_U1.E8 ,
        DDR4_U1.E9 DDR4_U1.F1 DDR4_U1.G8 DDR4_U1.H1 DDR4_U1.H9 DDR4_U1.K1 ,
        DDR4_U1.K9 DDR4_U1.M9 DDR4_U1.N1 DDR4_U1.T1 DDR4_U2.A2 DDR4_U2.A8 ,
        DDR4_U2.B2 DDR4_U2.C9 DDR4_U2.D2 DDR4_U2.D8 DDR4_U2.E1 DDR4_U2.E3 ,
        DDR4_U2.E8 DDR4_U2.E9 DDR4_U2.F1 DDR4_U2.G8 DDR4_U2.H1 DDR4_U2.H9 ,
        DDR4_U2.K1 DDR4_U2.K9 DDR4_U2.M9 DDR4_U2.N1 DDR4_U2.T1 DDR4_U3.A2 ,
        DDR4_U3.A8 DDR4_U3.B2 DDR4_U3.C9 DDR4_U3.D2 DDR4_U3.D8 DDR4_U3.E1 ,
        DDR4_U3.E3 DDR4_U3.E8 DDR4_U3.E9 DDR4_U3.F1 DDR4_U3.G8 DDR4_U3.H1 ,
        DDR4_U3.H9 DDR4_U3.K1 DDR4_U3.K9 DDR4_U3.M9 DDR4_U3.N1 DDR4_U3.T1 ,
        DDR4_U4.A2 DDR4_U4.A8 DDR4_U4.B2 DDR4_U4.C9 DDR4_U4.D2 DDR4_U4.D8 ,
        DDR4_U4.E1 DDR4_U4.E3 DDR4_U4.E8 DDR4_U4.E9 DDR4_U4.F1 DDR4_U4.G8 ,
        DDR4_U4.H1 DDR4_U4.H9 DDR4_U4.K1 DDR4_U4.K9 DDR4_U4.M9 DDR4_U4.N1 ,
        DDR4_U4.T1 DDR4_U5.A2 DDR4_U5.A8 DDR4_U5.B2 DDR4_U5.C9 DDR4_U5.D2 ,
        DDR4_U5.D8 DDR4_U5.E1 DDR4_U5.E3 DDR4_U5.E8 DDR4_U5.E9 DDR4_U5.F1 ,
        DDR4_U5.G8 DDR4_U5.H1 DDR4_U5.H9 DDR4_U5.K1 DDR4_U5.K9 DDR4_U5.M9 ,
        DDR4_U5.N1 DDR4_U5.T1 DDR4_U6.A2 DDR4_U6.A8 DDR4_U6.B2 DDR4_U6.C9 ,
        DDR4_U6.D2 DDR4_U6.D8 DDR4_U6.E1 DDR4_U6.E3 DDR4_U6.E8 DDR4_U6.E9 ,
        DDR4_U6.F1 DDR4_U6.G8 DDR4_U6.H1 DDR4_U6.H9 DDR4_U6.K1 DDR4_U6.K9 ,
        DDR4_U6.M9 DDR4_U6.N1 DDR4_U6.T1 DDR4_U7.A2 DDR4_U7.A8 DDR4_U7.B2 ,
        DDR4_U7.C9 DDR4_U7.D2 DDR4_U7.D8 DDR4_U7.E1 DDR4_U7.E3 DDR4_U7.E8 ,
        DDR4_U7.E9 DDR4_U7.F1 DDR4_U7.G8 DDR4_U7.H1 DDR4_U7.H9 DDR4_U7.K1 ,
        DDR4_U7.K9 DDR4_U7.M9 DDR4_U7.N1 DDR4_U7.T1 FB5.2 J1.9 J1.10 J1.19 ,
        J1.20 J1.29 J1.30 J1.39 J1.40 J1.49 J1.50 J1.59 J1.60 J1.69 J1.70 ,
        J1.79 J1.80 J1.89 J1.90 J1.99 J1.100 J1.109 J1.110 J1.119 J1.120 ,
        J1.129 J1.130 J1.139 J1.140 J1.149 J1.150 J2.9 J2.10 J2.19 J2.20 ,
        J2.29 J2.30 J2.39 J2.40 J2.49 J2.50 J2.59 J2.60 J2.69 J2.70 J2.79 ,
        J2.80 J2.89 J2.90 J2.99 J2.100 J2.109 J2.110 J2.119 J2.120 J2.129 ,
        J2.130 J2.139 J2.140 J2.149 J2.150 J3.9 J3.10 J3.19 J3.20 J3.29 ,
        J3.30 J3.39 J3.40 J3.49 J3.50 J3.59 J3.60 J3.69 J3.70 J3.79 J3.80 ,
        J3.89 J3.90 J3.99 J3.100 J3.109 J3.110 J3.119 J3.120 J3.129 J3.130 ,
        J3.139 J3.140 J3.149 J3.150 J4.9 J4.10 J4.19 J4.20 J4.29 J4.30 ,
        J4.39 J4.40 J4.49 J4.50 J4.59 J4.60 J4.69 J4.70 J4.79 J4.80 J4.89 ,
        J4.90 J4.99 J4.100 J4.109 J4.110 J4.119 J4.120 J4.129 J4.130 J4.139 ,
        J4.140 J4.149 J4.150 OSC1.3 OSC2.2 Q1.9 Q2.9 Q3.9 R3.1 R4.1 R7.1 ,
        R8.1 R32.2 R35.2 R36.2 R38.2 R40.2 R42.2 R44.2 R57.2 R58.1 R59.1 ,
        R62.2 R63.2 R64.2 R65.2 R66.2 R67.2 R93.2 R96.1 R97.1 R99.1 R101.1 ,
        R102.1 R103.1 R105.1 R107.1 R108.1 R109.1 R111.1 R138.2 R139.2 ,
        R143.2 R144.2 R145.2 R146.2 R147.1 R148.1 R158.1 R160.1 R163.2 ,
        R166.2 R168.2 R170.2 R171.2 R174.2 R177.2 R178.2 U1.A1 U1.A2 U1.A9 ,
        U1.A11 U1.A14 U1.A19 U1.A24 U1.A28 U1.A33 U1.A34 U1.AA4 U1.AA14 ,
        U1.AA16 U1.AA18 U1.AA20 U1.AA24 U1.AA26 U1.AA30 U1.AA33 U1.AA34 ,
        U1.AB2 U1.AB7 U1.AB12 U1.AB15 U1.AB17 U1.AB19 U1.AB22 U1.AB26 ,
        U1.AB27 U1.AB31 U1.AC5 U1.AC10 U1.AC16 U1.AC18 U1.AC20 U1.AC27 ,
        U1.AC28 U1.AC29 U1.AC30 U1.AC31 U1.AC32 U1.AC33 U1.AC34 U1.AD3 ,
        U1.AD13 U1.AD14 U1.AD23 U1.AE6 U1.AE11 U1.AE21 U1.AE26 U1.AE31 ,
        U1.AF4 U1.AF19 U1.AF24 U1.AF29 U1.AF34 U1.AG2 U1.AG12 U1.AG22 ,
        U1.AG32 U1.AH5 U1.AH10 U1.AH15 U1.AH20 U1.AH25 U1.AH30 U1.AJ3 ,
        U1.AJ18 U1.AJ23 U1.AJ33 U1.AK6 U1.AK21 U1.AK26 U1.AK31 U1.AL4 ,
        U1.AL14 U1.AL19 U1.AL34 U1.AM2 U1.AM7 U1.AM12 U1.AM17 U1.AM22 ,
        U1.AM27 U1.AM32 U1.AN5 U1.AN10 U1.AN15 U1.AN20 U1.AP13 U1.AP23 ,
        U1.AP28 U1.AP34 U1.B4 U1.B7 U1.B11 U1.B17 U1.B22 U1.B28 U1.B32 ,
        U1.C1 U1.C2 U1.C5 U1.C9 U1.C10 U1.C11 U1.C15 U1.C20 U1.C25 U1.C28 ,
        U1.C30 U1.C33 U1.C34 U1.D3 U1.D8 U1.D9 U1.D13 U1.D18 U1.D26 U1.D27 ,
        U1.D28 U1.D31 U1.E1 U1.E2 U1.E6 U1.E9 U1.E11 U1.E26 U1.E29 U1.E33 ,
        U1.E34 U1.F4 U1.F7 U1.F9 U1.F19 U1.F26 U1.F27 U1.F32 U1.G1 U1.G2 ,
        U1.G5 U1.G9 U1.G26 U1.G30 U1.G33 U1.G34 U1.H3 U1.H8 U1.H9 U1.H15 ,
        U1.H26 U1.H28 U1.H31 U1.J1 U1.J2 U1.J6 U1.J9 U1.J23 U1.J26 U1.J29 ,
        U1.J33 U1.J34 U1.K4 U1.K7 U1.K9 U1.K11 U1.K21 U1.K26 U1.K27 U1.K32 ,
        U1.L1 U1.L2 U1.L5 U1.L9 U1.L14 U1.L26 U1.L30 U1.L33 U1.L34 U1.M3 ,
        U1.M7 U1.M8 U1.M9 U1.M12 U1.M17 U1.M19 U1.M26 U1.M28 U1.M31 U1.N1 ,
        U1.N2 U1.N6 U1.N7 U1.N10 U1.N16 U1.N18 U1.N20 U1.N26 U1.N29 U1.N33 ,
        U1.N34 U1.P4 U1.P7 U1.P13 U1.P15 U1.P17 U1.P19 U1.P23 U1.P26 U1.P27 ,
        U1.P32 U1.R1 U1.R2 U1.R5 U1.R6 U1.R7 U1.R11 U1.R14 U1.R16 U1.R18 ,
        U1.R20 U1.R26 U1.R30 U1.R33 U1.R34 U1.T3 U1.T4 U1.T5 U1.T15 U1.T19 ,
        U1.T26 U1.T27 U1.T28 U1.T31 U1.T32 U1.U1 U1.U2 U1.U3 U1.U12 U1.U16 ,
        U1.U20 U1.U26 U1.U29 U1.U30 U1.U33 U1.U34 U1.V5 U1.V10 U1.V15 ,
        U1.V19 U1.V25 U1.V26 U1.V27 U1.V31 U1.W3 U1.W13 U1.W16 U1.W20 ,
        U1.W23 U1.W26 U1.W29 U1.W33 U1.W34 U1.Y6 U1.Y15 U1.Y17 U1.Y19 ,
        U1.Y21 U1.Y26 U1.Y28 U1.Y32 U2.4 U3.4 U4.A6 U4.C4 U4.E7 U4.G5 ,
        U4.H10 U4.J5 U4.K8 U4.N2 U4.N5 U4.P4 U4.P6 U5.1 U5.3 U6.5 U7.4 U8.4 ,
        U8.8 U8.11 U9.2 U10.A6 U10.A7 U10.B6 U10.B7 U10.C7 U10.D1 U10.D2 ,
        U10.D3 U10.D4 U10.D6 U10.D9 U10.D10 U10.D11 U10.D12 U10.E1 U10.E2 ,
        U10.E3 U10.E4 U10.E10 U10.E11 U10.E12 U10.F1 U10.F2 U10.F3 U10.F6 ,
        U10.F7 U10.F10 U10.F11 U10.F12 U10.G1 U10.G3 U10.G7 U10.G10 U10.G12 ,
        U10.H1 U10.H2 U10.H3 U10.H4 U10.H5 U10.H6 U10.H7 U10.H9 U10.H10 ,
        U10.H11 U10.H12 U10.J1 U10.J5 U10.J8 U10.J12 U10.K1 U10.K5 U10.K6 ,
        U10.K7 U10.K8 U10.K12 U10.L1 U10.L12 U10.M1 U10.M12 U11.D1 U12.1 ,
        U12.6 U12.36 U12.40 U12.52 U12.65 
LDOA2_1V5 ; FB9.1 
LDOA3_1V2 ; FB11.1 
MAX6657_SCL ; R50.1 U6.8 U7.7 
MAX6657_SDA ; R51.1 U6.7 U7.6 
MGTHRX0_128_N ; J4.141 U1.T34 
MGTHRX0_128_P ; J4.143 U1.T33 
MGTHRX0_129_N ; J4.115 U1.L32 
MGTHRX0_129_P ; J4.117 U1.L31 
MGTHRX0_130_N ; J4.91 U1.E32 
MGTHRX0_130_P ; J4.93 U1.E31 
MGTHRX0_228_N ; J2.145 U1.T1 
MGTHRX0_228_P ; J2.147 U1.T2 
MGTHRX0_229_N ; J2.121 U1.K1 
MGTHRX0_229_P ; J2.123 U1.K2 
MGTHRX0_230_N ; J2.95 U1.D1 
MGTHRX0_230_P ; J2.97 U1.D2 
MGTHRX1_128_N ; J4.135 U1.P34 
MGTHRX1_128_P ; J4.137 U1.P33 
MGTHRX1_129_N ; J4.111 U1.K34 
MGTHRX1_129_P ; J4.113 U1.K33 
MGTHRX1_130_N ; J4.85 U1.D34 
MGTHRX1_130_P ; J4.87 U1.D33 
MGTHRX1_228_N ; J2.141 U1.P1 
MGTHRX1_228_P ; J2.143 U1.P2 
MGTHRX1_229_N ; J2.115 U1.J3 
MGTHRX1_229_P ; J2.117 U1.J4 
MGTHRX1_230_N ; J2.91 U1.C3 
MGTHRX1_230_P ; J2.93 U1.C4 
MGTHRX2_128_N ; J4.131 U1.N32 
MGTHRX2_128_P ; J4.133 U1.N31 
MGTHRX2_129_N ; J4.105 U1.H34 
MGTHRX2_129_P ; J4.107 U1.H33 
MGTHRX2_130_N ; J4.81 U1.C32 
MGTHRX2_130_P ; J4.83 U1.C31 
MGTHRX2_228_N ; J2.135 U1.M1 
MGTHRX2_228_P ; J2.137 U1.M2 
MGTHRX2_229_N ; J2.111 U1.H1 
MGTHRX2_229_P ; J2.113 U1.H2 
MGTHRX2_230_N ; J2.85 U1.B1 
MGTHRX2_230_P ; J2.87 U1.B2 
MGTHRX3_128_N ; J4.125 U1.M34 
MGTHRX3_128_P ; J4.127 U1.M33 
MGTHRX3_129_N ; J4.101 U1.F34 
MGTHRX3_129_P ; J4.103 U1.F33 
MGTHRX3_130_N ; J4.75 U1.B34 
MGTHRX3_130_P ; J4.77 U1.B33 
MGTHRX3_228_N ; J2.131 U1.L3 
MGTHRX3_228_P ; J2.133 U1.L4 
MGTHRX3_229_N ; J2.105 U1.F1 
MGTHRX3_229_P ; J2.107 U1.F2 
MGTHRX3_230_N ; J2.81 U1.A3 
MGTHRX3_230_P ; J2.83 U1.A4 
MGTHTX0_128_N ; J4.142 U1.T30 
MGTHTX0_128_P ; J4.144 U1.T29 
MGTHTX0_129_N ; J4.116 U1.K30 
MGTHTX0_129_P ; J4.118 U1.K29 
MGTHTX0_130_N ; J4.92 U1.F30 
MGTHTX0_130_P ; J4.94 U1.F29 
MGTHTX0_228_N ; J2.146 U1.R3 
MGTHTX0_228_P ; J2.148 U1.R4 
MGTHTX0_229_N ; J2.122 U1.K5 
MGTHTX0_229_P ; J2.124 U1.K6 
MGTHTX0_230_N ; J2.96 U1.E3 
MGTHTX0_230_P ; J2.98 U1.E4 
MGTHTX1_128_N ; J4.136 U1.R32 
MGTHTX1_128_P ; J4.138 U1.R31 
MGTHTX1_129_N ; J4.112 U1.J32 
MGTHTX1_129_P ; J4.114 U1.J31 
MGTHTX1_130_N ; J4.86 U1.D30 
MGTHTX1_130_P ; J4.88 U1.D29 
MGTHTX1_228_N ; J2.142 U1.P5 
MGTHTX1_228_P ; J2.144 U1.P6 
MGTHTX1_229_N ; J2.116 U1.H5 
MGTHTX1_229_P ; J2.118 U1.H6 
MGTHTX1_230_N ; J2.92 U1.D5 
MGTHTX1_230_P ; J2.94 U1.D6 
MGTHTX2_128_N ; J4.132 U1.P30 
MGTHTX2_128_P ; J4.134 U1.P29 
MGTHTX2_129_N ; J4.106 U1.H30 
MGTHTX2_129_P ; J4.108 U1.H29 
MGTHTX2_130_N ; J4.82 U1.B30 
MGTHTX2_130_P ; J4.84 U1.B29 
MGTHTX2_228_N ; J2.136 U1.N3 
MGTHTX2_228_P ; J2.138 U1.N4 
MGTHTX2_229_N ; J2.112 U1.G3 
MGTHTX2_229_P ; J2.114 U1.G4 
MGTHTX2_230_N ; J2.86 U1.B5 
MGTHTX2_230_P ; J2.88 U1.B6 
MGTHTX3_128_N ; J4.126 U1.M30 
MGTHTX3_128_P ; J4.128 U1.M29 
MGTHTX3_129_N ; J4.102 U1.G32 
MGTHTX3_129_P ; J4.104 U1.G31 
MGTHTX3_130_N ; J4.76 U1.A32 
MGTHTX3_130_P ; J4.78 U1.A31 
MGTHTX3_228_N ; J2.132 U1.M5 
MGTHTX3_228_P ; J2.134 U1.M6 
MGTHTX3_229_N ; J2.106 U1.F5 
MGTHTX3_229_P ; J2.108 U1.F6 
MGTHTX3_230_N ; J2.82 U1.A7 
MGTHTX3_230_P ; J2.84 U1.A8 
MGTREFCLK0_128_N ; J4.145 U1.R28 
MGTREFCLK0_128_P ; J4.147 U1.R27 
MGTREFCLK0_129_N ; J4.122 U1.L28 
MGTREFCLK0_129_P ; J4.124 U1.L27 
MGTREFCLK0_130_N ; J4.95 U1.G28 
MGTREFCLK0_130_P ; J4.97 U1.G27 
MGTREFCLK0_228_N ; J2.125 U1.L7 
MGTREFCLK0_228_P ; J2.127 U1.L8 
MGTREFCLK0_229_N ; J2.101 U1.G7 
MGTREFCLK0_229_P ; J2.103 U1.G8 
MGTREFCLK0_230_N ; J2.75 U1.C7 
MGTREFCLK0_230_P ; J2.77 U1.C8 
MGTREFCLK1_128_N ; J4.146 U1.N28 
MGTREFCLK1_128_P ; J4.148 U1.N27 
MGTREFCLK1_129_N ; J4.121 U1.J28 
MGTREFCLK1_129_P ; J4.123 U1.J27 
MGTREFCLK1_130_N ; J4.96 U1.E28 
MGTREFCLK1_130_P ; J4.98 U1.E27 
MGTREFCLK1_228_N ; J2.126 U1.J7 
MGTREFCLK1_228_P ; J2.128 U1.J8 
MGTREFCLK1_229_N ; J2.102 U1.E7 
MGTREFCLK1_229_P ; J2.104 U1.E8 
MGTREFCLK1_230_N ; J2.76 U1.B9 
MGTREFCLK1_230_P ; J2.78 U1.B10 
MP3690_PG ; R150.1 R160.2 R161.1 U12.62 
MPM3690_PG ; U10.G8 U10.G9 
MPM3690_VCC ; C292.1 FB6.1 R142.1 R149.1 U10.H8 
N18766510 ; R46.1 R49.2 U5.2 
N18766965 ; C53.1 FB1.1 OSC2.4 
N18767011 ; OSC2.3 R45.1 
N18767429 ; R26.1 R32.1 U1.AD15 
N18773276 ; FB5.1 U1.AB24 U1.AC25 
N18824836 ; R96.2 U1.AF23 
N18838034 ; R168.1 U12.30 
N18853004 ; R174.1 U12.64 
N18860642 ; L3.1 U12.10 
N18860672 ; L4.1 U12.25 
N18860711 ; L5.1 U12.20 
N18861151 ; R178.1 U12.45 
N18880326 ; C341.2 C342.2 FB13.2 R175.1 U12.17 
N18880367 ; C339.2 FB11.2 U12.49 
N18880389 ; C338.2 FB9.2 U12.51 
N18880436 ; C336.2 C337.2 FB8.2 U12.47 U12.48 
N18880461 ; C335.2 FB7.2 U12.9 
N18887577 ; C330.2 U12.53 
N18894547 ; R57.1 U1.AB28 
N19408926 ; R13.1 U2.6 
N19408969 ; R15.1 U3.6 
N19753109 ; R9.1 U1.A30 
N19918528 ; DDR4_U7.F9 R111.2 
N19918568 ; C252.2 DDR4_U7.M1 R109.2 R110.1 
N19976014 ; C48.2 C49.2 U4.C2 
N20083201 ; R175.2 U12.19 
N20113651 ; L2.1 Q2.6 Q2.7 Q2.8 
N20311408 ; DDR4_U1.F9 R58.2 
N20361007 ; DDR4_U1.P9 R60.1 
N20365599 ; DDR4_U2.F9 R59.2 
N20367213 ; DDR4_U2.T3 R67.1 
N20367233 ; DDR4_U2.N9 R66.1 
N20367751 ; DDR4_U2.P9 R61.1 
N20371121 ; DDR4_U1.T3 R64.1 
N20371136 ; DDR4_U1.N9 R62.1 
N20485134 ; C182.2 R92.1 R93.1 U8.1 
N20491834 ; R94.2 U8.9 
N20491860 ; R95.2 U8.7 
N20522275 ; R151.2 U11.D2 
N20605929 ; R12.1 U1.AD20 
N20640741 ; C25.2 OSC1.5 
N20640744 ; C26.2 OSC1.4 
N20688695 ; R10.1 U1.A5 
N20788529 ; DDR4_U4.F9 R102.2 
N20788559 ; C194.2 DDR4_U4.M1 R99.2 R100.1 
N20795133 ; DDR4_U3.F9 R101.2 
N20795173 ; C193.2 DDR4_U3.M1 R97.2 R98.1 
N20799879 ; DDR4_U6.F9 R108.2 
N20799919 ; C224.2 DDR4_U6.M1 R105.2 R106.1 
N20808130 ; DDR4_U5.F9 R107.2 
N20810610 ; C222.2 DDR4_U5.M1 R103.2 R104.1 
N20829247 ; R146.1 U10.D5 U10.D7 
N20829491 ; C293.2 U10.E5 
N20829524 ; R144.1 U10.G5 
N20829534 ; R145.1 U10.G4 
N20829743 ; R147.2 U10.C6 
N20829753 ; R148.2 U10.E7 
N20926962 ; R47.1 U6.4 
N20926976 ; R48.1 U6.6 
N20931250 ; R56.1 U7.5 
N20973645 ; LED1.2 R35.1 
N20979708 ; L1.1 Q1.6 Q1.7 Q1.8 
N20993355 ; L6.1 Q3.6 Q3.7 Q3.8 
N21028602 ; R149.2 U10.F4 
N21182862 ; C308.2 R166.1 
N21183581 ; R165.1 U12.35 
N21183584 ; C303.1 R165.2 
N21183617 ; C320.2 R170.1 
N21184743 ; R169.1 U12.5 
N21184746 ; C317.1 R169.2 
N21185126 ; C329.2 R177.1 
N21185518 ; R176.1 U12.41 
N21185524 ; C328.1 R176.2 
OTG_CLK ; J3.75 U1.F22 
OTG_DATA0 ; J3.76 U1.C23 
OTG_DATA1 ; J3.82 U1.A23 
OTG_DATA2 ; J3.77 U1.F23 
OTG_DATA3 ; J3.78 U1.B24 
OTG_DATA4 ; J3.87 U1.E24 
OTG_DATA5 ; J3.84 U1.C24 
OTG_DATA6 ; J3.81 U1.G24 
OTG_DATA7 ; J3.88 U1.D24 
OTG_DIR ; J3.83 U1.E23 
OTG_NXT ; J3.86 U1.B23 
OTG_STP ; J3.85 U1.G23 
PHY_MDC ; J3.58 U1.H25 
PHY_MDIO ; J3.64 U1.F25 
PHY_RXCK ; J3.62 U1.C26 
PHY_RXCTL ; J3.63 U1.D25 
PHY_RXD0 ; J3.61 U1.C27 
PHY_RXD1 ; J3.55 U1.E25 
PHY_RXD2 ; J3.57 U1.H24 
PHY_RXD3 ; J3.56 U1.G25 
PHY_TXCK ; J3.71 U1.A25 
PHY_TXCTL ; J3.68 U1.B27 
PHY_TXD0 ; J3.65 U1.A26 
PHY_TXD1 ; J3.67 U1.A27 
PHY_TXD2 ; J3.72 U1.B25 
PHY_TXD3 ; J3.66 U1.B26 
PL_DDR_A0 ; DDR4_U1.P3 DDR4_U2.P3 R68.1 U1.AK5 
PL_DDR_A1 ; DDR4_U1.P7 DDR4_U2.P7 R69.1 U1.AK4 
PL_DDR_A2 ; DDR4_U1.R3 DDR4_U2.R3 R70.1 U1.AN2 
PL_DDR_A3 ; DDR4_U1.N7 DDR4_U2.N7 R71.1 U1.AP2 
PL_DDR_A4 ; DDR4_U1.N3 DDR4_U2.N3 R72.1 U1.AN3 
PL_DDR_A5 ; DDR4_U1.P8 DDR4_U2.P8 R73.1 U1.AP3 
PL_DDR_A6 ; DDR4_U1.P2 DDR4_U2.P2 R74.1 U1.AM1 
PL_DDR_A7 ; DDR4_U1.R8 DDR4_U2.R8 R75.1 U1.AN1 
PL_DDR_A8 ; DDR4_U1.R2 DDR4_U2.R2 R76.1 U1.AL3 
PL_DDR_A9 ; DDR4_U1.R7 DDR4_U2.R7 R77.1 U1.AL2 
PL_DDR_A10 ; DDR4_U1.M3 DDR4_U2.M3 R78.1 U1.AK1 
PL_DDR_A11 ; DDR4_U1.T2 DDR4_U2.T2 R79.1 U1.AL1 
PL_DDR_A12 ; DDR4_U1.M7 DDR4_U2.M7 R80.1 U1.AK3 
PL_DDR_A13 ; DDR4_U1.T8 DDR4_U2.T8 R81.1 U1.AK2 
PL_DDR_ACT_N ; DDR4_U1.L3 DDR4_U2.L3 R89.1 U1.AM3 
PL_DDR_BA0 ; DDR4_U1.N2 DDR4_U2.N2 R82.1 U1.AM4 
PL_DDR_BA1 ; DDR4_U1.N8 DDR4_U2.N8 R83.1 U1.AN6 
PL_DDR_BG0 ; DDR4_U1.M2 DDR4_U2.M2 R84.1 U1.AP6 
PL_DDR_CAS_A15 ; DDR4_U1.M8 DDR4_U2.M8 R87.1 U1.AL6 
PL_DDR_CK0_N ; DDR4_U1.K8 DDR4_U2.K8 U1.AM5 
PL_DDR_CK0_P ; DDR4_U1.K7 DDR4_U2.K7 U1.AM6 
PL_DDR_CKE ; DDR4_U1.K2 DDR4_U2.K2 R88.1 U1.AN4 
PL_DDR_CS_N ; DDR4_U1.L7 DDR4_U2.L7 R91.1 U1.AP4 
PL_DDR_DM0 ; DDR4_U1.E7 U1.AH2 
PL_DDR_DM1 ; DDR4_U1.E2 U1.AF5 
PL_DDR_DM2 ; DDR4_U2.E7 U1.AH7 
PL_DDR_DM3 ; DDR4_U2.E2 U1.AE10 
PL_DDR_DQ0 ; DDR4_U1.G2 U1.AE2 
PL_DDR_DQ1 ; DDR4_U1.F7 U1.AG3 
PL_DDR_DQ2 ; DDR4_U1.H3 U1.AE1 
PL_DDR_DQ3 ; DDR4_U1.H7 U1.AF2 
PL_DDR_DQ4 ; DDR4_U1.H2 U1.AD2 
PL_DDR_DQ5 ; DDR4_U1.H8 U1.AH3 
PL_DDR_DQ6 ; DDR4_U1.J3 U1.AD1 
PL_DDR_DQ7 ; DDR4_U1.J7 U1.AF1 
PL_DDR_DQ8 ; DDR4_U1.A3 U1.AE3 
PL_DDR_DQ9 ; DDR4_U1.B8 U1.AJ4 
PL_DDR_DQ10 ; DDR4_U1.C3 U1.AE4 
PL_DDR_DQ11 ; DDR4_U1.C7 U1.AG4 
PL_DDR_DQ12 ; DDR4_U1.C2 U1.AD4 
PL_DDR_DQ13 ; DDR4_U1.C8 U1.AH4 
PL_DDR_DQ14 ; DDR4_U1.D3 U1.AF3 
PL_DDR_DQ15 ; DDR4_U1.D7 U1.AG5 
PL_DDR_DQ16 ; DDR4_U2.G2 U1.AF6 
PL_DDR_DQ17 ; DDR4_U2.F7 U1.AH8 
PL_DDR_DQ18 ; DDR4_U2.H3 U1.AG6 
PL_DDR_DQ19 ; DDR4_U2.H7 U1.AG8 
PL_DDR_DQ20 ; DDR4_U2.H2 U1.AE7 
PL_DDR_DQ21 ; DDR4_U2.H8 U1.AF7 
PL_DDR_DQ22 ; DDR4_U2.J3 U1.AD6 
PL_DDR_DQ23 ; DDR4_U2.J7 U1.AD7 
PL_DDR_DQ24 ; DDR4_U2.A3 U1.AG9 
PL_DDR_DQ25 ; DDR4_U2.B8 U1.AH12 
PL_DDR_DQ26 ; DDR4_U2.C3 U1.AD10 
PL_DDR_DQ27 ; DDR4_U2.C7 U1.AH11 
PL_DDR_DQ28 ; DDR4_U2.C2 U1.AE9 
PL_DDR_DQ29 ; DDR4_U2.C8 U1.AF12 
PL_DDR_DQ30 ; DDR4_U2.D3 U1.AG10 
PL_DDR_DQ31 ; DDR4_U2.D7 U1.AE12 
PL_DDR_DQS0_N ; DDR4_U1.F3 U1.AJ1 
PL_DDR_DQS0_P ; DDR4_U1.G3 U1.AH1 
PL_DDR_DQS1_N ; DDR4_U1.A7 U1.AJ5 
PL_DDR_DQS1_P ; DDR4_U1.B7 U1.AJ6 
PL_DDR_DQS2_N ; DDR4_U2.F3 U1.AF8 
PL_DDR_DQS2_P ; DDR4_U2.G3 U1.AE8 
PL_DDR_DQS3_N ; DDR4_U2.A7 U1.AG11 
PL_DDR_DQS3_P ; DDR4_U2.B7 U1.AF11 
PL_DDR_ODT ; DDR4_U1.K3 DDR4_U2.K3 R90.1 U1.AP5 
PL_DDR_RAS_A16 ; DDR4_U1.L8 DDR4_U2.L8 R86.1 U1.AJ7 
PL_DDR_RST_N ; DDR4_U1.P1 DDR4_U2.P1 R63.1 R65.1 U1.AP1 
PL_DDR_WE_A14 ; DDR4_U1.L2 DDR4_U2.L2 R85.1 U1.AL5 
PL_SYS_CLK_N ; C25.1 R5.1 R7.2 U1.AK7 
PL_SYS_CLK_P ; C26.1 R6.1 R8.2 U1.AK8 
PL_VCC2V5 ; C167.1 C168.1 C180.1 C181.1 C185.2 C186.1 DDR4_U1.B1 DDR4_U1.R9 ,
        DDR4_U2.B1 DDR4_U2.R9 U9.5 
PL_VTT ; C187.1 C188.1 C189.1 R68.2 R69.2 R70.2 R71.2 R72.2 R73.2 R74.2 ,
        R75.2 R76.2 R77.2 R78.2 R79.2 R80.2 R81.2 R82.2 R83.2 R84.2 R85.2 ,
        R86.2 R87.2 R88.2 R89.2 R90.2 R91.2 U8.3 U8.5 
PL_VTTREF ; C154.1 C155.1 C190.2 DDR4_U1.M1 DDR4_U2.M1 U8.6 
PMC_IRQB ; R164.1 U12.15 
PMODE ; R142.2 R143.1 U10.G6 
PS_CLK ; R45.2 U1.U24 
PS_DDR_A0 ; DDR4_U3.P3 DDR4_U4.P3 DDR4_U5.P3 DDR4_U6.P3 DDR4_U7.P3 R112.1 ,
        U1.AP29 
PS_DDR_A1 ; DDR4_U3.P7 DDR4_U4.P7 DDR4_U5.P7 DDR4_U6.P7 DDR4_U7.P7 R113.1 ,
        U1.AP30 
PS_DDR_A2 ; DDR4_U3.R3 DDR4_U4.R3 DDR4_U5.R3 DDR4_U6.R3 DDR4_U7.R3 R114.1 ,
        U1.AP26 
PS_DDR_A3 ; DDR4_U3.N7 DDR4_U4.N7 DDR4_U5.N7 DDR4_U6.N7 DDR4_U7.N7 R115.1 ,
        U1.AP27 
PS_DDR_A4 ; DDR4_U3.N3 DDR4_U4.N3 DDR4_U5.N3 DDR4_U6.N3 DDR4_U7.N3 R116.1 ,
        U1.AP25 
PS_DDR_A5 ; DDR4_U3.P8 DDR4_U4.P8 DDR4_U5.P8 DDR4_U6.P8 DDR4_U7.P8 R117.1 ,
        U1.AN24 
PS_DDR_A6 ; DDR4_U3.P2 DDR4_U4.P2 DDR4_U5.P2 DDR4_U6.P2 DDR4_U7.P2 R118.1 ,
        U1.AM29 
PS_DDR_A7 ; DDR4_U3.R8 DDR4_U4.R8 DDR4_U5.R8 DDR4_U6.R8 DDR4_U7.R8 R119.1 ,
        U1.AM28 
PS_DDR_A8 ; DDR4_U3.R2 DDR4_U4.R2 DDR4_U5.R2 DDR4_U6.R2 DDR4_U7.R2 R120.1 ,
        U1.AM26 
PS_DDR_A9 ; DDR4_U3.R7 DDR4_U4.R7 DDR4_U5.R7 DDR4_U6.R7 DDR4_U7.R7 R121.1 ,
        U1.AM25 
PS_DDR_A10 ; DDR4_U3.M3 DDR4_U4.M3 DDR4_U5.M3 DDR4_U6.M3 DDR4_U7.M3 R122.1 ,
        U1.AL28 
PS_DDR_A11 ; DDR4_U3.T2 DDR4_U4.T2 DDR4_U5.T2 DDR4_U6.T2 DDR4_U7.T2 R123.1 ,
        U1.AK27 
PS_DDR_A12 ; DDR4_U3.M7 DDR4_U4.M7 DDR4_U5.M7 DDR4_U6.M7 DDR4_U7.M7 R124.1 ,
        U1.AJ25 
PS_DDR_A13 ; DDR4_U3.T8 DDR4_U4.T8 DDR4_U5.T8 DDR4_U6.T8 DDR4_U7.T8 R125.1 ,
        U1.AL25 
PS_DDR_ACT_N ; DDR4_U3.L3 DDR4_U4.L3 DDR4_U5.L3 DDR4_U6.L3 DDR4_U7.L3 ,
        R133.1 U1.AG25 
PS_DDR_ALERT_N ; DDR4_U3.P9 DDR4_U4.P9 DDR4_U5.P9 DDR4_U6.P9 DDR4_U7.P9 ,
        R134.1 U1.AF22 
PS_DDR_BA0 ; DDR4_U3.N2 DDR4_U4.N2 DDR4_U5.N2 DDR4_U6.N2 DDR4_U7.N2 R126.1 ,
        U1.AH26 
PS_DDR_BA1 ; DDR4_U3.N8 DDR4_U4.N8 DDR4_U5.N8 DDR4_U6.N8 DDR4_U7.N8 R127.1 ,
        U1.AG26 
PS_DDR_BG0 ; DDR4_U3.M2 DDR4_U4.M2 DDR4_U5.M2 DDR4_U6.M2 DDR4_U7.M2 R128.1 ,
        U1.AK28 
PS_DDR_CAS_A15 ; DDR4_U3.M8 DDR4_U4.M8 DDR4_U5.M8 DDR4_U6.M8 DDR4_U7.M8 ,
        R131.1 U1.AK24 
PS_DDR_CK0_N ; DDR4_U3.K8 DDR4_U4.K8 DDR4_U5.K8 DDR4_U6.K8 DDR4_U7.K8 ,
        R141.1 U1.AN27 
PS_DDR_CK0_P ; DDR4_U3.K7 DDR4_U4.K7 DDR4_U5.K7 DDR4_U6.K7 DDR4_U7.K7 ,
        R140.1 U1.AN26 
PS_DDR_CKE0 ; DDR4_U3.K2 DDR4_U4.K2 DDR4_U5.K2 DDR4_U6.K2 DDR4_U7.K2 R132.1 ,
        U1.AN29 
PS_DDR_CS0_N ; DDR4_U3.L7 DDR4_U4.L7 DDR4_U5.L7 DDR4_U6.L7 DDR4_U7.L7 ,
        R137.1 U1.AN28 
PS_DDR_DM0 ; DDR4_U4.E7 U1.AN17 
PS_DDR_DM1 ; DDR4_U4.E2 U1.AM21 
PS_DDR_DM2 ; DDR4_U3.E7 U1.AK19 
PS_DDR_DM3 ; DDR4_U3.E2 U1.AH24 
PS_DDR_DM4 ; DDR4_U6.E7 U1.AH31 
PS_DDR_DM5 ; DDR4_U6.E2 U1.AE30 
PS_DDR_DM6 ; DDR4_U5.E7 U1.AJ31 
PS_DDR_DM7 ; DDR4_U5.E2 U1.AE34 
PS_DDR_DM8 ; DDR4_U7.E7 U1.AN34 
PS_DDR_DQ0 ; DDR4_U4.G2 U1.AP17 
PS_DDR_DQ1 ; DDR4_U4.F7 U1.AP20 
PS_DDR_DQ2 ; DDR4_U4.H3 U1.AP18 
PS_DDR_DQ3 ; DDR4_U4.H7 U1.AP19 
PS_DDR_DQ4 ; DDR4_U4.H2 U1.AM18 
PS_DDR_DQ5 ; DDR4_U4.H8 U1.AM19 
PS_DDR_DQ6 ; DDR4_U4.J3 U1.AL18 
PS_DDR_DQ7 ; DDR4_U4.J7 U1.AM20 
PS_DDR_DQ8 ; DDR4_U4.A3 U1.AP21 
PS_DDR_DQ9 ; DDR4_U4.B8 U1.AM23 
PS_DDR_DQ10 ; DDR4_U4.C3 U1.AL22 
PS_DDR_DQ11 ; DDR4_U4.C7 U1.AN23 
PS_DDR_DQ12 ; DDR4_U4.C2 U1.AL21 
PS_DDR_DQ13 ; DDR4_U4.C8 U1.AP24 
PS_DDR_DQ14 ; DDR4_U4.D3 U1.AP22 
PS_DDR_DQ15 ; DDR4_U4.D7 U1.AL23 
PS_DDR_DQ16 ; DDR4_U3.G2 U1.AG20 
PS_DDR_DQ17 ; DDR4_U3.F7 U1.AK18 
PS_DDR_DQ18 ; DDR4_U3.H3 U1.AH18 
PS_DDR_DQ19 ; DDR4_U3.H7 U1.AJ20 
PS_DDR_DQ20 ; DDR4_U3.H2 U1.AG19 
PS_DDR_DQ21 ; DDR4_U3.H8 U1.AK20 
PS_DDR_DQ22 ; DDR4_U3.J3 U1.AG18 
PS_DDR_DQ23 ; DDR4_U3.J7 U1.AL20 
PS_DDR_DQ24 ; DDR4_U3.A3 U1.AG21 
PS_DDR_DQ25 ; DDR4_U3.B8 U1.AK22 
PS_DDR_DQ26 ; DDR4_U3.C3 U1.AG23 
PS_DDR_DQ27 ; DDR4_U3.C7 U1.AJ21 
PS_DDR_DQ28 ; DDR4_U3.C2 U1.AG24 
PS_DDR_DQ29 ; DDR4_U3.C8 U1.AJ22 
PS_DDR_DQ30 ; DDR4_U3.D3 U1.AH21 
PS_DDR_DQ31 ; DDR4_U3.D7 U1.AK23 
PS_DDR_DQ32 ; DDR4_U6.G2 U1.AG29 
PS_DDR_DQ33 ; DDR4_U6.F7 U1.AG30 
PS_DDR_DQ34 ; DDR4_U6.H3 U1.AK29 
PS_DDR_DQ35 ; DDR4_U6.H7 U1.AJ30 
PS_DDR_DQ36 ; DDR4_U6.H2 U1.AG28 
PS_DDR_DQ37 ; DDR4_U6.H8 U1.AG31 
PS_DDR_DQ38 ; DDR4_U6.J3 U1.AJ29 
PS_DDR_DQ39 ; DDR4_U6.J7 U1.AK30 
PS_DDR_DQ40 ; DDR4_U6.A3 U1.AE27 
PS_DDR_DQ41 ; DDR4_U6.B8 U1.AD30 
PS_DDR_DQ42 ; DDR4_U6.C3 U1.AD28 
PS_DDR_DQ43 ; DDR4_U6.C7 U1.AF31 
PS_DDR_DQ44 ; DDR4_U6.C2 U1.AD27 
PS_DDR_DQ45 ; DDR4_U6.C8 U1.AD29 
PS_DDR_DQ46 ; DDR4_U6.D3 U1.AF28 
PS_DDR_DQ47 ; DDR4_U6.D7 U1.AF30 
PS_DDR_DQ48 ; DDR4_U5.G2 U1.AH33 
PS_DDR_DQ49 ; DDR4_U5.F7 U1.AK33 
PS_DDR_DQ50 ; DDR4_U5.H3 U1.AH32 
PS_DDR_DQ51 ; DDR4_U5.H7 U1.AK34 
PS_DDR_DQ52 ; DDR4_U5.H2 U1.AH34 
PS_DDR_DQ53 ; DDR4_U5.H8 U1.AL31 
PS_DDR_DQ54 ; DDR4_U5.J3 U1.AJ34 
PS_DDR_DQ55 ; DDR4_U5.J7 U1.AL32 
PS_DDR_DQ56 ; DDR4_U5.A3 U1.AG34 
PS_DDR_DQ57 ; DDR4_U5.B8 U1.AD34 
PS_DDR_DQ58 ; DDR4_U5.C3 U1.AF32 
PS_DDR_DQ59 ; DDR4_U5.C7 U1.AD33 
PS_DDR_DQ60 ; DDR4_U5.C2 U1.AG33 
PS_DDR_DQ61 ; DDR4_U5.C8 U1.AD32 
PS_DDR_DQ62 ; DDR4_U5.D3 U1.AF33 
PS_DDR_DQ63 ; DDR4_U5.D7 U1.AD31 
PS_DDR_DQ64 ; DDR4_U7.G2 U1.AP32 
PS_DDR_DQ65 ; DDR4_U7.F7 U1.AM31 
PS_DDR_DQ66 ; DDR4_U7.H3 U1.AP33 
PS_DDR_DQ67 ; DDR4_U7.H7 U1.AM33 
PS_DDR_DQ68 ; DDR4_U7.H2 U1.AN31 
PS_DDR_DQ69 ; DDR4_U7.H8 U1.AM34 
PS_DDR_DQ70 ; DDR4_U7.J3 U1.AP31 
PS_DDR_DQ71 ; DDR4_U7.J7 U1.AL33 
PS_DDR_DQS0_N ; DDR4_U4.F3 U1.AN19 
PS_DDR_DQS0_P ; DDR4_U4.G3 U1.AN18 
PS_DDR_DQS1_N ; DDR4_U4.A7 U1.AN22 
PS_DDR_DQS1_P ; DDR4_U4.B7 U1.AN21 
PS_DDR_DQS2_N ; DDR4_U3.F3 U1.AJ19 
PS_DDR_DQS2_P ; DDR4_U3.G3 U1.AH19 
PS_DDR_DQS3_N ; DDR4_U3.A7 U1.AH23 
PS_DDR_DQS3_P ; DDR4_U3.B7 U1.AH22 
PS_DDR_DQS4_N ; DDR4_U6.F3 U1.AH29 
PS_DDR_DQS4_P ; DDR4_U6.G3 U1.AH28 
PS_DDR_DQS5_N ; DDR4_U6.A7 U1.AE29 
PS_DDR_DQS5_P ; DDR4_U6.B7 U1.AE28 
PS_DDR_DQS6_N ; DDR4_U5.F3 U1.AK32 
PS_DDR_DQS6_P ; DDR4_U5.G3 U1.AJ32 
PS_DDR_DQS7_N ; DDR4_U5.A7 U1.AE33 
PS_DDR_DQS7_P ; DDR4_U5.B7 U1.AE32 
PS_DDR_DQS8_N ; DDR4_U7.F3 U1.AN33 
PS_DDR_DQS8_P ; DDR4_U7.G3 U1.AN32 
PS_DDR_ODT0 ; DDR4_U3.K3 DDR4_U4.K3 DDR4_U5.K3 DDR4_U6.K3 DDR4_U7.K3 R136.1 ,
        U1.AM30 
PS_DDR_PARITY ; DDR4_U3.T3 DDR4_U4.T3 DDR4_U5.T3 DDR4_U6.T3 DDR4_U7.T3 ,
        R135.1 U1.AF20 
PS_DDR_RAM_RST_N ; DDR4_U3.P1 DDR4_U4.P1 DDR4_U5.P1 DDR4_U6.P1 DDR4_U7.P1 ,
        R139.1 U1.AF21 
PS_DDR_RAS_A16 ; DDR4_U3.L8 DDR4_U4.L8 DDR4_U5.L8 DDR4_U6.L8 DDR4_U7.L8 ,
        R130.1 U1.AM24 
PS_DDR_TEN ; DDR4_U3.N9 DDR4_U4.N9 DDR4_U5.N9 DDR4_U6.N9 DDR4_U7.N9 R138.1 
PS_DDR_WE_A14 ; DDR4_U3.L2 DDR4_U4.L2 DDR4_U5.L2 DDR4_U6.L2 DDR4_U7.L2 ,
        R129.1 U1.AK25 
PS_I2C0_SCL ; R54.2 R172.2 U1.AE20 U7.2 
PS_I2C0_SDA ; R55.2 R173.2 U1.AE19 U7.3 
PS_INIT_B ; R27.1 U1.V24 
PS_MGTRREFCLK0_N ; J3.123 U1.AA28 
PS_MGTRREFCLK0_P ; J3.121 U1.AA27 
PS_MGTRREFCLK1_N ; J3.124 U1.W28 
PS_MGTRREFCLK1_P ; J3.122 U1.W27 
PS_MGTRREFCLK2_N ; J3.127 U1.U28 
PS_MGTRREFCLK2_P ; J3.125 U1.U27 
PS_MGTRREFCLK3_N ; J3.128 U1.U32 
PS_MGTRREFCLK3_P ; J3.126 U1.U31 
PS_MGTRRX0_N ; J3.134 U1.AB34 
PS_MGTRRX0_P ; J3.132 U1.AB33 
PS_MGTRRX1_N ; J3.138 U1.AA32 
PS_MGTRRX1_P ; J3.136 U1.AA31 
PS_MGTRRX2_N ; J3.144 U1.Y34 
PS_MGTRRX2_P ; J3.142 U1.Y33 
PS_MGTRRX3_N ; J3.148 U1.V34 
PS_MGTRRX3_P ; J3.146 U1.V33 
PS_MGTRTX0_N ; J3.133 U1.AB30 
PS_MGTRTX0_P ; J3.131 U1.AB29 
PS_MGTRTX1_N ; J3.137 U1.Y30 
PS_MGTRTX1_P ; J3.135 U1.Y29 
PS_MGTRTX2_N ; J3.143 U1.W32 
PS_MGTRTX2_P ; J3.141 U1.W31 
PS_MGTRTX3_N ; J3.147 U1.V30 
PS_MGTRTX3_P ; J3.145 U1.V29 
PS_MIO26 ; J3.24 U1.P21 
PS_MIO27 ; J3.41 U1.M21 
PS_MIO28 ; J3.28 U1.N21 
PS_MIO29 ; J3.21 U1.K22 
PS_MIO30 ; J3.35 U1.L21 
PS_MIO31 ; J3.37 U1.J22 
PS_MIO32 ; J3.25 U1.H22 
PS_MIO33 ; J3.43 U1.H23 
PS_MIO34 ; J3.31 U1.L22 
PS_MIO35 ; J3.22 U1.P22 
PS_MIO36 ; J3.36 U1.K23 
PS_MIO37 ; J3.23 U1.N22 
PS_MIO38 ; J3.27 U1.L23 
PS_MIO39 ; J3.26 U1.N23 
PS_MIO40 ; J3.38 U1.M23 
PS_MIO41 ; J3.33 U1.J24 
PS_MIO42 ; J3.44 U1.M24 
PS_MIO43 ; J3.32 U1.K24 
PS_MIO44 ; J3.34 U1.N24 
PS_MODE0 ; J3.12 R43.2 R44.1 U1.T22 
PS_MODE1 ; J3.13 R41.2 R42.1 U1.R22 
PS_MODE2 ; J3.11 R39.2 R40.1 U1.T23 
PS_MODE3 ; J3.14 R37.2 R38.1 U1.R23 
PS_POR_B ; R49.1 R154.1 U1.V23 U12.27 
PS_PROG_B ; R34.1 U1.U21 
PS_RST_B ; R53.2 U1.U23 
PS_VCC1V2 ; C310.2 U1.AG27 U1.AJ24 U1.AJ28 U1.AL24 U1.AL29 U1.AN25 U1.AN30 ,
        U12.46 
PS_VCC2V5 ; C208.1 C209.1 C219.1 C220.1 C236.1 C237.1 C249.1 C250.1 C276.1 ,
        C277.1 DDR4_U3.B1 DDR4_U3.R9 DDR4_U4.B1 DDR4_U4.R9 DDR4_U5.B1 ,
        DDR4_U5.R9 DDR4_U6.B1 DDR4_U6.R9 DDR4_U7.B1 DDR4_U7.R9 FB7.1 
PS_VCC3V3 ; C52.2 C54.1 C56.2 C58.1 FB1.2 FB12.1 OSC2.1 R27.2 R29.2 R30.2 ,
        R31.2 R33.2 R34.2 R37.1 R39.1 R41.1 R43.1 R46.2 R47.2 R48.2 R50.2 ,
        R51.2 R52.2 R151.1 U1.T24 U1.U22 U5.5 U6.1 U7.8 
PS_VTT ; C253.2 C254.2 C255.2 C256.2 C257.2 C258.2 C259.2 C260.2 C261.2 ,
        C262.2 C263.2 C264.2 C278.2 C279.2 C280.2 C281.2 C282.2 C283.2 ,
        C284.2 C285.2 FB8.1 R112.2 R113.2 R114.2 R115.2 R116.2 R117.2 ,
        R118.2 R119.2 R120.2 R121.2 R122.2 R123.2 R124.2 R125.2 R126.2 ,
        R127.2 R128.2 R129.2 R130.2 R131.2 R132.2 R133.2 R134.2 R135.2 ,
        R136.2 R137.2 
PWR_BUCK_GOOD ; J3.4 R155.1 U12.28 
QSPI_LWR_CLK ; R15.2 U1.AF16 
QSPI_LWR_CSB ; R14.1 U1.AM15 U3.1 
QSPI_LWR_DQ0 ; U1.AH16 U3.5 
QSPI_LWR_DQ1 ; U1.AJ16 U3.2 
QSPI_LWR_DQ2 ; U1.AD16 U3.3 
QSPI_LWR_DQ3 ; U1.AG16 U3.7 
QSPI_UPR_CLK ; R13.2 U1.AJ17 
QSPI_UPR_CSB ; R11.1 U1.AD17 U2.1 
QSPI_UPR_DQ0 ; U1.AE17 U2.5 
QSPI_UPR_DQ1 ; U1.AP15 U2.2 
QSPI_UPR_DQ2 ; U1.AH17 U2.3 
QSPI_UPR_DQ3 ; U1.AF17 U2.7 
SD_CD ; J3.45 U1.P24 
SD_CLKA ; J3.48 U1.N25 
SD_CMD ; J3.47 U1.P25 
SD_DAT0 ; J3.52 U1.J25 
SD_DAT1 ; J3.54 U1.L25 
SD_DAT2 ; J3.51 U1.M25 
SD_DAT3 ; J3.53 U1.K25 
SW1 ; C303.2 C308.1 Q1.4 U12.34 
SW2 ; C317.2 C320.1 Q2.4 U12.4 
SW6 ; C328.2 C329.1 Q3.4 U12.42 
SWA1_3V3 ; C340.2 FB12.2 U12.31 
SYS_DVDD12V ; C300.2 C301.2 C316.1 C319.2 C326.1 C327.2 C343.2 J2.1 J2.2 ,
        J2.3 J2.4 J4.1 J4.2 J4.3 J4.4 J4.5 J4.6 J4.7 J4.8 Q1.1 Q1.2 Q2.1 ,
        Q2.2 Q3.1 Q3.2 U10.J2 U10.J3 U10.J4 U10.J9 U10.J10 U10.J11 U10.K2 ,
        U10.K3 U10.K4 U10.K9 U10.K10 U10.K11 U10.L2 U10.L3 U10.L4 U10.L5 ,
        U10.L6 U10.L7 U10.L8 U10.L9 U10.L10 U10.L11 U10.M2 U10.M3 U10.M4 ,
        U10.M5 U10.M6 U10.M7 U10.M8 U10.M9 U10.M10 U10.M11 U12.55 
TPS6508640_GPIO2 ; R153.1 U12.26 
TPS6508640_SCL ; R172.1 U12.58 
TPS6508640_SDA ; R173.1 U12.59 
VCCINT_EN_GPIO1 ; R152.1 U10.F5 U10.F9 U12.16 
VCCO_HD_BANK44 ; C1.1 C3.1 C5.1 J3.1 J3.2 U1.AF14 U1.AJ13 
VCCO_HD_BANK47 ; C2.1 C4.1 C6.1 J4.11 J4.13 U1.E21 U1.H20 
VCCO_HD_BANK48 ; C7.1 C8.1 C9.1 J4.12 J4.14 U1.G17 U1.J18 
VCCO_HD_BANK49 ; C10.1 C13.1 C15.1 J2.6 J2.8 U1.E16 U1.F14 
VCCO_HD_BANK50 ; C11.1 C12.1 C14.1 J2.5 J2.7 U1.G12 U1.J13 
VCCO_HP_BANK66 ; C28.1 C30.1 C32.1 C34.1 J1.1 J1.3 U1.AA9 U1.AD12 U1.W8 ,
        U1.Y11 
VCCO_HP_BANK67 ; C27.1 C29.1 C31.1 C33.2 J1.2 J1.4 U1.N14 U1.P8 U1.T9 U1.U7 
VCCPINT ; C73.1 C74.1 C75.1 C76.1 C77.1 C78.1 C79.1 C80.1 C81.1 C82.1 C83.1 ,
        C84.1 C85.1 C86.1 C87.1 C88.1 C89.1 C90.1 C91.1 C322.1 C323.1 ,
        C324.2 C325.1 L2.2 U1.AA21 U1.AB21 U1.AB23 U1.AC21 U1.AC22 U1.AC23 ,
        U1.AC24 U1.AD21 U1.AD22 U1.AD24 U1.AD25 U1.AD26 U1.AE22 U1.AE23 ,
        U1.AE24 U1.AE25 U12.2 
VCC_PSADC ; C60.2 C61.2 FB4.1 U1.AB25 U1.AC26 
VCC_PSBATT ; J3.3 U1.AA22 
VCC_PSDDR_PLL ; C148.1 FB3.1 U1.Y24 U1.Y25 
VCC_PSPLL ; C149.1 FB2.1 U1.W22 U1.W24 U1.W25 
VREF_64 ; R1.1 U1.AJ11 
VREF_65 ; R2.1 U1.AD11 
VRP_64 ; R3.2 U1.AN11 
VRP_65 ; R4.2 U1.AD9 
VS2P ; U10.C8 
$PACKAGES
$A_PROPERTIES
REUSE_ID '27'; 'C248'
REUSE_ID '33'; 'C245'
REUSE_ID '25'; 'C244'
REUSE_ID '32'; 'C222'
SIGNAL_MODEL '0402C_0402C_0.1UF/35V_0.1uF/35V'; 'C62' 'C59' 'C58' 'C57' 'C56' 'C54',
           'C53' 'C50' 'C48' 'C47' 'C46' 'C45',
           'C43' 'C42' 'C41' 'C333' 'C330' 'C328',
           'C324' 'C321' 'C317' 'C304' 'C303' 'C293',
           'C292' 'C26' 'C252' 'C251' 'C25' 'C24',
           'C23' 'C224' 'C223' 'C222' 'C221' 'C22',
           'C194' 'C193' 'C192' 'C191' 'C190' 'C186',
           'C184' 'C182'
SIGNAL_MODEL '0603B_0603B_BLM18PG331SN1_BLM18PG331SN1'; 'FB5' 'FB4' 'FB3' 'FB2' 'FB1'
REUSE_ID '28'; 'R103'
REUSE_ID '30'; 'R104'
REUSE_ID '29'; 'R107'
REUSE_ID '4'; 'R68' 'C231'
REUSE_ID '12'; 'R70' 'C225'
REUSE_ID '10'; 'R72' 'C224'
REUSE_ID '18'; 'R74' 'DDR4_U5'
REUSE_ID '14'; 'R76' 'R108'
REUSE_ID '8'; 'R78' 'R106'
REUSE_ID '23'; 'R80' 'C239'
REUSE_ID '6'; 'R82' 'C233'
REUSE_ID '2'; 'R84' 'DDR4_U6'
REUSE_ID '16'; 'R86' 'C229'
REUSE_ID '13'; 'R88' 'C237'
REUSE_ID '20'; 'R90' 'C247'
SIGNAL_MODEL '0402R_0402R_39.2R_1%_39.2R_1%'; 'R91' 'R90' 'R89' 'R88' 'R87' 'R86',
           'R85' 'R84' 'R83' 'R82' 'R81' 'R80',
           'R79' 'R78' 'R77' 'R76' 'R75' 'R74',
           'R73' 'R72' 'R71' 'R70' 'R69' 'R68',
           'R141' 'R140' 'R137' 'R136' 'R135' 'R134',
           'R133' 'R132' 'R131' 'R130' 'R129' 'R128',
           'R127' 'R126' 'R125' 'R124' 'R123' 'R122',
           'R121' 'R120' 'R119' 'R118' 'R117' 'R116',
           'R115' 'R114' 'R113' 'R112'
REUSE_ID '19'; 'R91' 'C241'
SIGNAL_MODEL '0402R_0402R_49.9R_1%_49.9R_1%'; 'R12'
SIGNAL_MODEL '0402R_0402R_499R_1%_499R_1%'; 'R138'
SIGNAL_MODEL '0402R_0402R_33R_33R'; 'R53' 'R49' 'R45' 'R35' 'R173' 'R172',
           'R15' 'R13'
REUSE_ID '21'; 'R89' 'C246'
REUSE_ID '17'; 'R87' 'C230'
REUSE_ID '24'; 'R85' 'C249'
REUSE_ID '1'; 'R83' 'C232'
REUSE_ID '5'; 'R81' 'C236'
REUSE_ID '22'; 'R79' 'C240'
REUSE_ID '7'; 'R77' 'C227'
REUSE_ID '15'; 'R75' 'C223'
REUSE_ID '9'; 'R73' 'R105'
REUSE_ID '11'; 'R71' 'C226'
REUSE_ID '3'; 'R69' 'C228'
REUSE_ID '31'; 'C221'
REUSE_ID '34'; 'C238'
REUSE_ID '26'; 'C250'
REUSE_ID '36'; 'C242'
REUSE_ID '35'; 'C243'
$NETS
$A_PROPERTIES
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio36'; 'PS_MIO36'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx2_n'; 'PS_MGTRRX2_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_vcc3v3'; 'FPGA_VCC3V3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.E2:U1.AM21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm1'; 'PS_DDR_DM1'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP1:DDR4_U2.P1:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP1:DDR4_U1.P1:0.00 MIL:10.00 MIL:'; 'PL_DDR_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l3p'; 'BANK48_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):\5v_ldo\'; '5V_LDO'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U1.AD17:U2.1:0.00 MIL:100.00 MIL:'; 'QSPI_UPR_CSB'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_csb'; 'QSPI_UPR_CSB'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U2.5:U1.AE17:0.00 MIL:100.00 MIL:'; 'QSPI_UPR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_dq0'; 'QSPI_UPR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx1_p'; 'PS_MGTRRX1_P'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U2.2:U1.AP15:0.00 MIL:100.00 MIL:'; 'QSPI_UPR_DQ1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_dq1'; 'QSPI_UPR_DQ1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx1_p'; 'PS_MGTRTX1_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):con_ps_rst_b'; 'CON_PS_RST_B'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U2.3:U1.AH17:0.00 MIL:100.00 MIL:'; 'QSPI_UPR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_dq2'; 'QSPI_UPR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx0_p'; 'PS_MGTRRX0_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.G3:U1.AH1:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs0_p'; 'PL_DDR_DQS0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l10p'; 'BANK48_IO_L10P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq4'; 'PL_DDR_DQ4'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.E2:U1.AF5:0.00 MIL:5.00 MIL:'; 'PL_DDR_DM1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dm1'; 'PL_DDR_DM1'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.K7:U1.AN26:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AN26:DDR4_U3.K7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AN26:DDR4_U4.K7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AN26:DDR4_U7.K7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AN26:DDR4_U5.K7:0.00 MIL:10.00 MIL:'; 'PS_DDR_CK0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ck0_p'; 'PS_DDR_CK0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txck'; 'PHY_TXCK'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.B7:U1.AJ6:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS1_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs1_p'; 'PL_DDR_DQS1_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txd0'; 'PHY_TXD0'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.H3:U1.AE1:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18824836'; 'N18824836'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20361007'; 'N20361007'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.67:U1.A27:0.00 MIL:25.00 MIL:'; 'PHY_TXD1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l10n'; 'BANK48_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txd2'; 'PHY_TXD2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_129_p'; 'MGTREFCLK1_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txd3'; 'PHY_TXD3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_129_n'; 'MGTREFCLK1_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txctl'; 'PHY_TXCTL'
ELECTRICAL_CONSTRAINT_SET 'PHY_TXCK'; 'PHY_TXCTL' 'PHY_TXD3' 'PHY_TXD2' 'PHY_TXD1' 'PHY_TXD0' 'PHY_TXCK'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.F7:U1.AG3:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ1'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A1:G:DDR4_U4.L8:U1.AM24:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM24:DDR4_U7.L8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM24:DDR4_U5.L8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A2:G:U1.AM24:DDR4_U6.L8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM24:DDR4_U3.L8:0.00 MIL:10.00 MIL:'; 'PS_DDR_RAS_A16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ras_a16'; 'PS_DDR_RAS_A16'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.62:U1.C26:::'; 'PHY_RXCK'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.H7:U1.AF2:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A1:G:DDR4_U4.P9:U1.AF22:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AF22:DDR4_U7.P9:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AF22:DDR4_U5.P9:0.00 MIL:10.00 MIL:RPD_PS_DDR_A2:G:U1.AF22:DDR4_U6.P9:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AF22:DDR4_U3.P9:0.00 MIL:10.00 MIL:'; 'PS_DDR_ALERT_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_alert_n'; 'PS_DDR_ALERT_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.61:U1.C27:0.00 MIL:25.00 MIL:'; 'PHY_RXD0'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.J3:U1.AD1:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ6'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.P1:U1.AF21:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AF21:DDR4_U3.P1:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AF21:DDR4_U4.P1:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AF21:DDR4_U5.P1:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AF21:DDR4_U7.P1:0.00 MIL:10.00 MIL:'; 'PS_DDR_RAM_RST_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AM3:DDR4_U2.L3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AM3:DDR4_U1.L3:0.00 MIL:10.00 MIL:'; 'PL_DDR_ACT_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_act_n'; 'PL_DDR_ACT_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.55:U1.E25:0.00 MIL:25.00 MIL:'; 'PHY_RXD1'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.C3:U1.AE4:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ10'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq10'; 'PL_DDR_DQ10'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.L2:U1.AK25:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AK25:DDR4_U7.L2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AK25:DDR4_U5.L2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AK25:DDR4_U4.L2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AK25:DDR4_U3.L2:0.00 MIL:10.00 MIL:'; 'PS_DDR_WE_A14'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_we_a14'; 'PS_DDR_WE_A14'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.57:U1.H24:0.00 MIL:25.00 MIL:'; 'PHY_RXD2'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.C7:U1.AG4:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq11'; 'PL_DDR_DQ11'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.56:U1.G25:0.00 MIL:25.00 MIL:'; 'PHY_RXD3'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.H8:U1.AH3:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ5'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A1:G:DDR4_U4.T3:U1.AF20:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AF20:DDR4_U7.T3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AF20:DDR4_U5.T3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A2:G:U1.AF20:DDR4_U6.T3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AF20:DDR4_U3.T3:0.00 MIL:10.00 MIL:'; 'PS_DDR_PARITY'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_parity'; 'PS_DDR_PARITY'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_RX:G:J3.63:U1.D25:0.00 MIL:25.00 MIL:'; 'PHY_RXCTL'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AJ7:DDR4_U2.L8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AJ7:DDR4_U1.L8:0.00 MIL:10.00 MIL:'; 'PL_DDR_RAS_A16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_ras_a16'; 'PL_DDR_RAS_A16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_mdc'; 'PHY_MDC'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.D3:U1.AF3:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ14'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq14'; 'PL_DDR_DQ14'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_t1u_n12'; 'BANK67_IO_T1U_N12'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AN29:DDR4_U6.K2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AN29:DDR4_U7.K2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AN29:DDR4_U5.K2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AN29:DDR4_U4.K2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AN29:DDR4_U3.K2:0.00 MIL:10.00 MIL:'; 'PS_DDR_CKE0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_cke0'; 'PS_DDR_CKE0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_128_n'; 'MGTREFCLK1_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq7'; 'PL_DDR_DQ7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_t3u_n12'; 'BANK67_IO_T3U_N12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l19p'; 'BANK67_IO_L19P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_t2u_n12'; 'BANK67_IO_T2U_N12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio35'; 'PS_MIO35'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l10p'; 'BANK50_IO_L10P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AM6:DDR4_U2.K7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AM6:DDR4_U1.K7:0.00 MIL:10.00 MIL:'; 'PL_DDR_CK0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l12p'; 'BANK50_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l10n'; 'BANK50_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq0'; 'PL_DDR_DQ0'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.E7:U1.AJ31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM6'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.E7:U1.AH31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l8p'; 'BANK50_GC_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio41'; 'PS_MIO41'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio40'; 'PS_MIO40'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio27'; 'PS_MIO27'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20799879'; 'N20799879'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio28'; 'PS_MIO28'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20799919'; 'N20799919'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l11p'; 'BANK44_IO_L11P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.C3:U1.AL22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ10'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq10'; 'PS_DDR_DQ10'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AK2:DDR4_U2.T8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AK2:DDR4_U1.T8:0.00 MIL:10.00 MIL:'; 'PL_DDR_A13'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a13'; 'PL_DDR_A13'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio30'; 'PS_MIO30'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.G2:U1.AP17:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq0'; 'PS_DDR_DQ0'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AL1:DDR4_U2.T2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AL1:DDR4_U1.T2:0.00 MIL:10.00 MIL:'; 'PL_DDR_A11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a11'; 'PL_DDR_A11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio31'; 'PS_MIO31'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l5p'; 'BANK44_GC_IO_L5P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.H8:U1.AK20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ21'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq21'; 'PS_DDR_DQ21'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_230_p'; 'MGTREFCLK0_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l3p'; 'BANK50_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l12p'; 'BANK44_IO_L12P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.D3:U1.AH21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ30'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq30'; 'PS_DDR_DQ30'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_230_n'; 'MGTREFCLK0_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l6p'; 'BANK50_GC_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio39'; 'PS_MIO39'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_230_n'; 'MGTHTX2_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l3n'; 'BANK50_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_t2u_n12'; 'BANK66_IO_T2U_N12'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.C2:U1.AG24:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ28'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq28'; 'PS_DDR_DQ28'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio42'; 'PS_MIO42'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_230_n'; 'MGTHRX2_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l23n'; 'BANK66_IO_L23N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l8p'; 'BANK66_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l23p'; 'BANK66_IO_L23P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_230_n'; 'MGTHTX3_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l6p'; 'BANK66_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l6n'; 'BANK50_GC_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l2p'; 'BANK66_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l6n'; 'BANK66_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l17p'; 'BANK66_IO_L17P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l9p'; 'BANK66_IO_L9P'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.54:U1.L25:0.00 MIL:50.00 MIL:'; 'SD_DAT1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_dat1'; 'SD_DAT1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_230_n'; 'MGTHRX3_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):con_ps_done'; 'CON_PS_DONE'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.A3:U1.AG21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ24'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq24'; 'PS_DDR_DQ24'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.51:U1.M25:0.00 MIL:50.00 MIL:'; 'SD_DAT2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_dat2'; 'SD_DAT2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_230_n'; 'MGTHRX0_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l21n'; 'BANK66_IO_L21N'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.53:U1.K25:0.00 MIL:50.00 MIL:'; 'SD_DAT3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_dat3'; 'SD_DAT3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l7n'; 'BANK66_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l5p'; 'BANK50_GC_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l1p'; 'BANK49_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l4n'; 'BANK50_IO_L4N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l3n'; 'BANK49_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_230_n'; 'MGTHTX0_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l4p'; 'BANK49_IO_L4P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18773276'; 'N18773276'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_230_p'; 'MGTHTX0_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l16n'; 'BANK66_IO_L16N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.C8:U1.AJ22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ29'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq29'; 'PS_DDR_DQ29'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l24n'; 'BANK66_IO_L24N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.F7:U1.AK18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ17'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq17'; 'PS_DDR_DQ17'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l4n'; 'BANK66_IO_L4N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l15n'; 'BANK66_IO_L15N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l18n'; 'BANK66_IO_L18N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829534'; 'N20829534'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.C7:U1.AN23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq11'; 'PS_DDR_DQ11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ten'; 'PS_DDR_TEN'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcc_psbatt'; 'VCC_PSBATT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcc_pspll'; 'VCC_PSPLL'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l1p'; 'BANK66_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l19p'; 'BANK66_IO_L19P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829743'; 'N20829743'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vref_65'; 'VREF_65'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21185524'; 'N21185524'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.A7:U1.AH23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS3_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs3_n'; 'PS_DDR_DQS3_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.F3:U1.AN33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS8_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs8_n'; 'PS_DDR_DQS8_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19976014'; 'N19976014'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.A3:U1.AK17:0.00 MIL:25.00 MIL:'; 'EMMC_D0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d0'; 'EMMC_D0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l12p'; 'BANK66_GC_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l14n'; 'BANK66_GC_IO_L14N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.H8:U1.AM34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ69'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq69'; 'PS_DDR_DQ69'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829491'; 'N20829491'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.G2:U1.AG20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq16'; 'PS_DDR_DQ16'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.A4:U1.AL16:0.00 MIL:25.00 MIL:'; 'EMMC_D1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d1'; 'EMMC_D1'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.F7:U1.AM31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ65'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq65'; 'PS_DDR_DQ65'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mpm3690_pg'; 'MPM3690_PG'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20926962'; 'N20926962'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.B7:U1.AN21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS1_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs1_p'; 'PS_DDR_DQS1_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.H2:U1.AN31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ68'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq68'; 'PS_DDR_DQ68'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20926976'; 'N20926976'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21185126'; 'N21185126'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.F7:U1.AP20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq1'; 'PS_DDR_DQ1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_229_p'; 'MGTHTX1_229_P'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.B3:U1.AP16:0.00 MIL:25.00 MIL:'; 'EMMC_D4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d4'; 'EMMC_D4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l3n'; 'BANK66_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_129_n'; 'MGTHRX3_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18767429'; 'N18767429'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_229_p'; 'MGTHRX3_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_129_n'; 'MGTHTX0_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_clk'; 'QSPI_UPR_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l6n'; 'BANK44_GC_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):dxn'; 'DXN'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l1p'; 'BANK44_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):dxp'; 'DXP'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l4n'; 'BANK44_IO_L4N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21184746'; 'N21184746'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l13p'; 'BANK66_GC_IO_L13P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_130_n'; 'MGTREFCLK0_130_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.D3:U1.AG10:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ30'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq30'; 'PL_DDR_DQ30'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18767011'; 'N18767011'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_130_p'; 'MGTREFCLK0_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20795173'; 'N20795173'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_130_p'; 'MGTHTX0_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l8n'; 'BANK44_GC_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l11n'; 'BANK44_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_129_p'; 'MGTHRX3_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l3p'; 'BANK44_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_clk'; 'EMMC_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l4p'; 'BANK44_IO_L4P'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U1.AD20:U4.M6:0.00 MIL:25.00 MIL:'; 'N20605929' 'EMMC_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20605929'; 'N20605929'
ELECTRICAL_CONSTRAINT_SET 'NG_EMMC'; 'N20605929' 'EMMC_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_130_n'; 'MGTHRX2_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_130_n'; 'MGTHTX1_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l8n'; 'BANK66_IO_L8N'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U1.AD19:U4.K5:0.00 MIL:25.00 MIL:'; 'EMMC_RSTN'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_rstn'; 'EMMC_RSTN'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_130_p'; 'MGTHTX1_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hp_bank66'; 'VCCO_HP_BANK66'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.86:U1.B23:0.00 MIL:25.00 MIL:'; 'OTG_NXT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_nxt'; 'OTG_NXT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_130_n'; 'MGTHTX2_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l14p'; 'BANK66_GC_IO_L14P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l1n'; 'BANK44_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvl6'; 'DRVL6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_130_n'; 'MGTHRX1_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l2n'; 'BANK66_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_130_p'; 'MGTHRX1_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l10n'; 'BANK44_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20993355'; 'N20993355'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_229_p'; 'MGTHRX2_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21182862'; 'N21182862'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20113651'; 'N20113651'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l9n'; 'BANK44_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_129_n'; 'MGTHRX0_129_N'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.B4:U1.AE18:0.00 MIL:25.00 MIL:'; 'EMMC_D5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d5'; 'EMMC_D5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_129_p'; 'MGTHRX0_129_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.B7:U1.AE32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS7_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs7_p'; 'PS_DDR_DQS7_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18766510'; 'N18766510'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l23p'; 'BANK67_IO_L23P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18860711'; 'N18860711'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.E2:U1.AE10:0.00 MIL:5.00 MIL:'; 'PL_DDR_DM3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dm3'; 'PL_DDR_DM3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l4n'; 'BANK67_IO_L4N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.E7:U1.AH7:0.00 MIL:5.00 MIL:'; 'PL_DDR_DM2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dm2'; 'PL_DDR_DM2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l7p'; 'BANK67_IO_L7P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_129_n'; 'MGTHTX1_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l23n'; 'BANK67_IO_L23N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l9n'; 'BANK49_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_129_n'; 'MGTHRX1_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l7n'; 'BANK49_GC_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_228_p'; 'MGTHTX2_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l7p'; 'BANK49_GC_IO_L7P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_228_n'; 'MGTHTX2_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20688695'; 'N20688695'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_129_p'; 'MGTREFCLK0_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_228_n'; 'MGTHRX2_228_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.C8:U1.AF12:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ29'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq29'; 'PL_DDR_DQ29'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l4p'; 'BANK67_IO_L4P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_129_p'; 'MGTHRX2_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l13p'; 'BANK67_GC_IO_L13P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.C7:U1.AH11:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ27'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq27'; 'PL_DDR_DQ27'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l12n'; 'BANK49_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_228_n'; 'MGTHTX3_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_229_p'; 'MGTHTX2_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l22p'; 'BANK67_IO_L22P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18880326'; 'N18880326'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.B8:U1.AH12:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ25'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq25'; 'PL_DDR_DQ25'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l3p'; 'BANK49_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_228_p'; 'MGTHRX0_228_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.A3:U1.AG9:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ24'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq24'; 'PL_DDR_DQ24'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l5n'; 'BANK49_GC_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_228_p'; 'MGTREFCLK0_228_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.J7:U1.AD7:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ23'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq23'; 'PL_DDR_DQ23'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l8p'; 'BANK49_GC_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_228_p'; 'MGTHRX3_228_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.J3:U1.AD6:::'; 'PL_DDR_DQ22'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq22'; 'PL_DDR_DQ22'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l1n'; 'BANK49_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_228_p'; 'MGTHTX3_228_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.H8:U1.AF7:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ21'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq21'; 'PL_DDR_DQ21'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l2n'; 'BANK49_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_228_p'; 'MGTHTX0_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l8p'; 'BANK67_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvl2'; 'DRVL2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18880461'; 'N18880461'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.H7:U1.AG8:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ19'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq19'; 'PL_DDR_DQ19'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l5p'; 'BANK67_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvh2'; 'DRVH2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_vccaux'; 'FPGA_VCCAUX'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l20n'; 'BANK67_IO_L20N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.F7:U1.AH8:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ17'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq17'; 'PL_DDR_DQ17'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l10p'; 'BANK49_IO_L10P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.G2:U1.AF6:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq16'; 'PL_DDR_DQ16'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l2p'; 'BANK49_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_129_n'; 'MGTHTX2_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l18p'; 'BANK67_IO_L18P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l11n'; 'BANK49_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_130_n'; 'MGTHRX3_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l9n'; 'BANK67_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dm0'; 'PL_DDR_DM0'
ELECTRICAL_CONSTRAINT_SET 'PL_DDR_DM0'; 'PL_DDR_DM0' 'PL_DDR_DQ0' 'PL_DDR_DQ7' 'PL_DDR_DQ5' 'PL_DDR_DQ6' 'PL_DDR_DQ3',
           'PL_DDR_DQ1' 'PL_DDR_DQ2' 'PL_DDR_DQ4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hd_bank50'; 'VCCO_HD_BANK50'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l5p'; 'BANK49_GC_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_229_p'; 'MGTHRX1_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19408969'; 'N19408969'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.A7:U1.AJ5:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs1_n'; 'PL_DDR_DQS1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l19n'; 'BANK67_IO_L19N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hd_bank48'; 'VCCO_HD_BANK48'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l16p'; 'BANK67_IO_L16P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hd_bank47'; 'VCCO_HD_BANK47'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l2n'; 'BANK67_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hd_bank44'; 'VCCO_HD_BANK44'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l21n'; 'BANK67_IO_L21N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l22p'; 'BANK66_IO_L22P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_229_n'; 'MGTHTX1_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l15n'; 'BANK67_IO_L15N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mode0'; 'PS_MODE0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l1n'; 'BANK67_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l24n'; 'BANK67_IO_L24N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l13n'; 'BANK67_GC_IO_L13N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20810610'; 'N20810610'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l17n'; 'BANK67_IO_L17N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l12p'; 'BANK67_GC_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l14n'; 'BANK67_GC_IO_L14N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l16n'; 'BANK67_IO_L16N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AN4:DDR4_U2.K2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AN4:DDR4_U1.K2:0.00 MIL:10.00 MIL:'; 'PL_DDR_CKE'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_cke'; 'PL_DDR_CKE'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvl1'; 'DRVL1'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP4:DDR4_U2.L7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP4:DDR4_U1.L7:0.00 MIL:10.00 MIL:'; 'PL_DDR_CS_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_cs_n'; 'PL_DDR_CS_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvh1'; 'DRVH1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sw1'; 'SW1'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AL5:DDR4_U2.L2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AL5:DDR4_U1.L2:0.00 MIL:10.00 MIL:'; 'PL_DDR_WE_A14'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_we_a14'; 'PL_DDR_WE_A14'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.G2:U1.AP32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ64'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq64'; 'PS_DDR_DQ64'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcc_psadc'; 'VCC_PSADC'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_vcc2v5'; 'PS_VCC2V5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_vcc1v2'; 'PS_VCC1V2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_229_n'; 'MGTREFCLK1_229_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.J3:U1.AJ29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ38'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq38'; 'PS_DDR_DQ38'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19918528'; 'N19918528'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20788529'; 'N20788529'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.F7:U1.AK33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ49'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq49'; 'PS_DDR_DQ49'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19918568'; 'N19918568'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AN6:DDR4_U2.N8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AN6:DDR4_U1.N8:0.00 MIL:10.00 MIL:'; 'PL_DDR_BA1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_ba1'; 'PL_DDR_BA1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20788559'; 'N20788559'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.C8:U1.AD32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ61'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq61'; 'PS_DDR_DQ61'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_mgtavtt'; 'FPGA_MGTAVTT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19753109'; 'N19753109'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hp_bank67'; 'VCCO_HP_BANK67'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.B7:U1.AE28:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS5_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs5_p'; 'PS_DDR_DQS5_P'
VOLTAGE '3.3 V'; 'PS_VCC3V3' 'FPGA_VCC3V3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_vcc3v3'; 'PS_VCC3V3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mode3'; 'PS_MODE3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.E2:U1.AE30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_130_p'; 'MGTREFCLK1_130_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.D3:U1.AF33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ62'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq62'; 'PS_DDR_DQ62'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AL3:DDR4_U2.R2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AL3:DDR4_U1.R2:0.00 MIL:10.00 MIL:'; 'PL_DDR_A8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a8'; 'PL_DDR_A8'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.D7:U1.AF30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ47'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq47'; 'PS_DDR_DQ47'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AN1:DDR4_U2.R8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AN1:DDR4_U1.R8:0.00 MIL:10.00 MIL:'; 'PL_DDR_A7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a7'; 'PL_DDR_A7'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.C2:U1.AD27:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ44'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq44'; 'PS_DDR_DQ44'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AM1:DDR4_U2.P2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AM1:DDR4_U1.P2:0.00 MIL:10.00 MIL:'; 'PL_DDR_A6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a6'; 'PL_DDR_A6'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.H7:U1.AJ30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ35'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq35'; 'PS_DDR_DQ35'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP3:DDR4_U2.P8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP3:DDR4_U1.P8:0.00 MIL:10.00 MIL:'; 'PL_DDR_A5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a5'; 'PL_DDR_A5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcc_psddr_pll'; 'VCC_PSDDR_PLL'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AN3:DDR4_U2.N3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AN3:DDR4_U1.N3:0.00 MIL:10.00 MIL:'; 'PL_DDR_A4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a4'; 'PL_DDR_A4'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.H8:U1.AG31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ37'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq37'; 'PS_DDR_DQ37'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP2:DDR4_U2.N7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP2:DDR4_U1.N7:0.00 MIL:10.00 MIL:'; 'PL_DDR_A3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a3'; 'PL_DDR_A3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_229_p'; 'MGTREFCLK1_229_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AK4:DDR4_U2.P7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AK4:DDR4_U1.P7:0.00 MIL:10.00 MIL:'; 'PL_DDR_A1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a1'; 'PL_DDR_A1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l7p'; 'BANK48_GC_IO_L7P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.D7:U1.AD31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ63'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq63'; 'PS_DDR_DQ63'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AK5:DDR4_U2.P3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AK5:DDR4_U1.P3:0.00 MIL:10.00 MIL:'; 'PL_DDR_A0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a0'; 'PL_DDR_A0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l7n'; 'BANK48_GC_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l7p'; 'BANK47_GC_IO_L7P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.F3:U1.AK32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS6_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs6_n'; 'PS_DDR_DQS6_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):max6657_sda'; 'MAX6657_SDA'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.E2:U1.AE34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_i2c0_sda'; 'PS_I2C0_SDA'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.H7:U1.AK34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ51'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq51'; 'PS_DDR_DQ51'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l10p'; 'BANK47_IO_L10P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_128_p'; 'MGTREFCLK1_128_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.J7:U1.AK30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ39'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq39'; 'PS_DDR_DQ39'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ldoa3_1v2'; 'LDOA3_1V2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk2_p'; 'PS_MGTRREFCLK2_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.A3:U1.AG34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ56'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq56'; 'PS_DDR_DQ56'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ldoa2_1v5'; 'LDOA2_1V5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk2_n'; 'PS_MGTRREFCLK2_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.G2:U1.AG29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ32'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq32'; 'PS_DDR_DQ32'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l3p'; 'BANK47_IO_L3P'
VOLTAGE '0.6 V'; 'PL_VTT' 'PL_VTTREF' 'PS_VTT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_vtt'; 'PL_VTT'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.C2:U1.AG33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ60'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq60'; 'PS_DDR_DQ60'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):dcdc3v3'; 'DCDC3V3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l10n'; 'BANK47_IO_L10N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.J3:U1.AJ34:::'; 'PS_DDR_DQ54'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq54'; 'PS_DDR_DQ54'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20371121'; 'N20371121'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l4n'; 'BANK47_IO_L4N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_prog_b'; 'PS_PROG_B'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.A7:U1.AE33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS7_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs7_n'; 'PS_DDR_DQS7_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_init_b'; 'PS_INIT_B'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.F7:U1.AG30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ33'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq33'; 'PS_DDR_DQ33'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.A7:U1.AE29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS5_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs5_n'; 'PS_DDR_DQS5_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.H3:U1.AH32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ50'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq50'; 'PS_DDR_DQ50'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l2n'; 'BANK47_IO_L2N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.H8:U1.AL31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ53'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq53'; 'PS_DDR_DQ53'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l6p'; 'BANK47_GC_IO_L6P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.C8:U1.AD29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ45'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq45'; 'PS_DDR_DQ45'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.C3:U1.AD28:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ42'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq42'; 'PS_DDR_DQ42'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l12p'; 'BANK47_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l9n'; 'BANK47_IO_L9N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.F3:U1.AH29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS4_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs4_n'; 'PS_DDR_DQS4_N'
VOLTAGE '2.5 V'; 'PL_VCC2V5' 'PS_VCC2V5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_vcc2v5'; 'PL_VCC2V5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_por_b'; 'PS_POR_B'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_128_n'; 'MGTHRX0_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_128_n'; 'MGTHTX0_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_128_n'; 'MGTHRX3_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20367233'; 'N20367233'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_128_p'; 'MGTHTX3_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_230_n'; 'MGTREFCLK1_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_230_p'; 'MGTREFCLK1_230_P'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.84:U1.C24:0.00 MIL:25.00 MIL:'; 'OTG_DATA5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data5'; 'OTG_DATA5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_128_p'; 'MGTREFCLK0_128_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A1:G:DDR4_U4.P8:U1.AN24:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AN24:DDR4_U7.P8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AN24:DDR4_U5.P8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A2:G:U1.AN24:DDR4_U6.P8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AN24:DDR4_U3.P8:0.00 MIL:10.00 MIL:'; 'PS_DDR_A5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a5'; 'PS_DDR_A5'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.83:U1.E23:0.00 MIL:25.00 MIL:'; 'OTG_DIR'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_dir'; 'OTG_DIR'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_128_p'; 'MGTHRX3_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_128_n'; 'MGTHTX1_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_128_p'; 'MGTHTX2_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_128_n'; 'MGTHRX2_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_128_p'; 'MGTHRX1_128_P'
VOLTAGE '1.8 V'; 'FPGA_VCC1V8' 'FPGA_VCCAUX'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_vcc1v8'; 'FPGA_VCC1V8'
RATSNEST_SCHEDULE 'POWER_AND_GROUND'; 'FPGA_VCC1V8' 'DDR_VCC1V2' 'PL_VCC2V5' 'PL_VTT' 'VCCPINT' 'FPGA_VCCINT',
           'PS_VCC3V3' 'FPGA_MGTAVCC' 'FPGA_MGTAVTT' 'PS_VCC1V2' 'PL_VTTREF' 'PS_VCC2V5',
           'FPGA_VCCAUX' 'SYS_DVDD12V' 'PS_VTT' 'FPGA_MGTVCCAUX' 'AGND' 'N18773276',
           'FPGA_VCC3V3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.E7:U1.AN34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_128_p'; 'MGTHTX0_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_128_n'; 'MGTHTX3_128_N'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.88:U1.D24:0.00 MIL:25.00 MIL:'; 'OTG_DATA7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data7'; 'OTG_DATA7'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AH16:U3.5:0.00 MIL:100.00 MIL:'; 'QSPI_LWR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_dq0'; 'QSPI_LWR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_128_p'; 'MGTHTX1_128_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.M7:U1.AJ25:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AJ25:DDR4_U7.M7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AJ25:DDR4_U5.M7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AJ25:DDR4_U4.M7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AJ25:DDR4_U3.M7:0.00 MIL:10.00 MIL:'; 'PS_DDR_A12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a12'; 'PS_DDR_A12'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AP26:DDR4_U6.R3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AP26:DDR4_U7.R3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AP26:DDR4_U5.R3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AP26:DDR4_U4.R3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AP26:DDR4_U3.R3:0.00 MIL:10.00 MIL:'; 'PS_DDR_A2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a2'; 'PS_DDR_A2'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.P2:U1.AM29:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM29:DDR4_U7.P2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM29:DDR4_U5.P2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AM29:DDR4_U4.P2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM29:DDR4_U3.P2:0.00 MIL:10.00 MIL:'; 'PS_DDR_A6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a6'; 'PS_DDR_A6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mp3690_pg'; 'MP3690_PG'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AP29:DDR4_U6.P3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AP29:DDR4_U7.P3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AP29:DDR4_U5.P3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AP29:DDR4_U4.P3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AP29:DDR4_U3.P3:0.00 MIL:10.00 MIL:'; 'PS_DDR_A0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx3_n'; 'PS_MGTRRX3_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l5p'; 'BANK48_GC_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l12p'; 'BANK48_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio38'; 'PS_MIO38'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l3n'; 'BANK48_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio33'; 'PS_MIO33'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l8p'; 'BANK48_GC_IO_L8P'
DIFFP_PHASE_TOL '5 mil'; 'BANK48_GC_IO_L8P' 'BANK48_IO_L11P' 'BANK48_IO_L3N' 'BANK48_IO_L2N' 'BANK48_IO_L12P' 'BANK48_IO_L2P',
           'BANK48_GC_IO_L5P' 'BANK48_IO_L11N' 'BANK48_GC_IO_L5N' 'PS_MGTRREFCLK1_N' 'PS_MGTRREFCLK0_P' 'PS_MGTRREFCLK1_P',
           'PS_MGTRREFCLK3_N' 'MGTREFCLK0_128_P' 'MGTREFCLK1_230_P' 'MGTREFCLK1_230_N' 'MGTREFCLK0_128_N' 'BANK47_GC_IO_L5P',
           'BANK47_IO_L11N' 'BANK47_IO_L12N' 'PS_DDR_DQS4_N' 'BANK47_GC_IO_L8N' 'BANK47_IO_L9N' 'PS_DDR_DQS6_P',
           'BANK47_IO_L12P' 'BANK47_IO_L3N' 'BANK47_GC_IO_L6P' 'BANK47_IO_L1N' 'BANK47_IO_L2N' 'BANK47_IO_L11P',
           'PS_DDR_DQS5_N' 'BANK47_GC_IO_L6N' 'PS_DDR_DQS7_N' 'BANK47_IO_L4P' 'BANK47_IO_L4N' 'BANK47_GC_IO_L8P',
           'BANK47_IO_L10N' 'BANK47_IO_L2P' 'BANK47_IO_L3P' 'BANK47_GC_IO_L5N' 'PS_MGTRREFCLK2_N' 'BANK47_IO_L1P',
           'PS_MGTRREFCLK2_P' 'BANK47_IO_L9P' 'MGTREFCLK1_128_P' 'PS_MGTRREFCLK3_P' 'BANK47_IO_L10P' 'BANK44_GC_IO_L7N',
           'BANK44_GC_IO_L7P' 'PS_DDR_DQS6_N' 'BANK47_GC_IO_L7N' 'BANK47_GC_IO_L7P' 'BANK48_GC_IO_L7N' 'BANK48_GC_IO_L7P',
           'MGTREFCLK1_229_P' 'N20640741' 'MGTREFCLK1_130_P' 'N20640744' 'MGTREFCLK1_130_N' 'PS_DDR_DQS5_P',
           'PS_DDR_DQS4_P' 'PL_SYS_CLK_N' 'MGTREFCLK1_229_N' 'PL_SYS_CLK_P' 'BANK67_IO_L24P' 'BANK67_IO_L16N',
           'BANK67_IO_L2P' 'BANK67_GC_IO_L14N' 'BANK67_GC_IO_L12P' 'BANK67_IO_L10N' 'BANK67_IO_L17N' 'BANK67_IO_L3P',
           'BANK67_GC_IO_L13N' 'BANK67_IO_L17P' 'BANK67_IO_L24N' 'BANK67_IO_L1P' 'BANK67_IO_L1N' 'BANK67_IO_L21P',
           'BANK67_IO_L15N' 'BANK67_IO_L5N' 'BANK67_IO_L18N' 'BANK66_IO_L22P' 'BANK66_GC_IO_L12N' 'BANK67_IO_L21N',
           'BANK67_IO_L2N' 'PL_DDR_DQS0_N' 'BANK67_IO_L16P' 'BANK67_IO_L19N' 'BANK49_IO_L10N' 'PL_DDR_DQS1_N',
           'BANK67_IO_L22N' 'BANK49_GC_IO_L5P' 'BANK67_IO_L9N' 'BANK49_IO_L9P' 'BANK67_IO_L8N' 'BANK49_IO_L11N',
           'BANK67_IO_L18P' 'BANK49_GC_IO_L8N' 'BANK67_IO_L3N' 'BANK49_IO_L2P' 'BANK67_GC_IO_L14P' 'BANK49_IO_L10P',
           'BANK67_IO_L20N' 'BANK49_GC_IO_L6N' 'BANK67_IO_L5P' 'BANK67_IO_L8P' 'BANK49_GC_IO_L6P' 'BANK67_IO_L7N',
           'BANK49_IO_L2N' 'BANK67_GC_IO_L12N' 'BANK49_IO_L1N' 'BANK67_GC_IO_L11N' 'BANK49_GC_IO_L8P' 'MGTREFCLK0_228_P',
           'BANK67_IO_L15P' 'BANK49_GC_IO_L5N' 'BANK67_IO_L10P' 'BANK49_IO_L3P' 'MGTREFCLK1_228_P' 'BANK67_IO_L22P',
           'BANK49_IO_L11P' 'BANK67_IO_L9P' 'BANK49_IO_L12N' 'BANK67_GC_IO_L13P' 'BANK49_IO_L12P' 'BANK67_IO_L4P',
           'BANK67_IO_L6N' 'MGTREFCLK0_129_P' 'BANK67_IO_L6P' 'BANK67_GC_IO_L11P' 'BANK49_GC_IO_L7P' 'BANK67_IO_L20P',
           'BANK49_GC_IO_L7N' 'PL_DDR_DQS2_N' 'MGTREFCLK0_228_N' 'BANK49_IO_L9N' 'MGTREFCLK1_228_N' 'BANK67_IO_L23N',
           'PL_DDR_DQS3_N' 'BANK67_IO_L7P' 'BANK67_IO_L4N' 'BANK67_IO_L23P' 'PS_DDR_DQS7_P' 'MGTREFCLK0_229_N',
           'BANK44_IO_L9N' 'BANK44_IO_L3N' 'BANK44_IO_L10N' 'BANK66_IO_L2N' 'BANK44_GC_IO_L5N' 'BANK66_IO_L24P',
           'BANK44_IO_L1N' 'BANK66_GC_IO_L14P' 'BANK44_IO_L12N' 'BANK44_IO_L2N' 'MGTREFCLK0_129_N' 'BANK66_IO_L8N',
           'BANK44_IO_L2P' 'BANK66_IO_L4P' 'BANK66_IO_L10P' 'BANK44_IO_L4P' 'BANK44_IO_L3P' 'BANK66_IO_L17N',
           'BANK44_IO_L11N' 'BANK44_GC_IO_L8N' 'BANK66_IO_L5N' 'MGTREFCLK0_130_P' 'BANK66_IO_L1N' 'MGTREFCLK0_130_N',
           'BANK66_GC_IO_L13P' 'BANK66_IO_L19N' 'BANK44_IO_L4N' 'DXP' 'BANK66_IO_L15P' 'BANK44_IO_L1P',
           'PL_DDR_DQS2_P' 'DXN' 'BANK66_IO_L20P' 'BANK44_GC_IO_L6N' 'BANK66_IO_L21P' 'BANK66_IO_L3P',
           'BANK66_IO_L16P' 'BANK66_IO_L3N' 'BANK66_GC_IO_L11P' 'PS_DDR_DQS1_P' 'BANK66_IO_L10N' 'BANK66_GC_IO_L14N',
           'MGTREFCLK0_229_P' 'BANK66_GC_IO_L12P' 'PS_DDR_DQS2_P' 'PS_DDR_DQS8_N' 'BANK66_IO_L9N' 'PS_DDR_DQS3_N',
           'PS_DDR_DQS8_P' 'BANK66_IO_L19P' 'BANK66_IO_L1P' 'BANK66_IO_L7P' 'BANK66_IO_L18N' 'PL_DDR_DQS3_P',
           'BANK66_IO_L15N' 'BANK66_IO_L4N' 'BANK66_IO_L18P' 'BANK66_IO_L24N' 'BANK49_IO_L4N' 'BANK66_IO_L16N',
           'BANK50_IO_L1N' 'PS_DDR_DQS0_N' 'BANK49_IO_L4P' 'BANK66_IO_L20N' 'PS_DDR_DQS2_N' 'BANK49_IO_L3N',
           'BANK66_GC_IO_L11N' 'BANK50_IO_L4N' 'BANK49_IO_L1P' 'BANK66_IO_L5P' 'BANK50_GC_IO_L5P' 'BANK66_IO_L7N',
           'BANK66_IO_L21N' 'BANK50_GC_IO_L7N' 'BANK50_GC_IO_L5N' 'PS_DDR_DQS3_P' 'BANK66_IO_L9P' 'BANK66_IO_L17P',
           'BANK66_IO_L6N' 'BANK66_IO_L2P' 'BANK66_GC_IO_L13N' 'BANK50_GC_IO_L6N' 'PS_MGTRREFCLK0_N' 'BANK66_IO_L6P',
           'BANK50_IO_L2N' 'PS_DDR_DQS0_P' 'BANK66_IO_L23P' 'BANK66_IO_L8P' 'BANK50_IO_L2P' 'BANK66_IO_L23N',
           'BANK50_IO_L1P' 'BANK66_IO_L22N' 'BANK50_IO_L3N' 'PS_DDR_DQS1_N' 'BANK50_GC_IO_L6P' 'BANK44_GC_IO_L8P',
           'MGTREFCLK0_230_N' 'BANK50_IO_L4P' 'BANK44_IO_L12P' 'BANK50_IO_L3P' 'BANK44_GC_IO_L6P' 'MGTREFCLK0_230_P',
           'BANK44_IO_L10P' 'BANK44_GC_IO_L5P' 'BANK44_IO_L9P' 'BANK44_IO_L11P' 'BANK50_IO_L9N' 'BANK50_GC_IO_L8P',
           'BANK50_IO_L12N' 'BANK50_IO_L11N' 'BANK50_IO_L9P' 'BANK50_IO_L10N' 'PL_DDR_CK0_N' 'BANK50_IO_L12P',
           'PL_DDR_CK0_P' 'BANK50_GC_IO_L7P' 'BANK50_IO_L10P' 'BANK50_IO_L11P' 'BANK67_IO_L19P' 'BANK50_GC_IO_L8N',
           'MGTREFCLK1_128_N' 'PS_DDR_CK0_N' 'MGTREFCLK1_129_N' 'BANK48_IO_L9P' 'MGTREFCLK1_129_P' 'BANK48_IO_L1P',
           'BANK48_IO_L10N' 'BANK48_IO_L4P' 'PL_DDR_DQS1_P' 'BANK48_IO_L4N' 'PS_DDR_CK0_P' 'BANK48_IO_L9N',
           'BANK48_IO_L10P' 'PL_DDR_DQS0_P' 'BANK48_GC_IO_L8N' 'BANK48_IO_L12N' 'BANK48_IO_L1N' 'BANK48_IO_L3P',
           'BANK48_GC_IO_L6P' 'BANK48_GC_IO_L6N'
DIFFERENTIAL_PAIR 'DIFFBANK48_GC_IO_L6'; 'BANK48_GC_IO_L6P' 'BANK48_GC_IO_L6N'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L4'; 'BANK48_IO_L4P' 'BANK48_IO_L4N'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L10'; 'BANK48_IO_L10N' 'BANK48_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L1'; 'BANK48_IO_L1P' 'BANK48_IO_L1N'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L11'; 'BANK50_IO_L11N' 'BANK50_IO_L11P'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L12'; 'BANK50_IO_L12N' 'BANK50_IO_L12P'
DIFFERENTIAL_PAIR 'DIFFBANK50_GC_IO_L8'; 'BANK50_GC_IO_L8P' 'BANK50_GC_IO_L8N'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L9'; 'BANK50_IO_L9N' 'BANK50_IO_L9P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_230'; 'MGTREFCLK0_230_N' 'MGTREFCLK0_230_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_230'; 'MGTHTX2_230_P' 'MGTHTX2_230_N'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L3'; 'BANK50_IO_L3N' 'BANK50_IO_L3P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L23'; 'BANK66_IO_L23P' 'BANK66_IO_L23N'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L2'; 'BANK50_IO_L2N' 'BANK50_IO_L2P'
DIFFERENTIAL_PAIR 'DIFFBANK50_GC_IO_L6'; 'BANK50_GC_IO_L6N' 'BANK50_GC_IO_L6P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_230'; 'MGTHRX3_230_N' 'MGTHRX3_230_P'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRRX1'; 'PS_MGTRRX1_N' 'PS_MGTRRX1_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L4'; 'BANK49_IO_L4N' 'BANK49_IO_L4P'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRTX0'; 'PS_MGTRTX0_N' 'PS_MGTRTX0_P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS3'; 'PS_DDR_DQS3_N' 'PS_DDR_DQS3_P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L9'; 'BANK66_IO_L9N' 'BANK66_IO_L9P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS8'; 'PS_DDR_DQS8_N' 'PS_DDR_DQS8_P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS2'; 'PS_DDR_DQS2_P' 'PS_DDR_DQS2_N'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS1'; 'PS_DDR_DQS1_P' 'PS_DDR_DQS1_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_GC_IO_L11'; 'BANK66_GC_IO_L11P' 'BANK66_GC_IO_L11N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L3'; 'BANK66_IO_L3P' 'BANK66_IO_L3N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L15'; 'BANK66_IO_L15P' 'BANK66_IO_L15N'
DIFFERENTIAL_PAIR 'DIFFDX'; 'DXP' 'DXN'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L19'; 'BANK66_IO_L19N' 'BANK66_IO_L19P'
DIFFERENTIAL_PAIR 'DIFFBANK66_GC_IO_L13'; 'BANK66_GC_IO_L13P' 'BANK66_GC_IO_L13N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L1'; 'BANK66_IO_L1N' 'BANK66_IO_L1P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_130'; 'MGTREFCLK0_130_P' 'MGTREFCLK0_130_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L5'; 'BANK66_IO_L5N' 'BANK66_IO_L5P'
DIFFERENTIAL_PAIR 'DIFFBANK44_GC_IO_L8'; 'BANK44_GC_IO_L8N' 'BANK44_GC_IO_L8P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_130'; 'MGTHTX1_130_P' 'MGTHTX1_130_N'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L2'; 'BANK44_IO_L2N' 'BANK44_IO_L2P'
DIFFERENTIAL_PAIR 'DIFFBANK44_GC_IO_L5'; 'BANK44_GC_IO_L5N' 'BANK44_GC_IO_L5P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L2'; 'BANK66_IO_L2N' 'BANK66_IO_L2P'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L10'; 'BANK44_IO_L10N' 'BANK44_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_130'; 'MGTHRX0_130_N' 'MGTHRX0_130_P'
DIFFERENTIAL_PAIR 'DIFFPL_DDR_DQS3'; 'PL_DDR_DQS3_N' 'PL_DDR_DQS3_P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L23'; 'BANK67_IO_L23N' 'BANK67_IO_L23P'
DIFFERENTIAL_PAIR 'DIFFPL_DDR_DQS2'; 'PL_DDR_DQS2_N' 'PL_DDR_DQS2_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_228'; 'MGTHTX2_228_N' 'MGTHTX2_228_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_229'; 'MGTHTX3_229_P' 'MGTHTX3_229_N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L4'; 'BANK67_IO_L4P' 'BANK67_IO_L4N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_228'; 'MGTHRX1_228_N' 'MGTHRX1_228_P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_228'; 'MGTHRX0_228_P' 'MGTHRX0_228_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_229'; 'MGTHRX3_229_N' 'MGTHRX3_229_P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_228'; 'MGTREFCLK0_228_P' 'MGTREFCLK0_228_N'
DIFFERENTIAL_PAIR 'DIFFBANK67_GC_IO_L11'; 'BANK67_GC_IO_L11N' 'BANK67_GC_IO_L11P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_228'; 'MGTHRX3_228_P' 'MGTHRX3_228_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_229'; 'MGTHRX2_229_N' 'MGTHRX2_229_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L1'; 'BANK49_IO_L1N' 'BANK49_IO_L1P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L7'; 'BANK67_IO_L7N' 'BANK67_IO_L7P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_228'; 'MGTHRX2_228_P' 'MGTHRX2_228_N'
DIFFERENTIAL_PAIR 'DIFFBANK49_GC_IO_L6'; 'BANK49_GC_IO_L6N' 'BANK49_GC_IO_L6P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L20'; 'BANK67_IO_L20N' 'BANK67_IO_L20P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_129'; 'MGTHRX1_129_P' 'MGTHRX1_129_N'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L2'; 'BANK49_IO_L2P' 'BANK49_IO_L2N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_129'; 'MGTHRX2_129_N' 'MGTHRX2_129_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L11'; 'BANK49_IO_L11N' 'BANK49_IO_L11P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L8'; 'BANK67_IO_L8N' 'BANK67_IO_L8P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_130'; 'MGTHRX3_130_N' 'MGTHRX3_130_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L9'; 'BANK49_IO_L9P' 'BANK49_IO_L9N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L9'; 'BANK67_IO_L9N' 'BANK67_IO_L9P'
DIFFERENTIAL_PAIR 'DIFFBANK49_GC_IO_L5'; 'BANK49_GC_IO_L5P' 'BANK49_GC_IO_L5N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L22'; 'BANK67_IO_L22N' 'BANK67_IO_L22P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_229'; 'MGTHRX1_229_P' 'MGTHRX1_229_N'
DIFFERENTIAL_PAIR 'DIFFPL_DDR_DQS1'; 'PL_DDR_DQS1_N' 'PL_DDR_DQS1_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L10'; 'BANK49_IO_L10N' 'BANK49_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L19'; 'BANK67_IO_L19N' 'BANK67_IO_L19P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_129'; 'MGTHTX1_129_P' 'MGTHTX1_129_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_GC_IO_L12'; 'BANK66_GC_IO_L12N' 'BANK66_GC_IO_L12P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L22'; 'BANK66_IO_L22P' 'BANK66_IO_L22N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L18'; 'BANK67_IO_L18N' 'BANK67_IO_L18P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_229'; 'MGTHTX1_229_N' 'MGTHTX1_229_P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L5'; 'BANK67_IO_L5N' 'BANK67_IO_L5P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L15'; 'BANK67_IO_L15N' 'BANK67_IO_L15P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L21'; 'BANK67_IO_L21P' 'BANK67_IO_L21N'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_130'; 'MGTREFCLK1_130_P' 'MGTREFCLK1_130_N'
DIFFERENTIAL_PAIR 'DIFFPL_SYS_CLK'; 'PL_SYS_CLK_N' 'PL_SYS_CLK_P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_229'; 'MGTREFCLK1_229_P' 'MGTREFCLK1_229_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_229'; 'MGTHRX0_229_P' 'MGTHRX0_229_N'
DIFFERENTIAL_PAIR 'DIFFBANK47_GC_IO_L7'; 'BANK47_GC_IO_L7N' 'BANK47_GC_IO_L7P'
DIFFERENTIAL_PAIR 'DIFFBANK44_GC_IO_L7'; 'BANK44_GC_IO_L7N' 'BANK44_GC_IO_L7P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_128'; 'MGTREFCLK1_128_P' 'MGTREFCLK1_128_N'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L10'; 'BANK47_IO_L10N' 'BANK47_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L4'; 'BANK47_IO_L4P' 'BANK47_IO_L4N'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS7'; 'PS_DDR_DQS7_N' 'PS_DDR_DQS7_P'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L2'; 'BANK47_IO_L2N' 'BANK47_IO_L2P'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L1'; 'BANK47_IO_L1N' 'BANK47_IO_L1P'
DIFFERENTIAL_PAIR 'DIFFBANK47_GC_IO_L6'; 'BANK47_GC_IO_L6P' 'BANK47_GC_IO_L6N'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L3'; 'BANK47_IO_L3N' 'BANK47_IO_L3P'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L11'; 'BANK47_IO_L11N' 'BANK47_IO_L11P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_128'; 'MGTHRX0_128_P' 'MGTHRX0_128_N'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_230'; 'MGTREFCLK1_230_P' 'MGTREFCLK1_230_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_128'; 'MGTHRX3_128_P' 'MGTHRX3_128_N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRREFCLK3'; 'PS_MGTRREFCLK3_N' 'PS_MGTRREFCLK3_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_128'; 'MGTHTX2_128_P' 'MGTHTX2_128_N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRREFCLK0'; 'PS_MGTRREFCLK0_P' 'PS_MGTRREFCLK0_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_128'; 'MGTHRX2_128_N' 'MGTHRX2_128_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_128'; 'MGTHTX0_128_P' 'MGTHTX0_128_N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRRX2'; 'PS_MGTRRX2_P' 'PS_MGTRRX2_N'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_128'; 'MGTHTX3_128_N' 'MGTHTX3_128_P'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRTX2'; 'PS_MGTRTX2_P' 'PS_MGTRTX2_N'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_128'; 'MGTHTX1_128_P' 'MGTHTX1_128_N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRREFCLK1'; 'PS_MGTRREFCLK1_N' 'PS_MGTRREFCLK1_P'
DIFFERENTIAL_PAIR 'DIFFBANK48_GC_IO_L5'; 'BANK48_GC_IO_L5P' 'BANK48_GC_IO_L5N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRTX3'; 'PS_MGTRTX3_N' 'PS_MGTRTX3_P'
DIFFERENTIAL_PAIR 'DIFFBANK48_GC_IO_L8'; 'BANK48_GC_IO_L8P' 'BANK48_GC_IO_L8N'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L11'; 'BANK48_IO_L11P' 'BANK48_IO_L11N'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L3'; 'BANK48_IO_L3N' 'BANK48_IO_L3P'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L2'; 'BANK48_IO_L2N' 'BANK48_IO_L2P'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L12'; 'BANK48_IO_L12P' 'BANK48_IO_L12N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRRX3'; 'PS_MGTRRX3_N' 'PS_MGTRRX3_P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_128'; 'MGTHRX1_128_P' 'MGTHRX1_128_N'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_128'; 'MGTREFCLK0_128_P' 'MGTREFCLK0_128_N'
DIFFERENTIAL_PAIR 'DIFFBANK47_GC_IO_L5'; 'BANK47_GC_IO_L5P' 'BANK47_GC_IO_L5N'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L12'; 'BANK47_IO_L12N' 'BANK47_IO_L12P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS4'; 'PS_DDR_DQS4_N' 'PS_DDR_DQS4_P'
DIFFERENTIAL_PAIR 'DIFFBANK47_GC_IO_L8'; 'BANK47_GC_IO_L8N' 'BANK47_GC_IO_L8P'
DIFFERENTIAL_PAIR 'DIFFBANK47_IO_L9'; 'BANK47_IO_L9N' 'BANK47_IO_L9P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS6'; 'PS_DDR_DQS6_P' 'PS_DDR_DQS6_N'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS5'; 'PS_DDR_DQS5_N' 'PS_DDR_DQS5_P'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRREFCLK2'; 'PS_MGTRREFCLK2_N' 'PS_MGTRREFCLK2_P'
DIFFERENTIAL_PAIR 'DIFFBANK48_GC_IO_L7'; 'BANK48_GC_IO_L7N' 'BANK48_GC_IO_L7P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_229'; 'MGTHTX0_229_P' 'MGTHTX0_229_N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L24'; 'BANK67_IO_L24P' 'BANK67_IO_L24N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L16'; 'BANK67_IO_L16N' 'BANK67_IO_L16P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L2'; 'BANK67_IO_L2P' 'BANK67_IO_L2N'
DIFFERENTIAL_PAIR 'DIFFBANK67_GC_IO_L14'; 'BANK67_GC_IO_L14N' 'BANK67_GC_IO_L14P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_230'; 'MGTHTX1_230_N' 'MGTHTX1_230_P'
DIFFERENTIAL_PAIR 'DIFFBANK67_GC_IO_L12'; 'BANK67_GC_IO_L12P' 'BANK67_GC_IO_L12N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L10'; 'BANK67_IO_L10N' 'BANK67_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L17'; 'BANK67_IO_L17N' 'BANK67_IO_L17P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L3'; 'BANK67_IO_L3P' 'BANK67_IO_L3N'
DIFFERENTIAL_PAIR 'DIFFBANK67_GC_IO_L13'; 'BANK67_GC_IO_L13N' 'BANK67_GC_IO_L13P'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L1'; 'BANK67_IO_L1P' 'BANK67_IO_L1N'
DIFFERENTIAL_PAIR 'DIFFPL_DDR_DQS0'; 'PL_DDR_DQS0_N' 'PL_DDR_DQS0_P'
DIFFERENTIAL_PAIR 'DIFFBANK49_GC_IO_L8'; 'BANK49_GC_IO_L8N' 'BANK49_GC_IO_L8P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_129'; 'MGTHTX2_129_N' 'MGTHTX2_129_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_228'; 'MGTHTX0_228_N' 'MGTHTX0_228_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_130'; 'MGTHTX0_130_N' 'MGTHTX0_130_P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_228'; 'MGTHTX3_228_P' 'MGTHTX3_228_N'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L3'; 'BANK49_IO_L3P' 'BANK49_IO_L3N'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_228'; 'MGTREFCLK1_228_P' 'MGTREFCLK1_228_N'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_229'; 'MGTHTX2_229_P' 'MGTHTX2_229_N'
DIFFERENTIAL_PAIR 'DIFFBANK49_IO_L12'; 'BANK49_IO_L12N' 'BANK49_IO_L12P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX1_228'; 'MGTHTX1_228_P' 'MGTHTX1_228_N'
DIFFERENTIAL_PAIR 'DIFFBANK67_IO_L6'; 'BANK67_IO_L6N' 'BANK67_IO_L6P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_129'; 'MGTREFCLK0_129_P' 'MGTREFCLK0_129_N'
DIFFERENTIAL_PAIR 'DIFFBANK49_GC_IO_L7'; 'BANK49_GC_IO_L7P' 'BANK49_GC_IO_L7N'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_129'; 'MGTHTX3_129_P' 'MGTHTX3_129_N'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK0_229'; 'MGTREFCLK0_229_N' 'MGTREFCLK0_229_P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_129'; 'MGTHRX0_129_P' 'MGTHRX0_129_N'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L9'; 'BANK44_IO_L9N' 'BANK44_IO_L9P'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L3'; 'BANK44_IO_L3N' 'BANK44_IO_L3P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_130'; 'MGTHRX1_130_P' 'MGTHRX1_130_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L24'; 'BANK66_IO_L24P' 'BANK66_IO_L24N'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L1'; 'BANK44_IO_L1N' 'BANK44_IO_L1P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX2_130'; 'MGTHTX2_130_P' 'MGTHTX2_130_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_GC_IO_L14'; 'BANK66_GC_IO_L14P' 'BANK66_GC_IO_L14N'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L12'; 'BANK44_IO_L12N' 'BANK44_IO_L12P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L8'; 'BANK66_IO_L8N' 'BANK66_IO_L8P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L4'; 'BANK66_IO_L4P' 'BANK66_IO_L4N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_130'; 'MGTHRX2_130_N' 'MGTHRX2_130_P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L10'; 'BANK66_IO_L10P' 'BANK66_IO_L10N'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L4'; 'BANK44_IO_L4P' 'BANK44_IO_L4N'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_130'; 'MGTHTX3_130_P' 'MGTHTX3_130_N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX3_129'; 'MGTHRX3_129_P' 'MGTHRX3_129_N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L17'; 'BANK66_IO_L17N' 'BANK66_IO_L17P'
DIFFERENTIAL_PAIR 'DIFFBANK44_IO_L11'; 'BANK44_IO_L11N' 'BANK44_IO_L11P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L20'; 'BANK66_IO_L20P' 'BANK66_IO_L20N'
DIFFERENTIAL_PAIR 'DIFFBANK44_GC_IO_L6'; 'BANK44_GC_IO_L6N' 'BANK44_GC_IO_L6P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_129'; 'MGTHTX0_129_N' 'MGTHTX0_129_P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L21'; 'BANK66_IO_L21P' 'BANK66_IO_L21N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L16'; 'BANK66_IO_L16P' 'BANK66_IO_L16N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L7'; 'BANK66_IO_L7P' 'BANK66_IO_L7N'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L18'; 'BANK66_IO_L18N' 'BANK66_IO_L18P'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRTX1'; 'PS_MGTRTX1_N' 'PS_MGTRTX1_P'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L1'; 'BANK50_IO_L1N' 'BANK50_IO_L1P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX0_230'; 'MGTHTX0_230_P' 'MGTHTX0_230_N'
DIFFERENTIAL_PAIR 'DIFFPS_MGTRRX0'; 'PS_MGTRRX0_N' 'PS_MGTRRX0_P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_DQS0'; 'PS_DDR_DQS0_N' 'PS_DDR_DQS0_P'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L4'; 'BANK50_IO_L4N' 'BANK50_IO_L4P'
DIFFERENTIAL_PAIR 'DIFFMGTHTX3_230'; 'MGTHTX3_230_P' 'MGTHTX3_230_N'
DIFFERENTIAL_PAIR 'DIFFBANK50_GC_IO_L5'; 'BANK50_GC_IO_L5P' 'BANK50_GC_IO_L5N'
DIFFERENTIAL_PAIR 'DIFFMGTHRX1_230'; 'MGTHRX1_230_P' 'MGTHRX1_230_N'
DIFFERENTIAL_PAIR 'DIFFBANK50_GC_IO_L7'; 'BANK50_GC_IO_L7N' 'BANK50_GC_IO_L7P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX0_230'; 'MGTHRX0_230_N' 'MGTHRX0_230_P'
DIFFERENTIAL_PAIR 'DIFFBANK66_IO_L6'; 'BANK66_IO_L6N' 'BANK66_IO_L6P'
DIFFERENTIAL_PAIR 'DIFFMGTHRX2_230'; 'MGTHRX2_230_N' 'MGTHRX2_230_P'
DIFFERENTIAL_PAIR 'DIFFBANK50_IO_L10'; 'BANK50_IO_L10N' 'BANK50_IO_L10P'
DIFFERENTIAL_PAIR 'DIFFPL_DDR_CK0'; 'PL_DDR_CK0_N' 'PL_DDR_CK0_P'
DIFFERENTIAL_PAIR 'DIFFPS_DDR_CK0'; 'PS_DDR_CK0_N' 'PS_DDR_CK0_P'
DIFFERENTIAL_PAIR 'DIFFMGTREFCLK1_129'; 'MGTREFCLK1_129_N' 'MGTREFCLK1_129_P'
DIFFERENTIAL_PAIR 'DIFFBANK48_IO_L9'; 'BANK48_IO_L9P' 'BANK48_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l11p'; 'BANK48_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm2'; 'PS_DDR_DM2'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.E7:U1.AK19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l2n'; 'BANK48_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l2p'; 'BANK48_IO_L2P'
DIFFP_PHASE_TOL '1 mil'; 'PS_MGTRTX3_N' 'PS_MGTRRX3_N' 'MGTHTX1_128_P' 'PS_MGTRTX2_P' 'MGTHTX3_128_N' 'PS_MGTRRX2_P',
           'MGTHTX0_128_P' 'PS_MGTRTX3_P' 'MGTHRX1_128_P' 'PS_MGTRRX3_P' 'MGTHRX2_128_N' 'MGTHTX2_128_P',
           'MGTHTX1_128_N' 'MGTHRX3_128_P' 'MGTHTX2_128_N' 'MGTHRX1_128_N' 'MGTHRX2_128_P' 'MGTHTX3_128_P',
           'MGTHRX0_128_P' 'MGTHRX3_128_N' 'MGTHTX0_128_N' 'MGTHRX0_128_N' 'MGTHTX0_229_P' 'MGTHRX0_229_P',
           'MGTHTX1_230_N' 'MGTHTX1_229_N' 'MGTHTX0_229_N' 'MGTHTX1_129_P' 'MGTHRX1_229_P' 'MGTHRX3_130_N',
           'MGTHRX2_129_N' 'MGTHTX2_129_N' 'MGTHRX1_129_P' 'MGTHRX2_228_P' 'MGTHTX0_228_N' 'MGTHTX0_228_P',
           'MGTHTX0_130_N' 'MGTHTX3_228_P' 'MGTHRX2_229_N' 'MGTHRX3_228_P' 'MGTHRX0_229_N' 'MGTHRX3_229_N',
           'MGTHRX0_228_P' 'MGTHTX2_229_P' 'MGTHTX3_228_N' 'MGTHTX1_228_P' 'MGTHRX2_129_P' 'MGTHRX1_228_N',
           'MGTHTX3_229_P' 'MGTHRX2_228_N' 'MGTHTX2_228_N' 'MGTHTX3_129_P' 'MGTHTX2_228_P' 'MGTHRX1_129_N',
           'MGTHTX1_129_N' 'MGTHTX1_228_N' 'MGTHRX3_228_N' 'MGTHRX0_228_N' 'MGTHRX1_228_P' 'MGTHRX0_129_P',
           'MGTHRX0_129_N' 'MGTHRX1_229_N' 'MGTHRX2_229_P' 'MGTHRX0_130_N' 'MGTHRX0_130_P' 'MGTHRX1_130_P',
           'MGTHTX3_129_N' 'MGTHRX1_130_N' 'MGTHTX2_130_P' 'MGTHTX2_130_N' 'MGTHTX1_130_P' 'MGTHTX1_130_N',
           'MGTHRX2_130_N' 'MGTHTX3_130_P' 'MGTHRX2_130_P' 'MGTHRX3_129_P' 'MGTHTX3_130_N' 'MGTHRX3_130_P',
           'MGTHTX0_130_P' 'MGTHTX3_229_N' 'MGTHTX2_229_N' 'MGTHTX0_129_N' 'MGTHRX3_229_P' 'MGTHRX3_129_N',
           'MGTHTX2_129_P' 'MGTHTX1_229_P' 'PS_MGTRTX0_N' 'PS_MGTRTX1_N' 'MGTHTX0_230_P' 'PS_MGTRRX0_N',
           'MGTHTX0_230_N' 'MGTHTX3_230_P' 'MGTHRX1_230_P' 'PS_MGTRRX1_N' 'MGTHRX0_230_N' 'MGTHRX3_230_N',
           'MGTHRX3_230_P' 'MGTHTX1_230_P' 'MGTHRX1_230_N' 'MGTHTX3_230_N' 'MGTHRX0_230_P' 'MGTHRX2_230_N',
           'MGTHTX2_230_P' 'MGTHTX2_230_N' 'MGTHRX2_230_P' 'PS_MGTRTX0_P' 'PS_MGTRRX0_P' 'PS_MGTRTX1_P',
           'PS_MGTRRX1_P' 'MGTHTX0_129_P' 'PS_MGTRTX2_N' 'PS_MGTRRX2_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx3_n'; 'PS_MGTRTX3_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vccint_en_gpio1'; 'VCCINT_EN_GPIO1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l11n'; 'BANK48_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l5n'; 'BANK48_GC_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18838034'; 'N18838034'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20365599'; 'N20365599'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_A0'; 'PS_DDR_A0' 'PS_DDR_RAM_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a0'; 'PS_DDR_A0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk1_n'; 'PS_MGTRREFCLK1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a7'; 'PS_DDR_A7'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.R8:U1.AM28:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM28:DDR4_U7.R8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM28:DDR4_U5.R8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AM28:DDR4_U4.R8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM28:DDR4_U3.R8:0.00 MIL:10.00 MIL:'; 'PS_DDR_A7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a1'; 'PS_DDR_A1'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.P7:U1.AP30:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:DDR4_U4.P7:U1.AP30:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AP30:DDR4_U7.P7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AP30:DDR4_U5.P7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AP30:DDR4_U3.P7:0.00 MIL:10.00 MIL:'; 'PS_DDR_A1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_csb'; 'QSPI_LWR_CSB'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AM15:U3.1:0.00 MIL:100.00 MIL:'; 'QSPI_LWR_CSB'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ba1'; 'PS_DDR_BA1'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.N8:U1.AG26:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AG26:DDR4_U7.N8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AG26:DDR4_U5.N8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AG26:DDR4_U4.N8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AG26:DDR4_U3.N8:0.00 MIL:10.00 MIL:'; 'PS_DDR_BA1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx2_p'; 'PS_MGTRTX2_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio37'; 'PS_MIO37'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_dq3'; 'QSPI_LWR_DQ3'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AG16:U3.7:0.00 MIL:100.00 MIL:'; 'QSPI_LWR_DQ3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data4'; 'OTG_DATA4'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.87:U1.E24:0.00 MIL:25.00 MIL:'; 'OTG_DATA4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a8'; 'PS_DDR_A8'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AM26:DDR4_U6.R2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM26:DDR4_U7.R2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM26:DDR4_U5.R2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AM26:DDR4_U4.R2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM26:DDR4_U3.R2:0.00 MIL:10.00 MIL:'; 'PS_DDR_A8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm0'; 'PS_DDR_DM0'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.E7:U1.AN17:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx2_p'; 'PS_MGTRRX2_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_dq2'; 'QSPI_LWR_DQ2'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AD16:U3.3:::'; 'QSPI_LWR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data0'; 'OTG_DATA0'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.76:U1.C23:0.00 MIL:25.00 MIL:'; 'OTG_DATA0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a11'; 'PS_DDR_A11'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AK27:DDR4_U6.T2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AK27:DDR4_U7.T2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AK27:DDR4_U5.T2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AK27:DDR4_U4.T2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AK27:DDR4_U3.T2:0.00 MIL:10.00 MIL:'; 'PS_DDR_A11'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx3_p'; 'PS_MGTRTX3_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_dq1'; 'QSPI_LWR_DQ1'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AJ16:U3.2:0.00 MIL:100.00 MIL:'; 'QSPI_LWR_DQ1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_clk'; 'OTG_CLK'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.75:U1.F22:::'; 'OTG_CLK'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_DM8'; 'PS_DDR_DM8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm8'; 'PS_DDR_DM8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx3_p'; 'PS_MGTRRX3_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_lwr_clk'; 'QSPI_LWR_CLK'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIL:G:U1.AF16:U3.6:0.00 MIL:100.00 MIL:RPD_QSPIL:G:U1.AF16:R15.2:0.00 MIL:100.00 MIL:'; 'QSPI_LWR_CLK' 'N19408969'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_bg0'; 'PS_DDR_BG0'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.M2:U1.AK28:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AK28:DDR4_U7.M2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AK28:DDR4_U5.M2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AK28:DDR4_U4.M2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AK28:DDR4_U3.M2:0.00 MIL:10.00 MIL:'; 'PS_DDR_BG0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk0_p'; 'PS_MGTRREFCLK0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_stp'; 'OTG_STP'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.85:U1.G23:0.00 MIL:25.00 MIL:'; 'OTG_STP'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a4'; 'PS_DDR_A4'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AP25:DDR4_U6.N3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AP25:DDR4_U7.N3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AP25:DDR4_U5.N3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AP25:DDR4_U4.N3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AP25:DDR4_U3.N3:0.00 MIL:10.00 MIL:'; 'PS_DDR_A4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):tps6508640_gpio2'; 'TPS6508640_GPIO2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk1_p'; 'PS_MGTRREFCLK1_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pwr_buck_good'; 'PWR_BUCK_GOOD'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk3_n'; 'PS_MGTRREFCLK3_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a13'; 'PS_DDR_A13'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.T8:U1.AL25:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AL25:DDR4_U7.T8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AL25:DDR4_U5.T8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AL25:DDR4_U4.T8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AL25:DDR4_U3.T8:0.00 MIL:10.00 MIL:'; 'PS_DDR_A13'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_128_n'; 'MGTHTX2_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data6'; 'OTG_DATA6'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.81:U1.G24:0.00 MIL:25.00 MIL:'; 'OTG_DATA6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a10'; 'PS_DDR_A10'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.M3:U1.AL28:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AL28:DDR4_U7.M3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AL28:DDR4_U5.M3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AL28:DDR4_U4.M3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AL28:DDR4_U3.M3:0.00 MIL:10.00 MIL:'; 'PS_DDR_A10'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_clk'; 'PS_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_128_n'; 'MGTHRX1_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20485134'; 'N20485134'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data3'; 'OTG_DATA3'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.78:U1.B24:0.00 MIL:25.00 MIL:'; 'OTG_DATA3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a9'; 'PS_DDR_A9'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AM25:DDR4_U6.R7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM25:DDR4_U7.R7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM25:DDR4_U5.R7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AM25:DDR4_U4.R7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM25:DDR4_U3.R7:0.00 MIL:10.00 MIL:'; 'PS_DDR_A9'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_128_p'; 'MGTHRX2_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ba0'; 'PS_DDR_BA0'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.N2:U1.AH26:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AH26:DDR4_U7.N2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AH26:DDR4_U5.N2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AH26:DDR4_U4.N2:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AH26:DDR4_U3.N2:0.00 MIL:10.00 MIL:'; 'PS_DDR_BA0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_128_n'; 'MGTREFCLK0_128_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20367213'; 'N20367213'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_a3'; 'PS_DDR_A3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.N7:U1.AP27:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AP27:DDR4_U7.N7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AP27:DDR4_U5.N7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AP27:DDR4_U4.N7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AP27:DDR4_U3.N7:0.00 MIL:10.00 MIL:'; 'PS_DDR_A3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_128_p'; 'MGTHRX0_128_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20367751'; 'N20367751'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l5p'; 'BANK47_GC_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l11n'; 'BANK47_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ddr_vcc1v2'; 'DDR_VCC1V2'
VOLTAGE '1.2 V'; 'DDR_VCC1V2' 'FPGA_MGTAVTT' 'PS_VCC1V2' 'FPGA_MGTVCCAUX'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l12n'; 'BANK47_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l8n'; 'BANK47_GC_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq52'; 'PS_DDR_DQ52'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.H2:U1.AH34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ52'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs6_p'; 'PS_DDR_DQS6_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.G3:U1.AJ32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS6_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l3n'; 'BANK47_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq46'; 'PS_DDR_DQ46'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.D3:U1.AF28:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ46'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l1n'; 'BANK47_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq40'; 'PS_DDR_DQ40'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.A3:U1.AE27:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ40'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l11p'; 'BANK47_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l6n'; 'BANK47_GC_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l4p'; 'BANK47_IO_L4P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq57'; 'PS_DDR_DQ57'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.B8:U1.AD34:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ57'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l8p'; 'BANK47_GC_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq36'; 'PS_DDR_DQ36'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.H2:U1.AG28:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ36'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l2p'; 'BANK47_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20371136'; 'N20371136'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq41'; 'PS_DDR_DQ41'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.B8:U1.AD30:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ41'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20931250'; 'N20931250'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vccpint'; 'VCCPINT'
VOLTAGE '1 V'; 'VCCPINT' 'FPGA_VCCINT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l5n'; 'BANK47_GC_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l1p'; 'BANK47_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_io_l9p'; 'BANK47_IO_L9P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk3_p'; 'PS_MGTRREFCLK3_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq43'; 'PS_DDR_DQ43'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D5:G:DDR4_U6.C7:U1.AF31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ43'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l7n'; 'BANK44_GC_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20311408'; 'N20311408'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_DM7'; 'PS_DDR_DM7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm7'; 'PS_DDR_DM7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l7p'; 'BANK44_GC_IO_L7P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank47_gc_io_l7n'; 'BANK47_GC_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20491834'; 'N20491834'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18894547'; 'N18894547'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq55'; 'PS_DDR_DQ55'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.J7:U1.AL32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ55'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_vccint'; 'FPGA_VCCINT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq59'; 'PS_DDR_DQ59'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.C7:U1.AD33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ59'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_229_p'; 'MGTHTX0_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_229_p'; 'MGTHRX0_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a2'; 'PL_DDR_A2'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AN2:DDR4_U2.R3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AN2:DDR4_U1.R3:0.00 MIL:10.00 MIL:'; 'PL_DDR_A2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20640741'; 'N20640741'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20491860'; 'N20491860'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq58'; 'PS_DDR_DQ58'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D7:G:DDR4_U5.C3:U1.AF32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ58'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20973645'; 'N20973645'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20640744'; 'N20640744'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a10'; 'PL_DDR_A10'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AK1:DDR4_U2.M3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AK1:DDR4_U1.M3:0.00 MIL:10.00 MIL:'; 'PL_DDR_A10'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_DM5'; 'PS_DDR_DM5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm5'; 'PS_DDR_DM5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_130_n'; 'MGTREFCLK1_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq34'; 'PS_DDR_DQ34'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.H3:U1.AK29:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ34'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18766965'; 'N18766965'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a12'; 'PL_DDR_A12'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AK3:DDR4_U2.M7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AK3:DDR4_U1.M7:0.00 MIL:10.00 MIL:'; 'PL_DDR_A12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_mgtavcc'; 'FPGA_MGTAVCC'
VOLTAGE '1.1 V'; 'FPGA_MGTAVCC'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs4_p'; 'PS_DDR_DQS4_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D4:G:DDR4_U6.G3:U1.AH28:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS4_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_ba0'; 'PL_DDR_BA0'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AM4:DDR4_U2.N2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AM4:DDR4_U1.N2:0.00 MIL:10.00 MIL:'; 'PL_DDR_BA0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_sys_clk_n'; 'PL_SYS_CLK_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_bg0'; 'PL_DDR_BG0'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP6:DDR4_U2.M2:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP6:DDR4_U1.M2:0.00 MIL:10.00 MIL:'; 'PL_DDR_BG0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq48'; 'PS_DDR_DQ48'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D6:G:DDR4_U5.G2:U1.AH33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ48'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_sys_clk_p'; 'PL_SYS_CLK_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_vttref'; 'PL_VTTREF'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_cas_a15'; 'PL_DDR_CAS_A15'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AL6:DDR4_U2.M8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AL6:DDR4_U1.M8:0.00 MIL:10.00 MIL:'; 'PL_DDR_CAS_A15'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l24p'; 'BANK67_IO_L24P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18853004'; 'N18853004'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l2p'; 'BANK67_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20808130'; 'N20808130'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_230_n'; 'MGTHTX1_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l10n'; 'BANK67_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l3p'; 'BANK67_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pmode'; 'PMODE'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20979708'; 'N20979708'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l17p'; 'BANK67_IO_L17P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l1p'; 'BANK67_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l21p'; 'BANK67_IO_L21P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20083201'; 'N20083201'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l5n'; 'BANK67_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n19408926'; 'N19408926'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U1.AJ17:R13.2:::'; 'N19408926' 'QSPI_UPR_CLK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l18n'; 'BANK67_IO_L18N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mode1'; 'PS_MODE1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l12n'; 'BANK66_GC_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_229_n'; 'MGTHTX0_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mode2'; 'PS_MODE2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs0_n'; 'PL_DDR_DQS0_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.F3:U1.AJ1:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21028602'; 'N21028602'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_129_p'; 'MGTHTX1_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l10n'; 'BANK49_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vcco_hd_bank49'; 'VCCO_HD_BANK49'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l22n'; 'BANK67_IO_L22N'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.E7:U1.AH2:0.00 MIL:5.00 MIL:'; 'PL_DDR_DM0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):gnd'; 'GND'
VOLTAGE '0V'; 'GND'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l9p'; 'BANK49_IO_L9P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l8n'; 'BANK67_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_129_n'; 'MGTHRX2_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l8n'; 'BANK49_GC_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l3n'; 'BANK67_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l14p'; 'BANK67_GC_IO_L14P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_129_p'; 'MGTHRX1_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sw2'; 'SW2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l6n'; 'BANK49_GC_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq18'; 'PL_DDR_DQ18'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.H3:U1.AG6:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ18'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_228_p'; 'MGTHRX2_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_228_n'; 'MGTHTX0_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_gc_io_l6p'; 'BANK49_GC_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq20'; 'PL_DDR_DQ20'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.H2:U1.AE7:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ20'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l7n'; 'BANK67_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_130_n'; 'MGTHTX0_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18880367'; 'N18880367'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):\3v3_ldo\'; '3V3_LDO'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l12n'; 'BANK67_GC_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_229_n'; 'MGTHRX2_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):con_pw_rst_n'; 'CON_PW_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l11n'; 'BANK67_GC_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_229_n'; 'MGTHRX0_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18880436'; 'N18880436'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l15p'; 'BANK67_IO_L15P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_229_n'; 'MGTHRX3_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18880389'; 'N18880389'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l10p'; 'BANK67_IO_L10P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sys_dvdd12v'; 'SYS_DVDD12V'
VOLTAGE '12 V'; 'SYS_DVDD12V'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_228_p'; 'MGTREFCLK1_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l11p'; 'BANK49_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_vtt'; 'PS_VTT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18887577'; 'N18887577'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18860642'; 'N18860642'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l9p'; 'BANK67_IO_L9P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_228_p'; 'MGTHTX1_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l12p'; 'BANK49_IO_L12P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq28'; 'PL_DDR_DQ28'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.C2:U1.AE9:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ28'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_228_n'; 'MGTHRX1_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_229_p'; 'MGTHTX3_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l6n'; 'BANK67_IO_L6N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l6p'; 'BANK67_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18860672'; 'N18860672'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_gc_io_l11p'; 'BANK67_GC_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_129_p'; 'MGTHTX3_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_l20p'; 'BANK67_IO_L20P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs2_n'; 'PL_DDR_DQS2_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.F3:U1.AF8:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS2_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_228_n'; 'MGTREFCLK0_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk1_228_n'; 'MGTREFCLK1_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs3_n'; 'PL_DDR_DQS3_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.A7:U1.AG11:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS3_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_228_n'; 'MGTHTX1_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_228_n'; 'MGTHRX3_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_228_n'; 'MGTHRX0_228_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_228_p'; 'MGTHRX1_228_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_rst_b'; 'PS_RST_B'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_229_n'; 'MGTREFCLK0_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_mgtvccaux'; 'FPGA_MGTVCCAUX'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_229_n'; 'MGTHRX1_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l3n'; 'BANK44_IO_L3N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq26'; 'PL_DDR_DQ26'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.C3:U1.AD10:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ26'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_130_n'; 'MGTHRX0_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_130_p'; 'MGTHRX0_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21183581'; 'N21183581'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):drvh6'; 'DRVH6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_129_n'; 'MGTHTX3_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21183584'; 'N21183584'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sw6'; 'SW6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l5n'; 'BANK44_GC_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l24p'; 'BANK66_IO_L24P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_130_p'; 'MGTHTX2_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data1'; 'OTG_DATA1'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.82:U1.A23:0.00 MIL:25.00 MIL:'; 'OTG_DATA1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l12n'; 'BANK44_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l2n'; 'BANK44_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_129_n'; 'MGTREFCLK0_129_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):otg_data2'; 'OTG_DATA2'
RELATIVE_PROPAGATION_DELAY 'RPD_OTG:G:J3.77:U1.F23:0.00 MIL:25.00 MIL:'; 'OTG_DATA2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l2p'; 'BANK44_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l4p'; 'BANK66_IO_L4P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l10p'; 'BANK66_IO_L10P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_130_p'; 'MGTHTX3_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21183617'; 'N21183617'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_130_p'; 'MGTHRX2_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_cmd'; 'EMMC_CMD'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.M5:U1.AF18:0.00 MIL:25.00 MIL:'; 'EMMC_CMD'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l17n'; 'BANK66_IO_L17N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_130_n'; 'MGTHTX3_130_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d7'; 'EMMC_D7'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U1.AD18:R23.2:0.00 MIL:25.00 MIL:'; 'EMMC_D7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20795133'; 'N20795133'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_130_p'; 'MGTHRX3_130_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l5n'; 'BANK66_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):agnd'; 'AGND'
VOLTAGE '0 V'; 'AGND' 'N18773276'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l1n'; 'BANK66_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_229_n'; 'MGTHTX3_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21184743'; 'N21184743'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq31'; 'PL_DDR_DQ31'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.D7:U1.AE12:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ31'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l19n'; 'BANK66_IO_L19N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_229_n'; 'MGTHTX2_229_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l15p'; 'BANK66_IO_L15P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs2_p'; 'PL_DDR_DQS2_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D2:G:DDR4_U2.G3:U1.AE8:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS2_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l20p'; 'BANK66_IO_L20P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l21p'; 'BANK66_IO_L21P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l3p'; 'BANK66_IO_L3P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d6'; 'EMMC_D6'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.B5:U1.AL17:0.00 MIL:25.00 MIL:'; 'EMMC_D6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l16p'; 'BANK66_IO_L16P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mpm3690_vcc'; 'MPM3690_VCC'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq67'; 'PS_DDR_DQ67'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.H7:U1.AM33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ67'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_129_p'; 'MGTHTX2_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq18'; 'PS_DDR_DQ18'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.H3:U1.AH18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ18'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq71'; 'PS_DDR_DQ71'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.J7:U1.AL33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ71'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d3'; 'EMMC_D3'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.B2:U1.AM16:0.00 MIL:25.00 MIL:'; 'EMMC_D3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l11p'; 'BANK66_GC_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):emmc_d2'; 'EMMC_D2'
RELATIVE_PROPAGATION_DELAY 'RPD_EMMC:G:U4.A5:U1.AN16:0.00 MIL:25.00 MIL:'; 'EMMC_D2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l10n'; 'BANK66_IO_L10N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pmc_irqb'; 'PMC_IRQB'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq26'; 'PS_DDR_DQ26'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.C3:U1.AG23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ26'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829753'; 'N20829753'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq66'; 'PS_DDR_DQ66'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.H3:U1.AP33:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ66'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgtrefclk0_229_p'; 'MGTREFCLK0_229_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq7'; 'PS_DDR_DQ7'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.J7:U1.AM20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n21185518'; 'N21185518'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829524'; 'N20829524'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq70'; 'PS_DDR_DQ70'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.J3:U1.AP31:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ70'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs2_p'; 'PS_DDR_DQS2_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.G3:U1.AH19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS2_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20829247'; 'N20829247'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l9n'; 'BANK66_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs8_p'; 'PS_DDR_DQS8_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D8:G:DDR4_U7.G3:U1.AN32:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS8_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx0_n'; 'PS_MGTRTX0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n18861151'; 'N18861151'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq22'; 'PS_DDR_DQ22'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.J3:U1.AG18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ22'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vs2p'; 'VS2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l7p'; 'BANK66_IO_L7P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq20'; 'PS_DDR_DQ20'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.H2:U1.AG19:::'; 'PS_DDR_DQ20'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dqs3_p'; 'PL_DDR_DQS3_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D3:G:DDR4_U2.B7:U1.AF11:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQS3_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq2'; 'PS_DDR_DQ2'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.H3:U1.AP18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx1_n'; 'PS_MGTRTX1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq23'; 'PS_DDR_DQ23'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.J7:U1.AL20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ23'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l18p'; 'BANK66_IO_L18P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq4'; 'PS_DDR_DQ4'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.H2:U1.AM18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vrp_65'; 'VRP_65'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank49_io_l4n'; 'BANK49_IO_L4N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l1n'; 'BANK50_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx0_n'; 'PS_MGTRRX0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs0_n'; 'PS_DDR_DQS0_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.F3:U1.AN19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l20n'; 'BANK66_IO_L20N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs2_n'; 'PS_DDR_DQS2_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.F3:U1.AJ19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS2_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l11n'; 'BANK66_GC_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx3_230_p'; 'MGTHTX3_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_clka'; 'SD_CLKA'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.48:U1.N25:0.00 MIL:50.00 MIL:'; 'SD_CLKA'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq8'; 'PS_DDR_DQ8'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.A3:U1.AP21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ8'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):swa1_3v3'; 'SWA1_3V3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_tdo'; 'FPGA_TDO'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l5p'; 'BANK66_IO_L5P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_230_p'; 'MGTHRX1_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_cmd'; 'SD_CMD'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.47:U1.P25:::'; 'SD_CMD'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq9'; 'PS_DDR_DQ9'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.B8:U1.AM23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ9'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):tps6508640_scl'; 'TPS6508640_SCL'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_tdi'; 'FPGA_TDI'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrx1_n'; 'PS_MGTRRX1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq12'; 'PS_DDR_DQ12'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.C2:U1.AL21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):tps6508640_sda'; 'TPS6508640_SDA'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_tms'; 'FPGA_TMS'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l7n'; 'BANK50_GC_IO_L7N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l5n'; 'BANK50_GC_IO_L5N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs3_p'; 'PS_DDR_DQS3_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.B7:U1.AH22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS3_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):fpga_tck'; 'FPGA_TCK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx3_230_p'; 'MGTHRX3_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_dat0'; 'SD_DAT0'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.52:U1.J25:0.00 MIL:50.00 MIL:'; 'SD_DAT0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq6'; 'PS_DDR_DQ6'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.J3:U1.AL18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_t0u_n12'; 'BANK66_IO_T0U_N12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx1_230_p'; 'MGTHTX1_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq14'; 'PS_DDR_DQ14'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.D3:U1.AP22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ14'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ctl1'; 'CTL1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx1_230_n'; 'MGTHRX1_230_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq3'; 'PS_DDR_DQ3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.H7:U1.AP19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):con_ps_por_b'; 'CON_PS_POR_B'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_gc_io_l13n'; 'BANK66_GC_IO_L13N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrrefclk0_n'; 'PS_MGTRREFCLK0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq5'; 'PS_DDR_DQ5'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.H8:U1.AM19:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ctl5'; 'CTL5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l2n'; 'BANK50_IO_L2N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs0_p'; 'PS_DDR_DQS0_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D0:G:DDR4_U4.G3:U1.AN18:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ctl6'; 'CTL6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx0_230_p'; 'MGTHRX0_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq31'; 'PS_DDR_DQ31'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.D7:U1.AK23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ31'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l2p'; 'BANK50_IO_L2P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio43'; 'PS_MIO43'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vrp_64'; 'VRP_64'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq25'; 'PS_DDR_DQ25'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.B8:U1.AK22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ25'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_t1u_n12'; 'BANK66_IO_T1U_N12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l1p'; 'BANK50_IO_L1P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_l22n'; 'BANK66_IO_L22N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx2_230_p'; 'MGTHTX2_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):dcdc_3v3'; 'DCDC_3V3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq13'; 'PS_DDR_DQ13'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.C8:U1.AP24:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ13'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dqs1_n'; 'PS_DDR_DQS1_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.A7:U1.AN22:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQS1_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):max6657_scl'; 'MAX6657_SCL'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l8p'; 'BANK44_GC_IO_L8P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l4p'; 'BANK50_IO_L4P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthrx2_230_p'; 'MGTHRX2_230_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq19'; 'PS_DDR_DQ19'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D2:G:DDR4_U3.H7:U1.AJ20:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ19'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_gc_io_l6p'; 'BANK44_GC_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l10p'; 'BANK44_IO_L10P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio34'; 'PS_MIO34'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):n20522275'; 'N20522275'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):vref_64'; 'VREF_64'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq15'; 'PS_DDR_DQ15'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D1:G:DDR4_U4.D7:U1.AL23:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ15'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank44_io_l9p'; 'BANK44_IO_L9P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_a9'; 'PL_DDR_A9'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AL2:DDR4_U2.R7:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AL2:DDR4_U1.R7:0.00 MIL:10.00 MIL:'; 'PL_DDR_A9'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dq27'; 'PS_DDR_DQ27'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.C7:U1.AJ21:0.00 MIL:5.00 MIL:'; 'PS_DDR_DQ27'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l9n'; 'BANK50_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio26'; 'PS_MIO26'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l12n'; 'BANK50_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio44'; 'PS_MIO44'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_i2c0_scl'; 'PS_I2C0_SCL'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_DM4'; 'PS_DDR_DM4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm4'; 'PS_DDR_DM4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l11n'; 'BANK50_IO_L11N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):sd_cd'; 'SD_CD'
RELATIVE_PROPAGATION_DELAY 'RPD_SDIO:G:J3.45:U1.P24:0.00 MIL:50.00 MIL:'; 'SD_CD'
ELECTRICAL_CONSTRAINT_SET 'PS_DDR_DM6'; 'PS_DDR_DM6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm6'; 'PS_DDR_DM6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l9p'; 'BANK50_IO_L9P'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.G2:U1.AE2:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_ck0_n'; 'PL_DDR_CK0_N'
PHYSICAL_CONSTRAINT_SET 'DIFF86'; 'PL_DDR_CK0_N' 'PL_DDR_CK0_P'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AM5:DDR4_U2.K8:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AM5:DDR4_U1.K8:::'; 'PL_DDR_CK0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_ck0_p'; 'PL_DDR_CK0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l7p'; 'BANK50_GC_IO_L7P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ctl2'; 'CTL2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_io_l11p'; 'BANK50_IO_L11P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank50_gc_io_l8n'; 'BANK50_GC_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank66_io_t3u_n12'; 'BANK66_IO_T3U_N12'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.J7:U1.AF1:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ7'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_act_n'; 'PS_DDR_ACT_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.L3:U1.AG25:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AG25:DDR4_U7.L3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AG25:DDR4_U5.L3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AG25:DDR4_U4.L3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AG25:DDR4_U3.L3:0.00 MIL:10.00 MIL:'; 'PS_DDR_ACT_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank67_io_t0u_n12'; 'BANK67_IO_T0U_N12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ck0_n'; 'PS_DDR_CK0_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.K8:U1.AN27:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AN27:DDR4_U3.K8:::RPD_PS_DDR_A1:G:U1.AN27:DDR4_U4.K8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AN27:DDR4_U7.K8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AN27:DDR4_U5.K8:0.00 MIL:10.00 MIL:'; 'PS_DDR_CK0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq8'; 'PL_DDR_DQ8'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.A3:U1.AE3:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ8'
ELECTRICAL_CONSTRAINT_SET 'PHY_RXCK'; 'PHY_RXCTL' 'PHY_RXD3' 'PHY_RXD2' 'PHY_RXD1' 'PHY_RXD0' 'PHY_RXCK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxctl'; 'PHY_RXCTL'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq5'; 'PL_DDR_DQ5'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxd3'; 'PHY_RXD3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxd2'; 'PHY_RXD2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxd1'; 'PHY_RXD1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_ram_rst_n'; 'PS_DDR_RAM_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq6'; 'PL_DDR_DQ6'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxd0'; 'PHY_RXD0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq3'; 'PL_DDR_DQ3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_rxck'; 'PHY_RXCK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq1'; 'PL_DDR_DQ1'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.68:U1.B27:0.00 MIL:25.00 MIL:'; 'PHY_TXCTL'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_odt0'; 'PS_DDR_ODT0'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:U1.AM30:DDR4_U6.K3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AM30:DDR4_U7.K3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AM30:DDR4_U5.K3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AM30:DDR4_U4.K3:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AM30:DDR4_U3.K3:0.00 MIL:10.00 MIL:'; 'PS_DDR_ODT0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq15'; 'PL_DDR_DQ15'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.D7:U1.AG5:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ15'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l9p'; 'BANK48_IO_L9P'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.66:U1.B26:0.00 MIL:25.00 MIL:'; 'PHY_TXD3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq13'; 'PL_DDR_DQ13'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.C8:U1.AH4:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ13'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l1p'; 'BANK48_IO_L1P'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.72:U1.B25:0.00 MIL:25.00 MIL:'; 'PHY_TXD2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq9'; 'PL_DDR_DQ9'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.B8:U1.AJ4:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ9'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_txd1'; 'PHY_TXD1'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq2'; 'PL_DDR_DQ2'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l4p'; 'BANK48_IO_L4P'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.65:U1.A26:0.00 MIL:25.00 MIL:'; 'PHY_TXD0'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_cs0_n'; 'PS_DDR_CS0_N'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A2:G:DDR4_U6.L7:U1.AN28:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AN28:DDR4_U7.L7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AN28:DDR4_U5.L7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A1:G:U1.AN28:DDR4_U4.L7:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AN28:DDR4_U3.L7:0.00 MIL:10.00 MIL:'; 'PS_DDR_CS0_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l4n'; 'BANK48_IO_L4N'
RELATIVE_PROPAGATION_DELAY 'RPD_PHY_TX:G:J3.71:U1.A25:::'; 'PHY_TXCK'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_cas_a15'; 'PS_DDR_CAS_A15'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_A1:G:DDR4_U4.M8:U1.AK24:0.00 MIL:10.00 MIL:RPD_PS_DDR_A4:G:U1.AK24:DDR4_U7.M8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A3:G:U1.AK24:DDR4_U5.M8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A2:G:U1.AK24:DDR4_U6.M8:0.00 MIL:10.00 MIL:RPD_PS_DDR_A0:G:U1.AK24:DDR4_U3.M8:0.00 MIL:10.00 MIL:'; 'PS_DDR_CAS_A15'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_dq12'; 'PL_DDR_DQ12'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_D1:G:DDR4_U1.C2:U1.AD4:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ12'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):phy_mdio'; 'PHY_MDIO'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l9n'; 'BANK48_IO_L9N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_ddr_dm3'; 'PS_DDR_DM3'
RELATIVE_PROPAGATION_DELAY 'RPD_PS_DDR_D3:G:DDR4_U3.E2:U1.AH24:0.00 MIL:5.00 MIL:'; 'PS_DDR_DM3'
RELATIVE_PROPAGATION_DELAY 'RPD_PLDDR_D0:G:DDR4_U1.H2:U1.AD2:0.00 MIL:5.00 MIL:'; 'PL_DDR_DQ4'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx0_p'; 'PS_MGTRTX0_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio32'; 'PS_MIO32'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):qspi_upr_dq3'; 'QSPI_UPR_DQ3'
RELATIVE_PROPAGATION_DELAY 'RPD_QSPIU:G:U2.7:U1.AF17:0.00 MIL:100.00 MIL:'; 'QSPI_UPR_DQ3'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l8n'; 'BANK48_GC_IO_L8N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l12n'; 'BANK48_IO_L12N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_io_l1n'; 'BANK48_IO_L1N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):mgthtx0_129_p'; 'MGTHTX0_129_P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mgtrtx2_n'; 'PS_MGTRTX2_N'
ELECTRICAL_CONSTRAINT_SET 'PL_DDR_A0'; 'PL_DDR_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_rst_n'; 'PL_DDR_RST_N'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l6p'; 'BANK48_GC_IO_L6P'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):pl_ddr_odt'; 'PL_DDR_ODT'
RELATIVE_PROPAGATION_DELAY 'RPD_PL_DDR_A0:G:U1.AP5:DDR4_U2.K3:0.00 MIL:10.00 MIL:RPD_PL_DDR_A1:G:U1.AP5:DDR4_U1.K3:0.00 MIL:10.00 MIL:'; 'PL_DDR_ODT'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):ps_mio29'; 'PS_MIO29'
LOGICAL_PATH '@\ms-zu9\.schematic1(sch_1):bank48_gc_io_l6n'; 'BANK48_GC_IO_L6N'
$PINS
$A_PROPERTIES
LAST_PIN_SWAP 'J4.146'; J4.2
LAST_PIN_SWAP 'J4.148'; J4.4
LAST_PIN_SWAP 'J4.142'; J4.12
LAST_PIN_SWAP 'J4.144'; J4.14
LAST_PIN_SWAP 'J4.72'; J4.82
LAST_PIN_SWAP 'J4.74'; J4.84
LAST_PIN_SWAP 'J4.76'; J4.86 J4.6
LAST_PIN_SWAP 'J4.78'; J4.88 J4.8
LAST_PIN_SWAP 'J4.82'; J4.92 J4.72
LAST_PIN_SWAP 'J4.84'; J4.94 J4.74
LAST_PIN_SWAP 'J4.86'; J4.96
LAST_PIN_SWAP 'J4.88'; J4.98
LAST_PIN_SWAP 'J4.92'; J4.102
LAST_PIN_SWAP 'J4.94'; J4.104
LAST_PIN_SWAP 'J4.96'; J4.106
LAST_PIN_SWAP 'J4.98'; J4.108
LAST_PIN_SWAP 'J4.102'; J4.112
LAST_PIN_SWAP 'J4.104'; J4.114
LAST_PIN_SWAP 'J4.106'; J4.116
LAST_PIN_SWAP 'J4.108'; J4.118
LAST_PIN_SWAP 'J4.112'; J4.122
LAST_PIN_SWAP 'J4.114'; J4.124
LAST_PIN_SWAP 'J4.116'; J4.126
LAST_PIN_SWAP 'J4.118'; J4.128
LAST_PIN_SWAP 'J4.122'; J4.132
LAST_PIN_SWAP 'J4.124'; J4.134
LAST_PIN_SWAP 'J4.8'; J4.136 J4.78
LAST_PIN_SWAP 'J4.6'; J4.138 J4.76
LAST_PIN_SWAP 'J4.12'; J4.142
LAST_PIN_SWAP 'J4.14'; J4.144
LAST_PIN_SWAP 'J4.2'; J4.146
LAST_PIN_SWAP 'J4.4'; J4.148
LAST_PIN_SWAP 'J3.81'; J3.85
LAST_PIN_SWAP 'J3.65'; J3.67
LAST_PIN_SWAP 'J3.73'; J3.71
LAST_PIN_SWAP 'J3.71'; J3.73
LAST_PIN_SWAP 'J3.83'; J3.75
LAST_PIN_SWAP 'J3.87'; J3.77 J3.83
LAST_PIN_SWAP 'J3.56'; J3.57
LAST_PIN_SWAP 'J3.106'; J3.142 J3.105
LAST_PIN_SWAP 'J3.108'; J3.144 J3.107
LAST_PIN_SWAP 'J3.28'; J3.114
LAST_PIN_SWAP 'J3.115'; J3.116
LAST_PIN_SWAP 'J3.117'; J3.118
LAST_PIN_SWAP 'J3.93'; J3.94
LAST_PIN_SWAP 'J3.95'; J3.96 J3.101
LAST_PIN_SWAP 'J3.97'; J3.98 J3.103
LAST_PIN_SWAP 'J3.101'; J3.102
LAST_PIN_SWAP 'J3.103'; J3.104
LAST_PIN_SWAP 'J3.91'; J3.92
LAST_PIN_SWAP 'J3.63'; J3.66
LAST_PIN_SWAP 'J3.84'; J3.78 J3.76 J3.88 J3.82
LAST_PIN_SWAP 'J3.62'; J3.58 J3.56
LAST_PIN_SWAP 'J3.64'; J3.62 J3.63 J3.55
LAST_PIN_SWAP 'J3.55'; J3.64 J3.68
LAST_PIN_SWAP 'J3.43'; J3.42 J3.37 J3.41
LAST_PIN_SWAP 'J3.22'; J3.4 J3.24
PIN_DELAY '0.094245 ns'; U1.AD33
LAST_PIN_SWAP 'U1.AF32'; U1.AD33
PIN_DELAY '0.0975055 ns'; U1.AD34
PIN_DELAY '0.09896 ns'; U1.AE32
PIN_DELAY '0.0996535 ns'; U1.AE33
PIN_DELAY '0.1048665 ns'; U1.AE34
PIN_DELAY '0.095359 ns'; U1.AF31
PIN_DELAY '0.0975105 ns'; U1.AG31
PIN_DELAY '0.1002 ns'; U1.AG33
LAST_PIN_SWAP 'U1.AD34'; U1.AG33 U1.AD32
PIN_DELAY '0.106412 ns'; U1.AG34
LAST_PIN_SWAP 'U1.AD31'; U1.AG34
PIN_DELAY '0.1001145 ns'; U1.AH31
PIN_DELAY '0.107269 ns'; U1.AH32
LAST_PIN_SWAP 'U1.AH34'; U1.AH32
PIN_DELAY '0.113405 ns'; U1.AH33
PIN_DELAY '0.11059 ns'; U1.AH34
PIN_DELAY '0.120821 ns'; U1.AJ34
LAST_PIN_SWAP 'U1.AL32'; U1.AJ34
PIN_DELAY '0.1201015 ns'; U1.AK34
LAST_PIN_SWAP 'U1.AH32'; U1.AK34 U1.AH34
PIN_DELAY '0.1096925 ns'; U1.AL31
PIN_DELAY '0.102826 ns'; U1.AM31
PIN_DELAY '0.1209045 ns'; U1.AN32
PIN_DELAY '0.1221315 ns'; U1.AN33
PIN_DELAY '0.1268515 ns'; U1.AN34
PIN_DELAY '0.114003 ns'; U1.AP31
LAST_PIN_SWAP 'U1.AM34'; U1.AP31 U1.AM33 U1.AM31
PIN_DELAY '0.11484 ns'; U1.AP32
LAST_PIN_SWAP 'U1.AP33'; U1.AP32 U1.AN31
PIN_DELAY '0.1176695 ns'; U1.AP33
LAST_PIN_SWAP 'U1.AP32'; U1.AP33
PIN_DELAY '0.145167 ns'; U1.A29
PIN_DELAY '0.145316 ns'; U1.A30
PIN_DELAY '0.0813655 ns'; U1.F29
PIN_DELAY '0.081202 ns'; U1.F30
PIN_DELAY '0.0666855 ns'; U1.G28
PIN_DELAY '0.070773 ns'; U1.K29
PIN_DELAY '0.0705775 ns'; U1.K30
PIN_DELAY '0.0575005 ns'; U1.L28
PIN_DELAY '0.0570145 ns'; U1.P29
PIN_DELAY '0.056817 ns'; U1.P30
PIN_DELAY '0.049646 ns'; U1.R28
PIN_DELAY '0.055 ns'; U1.V29
PIN_DELAY '0.055187 ns'; U1.V30
PIN_DELAY '0.0570395 ns'; U1.W28
PIN_DELAY '0.1017255 ns'; U1.AD28
LAST_PIN_SWAP 'U1.AF30'; U1.AD28 U1.AF31
PIN_DELAY '0.0831155 ns'; U1.AD29
PIN_DELAY '0.080587 ns'; U1.AE28
PIN_DELAY '0.079519 ns'; U1.AE29
PIN_DELAY '0.091789 ns'; U1.AE30
PIN_DELAY '0.097927 ns'; U1.AF28
LAST_PIN_SWAP 'U1.AD29'; U1.AF28
PIN_DELAY '0.096824 ns'; U1.AG29
LAST_PIN_SWAP 'U1.AG31'; U1.AG29
PIN_DELAY '0.0932205 ns'; U1.AG30
PIN_DELAY '0.10719 ns'; U1.AH28
PIN_DELAY '0.1067195 ns'; U1.AH29
PIN_DELAY '0.1007135 ns'; U1.AJ29
LAST_PIN_SWAP 'U1.AK29'; U1.AJ29
PIN_DELAY '0.1028875 ns'; U1.AJ30
LAST_PIN_SWAP 'U1.AK30'; U1.AJ30 U1.AG31
PIN_DELAY '0.0929635 ns'; U1.AK28
PIN_DELAY '0.1119575 ns'; U1.AK29
LAST_PIN_SWAP 'U1.AJ29'; U1.AK29
PIN_DELAY '0.1065025 ns'; U1.AK30
LAST_PIN_SWAP 'U1.AJ30'; U1.AK30 U1.AG28
PIN_DELAY '0.0990185 ns'; U1.AL28
PIN_DELAY '0.155435 ns'; U1.C26
PIN_DELAY '0.1638085 ns'; U1.C27
PIN_DELAY '0.1373145 ns'; U1.D25
PIN_DELAY '0.1362715 ns'; U1.E25
PIN_DELAY '0.066736 ns'; U1.G27
PIN_DELAY '0.1194595 ns'; U1.H25
PIN_DELAY '0.130528 ns'; U1.J25
PIN_DELAY '0.057438 ns'; U1.L27
PIN_DELAY '0.115081 ns'; U1.M25
PIN_DELAY '0.096832 ns'; U1.N25
PIN_DELAY '0.049601 ns'; U1.R27
PIN_DELAY '0.059233 ns'; U1.T25
PIN_DELAY '0.0543105 ns'; U1.U25
PIN_DELAY '0.0565085 ns'; U1.W27
PIN_DELAY '0.091822 ns'; U1.AK27
PIN_DELAY '0.0913475 ns'; U1.AL25
PIN_DELAY '0.1022 ns'; U1.AL26
PIN_DELAY '0.102222 ns'; U1.AL27
PIN_DELAY '0.0910825 ns'; U1.AM25
PIN_DELAY '0.091838 ns'; U1.AM26
PIN_DELAY '0.1023285 ns'; U1.AN26
PIN_DELAY '0.104164 ns'; U1.AN27
PIN_DELAY '0.117833 ns'; U1.AP25
PIN_DELAY '0.0982835 ns'; U1.AP26
PIN_DELAY '0.101213 ns'; U1.AP27
PIN_DELAY '0.176835 ns'; U1.A21
PIN_DELAY '0.1742555 ns'; U1.A22
PIN_DELAY '0.161792 ns'; U1.A23
PIN_DELAY '0.159026 ns'; U1.B23
PIN_DELAY '0.1590355 ns'; U1.B24
PIN_DELAY '0.1697015 ns'; U1.C21
PIN_DELAY '0.166625 ns'; U1.C22
PIN_DELAY '0.146136 ns'; U1.C23
PIN_DELAY '0.155416 ns'; U1.C24
PIN_DELAY '0.1607315 ns'; U1.D21
PIN_DELAY '0.165026 ns'; U1.D22
PIN_DELAY '0.164238 ns'; U1.E22
PIN_DELAY '0.1385055 ns'; U1.E23
PIN_DELAY '0.1343555 ns'; U1.E24
PIN_DELAY '0.1439245 ns'; U1.F21
PIN_DELAY '0.142923 ns'; U1.F22
PIN_DELAY '0.147626 ns'; U1.F23
PIN_DELAY '0.1218555 ns'; U1.G23
PIN_DELAY '0.1211335 ns'; U1.G24
PIN_DELAY '0.1431055 ns'; U1.H21
PIN_DELAY '0.1142885 ns'; U1.H22
PIN_DELAY '0.116945 ns'; U1.H23
PIN_DELAY '0.1237095 ns'; U1.H24
PIN_DELAY '0.1483375 ns'; U1.J21
PIN_DELAY '0.1036645 ns'; U1.J22
PIN_DELAY '0.105664 ns'; U1.K22
PIN_DELAY '0.103719 ns'; U1.K23
PIN_DELAY '0.115838 ns'; U1.K24
PIN_DELAY '0.095117 ns'; U1.L21
PIN_DELAY '0.1002645 ns'; U1.L22
PIN_DELAY '0.101548 ns'; U1.L23
PIN_DELAY '0.106551 ns'; U1.M23
PIN_DELAY '0.1009175 ns'; U1.M24
PIN_DELAY '0.0756765 ns'; U1.N21
PIN_DELAY '0.076225 ns'; U1.N22
PIN_DELAY '0.0861185 ns'; U1.N23
PIN_DELAY '0.085892 ns'; U1.N24
PIN_DELAY '0.0738725 ns'; U1.P21
PIN_DELAY '0.076073 ns'; U1.P22
PIN_DELAY '0.067184 ns'; U1.U21
PIN_DELAY '0.062997 ns'; U1.AF21
PIN_DELAY '0.0641095 ns'; U1.AF22
PIN_DELAY '0.0501235 ns'; U1.AF23
PIN_DELAY '0.059566 ns'; U1.AG23
PIN_DELAY '0.058791 ns'; U1.AH21
PIN_DELAY '0.075213 ns'; U1.AJ22
LAST_PIN_SWAP 'U1.AK22'; U1.AJ22 U1.AJ21 U1.AG24 U1.AG23
PIN_DELAY '0.0881155 ns'; U1.AM21
PIN_DELAY '0.0919565 ns'; U1.AM24
PIN_DELAY '0.0953405 ns'; U1.AN21
PIN_DELAY '0.0961025 ns'; U1.AN22
PIN_DELAY '0.091144 ns'; U1.AN23
PIN_DELAY '0.091227 ns'; U1.AN24
PIN_DELAY '0.1022465 ns'; U1.AP21
LAST_PIN_SWAP 'U1.AP22'; U1.AP21 U1.AM23
PIN_DELAY '0.0938735 ns'; U1.AP22
LAST_PIN_SWAP 'U1.AM23'; U1.AP22
PIN_DELAY '0.164501 ns'; U1.A20
PIN_DELAY '0.146786 ns'; U1.B18
PIN_DELAY '0.1473385 ns'; U1.B19
PIN_DELAY '0.1629485 ns'; U1.B20
PIN_DELAY '0.136813 ns'; U1.C18
PIN_DELAY '0.139634 ns'; U1.C19
PIN_DELAY '0.1339115 ns'; U1.D19
PIN_DELAY '0.1498645 ns'; U1.D20
PIN_DELAY '0.123817 ns'; U1.E18
PIN_DELAY '0.1351715 ns'; U1.E19
PIN_DELAY '0.1505355 ns'; U1.E20
PIN_DELAY '0.114182 ns'; U1.F18
PIN_DELAY '0.0818365 ns'; U1.U18
PIN_DELAY '0.0694615 ns'; U1.V18
PIN_DELAY '0.0651595 ns'; U1.W18
PIN_DELAY '0.120584 ns'; U1.AD18
PIN_DELAY '0.110051 ns'; U1.AD19
PIN_DELAY '0.1025345 ns'; U1.AD20
PIN_DELAY '0.0917545 ns'; U1.AE18
PIN_DELAY '0.0909175 ns'; U1.AE19
PIN_DELAY '0.0941275 ns'; U1.AE20
PIN_DELAY '0.091369 ns'; U1.AF18
PIN_DELAY '0.0730705 ns'; U1.AH18
LAST_PIN_SWAP 'U1.AJ20'; U1.AH18
PIN_DELAY '0.070608 ns'; U1.AH19
PIN_DELAY '0.071184 ns'; U1.AJ19
PIN_DELAY '0.074559 ns'; U1.AJ20
PIN_DELAY '0.077941 ns'; U1.AK19
PIN_DELAY '0.077384 ns'; U1.AK20
LAST_PIN_SWAP 'U1.AL20'; U1.AK20 U1.AJ20 U1.AG20
PIN_DELAY '0.0839315 ns'; U1.AL18
PIN_DELAY '0.081391 ns'; U1.AL20
LAST_PIN_SWAP 'U1.AK20'; U1.AL20 U1.AK18
PIN_DELAY '0.0898875 ns'; U1.AM18
LAST_PIN_SWAP 'U1.AM20'; U1.AM18
PIN_DELAY '0.0850335 ns'; U1.AM19
PIN_DELAY '0.092219 ns'; U1.AM20
LAST_PIN_SWAP 'U1.AM18'; U1.AM20 U1.AL18
PIN_DELAY '0.0981405 ns'; U1.AN18
PIN_DELAY '0.0970145 ns'; U1.AN19
PIN_DELAY '0.1059265 ns'; U1.AP19
PIN_DELAY '0.1224535 ns'; U1.E17
PIN_DELAY '0.111815 ns'; U1.F15
PIN_DELAY '0.1121675 ns'; U1.F16
PIN_DELAY '0.1128605 ns'; U1.F17
PIN_DELAY '0.078011 ns'; U1.G15
PIN_DELAY '0.0744615 ns'; U1.G16
PIN_DELAY '0.0676645 ns'; U1.H16
PIN_DELAY '0.103656 ns'; U1.H17
PIN_DELAY '0.053536 ns'; U1.J15
PIN_DELAY '0.0587735 ns'; U1.J16
PIN_DELAY '0.098844 ns'; U1.J17
PIN_DELAY '0.102844 ns'; U1.K15
PIN_DELAY '0.1058165 ns'; U1.K16
PIN_DELAY '0.110359 ns'; U1.K17
PIN_DELAY '0.0972875 ns'; U1.L15
PIN_DELAY '0.1044955 ns'; U1.L16
PIN_DELAY '0.1111005 ns'; U1.L17
PIN_DELAY '0.095815 ns'; U1.M15
PIN_DELAY '0.0754665 ns'; U1.U17
PIN_DELAY '0.068675 ns'; U1.V17
PIN_DELAY '0.05719 ns'; U1.W17
PIN_DELAY '0.0614675 ns'; U1.AD15
PIN_DELAY '0.091176 ns'; U1.AD16
PIN_DELAY '0.1115305 ns'; U1.AD17
PIN_DELAY '0.0638615 ns'; U1.AE15
PIN_DELAY '0.118434 ns'; U1.AK17
PIN_DELAY '0.127432 ns'; U1.AL15
PIN_DELAY '0.128017 ns'; U1.AL16
PIN_DELAY '0.1293535 ns'; U1.AL17
PIN_DELAY '0.1297275 ns'; U1.AM15
PIN_DELAY '0.132588 ns'; U1.AM16
PIN_DELAY '0.141343 ns'; U1.AN16
PIN_DELAY '0.096166 ns'; U1.AN17
PIN_DELAY '0.1475665 ns'; U1.AP15
PIN_DELAY '0.1436425 ns'; U1.AP16
PIN_DELAY '0.1045405 ns'; U1.AP17
LAST_PIN_SWAP 'U1.AP20'; U1.AP17 U1.AP19
PIN_DELAY '0.1254205 ns'; U1.C12
PIN_DELAY '0.1141105 ns'; U1.C13
PIN_DELAY '0.11885 ns'; U1.C14
PIN_DELAY '0.0961395 ns'; U1.D11
PIN_DELAY '0.1129435 ns'; U1.D12
PIN_DELAY '0.1108405 ns'; U1.E12
PIN_DELAY '0.1127085 ns'; U1.E13
PIN_DELAY '0.1115155 ns'; U1.E14
PIN_DELAY '0.088622 ns'; U1.F11
PIN_DELAY '0.088756 ns'; U1.F12
PIN_DELAY '0.1137235 ns'; U1.F13
PIN_DELAY '0.0618895 ns'; U1.G13
PIN_DELAY '0.0723255 ns'; U1.G14
PIN_DELAY '0.0705415 ns'; U1.H11
PIN_DELAY '0.0618675 ns'; U1.H12
PIN_DELAY '0.0616895 ns'; U1.H13
PIN_DELAY '0.0525105 ns'; U1.H14
PIN_DELAY '0.071205 ns'; U1.J11
PIN_DELAY '0.061038 ns'; U1.J12
PIN_DELAY '0.100793 ns'; U1.K12
PIN_DELAY '0.0859445 ns'; U1.K13
PIN_DELAY '0.0989045 ns'; U1.K14
PIN_DELAY '0.0893255 ns'; U1.L11
PIN_DELAY '0.098007 ns'; U1.L12
PIN_DELAY '0.0817365 ns'; U1.L13
PIN_DELAY '0.078997 ns'; U1.M13
PIN_DELAY '0.0894425 ns'; U1.M14
PIN_DELAY '0.080387 ns'; U1.N11
PIN_DELAY '0.0784495 ns'; U1.N12
PIN_DELAY '0.0776725 ns'; U1.N13
PIN_DELAY '0.1062525 ns'; U1.R12
PIN_DELAY '0.125437 ns'; U1.R13
PIN_DELAY '0.107023 ns'; U1.U11
PIN_DELAY '0.048955 ns'; U1.Y12
PIN_DELAY '0.0737515 ns'; U1.AA11
PIN_DELAY '0.0615465 ns'; U1.AA12
PIN_DELAY '0.0569125 ns'; U1.AB11
PIN_DELAY '0.0589295 ns'; U1.AD14
PIN_DELAY '0.085064 ns'; U1.AE13
PIN_DELAY '0.067224 ns'; U1.AE14
PIN_DELAY '0.0914575 ns'; U1.AF11
PIN_DELAY '0.109854 ns'; U1.AF12
LAST_PIN_SWAP 'U1.AH12'; U1.AF12 U1.AE12
PIN_DELAY '0.0733505 ns'; U1.AF13
PIN_DELAY '0.0660925 ns'; U1.AG13
PIN_DELAY '0.067021 ns'; U1.AG14
PIN_DELAY '0.0826755 ns'; U1.AH11
LAST_PIN_SWAP 'U1.AG10'; U1.AH11
PIN_DELAY '0.084345 ns'; U1.AH12
PIN_DELAY '0.0946125 ns'; U1.AJ12
PIN_DELAY '0.0944295 ns'; U1.AK12
PIN_DELAY '0.0912975 ns'; U1.AK13
PIN_DELAY '0.088805 ns'; U1.AK14
PIN_DELAY '0.0930815 ns'; U1.AL11
PIN_DELAY '0.0903005 ns'; U1.AL12
PIN_DELAY '0.0899295 ns'; U1.AL13
PIN_DELAY '0.088613 ns'; U1.AM13
PIN_DELAY '0.0931015 ns'; U1.AM14
PIN_DELAY '0.1204075 ns'; U1.AN11
PIN_DELAY '0.104996 ns'; U1.AN12
PIN_DELAY '0.0903015 ns'; U1.AN13
PIN_DELAY '0.1002755 ns'; U1.AN14
PIN_DELAY '0.110522 ns'; U1.AP11
PIN_DELAY '0.104807 ns'; U1.AP12
PIN_DELAY '0.0931655 ns'; U1.B9
PIN_DELAY '0.092746 ns'; U1.B10
PIN_DELAY '0.0930245 ns'; U1.C8
PIN_DELAY '0.095242 ns'; U1.D10
PIN_DELAY '0.0865545 ns'; U1.E8
PIN_DELAY '0.073609 ns'; U1.G10
PIN_DELAY '0.0737025 ns'; U1.H10
PIN_DELAY '0.077969 ns'; U1.J8
PIN_DELAY '0.0795425 ns'; U1.L10
PIN_DELAY '0.07702 ns'; U1.M10
PIN_DELAY '0.075084 ns'; U1.N8
PIN_DELAY '0.07592 ns'; U1.N9
PIN_DELAY '0.072634 ns'; U1.P9
PIN_DELAY '0.073199 ns'; U1.P10
PIN_DELAY '0.067199 ns'; U1.R8
PIN_DELAY '0.092668 ns'; U1.R9
PIN_DELAY '0.093905 ns'; U1.R10
PIN_DELAY '0.067779 ns'; U1.T8
PIN_DELAY '0.069859 ns'; U1.AA10
PIN_DELAY '0.059198 ns'; U1.AB8
PIN_DELAY '0.0550865 ns'; U1.AB9
PIN_DELAY '0.046366 ns'; U1.AB10
PIN_DELAY '0.0661595 ns'; U1.AC8
PIN_DELAY '0.0558825 ns'; U1.AC9
PIN_DELAY '0.0841285 ns'; U1.AD9
PIN_DELAY '0.088719 ns'; U1.AD10
LAST_PIN_SWAP 'U1.AG9'; U1.AD10
PIN_DELAY '0.098216 ns'; U1.AE8
PIN_DELAY '0.081798 ns'; U1.AE9
PIN_DELAY '0.083268 ns'; U1.AF10
PIN_DELAY '0.1035455 ns'; U1.AG8
PIN_DELAY '0.101633 ns'; U1.AL10
PIN_DELAY '0.096387 ns'; U1.AM8
PIN_DELAY '0.100626 ns'; U1.AM9
PIN_DELAY '0.0996515 ns'; U1.AM10
PIN_DELAY '0.1124885 ns'; U1.AN8
PIN_DELAY '0.109621 ns'; U1.AN9
PIN_DELAY '0.09302 ns'; U1.C7
PIN_DELAY '0.092646 ns'; U1.D5
PIN_DELAY '0.09284 ns'; U1.D6
PIN_DELAY '0.0845155 ns'; U1.G7
PIN_DELAY '0.0758225 ns'; U1.H5
PIN_DELAY '0.0760075 ns'; U1.H6
PIN_DELAY '0.071017 ns'; U1.L7
PIN_DELAY '0.0620625 ns'; U1.M5
PIN_DELAY '0.062247 ns'; U1.M6
PIN_DELAY '0.0596955 ns'; U1.P5
PIN_DELAY '0.059642 ns'; U1.P6
PIN_DELAY '0.075856 ns'; U1.Y7
PIN_DELAY '0.0810965 ns'; U1.AA5
PIN_DELAY '0.0794535 ns'; U1.AA6
PIN_DELAY '0.0801495 ns'; U1.AA7
PIN_DELAY '0.085923 ns'; U1.AB5
PIN_DELAY '0.0870585 ns'; U1.AB6
PIN_DELAY '0.081968 ns'; U1.AC6
PIN_DELAY '0.082577 ns'; U1.AC7
PIN_DELAY '0.099656 ns'; U1.AD5
PIN_DELAY '0.097805 ns'; U1.AD6
PIN_DELAY '0.101439 ns'; U1.AE5
PIN_DELAY '0.103073 ns'; U1.AK7
PIN_DELAY '0.1123095 ns'; U1.AL5
PIN_DELAY '0.11314 ns'; U1.AL6
PIN_DELAY '0.0992785 ns'; U1.AL7
PIN_DELAY '0.109611 ns'; U1.AM5
PIN_DELAY '0.1107245 ns'; U1.AM6
PIN_DELAY '0.128183 ns'; U1.AN6
PIN_DELAY '0.114238 ns'; U1.AN7
PIN_DELAY '0.132386 ns'; U1.AP5
PIN_DELAY '0.129191 ns'; U1.AP6
PIN_DELAY '0.1155105 ns'; U1.AP7
PIN_DELAY '0.1194535 ns'; U1.A3
PIN_DELAY '0.11963 ns'; U1.A4
PIN_DELAY '0.1373195 ns'; U1.B1
PIN_DELAY '0.1374405 ns'; U1.B2
PIN_DELAY '0.11858 ns'; U1.C3
PIN_DELAY '0.1187555 ns'; U1.C4
PIN_DELAY '0.132417 ns'; U1.D1
PIN_DELAY '0.132563 ns'; U1.D2
PIN_DELAY '0.0984985 ns'; U1.E3
PIN_DELAY '0.098647 ns'; U1.E4
PIN_DELAY '0.116241 ns'; U1.F1
PIN_DELAY '0.116335 ns'; U1.F2
PIN_DELAY '0.094427 ns'; U1.G3
PIN_DELAY '0.094615 ns'; U1.G4
PIN_DELAY '0.1106325 ns'; U1.H1
PIN_DELAY '0.110752 ns'; U1.H2
PIN_DELAY '0.0947365 ns'; U1.J3
PIN_DELAY '0.0948935 ns'; U1.J4
PIN_DELAY '0.101109 ns'; U1.K1
PIN_DELAY '0.101237 ns'; U1.K2
PIN_DELAY '0.092225 ns'; U1.L3
PIN_DELAY '0.0923445 ns'; U1.L4
PIN_DELAY '0.0995095 ns'; U1.M1
PIN_DELAY '0.0996755 ns'; U1.M2
PIN_DELAY '0.073412 ns'; U1.N3
PIN_DELAY '0.073597 ns'; U1.N4
PIN_DELAY '0.094214 ns'; U1.P1
PIN_DELAY '0.0943615 ns'; U1.P2
PIN_DELAY '0.0724425 ns'; U1.R3
PIN_DELAY '0.0726275 ns'; U1.R4
PIN_DELAY '0.0907215 ns'; U1.T1
PIN_DELAY '0.0909165 ns'; U1.T2
PIN_DELAY '0.0811485 ns'; U1.W4
PIN_DELAY '0.1104885 ns'; U1.Y1
PIN_DELAY '0.111674 ns'; U1.Y2
PIN_DELAY '0.09106 ns'; U1.Y3
PIN_DELAY '0.0923255 ns'; U1.Y4
PIN_DELAY '0.1065325 ns'; U1.AA1
PIN_DELAY '0.1112415 ns'; U1.AA2
PIN_DELAY '0.1006965 ns'; U1.AA3
PIN_DELAY '0.117812 ns'; U1.AB3
PIN_DELAY '0.1048115 ns'; U1.AB4
PIN_DELAY '0.124998 ns'; U1.AC1
PIN_DELAY '0.125827 ns'; U1.AC2
PIN_DELAY '0.125463 ns'; U1.AC3
PIN_DELAY '0.1052135 ns'; U1.AC4
PIN_DELAY '0.113465 ns'; U1.AD1
PIN_DELAY '0.1011105 ns'; U1.AD4
LAST_PIN_SWAP 'U1.AJ4'; U1.AD4
PIN_DELAY '0.11403 ns'; U1.AE1
PIN_DELAY '0.1257105 ns'; U1.AF2
LAST_PIN_SWAP 'U1.AG3'; U1.AF2 U1.AF1
PIN_DELAY '0.1107445 ns'; U1.AF3
PIN_DELAY '0.1215805 ns'; U1.AG1
PIN_DELAY '0.1067425 ns'; U1.AG4
LAST_PIN_SWAP 'U1.AH4'; U1.AG4
PIN_DELAY '0.1362545 ns'; U1.AH1
PIN_DELAY '0.140009 ns'; U1.AH2
PIN_DELAY '0.120601 ns'; U1.AH3
LAST_PIN_SWAP 'U1.AF2'; U1.AH3 U1.AG3
PIN_DELAY '0.12362 ns'; U1.AH4
LAST_PIN_SWAP 'U1.AG4'; U1.AH4 U1.AF3
PIN_DELAY '0.137192 ns'; U1.AJ1
PIN_DELAY '0.1409305 ns'; U1.AJ2
PIN_DELAY '0.1364185 ns'; U1.AM1
PIN_DELAY '0 ns'; U1.AM2 U1.AL4 U1.AJ3 U1.AG2 U1.AF4 U1.AD3,
           U1.AB2 U1.AA4 U1.W3 U1.U3 U1.U2 U1.U1,
           U1.T4 U1.T3 U1.R2 U1.R1 U1.P4 U1.P3,
           U1.N2 U1.N1 U1.M4 U1.M3 U1.L2 U1.L1,
           U1.K4 U1.K3 U1.J2 U1.J1 U1.H4 U1.H3,
           U1.G2 U1.G1 U1.F4 U1.F3 U1.E2 U1.E1,
           U1.D4 U1.D3 U1.C2 U1.C1 U1.B4 U1.B3,
           U1.A2 U1.A1 U1.AN5 U1.AM7 U1.AK6 U1.AH5,
           U1.AG7 U1.AE6 U1.AC5 U1.AB7 U1.Y6 U1.V5,
           U1.U7 U1.T5 U1.R7 U1.R6 U1.R5 U1.P7,
           U1.N7 U1.N6 U1.N5 U1.M7 U1.L6 U1.L5,
           U1.K7 U1.J6 U1.J5 U1.H7 U1.G6 U1.G5,
           U1.F7 U1.E6 U1.E5 U1.D7 U1.C6 U1.C5,
           U1.B7 U1.AN10 U1.AL9 U1.AJ8 U1.AH10 U1.AF9,
           U1.AD8 U1.AC10 U1.AA9 U1.W8 U1.V10 U1.T9,
           U1.P8 U1.N10 U1.M9 U1.M8 U1.L9 U1.K9,
           U1.K8 U1.J9 U1.H9 U1.H8 U1.G9 U1.F9,
           U1.F8 U1.E9 U1.D9 U1.D8 U1.C10 U1.C9,
           U1.B8 U1.A10 U1.A9 U1.AP13 U1.AM12 U1.AL14,
           U1.AK11 U1.AJ13 U1.AJ11 U1.AG12 U1.AF14 U1.AE11,
           U1.AD13 U1.AD12 U1.AD11 U1.AC14 U1.AC13 U1.AB14,
           U1.AB13 U1.AB12 U1.AA14 U1.AA13 U1.Y14 U1.Y13,
           U1.Y11 U1.W14 U1.W13 U1.V14 U1.V13 U1.U14,
           U1.U13 U1.U12 U1.T14 U1.R14 U1.R11 U1.P14,
           U1.P13 U1.N14 U1.M12 U1.L14 U1.K11 U1.J13,
           U1.G12 U1.F14 U1.E11 U1.D13 U1.C11 U1.B11,
           U1.A14 U1.A11 U1.AN15 U1.AM17 U1.AK16 U1.AH15,
           U1.AG17 U1.AE16 U1.AC17 U1.AC16 U1.AC15 U1.AB17,
           U1.AB16 U1.AB15 U1.AA17 U1.AA16 U1.AA15 U1.Y17,
           U1.Y16 U1.Y15 U1.W16 U1.W15 U1.V16 U1.V15,
           U1.U16 U1.U15 U1.T17 U1.T16 U1.T15 U1.R17,
           U1.R16 U1.R15 U1.P17 U1.P16 U1.P15 U1.N17,
           U1.N16 U1.N15 U1.M17 U1.M16 U1.H15 U1.G17,
           U1.E16 U1.C15 U1.B17 U1.AN20 U1.AL19 U1.AJ18,
           U1.AH20 U1.AF19 U1.AC20 U1.AC19 U1.AC18 U1.AB20,
           U1.AB19 U1.AB18 U1.AA20 U1.AA19 U1.AA18 U1.Y20,
           U1.Y19 U1.Y18 U1.W20 U1.W19 U1.V20 U1.V19,
           U1.U20 U1.U19 U1.T20 U1.T19 U1.T18 U1.R20,
           U1.R19 U1.R18 U1.P20 U1.P19 U1.P18 U1.N20,
           U1.N19 U1.N18 U1.M20 U1.M19 U1.M18 U1.J18,
           U1.H20 U1.F19 U1.D18 U1.C20 U1.A19 U1.AP23,
           U1.AM22 U1.AL24 U1.AK21 U1.AJ24 U1.AJ23 U1.AG22,
           U1.AF24 U1.AE24 U1.AE23 U1.AE22 U1.AE21 U1.AD24,
           U1.AD23 U1.AD22 U1.AD21 U1.AC24 U1.AC23 U1.AC22,
           U1.AC21 U1.AB24 U1.AB23 U1.AB22 U1.AB21 U1.AA24,
           U1.AA23 U1.AA22 U1.AA21 U1.Y24 U1.Y23 U1.Y22,
           U1.Y21 U1.W24 U1.W23 U1.W22 U1.U22 U1.T24,
           U1.P23 U1.M22 U1.L24 U1.K21 U1.J23 U1.G22,
           U1.F24 U1.E21 U1.D23 U1.B22 U1.A24 U1.AN25,
           U1.AM27 U1.AK26 U1.AH25 U1.AG27 U1.AF27 U1.AF26,
           U1.AE26 U1.AE25 U1.AD26 U1.AD25 U1.AC27 U1.AC26,
           U1.AC25 U1.AB27 U1.AB26 U1.AB25 U1.AA26 U1.AA25,
           U1.Y27 U1.Y26 U1.Y25 U1.W26 U1.W25 U1.V27,
           U1.V26 U1.V25 U1.U26 U1.T27 U1.T26 U1.R26,
           U1.P27 U1.P26 U1.N26 U1.M27 U1.M26 U1.L26,
           U1.K27 U1.K26 U1.J26 U1.H27 U1.H26 U1.G26,
           U1.F27 U1.F26 U1.E26 U1.D27 U1.D26 U1.C25,
           U1.AP28 U1.AN30 U1.AL29 U1.AJ28 U1.AH30 U1.AF29,
           U1.AC30 U1.AC29 U1.AC28 U1.AA30 U1.AA29 U1.Y28,
           U1.W30 U1.W29 U1.V28 U1.U30 U1.U29 U1.T28,
           U1.R30 U1.R29 U1.P28 U1.N30 U1.N29 U1.M28,
           U1.L30 U1.L29 U1.K28 U1.J30 U1.J29 U1.H28,
           U1.G30 U1.G29 U1.F28 U1.E30 U1.E29 U1.D28,
           U1.C30 U1.C29 U1.C28 U1.B28 U1.A28 U1.AP34,
           U1.AM32 U1.AL34 U1.AK31 U1.AJ33 U1.AG32 U1.AF34,
           U1.AE31 U1.AC34 U1.AC33 U1.AC32 U1.AC31 U1.AB32,
           U1.AB31 U1.AA34 U1.AA33 U1.Y32 U1.Y31 U1.W34,
           U1.W33 U1.V32 U1.V31 U1.U34 U1.U33 U1.T32,
           U1.T31 U1.R34 U1.R33 U1.P32 U1.P31 U1.N34,
           U1.N33 U1.M32 U1.M31 U1.L34 U1.L33 U1.K32,
           U1.K31 U1.J34 U1.J33 U1.H32 U1.H31 U1.G34,
           U1.G33 U1.F32 U1.F31 U1.E34 U1.E33 U1.D32,
           U1.D31 U1.C34 U1.C33 U1.B32 U1.B31 U1.A34,
           U1.A33
PIN_DELAY '0.1208565 ns'; U1.AM3
PIN_DELAY '0.125567 ns'; U1.AM4
PIN_DELAY '0.141975 ns'; U1.AN1
PIN_DELAY '0.1397165 ns'; U1.AN2
PIN_DELAY '0.127028 ns'; U1.AN3
PIN_DELAY '0.1275085 ns'; U1.AN4
PIN_DELAY '0.143332 ns'; U1.AP1
PIN_DELAY '0.141049 ns'; U1.AP2
PIN_DELAY '0.138401 ns'; U1.AP3
PIN_DELAY '0.126772 ns'; U1.AP4
LAST_PIN_SWAP 'J1.137'; J1.143 J1.133 J1.138
LAST_PIN_SWAP 'J1.135'; J1.141 J1.131
LAST_PIN_SWAP 'J1.138'; J1.137 J1.144 J1.136
LAST_PIN_SWAP 'J1.141'; J1.135 J1.146
LAST_PIN_SWAP 'J1.113'; J1.127 J1.117 J1.107 J1.87 J1.77
LAST_PIN_SWAP 'J1.111'; J1.125 J1.115 J1.105 J1.85 J1.75
LAST_PIN_SWAP 'J1.97'; J1.123
LAST_PIN_SWAP 'J1.95'; J1.121
LAST_PIN_SWAP 'J1.87'; J1.113 J1.103
LAST_PIN_SWAP 'J1.85'; J1.111 J1.101
LAST_PIN_SWAP 'J1.123'; J1.97
LAST_PIN_SWAP 'J1.121'; J1.95
LAST_PIN_SWAP 'J1.107'; J1.93 J1.83
LAST_PIN_SWAP 'J1.105'; J1.91 J1.81
LAST_PIN_SWAP 'J1.63'; J1.73
LAST_PIN_SWAP 'J1.61'; J1.71
LAST_PIN_SWAP 'J1.77'; J1.67
LAST_PIN_SWAP 'J1.75'; J1.65
LAST_PIN_SWAP 'J1.27'; J1.63 J1.57 J1.53 J1.47 J1.43 J1.37,
           J1.33 J1.23
LAST_PIN_SWAP 'J1.25'; J1.61 J1.55 J1.51 J1.45 J1.41 J1.35,
           J1.31 J1.21
LAST_PIN_SWAP 'J1.33'; J1.27
LAST_PIN_SWAP 'J1.31'; J1.25
LAST_PIN_SWAP 'J1.13'; J1.17
LAST_PIN_SWAP 'J1.11'; J1.15
LAST_PIN_SWAP 'J1.17'; J1.13
LAST_PIN_SWAP 'J1.15'; J1.11
LAST_PIN_SWAP 'J2.148'; J2.147 J2.144 J2.138 J2.128
LAST_PIN_SWAP 'J2.146'; J2.145 J2.142 J2.136 J2.126
LAST_PIN_SWAP 'J2.137'; J2.143
LAST_PIN_SWAP 'J2.135'; J2.141
LAST_PIN_SWAP 'J2.143'; J2.137
LAST_PIN_SWAP 'J2.141'; J2.135
LAST_PIN_SWAP 'J2.134'; J2.133
LAST_PIN_SWAP 'J2.132'; J2.131
LAST_PIN_SWAP 'J2.144'; J2.127 J2.148
LAST_PIN_SWAP 'J2.142'; J2.125 J2.146
LAST_PIN_SWAP 'J2.113'; J2.123 J2.117
LAST_PIN_SWAP 'J2.111'; J2.121 J2.115
LAST_PIN_SWAP 'J2.117'; J2.113 J2.107
LAST_PIN_SWAP 'J2.115'; J2.111 J2.105
LAST_PIN_SWAP 'J2.123'; J2.103
LAST_PIN_SWAP 'J2.121'; J2.101
LAST_PIN_SWAP 'J2.93'; J2.97
LAST_PIN_SWAP 'J2.91'; J2.95
LAST_PIN_SWAP 'J2.87'; J2.93
LAST_PIN_SWAP 'J2.85'; J2.91
LAST_PIN_SWAP 'J2.83'; J2.87 J2.77
LAST_PIN_SWAP 'J2.81'; J2.85 J2.75
LAST_PIN_SWAP 'J2.77'; J2.83
LAST_PIN_SWAP 'J2.75'; J2.81
LAST_PIN_SWAP 'J2.67'; J2.73 J2.63
LAST_PIN_SWAP 'J2.65'; J2.71 J2.61
LAST_PIN_SWAP 'J2.73'; J2.67
LAST_PIN_SWAP 'J2.71'; J2.65
LAST_PIN_SWAP 'J2.63'; J2.57
LAST_PIN_SWAP 'J2.61'; J2.55
LAST_PIN_SWAP 'J2.57'; J2.53
LAST_PIN_SWAP 'J2.55'; J2.51
LAST_PIN_SWAP 'J2.53'; J2.47
LAST_PIN_SWAP 'J2.51'; J2.45
LAST_PIN_SWAP 'J2.47'; J2.43
LAST_PIN_SWAP 'J2.45'; J2.41
LAST_PIN_SWAP 'J2.43'; J2.37
LAST_PIN_SWAP 'J2.41'; J2.35
LAST_PIN_SWAP 'J2.37'; J2.33
LAST_PIN_SWAP 'J2.35'; J2.31
LAST_PIN_SWAP 'J2.33'; J2.27
LAST_PIN_SWAP 'J2.31'; J2.25
LAST_PIN_SWAP 'J2.27'; J2.23
LAST_PIN_SWAP 'J2.25'; J2.21
LAST_PIN_SWAP 'J2.23'; J2.17
LAST_PIN_SWAP 'J2.21'; J2.15
LAST_PIN_SWAP 'J2.17'; J2.13
LAST_PIN_SWAP 'J2.15'; J2.11
LAST_PIN_SWAP 'J1.143'; J1.148
LAST_PIN_SWAP 'J1.136'; J1.142
LAST_PIN_SWAP 'J1.128'; J1.134 J1.88
LAST_PIN_SWAP 'J1.126'; J1.132 J1.86
LAST_PIN_SWAP 'J1.134'; J1.128
LAST_PIN_SWAP 'J1.132'; J1.126
LAST_PIN_SWAP 'J1.108'; J1.124 J1.118
LAST_PIN_SWAP 'J1.106'; J1.122 J1.116
LAST_PIN_SWAP 'J1.118'; J1.114 J1.108
LAST_PIN_SWAP 'J1.116'; J1.112 J1.106
LAST_PIN_SWAP 'J1.84'; J1.104
LAST_PIN_SWAP 'J1.82'; J1.102
LAST_PIN_SWAP 'J1.104'; J1.98
LAST_PIN_SWAP 'J1.102'; J1.96
LAST_PIN_SWAP 'J1.88'; J1.94 J1.78
LAST_PIN_SWAP 'J1.86'; J1.92 J1.76
LAST_PIN_SWAP 'J1.78'; J1.84
LAST_PIN_SWAP 'J1.76'; J1.82
LAST_PIN_SWAP 'J1.64'; J1.74
LAST_PIN_SWAP 'J1.62'; J1.72
LAST_PIN_SWAP 'J1.24'; J1.68 J1.58 J1.44 J1.34
LAST_PIN_SWAP 'J1.22'; J1.66 J1.56 J1.42 J1.32
LAST_PIN_SWAP 'J1.48'; J1.64 J1.54
LAST_PIN_SWAP 'J1.46'; J1.62 J1.52
LAST_PIN_SWAP 'J1.54'; J1.48
LAST_PIN_SWAP 'J1.52'; J1.46
LAST_PIN_SWAP 'J1.58'; J1.38
LAST_PIN_SWAP 'J1.56'; J1.36
LAST_PIN_SWAP 'J1.18'; J1.28
LAST_PIN_SWAP 'J1.16'; J1.26
LAST_PIN_SWAP 'J1.28'; J1.24 J1.18
LAST_PIN_SWAP 'J1.26'; J1.22 J1.16
LAST_PIN_SWAP 'J1.38'; J1.14
LAST_PIN_SWAP 'J1.36'; J1.12
LAST_PIN_SWAP 'J2.138'; J2.134
LAST_PIN_SWAP 'J2.136'; J2.132
LAST_PIN_SWAP 'J2.108'; J2.124
LAST_PIN_SWAP 'J2.106'; J2.122
LAST_PIN_SWAP 'J2.114'; J2.118
LAST_PIN_SWAP 'J2.112'; J2.116
LAST_PIN_SWAP 'J2.118'; J2.114
LAST_PIN_SWAP 'J2.116'; J2.112
LAST_PIN_SWAP 'J2.124'; J2.108 J2.104
LAST_PIN_SWAP 'J2.122'; J2.106 J2.102
LAST_PIN_SWAP 'J2.94'; J2.98
LAST_PIN_SWAP 'J2.92'; J2.96
LAST_PIN_SWAP 'J2.98'; J2.94
LAST_PIN_SWAP 'J2.96'; J2.92
LAST_PIN_SWAP 'J2.84'; J2.88 J2.78
LAST_PIN_SWAP 'J2.82'; J2.86 J2.76
LAST_PIN_SWAP 'J2.88'; J2.84
LAST_PIN_SWAP 'J2.86'; J2.82
LAST_PIN_SWAP 'J2.68'; J2.74 J2.64
LAST_PIN_SWAP 'J2.66'; J2.72 J2.62
LAST_PIN_SWAP 'J2.74'; J2.68
LAST_PIN_SWAP 'J2.72'; J2.66
LAST_PIN_SWAP 'J2.64'; J2.58
LAST_PIN_SWAP 'J2.62'; J2.56
LAST_PIN_SWAP 'J2.58'; J2.54
LAST_PIN_SWAP 'J2.56'; J2.52
LAST_PIN_SWAP 'J2.54'; J2.48
LAST_PIN_SWAP 'J2.52'; J2.46
LAST_PIN_SWAP 'J2.48'; J2.44
LAST_PIN_SWAP 'J2.46'; J2.42
LAST_PIN_SWAP 'J2.44'; J2.38
LAST_PIN_SWAP 'J2.42'; J2.36
LAST_PIN_SWAP 'J2.38'; J2.34
LAST_PIN_SWAP 'J2.36'; J2.32
LAST_PIN_SWAP 'J2.34'; J2.28
LAST_PIN_SWAP 'J2.32'; J2.26
LAST_PIN_SWAP 'J2.28'; J2.24
LAST_PIN_SWAP 'J2.26'; J2.22
LAST_PIN_SWAP 'J2.24'; J2.18
LAST_PIN_SWAP 'J2.22'; J2.16
LAST_PIN_SWAP 'J2.18'; J2.14
LAST_PIN_SWAP 'J2.16'; J2.12
CLIP_DRAWING 'CLIP_2'; U4.P2 U4.P3 U4.P4 U4.P5 U4.P6 U4.P7,
           U4.L1 U4.L2 U4.M1 U4.M2 U4.N2 U4.H1,
           U4.H2 U4.J1 U4.J2 U4.K1 U4.K2 U4.G1,
           U4.G2 U4.L3 U4.M3 U4.M4 U4.M5 U4.N3,
           U4.N4 U4.N5 U4.H3 U4.H5 U4.J3 U4.J5,
           U4.K3 U4.K5 U4.G3 U4.G5 U4.M6 U4.M7,
           U4.N6 U4.K6 U4.K7 U4.D1 U4.D2 U4.E1,
           U4.E2 U4.F1 U4.F2 U4.A1 U4.B2 U4.C2,
           U4.E3 U4.E5 U4.F3 U4.F5 U4.A3 U4.A4,
           U4.A5 U4.B3 U4.B4 U4.B5 U4.C4 U4.E6,
           U4.E7 U4.A6 U4.B6 U4.B7 U4.C6 U4.C7,
           U4.P9 U4.P10 U4.P11 U4.P12 U4.P13 U4.P14,
           U4.M8 U4.M9 U4.N8 U4.N9 U4.K8 U4.K9,
           U4.M10 U4.M11 U4.M12 U4.N10 U4.N11 U4.N12,
           U4.H10 U4.H12 U4.J10 U4.J12 U4.K10 U4.K12,
           U4.G10 U4.G12 U4.M13 U4.M14 U4.N13 U4.N14,
           U4.H13 U4.H14 U4.J13 U4.J14 U4.K13 U4.K14,
           U4.G13 U4.G14 U4.E8 U4.E9 U4.A8 U4.A9,
           U4.B8 U4.B9 U4.C8 U4.C9 U4.D12 U4.E10,
           U4.E12 U4.F10 U4.F12 U4.A10 U4.A11 U4.A12,
           U4.B10 U4.B11 U4.B12 U4.C10 U4.C11 U4.C12,
           U4.D13 U4.D14 U4.E13 U4.E14 U4.F13 U4.F14,
           U4.A13 U4.A14 U4.B13 U4.B14 U4.C13 U4.C14
PIN_DELAY '0.121209 ns'; U1.AL3
PIN_DELAY '0.1203505 ns'; U1.AL2
PIN_DELAY '0.13158 ns'; U1.AL1
PIN_DELAY '0.105454 ns'; U1.AK4
PIN_DELAY '0.1167185 ns'; U1.AK3
PIN_DELAY '0.114937 ns'; U1.AK2
PIN_DELAY '0.130383 ns'; U1.AK1
LAST_PIN_SWAP 'U1.AD4'; U1.AJ4
PIN_DELAY '0.126538 ns'; U1.AJ4
PIN_DELAY '0.1151425 ns'; U1.AG3
PIN_DELAY '0.1189285 ns'; U1.AF1
LAST_PIN_SWAP 'U1.AE3'; U1.AE4
PIN_DELAY '0.1013355 ns'; U1.AE4
LAST_PIN_SWAP 'U1.AE4'; U1.AE3
PIN_DELAY '0.107929 ns'; U1.AE3
LAST_PIN_SWAP 'U1.AH3'; U1.AE2 U1.AE1 U1.AD1
PIN_DELAY '0.1143325 ns'; U1.AE2
LAST_PIN_SWAP 'U1.AF1'; U1.AD2
PIN_DELAY '0.1146755 ns'; U1.AD2
PIN_DELAY '0.1231235 ns'; U1.AB1
PIN_DELAY '0.10703 ns'; U1.W2
PIN_DELAY '0.1044875 ns'; U1.W1
PIN_DELAY '0.081211 ns'; U1.V4
PIN_DELAY '0.0911425 ns'; U1.V3
PIN_DELAY '0.1054835 ns'; U1.V2
PIN_DELAY '0.1035765 ns'; U1.V1
PIN_DELAY '0.0880775 ns'; U1.U4
PIN_DELAY '0.1057525 ns'; U1.AK5
PIN_DELAY '0.0895605 ns'; U1.AJ7
PIN_DELAY '0.126794 ns'; U1.AJ6
PIN_DELAY '0.1256845 ns'; U1.AJ5
PIN_DELAY '0.1165185 ns'; U1.AH7
PIN_DELAY '0.115167 ns'; U1.AH6
PIN_DELAY '0.107634 ns'; U1.AG6
PIN_DELAY '0.1080735 ns'; U1.AG5
LAST_PIN_SWAP 'U1.AG8'; U1.AF7 U1.AD7
PIN_DELAY '0.1028445 ns'; U1.AF7
LAST_PIN_SWAP 'U1.AF7'; U1.AF6 U1.AG8
PIN_DELAY '0.10637 ns'; U1.AF6
PIN_DELAY '0.102762 ns'; U1.AF5
LAST_PIN_SWAP 'U1.AH8'; U1.AE7 U1.AD6
PIN_DELAY '0.1014845 ns'; U1.AE7
PIN_DELAY '0.098575 ns'; U1.AD7
PIN_DELAY '0.0803325 ns'; U1.Y5
PIN_DELAY '0.0857335 ns'; U1.W7
PIN_DELAY '0.077403 ns'; U1.W6
PIN_DELAY '0.0829465 ns'; U1.W5
PIN_DELAY '0.0669525 ns'; U1.V7
PIN_DELAY '0.068347 ns'; U1.V6
PIN_DELAY '0.073738 ns'; U1.U6
PIN_DELAY '0.101045 ns'; U1.U5
PIN_DELAY '0.0665455 ns'; U1.T7
PIN_DELAY '0.0675065 ns'; U1.T6
PIN_DELAY '0.067012 ns'; U1.K6
PIN_DELAY '0.0668195 ns'; U1.K5
PIN_DELAY '0.0774385 ns'; U1.J7
PIN_DELAY '0.079567 ns'; U1.F6
PIN_DELAY '0.0793815 ns'; U1.F5
PIN_DELAY '0.0865195 ns'; U1.E7
PIN_DELAY '0.099584 ns'; U1.B6
PIN_DELAY '0.099423 ns'; U1.B5
PIN_DELAY '0.089381 ns'; U1.A7
PIN_DELAY '0.162444 ns'; U1.A6
PIN_DELAY '0.168484 ns'; U1.A5
PIN_DELAY '0.109187 ns'; U1.AP10
PIN_DELAY '0.114316 ns'; U1.AP9
PIN_DELAY '0.113819 ns'; U1.AP8
PIN_DELAY '0.100633 ns'; U1.AL8
PIN_DELAY '0.097732 ns'; U1.AK10
PIN_DELAY '0.105534 ns'; U1.AK9
PIN_DELAY '0.1042845 ns'; U1.AK8
PIN_DELAY '0.0968215 ns'; U1.AJ10
PIN_DELAY '0.1046745 ns'; U1.AJ9
PIN_DELAY '0.1255475 ns'; U1.AH9
LAST_PIN_SWAP 'U1.AE7'; U1.AH8
PIN_DELAY '0.111599 ns'; U1.AH8
LAST_PIN_SWAP 'U1.AH11'; U1.AG10
PIN_DELAY '0.1099555 ns'; U1.AG10
LAST_PIN_SWAP 'U1.AF12'; U1.AG9 U1.AE9 U1.AH12
PIN_DELAY '0.106431 ns'; U1.AG9
PIN_DELAY '0.09742 ns'; U1.AF8
PIN_DELAY '0.0843415 ns'; U1.AE10
PIN_DELAY '0.069191 ns'; U1.AA8
PIN_DELAY '0.055977 ns'; U1.Y10
PIN_DELAY '0.048623 ns'; U1.Y9
PIN_DELAY '0.074983 ns'; U1.Y8
PIN_DELAY '0.1069055 ns'; U1.W10
PIN_DELAY '0.06877 ns'; U1.W9
PIN_DELAY '0.069661 ns'; U1.V9
PIN_DELAY '0.0676525 ns'; U1.V8
PIN_DELAY '0.1082945 ns'; U1.U10
PIN_DELAY '0.0668545 ns'; U1.U9
PIN_DELAY '0.069082 ns'; U1.U8
PIN_DELAY '0.108262 ns'; U1.T10
PIN_DELAY '0.07139 ns'; U1.L8
PIN_DELAY '0.086474 ns'; U1.K10
PIN_DELAY '0.0722925 ns'; U1.J10
PIN_DELAY '0.084809 ns'; U1.G8
PIN_DELAY '0.0870345 ns'; U1.F10
PIN_DELAY '0.0887035 ns'; U1.E10
PIN_DELAY '0.0895575 ns'; U1.A8
PIN_DELAY '0.101391 ns'; U1.AP14
PIN_DELAY '0.095415 ns'; U1.AM11
PIN_DELAY '0.0738525 ns'; U1.AJ14
PIN_DELAY '0.064382 ns'; U1.AH14
PIN_DELAY '0.0635295 ns'; U1.AH13
PIN_DELAY '0.0921145 ns'; U1.AG11
PIN_DELAY '0.1074535 ns'; U1.AE12
PIN_DELAY '0.0575265 ns'; U1.AC12
PIN_DELAY '0.0585095 ns'; U1.AC11
PIN_DELAY '0.107127 ns'; U1.W12
PIN_DELAY '0.106442 ns'; U1.W11
PIN_DELAY '0.1066605 ns'; U1.V12
PIN_DELAY '0.106073 ns'; U1.V11
PIN_DELAY '0.134173 ns'; U1.T13
PIN_DELAY '0.106664 ns'; U1.T12
PIN_DELAY '0.106862 ns'; U1.T11
PIN_DELAY '0.077775 ns'; U1.P12
PIN_DELAY '0.080825 ns'; U1.P11
PIN_DELAY '0.077574 ns'; U1.M11
PIN_DELAY '0.053535 ns'; U1.J14
PIN_DELAY '0.071154 ns'; U1.G11
PIN_DELAY '0.1125335 ns'; U1.D14
PIN_DELAY '0.1190595 ns'; U1.B14
PIN_DELAY '0.1127235 ns'; U1.B13
PIN_DELAY '0.1260795 ns'; U1.B12
PIN_DELAY '0.1301455 ns'; U1.A13
PIN_DELAY '0.1285465 ns'; U1.A12
PIN_DELAY '0.090139 ns'; U1.AK15
PIN_DELAY '0.11419 ns'; U1.AJ17
PIN_DELAY '0.1029585 ns'; U1.AJ16
PIN_DELAY '0.073594 ns'; U1.AJ15
PIN_DELAY '0.107049 ns'; U1.AH17
PIN_DELAY '0.1008795 ns'; U1.AH16
PIN_DELAY '0.096604 ns'; U1.AG16
PIN_DELAY '0.066149 ns'; U1.AG15
PIN_DELAY '0.091169 ns'; U1.AF17
PIN_DELAY '0.0908165 ns'; U1.AF16
PIN_DELAY '0.0669165 ns'; U1.AF15
PIN_DELAY '0.0919535 ns'; U1.AE17
PIN_DELAY '0.116216 ns'; U1.E15
PIN_DELAY '0.126235 ns'; U1.D17
PIN_DELAY '0.12639 ns'; U1.D16
PIN_DELAY '0.116178 ns'; U1.D15
PIN_DELAY '0.1254805 ns'; U1.C17
PIN_DELAY '0.122558 ns'; U1.C16
PIN_DELAY '0.1305135 ns'; U1.B16
PIN_DELAY '0.1250745 ns'; U1.B15
PIN_DELAY '0.1393035 ns'; U1.A17
PIN_DELAY '0.1273335 ns'; U1.A16
PIN_DELAY '0.123747 ns'; U1.A15
LAST_PIN_SWAP 'U1.AP19'; U1.AP20 U1.AP18
PIN_DELAY '0.0995245 ns'; U1.AP20
PIN_DELAY '0.105004 ns'; U1.AP18
PIN_DELAY '0.0917525 ns'; U1.AK18
PIN_DELAY '0.066365 ns'; U1.AG20
LAST_PIN_SWAP 'U1.AG18'; U1.AG19
PIN_DELAY '0.066423 ns'; U1.AG19
LAST_PIN_SWAP 'U1.AG19'; U1.AG18
PIN_DELAY '0.06606 ns'; U1.AG18
PIN_DELAY '0.091582 ns'; U1.AF20
PIN_DELAY '0.134556 ns'; U1.L20
PIN_DELAY '0.1400845 ns'; U1.L19
PIN_DELAY '0.10737 ns'; U1.L18
PIN_DELAY '0.13437 ns'; U1.K20
PIN_DELAY '0.125801 ns'; U1.K19
PIN_DELAY '0.101036 ns'; U1.K18
PIN_DELAY '0.12897 ns'; U1.J20
PIN_DELAY '0.128824 ns'; U1.J19
PIN_DELAY '0.1196505 ns'; U1.H19
PIN_DELAY '0.1183085 ns'; U1.H18
PIN_DELAY '0.1395495 ns'; U1.G20
PIN_DELAY '0.117176 ns'; U1.G19
PIN_DELAY '0.116257 ns'; U1.G18
PIN_DELAY '0.1393185 ns'; U1.F20
PIN_DELAY '0.142791 ns'; U1.A18
DYN_THERMAL_CON_TYPE 'ORTHOGONAL'; 3V3.2
LAST_PIN_SWAP 'U1.AL22'; U1.AP24
PIN_DELAY '0.104845 ns'; U1.AP24
PIN_DELAY '0.087783 ns'; U1.AM23
PIN_DELAY '0.081982 ns'; U1.AL23
LAST_PIN_SWAP 'U1.AP24'; U1.AL22
PIN_DELAY '0.080199 ns'; U1.AL22
PIN_DELAY '0.081171 ns'; U1.AL21
PIN_DELAY '0.091359 ns'; U1.AK24
PIN_DELAY '0.0708345 ns'; U1.AK23
LAST_PIN_SWAP 'U1.AJ22'; U1.AK22 U1.AH21
PIN_DELAY '0.07377 ns'; U1.AK22
PIN_DELAY '0.074948 ns'; U1.AJ21
PIN_DELAY '0.062594 ns'; U1.AH24
PIN_DELAY '0.061214 ns'; U1.AH23
PIN_DELAY '0.0624765 ns'; U1.AH22
PIN_DELAY '0.063612 ns'; U1.AG24
PIN_DELAY '0.0572625 ns'; U1.AG21
PIN_DELAY '0.0539665 ns'; U1.W21
PIN_DELAY '0.042377 ns'; U1.V24
PIN_DELAY '0.04502 ns'; U1.V23
PIN_DELAY '0.0468555 ns'; U1.V22
PIN_DELAY '0.057613 ns'; U1.V21
PIN_DELAY '0.050016 ns'; U1.U24
PIN_DELAY '0.051354 ns'; U1.U23
PIN_DELAY '0.053676 ns'; U1.T23
PIN_DELAY '0.0654505 ns'; U1.T22
PIN_DELAY '0.0668855 ns'; U1.T21
PIN_DELAY '0.0736935 ns'; U1.R24
PIN_DELAY '0.064826 ns'; U1.R23
PIN_DELAY '0.067436 ns'; U1.R22
PIN_DELAY '0.0777175 ns'; U1.R21
PIN_DELAY '0.08023 ns'; U1.P24
PIN_DELAY '0.092454 ns'; U1.M21
PIN_DELAY '0.115626 ns'; U1.J24
PIN_DELAY '0.144838 ns'; U1.G21
PIN_DELAY '0.144021 ns'; U1.D24
PIN_DELAY '0.1711115 ns'; U1.B21
PIN_DELAY '0.091638 ns'; U1.AK25
PIN_DELAY '0.0910935 ns'; U1.AJ27
PIN_DELAY '0.091141 ns'; U1.AJ26
PIN_DELAY '0.091149 ns'; U1.AJ25
PIN_DELAY '0.0919015 ns'; U1.AH27
PIN_DELAY '0.0920715 ns'; U1.AH26
PIN_DELAY '0.091609 ns'; U1.AG26
PIN_DELAY '0.0911435 ns'; U1.AG25
PIN_DELAY '0.0911365 ns'; U1.AF25
PIN_DELAY '0.099602 ns'; U1.AE27
LAST_PIN_SWAP 'U1.AD28'; U1.AD27
PIN_DELAY '0.0999555 ns'; U1.AD27
PIN_DELAY '0.0553585 ns'; U1.AA27
PIN_DELAY '0.066371 ns'; U1.U27
PIN_DELAY '0.07118 ns'; U1.R25
PIN_DELAY '0.087544 ns'; U1.P25
PIN_DELAY '0.054381 ns'; U1.N27
PIN_DELAY '0.1155295 ns'; U1.L25
PIN_DELAY '0.1159875 ns'; U1.K25
PIN_DELAY '0.0692905 ns'; U1.J27
PIN_DELAY '0.122809 ns'; U1.G25
PIN_DELAY '0.130646 ns'; U1.F25
PIN_DELAY '0.0727465 ns'; U1.E27
PIN_DELAY '0.171461 ns'; U1.B27
PIN_DELAY '0.160029 ns'; U1.B26
PIN_DELAY '0.1575635 ns'; U1.B25
PIN_DELAY '0.176253 ns'; U1.A27
PIN_DELAY '0.1665515 ns'; U1.A26
PIN_DELAY '0.165372 ns'; U1.A25
PIN_DELAY '0.1132785 ns'; U1.AP30
PIN_DELAY '0.10781 ns'; U1.AP29
PIN_DELAY '0.0955455 ns'; U1.AN29
PIN_DELAY '0.096343 ns'; U1.AN28
PIN_DELAY '0.101806 ns'; U1.AM30
PIN_DELAY '0.0994605 ns'; U1.AM29
PIN_DELAY '0.100042 ns'; U1.AM28
PIN_DELAY '0.0905135 ns'; U1.AL30
PIN_DELAY '0.1051175 ns'; U1.AG28
LAST_PIN_SWAP 'U1.AF31'; U1.AF30 U1.AD30 U1.AD29
PIN_DELAY '0.0907225 ns'; U1.AF30
PIN_DELAY '0.084771 ns'; U1.AD30
PIN_DELAY '0.05397 ns'; U1.AB30
PIN_DELAY '0.0540165 ns'; U1.AB29
PIN_DELAY '0.105384 ns'; U1.AB28
PIN_DELAY '0.0558315 ns'; U1.AA28
PIN_DELAY '0.055845 ns'; U1.Y30
PIN_DELAY '0.055659 ns'; U1.Y29
PIN_DELAY '0.0668535 ns'; U1.U28
PIN_DELAY '0.057813 ns'; U1.T30
PIN_DELAY '0.058007 ns'; U1.T29
PIN_DELAY '0.0542515 ns'; U1.N28
PIN_DELAY '0.06347 ns'; U1.M30
PIN_DELAY '0.063645 ns'; U1.M29
PIN_DELAY '0.0691135 ns'; U1.J28
PIN_DELAY '0.0782205 ns'; U1.H30
PIN_DELAY '0.0782445 ns'; U1.H29
PIN_DELAY '0.072784 ns'; U1.E28
PIN_DELAY '0.086182 ns'; U1.D30
PIN_DELAY '0.0862935 ns'; U1.D29
PIN_DELAY '0.0956595 ns'; U1.B30
PIN_DELAY '0.095824 ns'; U1.B29
PIN_DELAY '0.1040615 ns'; U1.AN31
PIN_DELAY '0.1216905 ns'; U1.AM34
LAST_PIN_SWAP 'U1.AM33'; U1.AM34
PIN_DELAY '0.116213 ns'; U1.AM33
PIN_DELAY '0.1161055 ns'; U1.AL33
LAST_PIN_SWAP 'U1.AJ34'; U1.AL32 U1.AL31 U1.AK33
PIN_DELAY '0.110876 ns'; U1.AL32
PIN_DELAY '0.1066855 ns'; U1.AK33
PIN_DELAY '0.108431 ns'; U1.AK32
PIN_DELAY '0.1074525 ns'; U1.AJ32
PIN_DELAY '0.0991045 ns'; U1.AJ31
LAST_PIN_SWAP 'U1.AD32'; U1.AF33 U1.AD34
PIN_DELAY '0.0959555 ns'; U1.AF33
LAST_PIN_SWAP 'U1.AD33'; U1.AF32
PIN_DELAY '0.100348 ns'; U1.AF32
PIN_DELAY '0.090547 ns'; U1.AD32
LAST_PIN_SWAP 'U1.AG34'; U1.AD31
PIN_DELAY '0.090024 ns'; U1.AD31
PIN_DELAY '0.086057 ns'; U1.AB34
PIN_DELAY '0.08594 ns'; U1.AB33
PIN_DELAY '0.07224 ns'; U1.AA32
PIN_DELAY '0.0720835 ns'; U1.AA31
PIN_DELAY '0.0889075 ns'; U1.Y34
PIN_DELAY '0.088782 ns'; U1.Y33
PIN_DELAY '0.0716405 ns'; U1.W32
PIN_DELAY '0.071596 ns'; U1.W31
PIN_DELAY '0.0869245 ns'; U1.V34
PIN_DELAY '0.0869435 ns'; U1.V33
PIN_DELAY '0.0954105 ns'; U1.U32
PIN_DELAY '0.095236 ns'; U1.U31
PIN_DELAY '0.0933285 ns'; U1.T34
PIN_DELAY '0.093456 ns'; U1.T33
PIN_DELAY '0.069568 ns'; U1.R32
PIN_DELAY '0.069763 ns'; U1.R31
PIN_DELAY '0.095635 ns'; U1.P34
PIN_DELAY '0.095764 ns'; U1.P33
PIN_DELAY '0.083148 ns'; U1.N32
PIN_DELAY '0.0833025 ns'; U1.N31
PIN_DELAY '0.0975715 ns'; U1.M34
PIN_DELAY '0.0976725 ns'; U1.M33
PIN_DELAY '0.084419 ns'; U1.L32
PIN_DELAY '0.084587 ns'; U1.L31
PIN_DELAY '0.102185 ns'; U1.K34
PIN_DELAY '0.1023035 ns'; U1.K33
PIN_DELAY '0.0876805 ns'; U1.J32
PIN_DELAY '0.0878695 ns'; U1.J31
PIN_DELAY '0.1130385 ns'; U1.H34
PIN_DELAY '0.1131045 ns'; U1.H33
PIN_DELAY '0.0947375 ns'; U1.G32
PIN_DELAY '0.0949295 ns'; U1.G31
PIN_DELAY '0.1185235 ns'; U1.F34
PIN_DELAY '0.1186805 ns'; U1.F33
PIN_DELAY '0.1138615 ns'; U1.E32
PIN_DELAY '0.1139655 ns'; U1.E31
PIN_DELAY '0.121032 ns'; U1.D34
PIN_DELAY '0.121193 ns'; U1.D33
PIN_DELAY '0.1147155 ns'; U1.C32
PIN_DELAY '0.1148565 ns'; U1.C31
PIN_DELAY '0.126383 ns'; U1.B34
PIN_DELAY '0.12648 ns'; U1.B33
PIN_DELAY '0.1107415 ns'; U1.A32
PIN_DELAY '0.1109245 ns'; U1.A31
LAST_PIN_SWAP 'J3.16'; J3.12 J3.6
LAST_PIN_SWAP 'J3.18'; J3.8
LAST_PIN_SWAP 'J3.24'; J3.22
LAST_PIN_SWAP 'J3.14'; J3.18 J3.13
LAST_PIN_SWAP 'J3.12'; J3.16
LAST_PIN_SWAP 'J3.13'; J3.14
LAST_PIN_SWAP 'J3.44'; J3.38 J3.46
LAST_PIN_SWAP 'J3.38'; J3.36 J3.44 J3.27
LAST_PIN_SWAP 'J3.26'; J3.34 J3.112
LAST_PIN_SWAP 'J3.34'; J3.32 J3.28 J3.26
LAST_PIN_SWAP 'J3.53'; J3.52 J3.48 J3.54 J3.47
LAST_PIN_SWAP 'J3.72'; J3.74
LAST_PIN_SWAP 'J3.67'; J3.72 J3.61 J3.65
LAST_PIN_SWAP 'J3.88'; J3.86 J3.87
LAST_PIN_SWAP 'J3.78'; J3.84
LAST_PIN_SWAP 'J3.107'; J3.108 J3.148
LAST_PIN_SWAP 'J3.105'; J3.106 J3.146
LAST_PIN_SWAP 'J4.3'; J4.147
LAST_PIN_SWAP 'J4.1'; J4.145
LAST_PIN_SWAP 'J4.13'; J4.143
LAST_PIN_SWAP 'J4.11'; J4.141
LAST_PIN_SWAP 'J4.7'; J4.137 J4.77
LAST_PIN_SWAP 'J4.5'; J4.135 J4.75
LAST_PIN_SWAP 'J4.123'; J4.133
LAST_PIN_SWAP 'J4.121'; J4.131
LAST_PIN_SWAP 'J4.117'; J4.127
LAST_PIN_SWAP 'J4.115'; J4.125
LAST_PIN_SWAP 'J4.113'; J4.123
LAST_PIN_SWAP 'J4.111'; J4.121
LAST_PIN_SWAP 'J4.107'; J4.117
LAST_PIN_SWAP 'J4.105'; J4.115
LAST_PIN_SWAP 'J4.103'; J4.113
LAST_PIN_SWAP 'J4.101'; J4.111
LAST_PIN_SWAP 'J4.97'; J4.107
LAST_PIN_SWAP 'J4.95'; J4.105
LAST_PIN_SWAP 'J4.93'; J4.103
LAST_PIN_SWAP 'J4.91'; J4.101
LAST_PIN_SWAP 'J4.87'; J4.97
LAST_PIN_SWAP 'J4.85'; J4.95
LAST_PIN_SWAP 'J4.83'; J4.93 J4.73
LAST_PIN_SWAP 'J4.81'; J4.91 J4.71
LAST_PIN_SWAP 'J4.77'; J4.87 J4.7
LAST_PIN_SWAP 'J4.75'; J4.85 J4.5
LAST_PIN_SWAP 'J4.73'; J4.83
LAST_PIN_SWAP 'J4.71'; J4.81
LAST_PIN_SWAP 'J4.143'; J4.13
LAST_PIN_SWAP 'J4.141'; J4.11
LAST_PIN_SWAP 'J4.147'; J4.3
LAST_PIN_SWAP 'J4.145'; J4.1
LAST_PIN_SWAP 'J3.15'; J3.11 J3.17
LAST_PIN_SWAP 'J3.5'; J3.7
LAST_PIN_SWAP 'J3.7'; J3.5
LAST_PIN_SWAP 'J3.21'; J3.3 J3.25
LAST_PIN_SWAP 'J3.4'; J3.1
LAST_PIN_SWAP 'J3.25'; J3.23 J3.21 J3.111
LAST_PIN_SWAP 'J3.17'; J3.15
LAST_PIN_SWAP 'J3.37'; J3.35
LAST_PIN_SWAP 'J3.32'; J3.33
LAST_PIN_SWAP 'J3.42'; J3.31
LAST_PIN_SWAP 'J3.48'; J3.51 J3.45 J3.53
LAST_PIN_SWAP 'J3.36'; J3.43
LAST_PIN_SWAP 'J3.92'; J3.91 J3.95
LAST_PIN_SWAP 'J3.85'; J3.81
LAST_PIN_SWAP 'J3.94'; J3.97 J3.93
LAST_PIN_SWAP 'J3.118'; J3.117
LAST_PIN_SWAP 'J3.116'; J3.115
LAST_PIN_SWAP 'J3.27'; J3.113
$END
