JDF B
// Created by Version 1.3 
PROJECT Prep-8 Pre-scaled Counter
DESIGN prep_8 Normal
DEVKIT LC4256ZE-5TN100C
ENTRY ABEL/Schematic
STIMULUS prep_8.abv
MODULE ripplec.sch
MODSTYLE ripplec Normal
MODULE prep8.sch
MODSTYLE prep8 Normal
MODULE p8_top.sch
MODSTYLE p8_top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE p8_top
