
TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/add.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/andi.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/and.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bgeu.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/blt.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/bne.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jal.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/jalr.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lui.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/lw.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/ori.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/or.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/simple.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slli.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sll.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slti.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltiu.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/slt.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sltu.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srai.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sra.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srli.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/srl.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sub.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/sw.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/test10.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: -7
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/testall.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xori.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------

TESTING: /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem
-- VERILATE ----------------
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem
/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
sed -i 's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem"|g'  /home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/define.vh
verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v -CFLAGS '-DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/test/part3/xor.mem -DVCD_OUTPUT -DDPRINTF   -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++     sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/rsaigal/Documents/2026spring/cs3220-labs-sp2026-roshan/lab1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Failed. exitcode: 0
-- DONE --------------------
