{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 10:53:52 2022 " "Info: Processing started: Mon Apr 04 10:53:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment2B -c assignment2B " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2B -c assignment2B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  assignment2B.v(29) " "Error (10170): Verilog HDL syntax error at assignment2B.v(29) near text \"end\"; \"end\" without \"begin\" " {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y assignment2B.v(6) " "Info (10281): Verilog HDL Declaration information at assignment2B.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C assignment2B.v(5) " "Info (10281): Verilog HDL Declaration information at assignment2B.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "assignment2B assignment2B.v(1) " "Error (10112): Ignored design unit \"assignment2B\" at assignment2B.v(1) due to previous errors" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2B.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file assignment2B.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Error: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 04 10:53:52 2022 " "Error: Processing ended: Mon Apr 04 10:53:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
