Analysis & Synthesis report for register_file
Wed Apr 26 16:35:28 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:0:REGX
 13. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:0:VALD
 14. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:1:REGX
 15. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:1:VALD
 16. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:2:REGX
 17. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:2:VALD
 18. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:3:REGX
 19. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:3:VALD
 20. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:4:REGX
 21. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:4:VALD
 22. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:5:REGX
 23. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:5:VALD
 24. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:6:REGX
 25. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:6:VALD
 26. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:7:REGX
 27. Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:7:VALD
 28. Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux1
 29. Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux2
 30. Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux3
 31. Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux4
 32. Parameter Settings for User Entity Instance: RRF:rr_file
 33. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:0:VALD
 34. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:1:VALD
 35. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:2:VALD
 36. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:3:VALD
 37. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:4:VALD
 38. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:5:VALD
 39. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:6:VALD
 40. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:7:VALD
 41. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:8:VALD
 42. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:9:VALD
 43. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:10:VALD
 44. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:11:VALD
 45. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:12:VALD
 46. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:13:VALD
 47. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:14:VALD
 48. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:15:VALD
 49. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:16:VALD
 50. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:17:VALD
 51. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:18:VALD
 52. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:19:VALD
 53. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:20:VALD
 54. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:21:VALD
 55. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:22:VALD
 56. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:23:VALD
 57. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:24:VALD
 58. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:25:VALD
 59. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:26:VALD
 60. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:27:VALD
 61. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:28:VALD
 62. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:29:VALD
 63. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:30:VALD
 64. Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:31:VALD
 65. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:7:REGX"
 66. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:6:REGX"
 67. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:5:REGX"
 68. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:4:REGX"
 69. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:3:REGX"
 70. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:2:REGX"
 71. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:1:REGX"
 72. Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:0:REGX"
 73. Port Connectivity Checks: "ARF:ar_file"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 26 16:35:27 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; register_file                               ;
; Top-level Entity Name              ; register_file                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 671                                         ;
;     Total combinational functions  ; 671                                         ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 137                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; register_file      ; register_file      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                            ; Library ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; ../ALL Code Files/registers.vhd     ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd     ;         ;
; ../ALL Code Files/multiplexer.vhd   ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd   ;         ;
; ../ALL Code Files/rrf.vhd           ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd           ;         ;
; ../ALL Code Files/register_file.vhd ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd ;         ;
; ../ALL Code Files/components.vhd    ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd    ;         ;
; ../ALL Code Files/ARF.vhd           ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd           ;         ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 671                     ;
;                                             ;                         ;
; Total combinational functions               ; 671                     ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 486                     ;
;     -- 3 input functions                    ; 115                     ;
;     -- <=2 input functions                  ; 70                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 671                     ;
;     -- arithmetic mode                      ; 0                       ;
;                                             ;                         ;
; Total registers                             ; 32                      ;
;     -- Dedicated logic registers            ; 32                      ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 137                     ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; write_back_check2~input ;
; Maximum fan-out                             ; 66                      ;
; Total fan-out                               ; 2663                    ;
; Average fan-out                             ; 2.73                    ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name   ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+---------------+--------------+
; |register_file                     ; 671 (639)           ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 137  ; 0            ; |register_file                                        ; register_file ; work         ;
;    |RRF:rr_file|                   ; 32 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file                            ; RRF           ; work         ;
;       |registers:\GEN_REG:0:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:0:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:10:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:10:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:11:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:11:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:12:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:12:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:13:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:13:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:14:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:14:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:15:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:15:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:16:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:16:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:17:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:17:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:18:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:18:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:19:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:19:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:1:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:1:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:20:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:20:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:21:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:21:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:22:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:22:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:23:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:23:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:24:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:24:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:25:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:25:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:26:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:26:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:27:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:27:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:28:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:28:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:29:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:29:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:2:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:2:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:30:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:30:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:31:VALD| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:31:VALD ; registers     ; work         ;
;       |registers:\GEN_REG:3:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:3:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:4:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:4:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:5:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:5:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:6:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:6:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:7:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:7:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:8:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:8:VALD  ; registers     ; work         ;
;       |registers:\GEN_REG:9:VALD|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register_file|RRF:rr_file|registers:\GEN_REG:9:VALD  ; registers     ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; stall                                               ; stall                 ; yes                    ;
; count[1]                                            ; count[30]             ; yes                    ;
; count[0]                                            ; count[30]             ; yes                    ;
; N_rrf_valid_in[0][0]                                ; N_rrf_valid_in[0][0]  ; yes                    ;
; N_rrf_valid_en[0][0]                                ; N_rrf_valid_in[0][0]  ; yes                    ;
; N_rrf_valid_in[1][0]                                ; N_rrf_valid_in[1][0]  ; yes                    ;
; N_rrf_valid_en[1][0]                                ; N_rrf_valid_in[1][0]  ; yes                    ;
; N_rrf_valid_in[2][0]                                ; N_rrf_valid_in[2][0]  ; yes                    ;
; N_rrf_valid_en[2][0]                                ; N_rrf_valid_in[2][0]  ; yes                    ;
; N_rrf_valid_in[3][0]                                ; N_rrf_valid_in[3][0]  ; yes                    ;
; N_rrf_valid_en[3][0]                                ; N_rrf_valid_in[3][0]  ; yes                    ;
; N_rrf_valid_in[4][0]                                ; N_rrf_valid_in[4][0]  ; yes                    ;
; N_rrf_valid_en[4][0]                                ; N_rrf_valid_in[4][0]  ; yes                    ;
; N_rrf_valid_in[5][0]                                ; N_rrf_valid_in[5][0]  ; yes                    ;
; N_rrf_valid_en[5][0]                                ; N_rrf_valid_in[5][0]  ; yes                    ;
; N_rrf_valid_in[6][0]                                ; N_rrf_valid_in[6][0]  ; yes                    ;
; N_rrf_valid_en[6][0]                                ; N_rrf_valid_in[6][0]  ; yes                    ;
; N_rrf_valid_in[7][0]                                ; N_rrf_valid_in[7][0]  ; yes                    ;
; N_rrf_valid_en[7][0]                                ; N_rrf_valid_in[7][0]  ; yes                    ;
; N_rrf_valid_in[8][0]                                ; N_rrf_valid_in[8][0]  ; yes                    ;
; N_rrf_valid_en[8][0]                                ; N_rrf_valid_in[8][0]  ; yes                    ;
; N_rrf_valid_in[9][0]                                ; N_rrf_valid_in[9][0]  ; yes                    ;
; N_rrf_valid_en[9][0]                                ; N_rrf_valid_in[9][0]  ; yes                    ;
; N_rrf_valid_in[10][0]                               ; N_rrf_valid_in[10][0] ; yes                    ;
; N_rrf_valid_en[10][0]                               ; N_rrf_valid_in[10][0] ; yes                    ;
; N_rrf_valid_in[11][0]                               ; N_rrf_valid_in[11][0] ; yes                    ;
; N_rrf_valid_en[11][0]                               ; N_rrf_valid_in[11][0] ; yes                    ;
; N_rrf_valid_in[12][0]                               ; N_rrf_valid_in[12][0] ; yes                    ;
; N_rrf_valid_en[12][0]                               ; N_rrf_valid_in[12][0] ; yes                    ;
; N_rrf_valid_in[13][0]                               ; N_rrf_valid_in[13][0] ; yes                    ;
; N_rrf_valid_en[13][0]                               ; N_rrf_valid_in[13][0] ; yes                    ;
; N_rrf_valid_in[14][0]                               ; N_rrf_valid_in[14][0] ; yes                    ;
; N_rrf_valid_en[14][0]                               ; N_rrf_valid_in[14][0] ; yes                    ;
; N_rrf_valid_in[15][0]                               ; N_rrf_valid_in[15][0] ; yes                    ;
; N_rrf_valid_en[15][0]                               ; N_rrf_valid_in[15][0] ; yes                    ;
; N_rrf_valid_in[16][0]                               ; N_rrf_valid_in[16][0] ; yes                    ;
; N_rrf_valid_en[16][0]                               ; N_rrf_valid_in[16][0] ; yes                    ;
; N_rrf_valid_in[17][0]                               ; N_rrf_valid_in[17][0] ; yes                    ;
; N_rrf_valid_en[17][0]                               ; N_rrf_valid_in[17][0] ; yes                    ;
; N_rrf_valid_in[18][0]                               ; N_rrf_valid_in[18][0] ; yes                    ;
; N_rrf_valid_en[18][0]                               ; N_rrf_valid_in[18][0] ; yes                    ;
; N_rrf_valid_in[19][0]                               ; N_rrf_valid_in[19][0] ; yes                    ;
; N_rrf_valid_en[19][0]                               ; N_rrf_valid_in[19][0] ; yes                    ;
; N_rrf_valid_in[20][0]                               ; N_rrf_valid_in[20][0] ; yes                    ;
; N_rrf_valid_en[20][0]                               ; N_rrf_valid_in[20][0] ; yes                    ;
; N_rrf_valid_in[21][0]                               ; N_rrf_valid_in[21][0] ; yes                    ;
; N_rrf_valid_en[21][0]                               ; N_rrf_valid_in[21][0] ; yes                    ;
; N_rrf_valid_in[22][0]                               ; N_rrf_valid_in[22][0] ; yes                    ;
; N_rrf_valid_en[22][0]                               ; N_rrf_valid_in[22][0] ; yes                    ;
; N_rrf_valid_in[23][0]                               ; N_rrf_valid_in[23][0] ; yes                    ;
; N_rrf_valid_en[23][0]                               ; N_rrf_valid_in[23][0] ; yes                    ;
; N_rrf_valid_in[24][0]                               ; N_rrf_valid_in[24][0] ; yes                    ;
; N_rrf_valid_en[24][0]                               ; N_rrf_valid_in[24][0] ; yes                    ;
; N_rrf_valid_in[25][0]                               ; N_rrf_valid_in[25][0] ; yes                    ;
; N_rrf_valid_en[25][0]                               ; N_rrf_valid_in[25][0] ; yes                    ;
; N_rrf_valid_in[26][0]                               ; N_rrf_valid_in[26][0] ; yes                    ;
; N_rrf_valid_en[26][0]                               ; N_rrf_valid_in[26][0] ; yes                    ;
; N_rrf_valid_in[27][0]                               ; N_rrf_valid_in[27][0] ; yes                    ;
; N_rrf_valid_en[27][0]                               ; N_rrf_valid_in[27][0] ; yes                    ;
; N_rrf_valid_in[28][0]                               ; N_rrf_valid_in[28][0] ; yes                    ;
; N_rrf_valid_en[28][0]                               ; N_rrf_valid_in[28][0] ; yes                    ;
; N_rrf_valid_in[29][0]                               ; N_rrf_valid_in[29][0] ; yes                    ;
; N_rrf_valid_en[29][0]                               ; N_rrf_valid_in[29][0] ; yes                    ;
; N_rrf_valid_in[30][0]                               ; N_rrf_valid_in[30][0] ; yes                    ;
; N_rrf_valid_en[30][0]                               ; N_rrf_valid_in[30][0] ; yes                    ;
; N_rrf_valid_in[31][0]                               ; N_rrf_valid_en[31][0] ; yes                    ;
; N_rrf_valid_en[31][0]                               ; N_rrf_valid_en[31][0] ; yes                    ;
; a[4]                                                ; a[0]                  ; yes                    ;
; a[0]                                                ; a[0]                  ; yes                    ;
; a[1]                                                ; a[0]                  ; yes                    ;
; a[2]                                                ; a[0]                  ; yes                    ;
; a[3]                                                ; a[0]                  ; yes                    ;
; b[4]                                                ; b[4]                  ; yes                    ;
; b[0]                                                ; b[4]                  ; yes                    ;
; b[1]                                                ; b[4]                  ; yes                    ;
; b[2]                                                ; b[4]                  ; yes                    ;
; b[3]                                                ; b[4]                  ; yes                    ;
; Number of user-specified and inferred latches = 77  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+-----------------------------------------------------+------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                         ;
+-----------------------------------------------------+------------------------------------------------------------+
; ARF:ar_file|registers:\GEN_REG:0:REGX|data[1..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:0:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:1:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:1:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:2:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:2:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:3:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:3:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:4:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:4:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:5:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:5:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:6:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:6:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:7:REGX|data[0..15]   ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:7:REGX|output[0..15] ; Merged with ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:0:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:0:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:0:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:0:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:1:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:1:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:2:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:2:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:3:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:3:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:4:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:4:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:5:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:5:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:6:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:6:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:7:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:7:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:8:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:8:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:9:VALD|output[0]     ; Merged with RRF:rr_file|registers:\GEN_REG:9:VALD|data[0]  ;
; RRF:rr_file|registers:\GEN_REG:10:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:10:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:11:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:11:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:12:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:12:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:13:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:13:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:14:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:14:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:15:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:15:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:16:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:16:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:17:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:17:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:18:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:18:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:19:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:19:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:20:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:20:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:21:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:21:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:22:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:22:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:23:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:23:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:24:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:24:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:25:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:25:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:26:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:26:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:27:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:27:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:28:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:28:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:29:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:29:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:30:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] ;
; RRF:rr_file|registers:\GEN_REG:31:VALD|output[0]    ; Merged with RRF:rr_file|registers:\GEN_REG:31:VALD|data[0] ;
; ARF:ar_file|registers:\GEN_REG:1:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:1:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:2:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:2:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:3:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:3:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:4:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:4:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:5:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:5:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:6:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:6:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:7:VALD|output[0]     ; Merged with ARF:ar_file|registers:\GEN_REG:7:VALD|data[0]  ;
; ARF:ar_file|registers:\GEN_REG:0:REGX|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:7:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:6:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:5:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:4:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:3:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:2:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:1:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; ARF:ar_file|registers:\GEN_REG:0:VALD|data[0]       ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 304             ;                                                            ;
+-----------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |register_file|N_rrf_valid_in[26][0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |register_file|count                 ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |register_file|count[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:0:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:0:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:1:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:1:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:2:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:2:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:3:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:3:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:4:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:4:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:5:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:5:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:6:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:6:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:7:REGX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|registers:\GEN_REG:7:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; x              ; 8     ; Signed Integer                                   ;
; y              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; x              ; 8     ; Signed Integer                                   ;
; y              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; x              ; 8     ; Signed Integer                                   ;
; y              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARF:ar_file|multiplexer:mux4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; x              ; 8     ; Signed Integer                                   ;
; y              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:0:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:1:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:2:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:3:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:4:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:5:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:6:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:7:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:8:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:9:VALD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:10:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:11:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:12:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:13:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:14:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:15:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:16:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:17:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:18:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:19:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:20:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:21:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:22:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:23:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:24:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:25:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:26:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:27:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:28:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:29:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:30:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RRF:rr_file|registers:\GEN_REG:31:VALD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:7:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:6:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:5:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:4:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:3:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:2:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:1:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file|registers:\GEN_REG:0:REGX" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input  ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ARF:ar_file"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input3[15..3] ; Input ; Info     ; Stuck at GND ;
; input4[15..3] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 137                         ;
; cycloneiii_ff         ; 32                          ;
;     SCLR              ; 32                          ;
; cycloneiii_lcell_comb ; 672                         ;
;     normal            ; 672                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 115                         ;
;         4 data inputs ; 486                         ;
;                       ;                             ;
; Max LUT depth         ; 30.00                       ;
; Average LUT depth     ; 14.86                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 26 16:35:00 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd
    Info (12022): Found design unit 1: registers-reg File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 13
    Info (12023): Found entity 1: registers File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-m File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd Line: 17
    Info (12023): Found entity 1: multiplexer File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd
    Info (12022): Found design unit 1: demux-dm File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd Line: 17
    Info (12023): Found entity 1: demux File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd
    Info (12022): Found design unit 1: RRF-files File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd Line: 22
    Info (12023): Found entity 1: RRF File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd
    Info (12022): Found design unit 1: register_file-rFile File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 46
    Info (12023): Found entity 1: register_file File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd
    Info (12022): Found design unit 1: ARF-files File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 40
    Info (12023): Found entity 1: ARF File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 8
Info (12127): Elaborating entity "register_file" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at register_file.vhd(47): used implicit default value for signal "rrf_tag1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at register_file.vhd(47): used implicit default value for signal "rrf_tag2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at register_file.vhd(48): used implicit default value for signal "validity_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at register_file.vhd(48): used implicit default value for signal "val_en_ch" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at register_file.vhd(52): object "only_one" assigned a value but never read File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 52
Warning (10492): VHDL Process Statement warning at register_file.vhd(96): signal "validity_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 96
Warning (10492): VHDL Process Statement warning at register_file.vhd(96): signal "r1_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 96
Warning (10492): VHDL Process Statement warning at register_file.vhd(108): signal "validity_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 108
Warning (10492): VHDL Process Statement warning at register_file.vhd(108): signal "r2_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 108
Warning (10492): VHDL Process Statement warning at register_file.vhd(167): signal "write_back_check1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 167
Warning (10492): VHDL Process Statement warning at register_file.vhd(170): signal "write_back_check2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 170
Warning (10492): VHDL Process Statement warning at register_file.vhd(177): signal "write_back_check1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 177
Warning (10492): VHDL Process Statement warning at register_file.vhd(180): signal "write_back_check2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 180
Warning (10492): VHDL Process Statement warning at register_file.vhd(189): signal "write_back_check1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 189
Warning (10492): VHDL Process Statement warning at register_file.vhd(192): signal "write_back_check2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 192
Warning (10492): VHDL Process Statement warning at register_file.vhd(198): signal "write_back_check1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 198
Warning (10492): VHDL Process Statement warning at register_file.vhd(201): signal "write_back_check2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 201
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "count", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "a", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "tag1", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "b", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "tag2", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "stall", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "one", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "N_rrf_valid_in", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Warning (10631): VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable "N_rrf_valid_en", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag2[0]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag2[1]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag2[2]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag1[0]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag1[1]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "tag1[2]" at register_file.vhd(130) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 130
Info (10041): Inferred latch for "stall" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[31][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[30][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[29][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[28][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[27][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[26][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[25][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[24][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[23][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[22][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[21][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[20][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[19][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[18][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[17][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[16][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[15][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[14][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[13][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[12][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[11][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[10][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[9][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[8][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[7][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[6][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[5][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[4][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[3][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[2][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[1][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_en[0][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[31][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[30][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[29][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[28][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[27][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[26][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[25][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[24][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[23][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[22][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[21][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[20][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[19][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[18][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[17][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[16][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[15][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[14][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[13][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[12][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[11][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[10][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[9][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[8][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[7][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[6][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[5][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[4][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[3][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[2][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[1][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "N_rrf_valid_in[0][0]" at register_file.vhd(166) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Info (10041): Inferred latch for "b[0]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "b[1]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "b[2]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "b[3]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "b[4]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "a[0]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "a[1]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "a[2]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "a[3]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "a[4]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[0]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[1]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[2]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[3]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[4]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[5]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[6]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[7]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[8]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[9]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[10]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[11]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[12]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[13]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[14]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[15]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[16]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[17]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[18]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[19]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[20]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[21]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[22]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[23]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[24]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[25]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[26]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[27]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[28]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[29]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[30]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (10041): Inferred latch for "count[31]" at register_file.vhd(137) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Info (12128): Elaborating entity "ARF" for hierarchy "ARF:ar_file" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 58
Warning (10492): VHDL Process Statement warning at ARF.vhd(103): signal "input3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 103
Warning (10492): VHDL Process Statement warning at ARF.vhd(103): signal "in_sel3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 103
Warning (10492): VHDL Process Statement warning at ARF.vhd(104): signal "input4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 104
Warning (10492): VHDL Process Statement warning at ARF.vhd(104): signal "in_sel4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 104
Warning (10492): VHDL Process Statement warning at ARF.vhd(112): signal "wren3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 112
Warning (10492): VHDL Process Statement warning at ARF.vhd(112): signal "in_sel3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 112
Warning (10492): VHDL Process Statement warning at ARF.vhd(113): signal "wren4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 113
Warning (10492): VHDL Process Statement warning at ARF.vhd(113): signal "in_sel4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 113
Info (12128): Elaborating entity "registers" for hierarchy "ARF:ar_file|registers:\GEN_REG:0:REGX" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 55
Info (12128): Elaborating entity "registers" for hierarchy "ARF:ar_file|registers:\GEN_REG:0:VALD" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 61
Info (12128): Elaborating entity "multiplexer" for hierarchy "ARF:ar_file|multiplexer:mux1" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd Line: 72
Info (12128): Elaborating entity "RRF" for hierarchy "RRF:rr_file" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 121
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[0][0]" merged with LATCH primitive "N_rrf_valid_in[0][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[1][0]" merged with LATCH primitive "N_rrf_valid_in[1][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[2][0]" merged with LATCH primitive "N_rrf_valid_in[2][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[3][0]" merged with LATCH primitive "N_rrf_valid_in[3][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[4][0]" merged with LATCH primitive "N_rrf_valid_in[4][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[5][0]" merged with LATCH primitive "N_rrf_valid_in[5][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[6][0]" merged with LATCH primitive "N_rrf_valid_in[6][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[7][0]" merged with LATCH primitive "N_rrf_valid_in[7][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[8][0]" merged with LATCH primitive "N_rrf_valid_in[8][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[9][0]" merged with LATCH primitive "N_rrf_valid_in[9][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[10][0]" merged with LATCH primitive "N_rrf_valid_in[10][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[11][0]" merged with LATCH primitive "N_rrf_valid_in[11][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[12][0]" merged with LATCH primitive "N_rrf_valid_in[12][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[13][0]" merged with LATCH primitive "N_rrf_valid_in[13][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[14][0]" merged with LATCH primitive "N_rrf_valid_in[14][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[15][0]" merged with LATCH primitive "N_rrf_valid_in[15][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[16][0]" merged with LATCH primitive "N_rrf_valid_in[16][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[17][0]" merged with LATCH primitive "N_rrf_valid_in[17][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[18][0]" merged with LATCH primitive "N_rrf_valid_in[18][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[19][0]" merged with LATCH primitive "N_rrf_valid_in[19][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[20][0]" merged with LATCH primitive "N_rrf_valid_in[20][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[21][0]" merged with LATCH primitive "N_rrf_valid_in[21][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[22][0]" merged with LATCH primitive "N_rrf_valid_in[22][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[23][0]" merged with LATCH primitive "N_rrf_valid_in[23][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[24][0]" merged with LATCH primitive "N_rrf_valid_in[24][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[25][0]" merged with LATCH primitive "N_rrf_valid_in[25][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[26][0]" merged with LATCH primitive "N_rrf_valid_in[26][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[27][0]" merged with LATCH primitive "N_rrf_valid_in[27][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[28][0]" merged with LATCH primitive "N_rrf_valid_in[28][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[29][0]" merged with LATCH primitive "N_rrf_valid_in[29][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[30][0]" merged with LATCH primitive "N_rrf_valid_in[30][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Info (13026): Duplicate LATCH primitive "N_rrf_valid_en[31][0]" merged with LATCH primitive "N_rrf_valid_in[31][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
Warning (13012): Latch stall has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 132
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check2 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 15
Warning (13012): Latch count[1] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal count[1] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Warning (13012): Latch count[0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal count[1] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
Warning (13012): Latch N_rrf_valid_in[0][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[1][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[2][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[3][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[4][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[5][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[6][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[7][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[8][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[9][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[10][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[11][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[12][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[13][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[14][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[15][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[16][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[17][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[18][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[19][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[20][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[21][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[22][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[23][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[24][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[25][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[26][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[27][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[28][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[29][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[30][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch N_rrf_valid_in[31][0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal write_back_check1 File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 14
Warning (13012): Latch a[4] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch a[0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch a[1] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch a[2] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch a[3] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch b[4] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:31:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch b[0] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:30:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch b[1] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:31:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch b[2] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:31:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13012): Latch b[3] has unsafe behavior File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RRF:rr_file|registers:\GEN_REG:31:VALD|data[0] File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_data1[0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[1]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[2]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[3]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[4]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[5]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[6]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[7]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[8]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[9]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[10]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[11]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[12]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[13]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[14]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[15]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data1[16]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 29
    Warning (13410): Pin "out_data2[0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[1]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[2]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[3]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[4]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[5]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[6]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[7]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[8]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[9]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[10]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[11]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[12]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[13]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[14]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[15]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data2[16]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 30
    Warning (13410): Pin "out_data3[0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[1]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[2]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[3]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[4]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[5]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[6]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[7]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[8]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[9]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[10]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[11]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[12]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[13]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[14]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[15]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data3[16]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 31
    Warning (13410): Pin "out_data4[0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[1]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[2]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[3]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[4]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[5]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[6]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[7]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[8]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[9]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[10]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[11]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[12]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[13]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[14]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[15]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
    Warning (13410): Pin "out_data4[16]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 64 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "r1_validity_1" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 16
    Warning (15610): No output dependent on input pin "r2_validity_1" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 17
    Warning (15610): No output dependent on input pin "r1_validity_2" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 18
    Warning (15610): No output dependent on input pin "r2_validity_2" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 19
    Warning (15610): No output dependent on input pin "r3_1[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 22
    Warning (15610): No output dependent on input pin "r3_1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 22
    Warning (15610): No output dependent on input pin "r3_1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 22
    Warning (15610): No output dependent on input pin "r3_2[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 25
    Warning (15610): No output dependent on input pin "r3_2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 25
    Warning (15610): No output dependent on input pin "r3_2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 25
    Warning (15610): No output dependent on input pin "in_sel1[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 35
    Warning (15610): No output dependent on input pin "in_sel1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 35
    Warning (15610): No output dependent on input pin "in_sel1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 35
    Warning (15610): No output dependent on input pin "in_sel2[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 36
    Warning (15610): No output dependent on input pin "in_sel2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 36
    Warning (15610): No output dependent on input pin "in_sel2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 36
    Warning (15610): No output dependent on input pin "input1[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input1[15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 38
    Warning (15610): No output dependent on input pin "input2[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "input2[15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 39
    Warning (15610): No output dependent on input pin "wren1" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 41
    Warning (15610): No output dependent on input pin "wren2" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 42
    Warning (15610): No output dependent on input pin "r1_1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 20
    Warning (15610): No output dependent on input pin "r1_1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 20
    Warning (15610): No output dependent on input pin "r1_1[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 20
    Warning (15610): No output dependent on input pin "r2_1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 21
    Warning (15610): No output dependent on input pin "r2_1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 21
    Warning (15610): No output dependent on input pin "r2_1[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 21
    Warning (15610): No output dependent on input pin "r1_2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 23
    Warning (15610): No output dependent on input pin "r1_2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 23
    Warning (15610): No output dependent on input pin "r1_2[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 23
    Warning (15610): No output dependent on input pin "data_dep_1" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 26
    Warning (15610): No output dependent on input pin "r2_2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 24
    Warning (15610): No output dependent on input pin "r2_2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 24
    Warning (15610): No output dependent on input pin "r2_2[0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 24
    Warning (15610): No output dependent on input pin "data_dep_2" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd Line: 27
Info (21057): Implemented 808 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 671 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 259 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Wed Apr 26 16:35:28 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:46


