// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module handle_header (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pulse_metadata_V_TDATA,
        pulse_metadata_V_TVALID,
        pulse_metadata_V_TREADY,
        data_word_keep_V,
        data_word_strb_V,
        data_word_user_V,
        data_word_last_V,
        data_word_id_V,
        data_word_dest_V,
        in_a_pulse_read,
        in_a_xfer_bundle_rea,
        break_after_pulse_re,
        num_samples_read,
        sample_counter_read,
        decimation_value_rea,
        decimation_counter_r,
        pulse_sequence_count,
        use_mag_phase_read,
        o_data_TDATA,
        o_data_TVALID,
        o_data_TREADY,
        o_data_TKEEP,
        o_data_TSTRB,
        o_data_TUSER,
        o_data_TLAST,
        o_data_TID,
        o_data_TDEST,
        pos_enc_0,
        pos_enc_1,
        flags,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_pp1_stage0 = 7'd16;
parameter    ap_ST_fsm_state7 = 7'd32;
parameter    ap_ST_fsm_state8 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [951:0] pulse_metadata_V_TDATA;
input   pulse_metadata_V_TVALID;
output   pulse_metadata_V_TREADY;
input  [7:0] data_word_keep_V;
input  [7:0] data_word_strb_V;
input  [127:0] data_word_user_V;
input  [0:0] data_word_last_V;
input  [0:0] data_word_id_V;
input  [0:0] data_word_dest_V;
input   in_a_pulse_read;
input   in_a_xfer_bundle_rea;
input   break_after_pulse_re;
input  [31:0] num_samples_read;
input  [31:0] sample_counter_read;
input  [7:0] decimation_value_rea;
input  [7:0] decimation_counter_r;
input  [63:0] pulse_sequence_count;
input   use_mag_phase_read;
output  [31:0] o_data_TDATA;
output   o_data_TVALID;
input   o_data_TREADY;
output  [3:0] o_data_TKEEP;
output  [3:0] o_data_TSTRB;
output  [127:0] o_data_TUSER;
output  [0:0] o_data_TLAST;
output  [0:0] o_data_TID;
output  [0:0] o_data_TDEST;
input  [31:0] pos_enc_0;
input  [31:0] pos_enc_1;
input  [15:0] flags;
output  [0:0] ap_return_0;
output  [0:0] ap_return_1;
output  [0:0] ap_return_2;
output  [0:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [63:0] ap_return_6;
output  [0:0] ap_return_7;
output  [0:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg pulse_metadata_V_TREADY;
reg[31:0] o_data_TDATA;
reg o_data_TVALID;
reg[127:0] o_data_TUSER;
reg[0:0] ap_return_0;
reg[0:0] ap_return_1;
reg[0:0] ap_return_2;
reg[0:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[63:0] ap_return_6;
reg[0:0] ap_return_7;
reg[0:0] ap_return_8;
reg[31:0] ap_return_9;
reg[31:0] ap_return_10;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pulse_metadata_V_TDATA_blk_n;
reg    o_data_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [0:0] p_Repl2_s_fu_546_p3;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln228_reg_971;
reg   [4:0] x1_0_reg_350;
reg    ap_block_state1;
reg   [951:0] pulse_metadata_V_rea_reg_872;
wire   [0:0] tmp_fu_508_p3;
wire   [3:0] tmp_keep_V_fu_516_p1;
reg   [3:0] tmp_keep_V_reg_889;
wire   [3:0] tmp_strb_V_fu_520_p1;
reg   [3:0] tmp_strb_V_reg_894;
wire   [31:0] x_fu_540_p2;
reg   [0:0] p_Repl2_1_reg_910;
reg    ap_block_state4_io;
reg   [31:0] header_5_reg_915;
reg   [7:0] decimation_value_0_n_reg_921;
wire   [0:0] p_Repl2_2_fu_598_p3;
reg   [0:0] p_Repl2_2_reg_926;
wire   [31:0] p_Result_54_fu_621_p1;
reg   [31:0] p_Result_54_reg_931;
wire   [31:0] header_4_fu_634_p1;
reg   [31:0] header_4_reg_936;
wire   [31:0] header_6_fu_638_p1;
reg   [31:0] header_6_reg_941;
reg   [31:0] header_7_reg_946;
wire   [31:0] header_8_fu_650_p1;
reg   [31:0] header_8_reg_951;
reg   [31:0] header_9_reg_956;
wire   [31:0] select_ln220_fu_662_p3;
reg   [31:0] select_ln220_reg_961;
wire   [31:0] select_ln221_fu_670_p3;
reg   [31:0] select_ln221_reg_966;
wire   [0:0] icmp_ln228_fu_678_p2;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_state6_io;
reg    ap_block_pp1_stage0_11001;
wire   [4:0] x_1_fu_684_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] trunc_ln232_fu_690_p1;
wire   [63:0] add_ln241_fu_705_p2;
wire    ap_CS_fsm_state7;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [31:0] x_0_reg_340;
wire   [31:0] ap_phi_reg_pp1_iter0_tmp_data_V_reg_361;
reg   [31:0] ap_phi_reg_pp1_iter1_tmp_data_V_reg_361;
reg   [7:0] phi_ln244_reg_406;
reg   [63:0] pulse_sequence_count_2_reg_417;
reg   [0:0] previous_gate_bit_wr_reg_426;
reg   [7:0] phi_ln244_1_reg_439;
reg   [0:0] phi_ln244_2_reg_448;
reg   [31:0] phi_ln244_3_reg_457;
reg   [0:0] phi_ln244_4_reg_466;
reg   [31:0] phi_ln244_5_reg_475;
reg   [0:0] p_0154_reg_486;
wire    ap_block_pp1_stage0_01001;
reg   [127:0] p_Result_51_fu_529_p4;
reg   [127:0] p_Result_53_fu_562_p4;
reg   [127:0] p_Result_56_fu_694_p4;
wire    ap_CS_fsm_state2;
reg   [127:0] grp_fu_499_p4;
reg   [127:0] p_Result_52_fu_553_p4;
wire   [4:0] tmp_30_fu_605_p4;
wire   [20:0] tmp_31_fu_614_p3;
wire   [7:0] tmp_sequence_index_l_fu_625_p4;
wire   [0:0] or_ln244_fu_710_p1;
wire    ap_CS_fsm_state8;
wire   [0:0] or_ln244_1_fu_715_p1;
wire   [0:0] or_ln244_fu_710_p2;
wire   [0:0] or_ln244_1_fu_715_p2;
wire   [0:0] icmp_ln163_fu_524_p2;
reg   [0:0] ap_return_0_preg;
reg   [0:0] ap_return_1_preg;
reg   [0:0] ap_return_2_preg;
reg   [0:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [63:0] ap_return_6_preg;
reg   [0:0] ap_return_7_preg;
reg   [0:0] ap_return_8_preg;
reg   [31:0] ap_return_9_preg;
reg   [31:0] ap_return_10_preg;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 1'd0;
#0 ap_return_2_preg = 1'd0;
#0 ap_return_3_preg = 1'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 64'd0;
#0 ap_return_7_preg = 1'd0;
#0 ap_return_8_preg = 1'd0;
#0 ap_return_9_preg = 32'd0;
#0 ap_return_10_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_0_preg <= p_0154_reg_486;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_10_preg <= phi_ln244_5_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_1_preg <= or_ln244_fu_710_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_2_preg <= or_ln244_1_fu_715_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_3_preg <= phi_ln244_4_reg_466;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_4_preg <= phi_ln244_1_reg_439;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_5_preg <= phi_ln244_reg_406;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_6_preg <= pulse_sequence_count_2_reg_417;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_7_preg <= previous_gate_bit_wr_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_8_preg <= phi_ln244_2_reg_448;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_9_preg <= phi_ln244_3_reg_457;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln232_fu_690_p1 == 4'd15) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0)) | ((trunc_ln232_fu_690_p1 == 4'd14) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0)) | ((trunc_ln232_fu_690_p1 == 4'd13) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0)) | ((trunc_ln232_fu_690_p1 == 4'd12) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0)))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= 32'd0;
    end else if (((trunc_ln232_fu_690_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= 32'd3126770193;
    end else if (((trunc_ln232_fu_690_p1 == 4'd11) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= select_ln221_reg_966;
    end else if (((trunc_ln232_fu_690_p1 == 4'd10) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= select_ln220_reg_961;
    end else if (((trunc_ln232_fu_690_p1 == 4'd9) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_9_reg_956;
    end else if (((trunc_ln232_fu_690_p1 == 4'd8) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_8_reg_951;
    end else if (((trunc_ln232_fu_690_p1 == 4'd7) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_7_reg_946;
    end else if (((trunc_ln232_fu_690_p1 == 4'd6) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_6_reg_941;
    end else if (((trunc_ln232_fu_690_p1 == 4'd5) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_5_reg_915;
    end else if (((trunc_ln232_fu_690_p1 == 4'd4) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_4_reg_936;
    end else if (((trunc_ln232_fu_690_p1 == 4'd3) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= pos_enc_1;
    end else if (((trunc_ln232_fu_690_p1 == 4'd2) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= pos_enc_0;
    end else if (((trunc_ln232_fu_690_p1 == 4'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= p_Result_54_reg_931;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= ap_phi_reg_pp1_iter0_tmp_data_V_reg_361;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_0154_reg_486 <= 1'd0;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0154_reg_486 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_1_reg_439 <= decimation_value_0_n_reg_921;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_1_reg_439 <= decimation_value_rea;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_2_reg_448 <= p_Repl2_2_reg_926;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_2_reg_448 <= use_mag_phase_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_3_reg_457 <= header_5_reg_915;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_3_reg_457 <= num_samples_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_4_reg_466 <= p_Repl2_1_reg_910;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_4_reg_466 <= break_after_pulse_re;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_5_reg_475 <= 32'd1;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_5_reg_475 <= sample_counter_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_ln244_reg_406 <= 8'd1;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln244_reg_406 <= decimation_counter_r;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        previous_gate_bit_wr_reg_426 <= 1'd1;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        previous_gate_bit_wr_reg_426 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        pulse_sequence_count_2_reg_417 <= add_ln241_fu_705_p2;
    end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        pulse_sequence_count_2_reg_417 <= pulse_sequence_count;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_fu_678_p2 == 1'd0))) begin
        x1_0_reg_350 <= x_1_fu_684_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        x1_0_reg_350 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_508_p3 == 1'd0))) begin
        x_0_reg_340 <= sample_counter_read;
    end else if (((o_data_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        x_0_reg_340 <= x_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        decimation_value_0_n_reg_921 <= {{pulse_metadata_V_rea_reg_872[911:904]}};
        header_4_reg_936[7 : 0] <= header_4_fu_634_p1[7 : 0];
        header_5_reg_915 <= {{pulse_metadata_V_rea_reg_872[903:872]}};
        header_6_reg_941 <= header_6_fu_638_p1;
        header_7_reg_946 <= {{pulse_metadata_V_rea_reg_872[943:912]}};
        header_8_reg_951 <= header_8_fu_650_p1;
        header_9_reg_956 <= {{pulse_sequence_count[63:32]}};
        p_Repl2_1_reg_910 <= pulse_metadata_V_rea_reg_872[32'd947];
        p_Repl2_2_reg_926 <= pulse_metadata_V_rea_reg_872[32'd948];
        p_Result_54_reg_931[20 : 0] <= p_Result_54_fu_621_p1[20 : 0];
        select_ln220_reg_961[1] <= select_ln220_fu_662_p3[1];
select_ln220_reg_961[3] <= select_ln220_fu_662_p3[3];
select_ln220_reg_961[10 : 8] <= select_ln220_fu_662_p3[10 : 8];
select_ln220_reg_961[12] <= select_ln220_fu_662_p3[12];
select_ln220_reg_961[17 : 14] <= select_ln220_fu_662_p3[17 : 14];
select_ln220_reg_961[21] <= select_ln220_fu_662_p3[21];
select_ln220_reg_961[23] <= select_ln220_fu_662_p3[23];
select_ln220_reg_961[26] <= select_ln220_fu_662_p3[26];
        select_ln221_reg_966[22 : 20] <= select_ln221_fu_670_p3[22 : 20];
select_ln221_reg_966[25] <= select_ln221_fu_670_p3[25];
select_ln221_reg_966[30] <= select_ln221_fu_670_p3[30];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln228_reg_971 <= icmp_ln228_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pulse_metadata_V_rea_reg_872 <= pulse_metadata_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_508_p3 == 1'd0))) begin
        tmp_keep_V_reg_889 <= tmp_keep_V_fu_516_p1;
        tmp_strb_V_reg_894 <= tmp_strb_V_fu_520_p1;
    end
end

always @ (*) begin
    if ((icmp_ln228_fu_678_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_0 = p_0154_reg_486;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_1 = or_ln244_fu_710_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_10 = phi_ln244_5_reg_475;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_2 = or_ln244_1_fu_715_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_3 = phi_ln244_4_reg_466;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_4 = phi_ln244_1_reg_439;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_5 = phi_ln244_reg_406;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_6 = pulse_sequence_count_2_reg_417;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_7 = previous_gate_bit_wr_reg_426;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_8 = phi_ln244_2_reg_448;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_9 = phi_ln244_3_reg_457;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln228_reg_971 == 1'd0))) begin
        o_data_TDATA = ap_phi_reg_pp1_iter1_tmp_data_V_reg_361;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((p_Repl2_s_fu_546_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        o_data_TDATA = 32'd0;
    end else begin
        o_data_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln228_reg_971 == 1'd0)) | ((p_Repl2_s_fu_546_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        o_data_TDATA_blk_n = o_data_TREADY;
    end else begin
        o_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln228_reg_971 == 1'd0))) begin
        o_data_TUSER = p_Result_56_fu_694_p4;
    end else if (((p_Repl2_s_fu_546_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        o_data_TUSER = p_Result_53_fu_562_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        o_data_TUSER = p_Result_51_fu_529_p4;
    end else begin
        o_data_TUSER = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln228_reg_971 == 1'd0)) | ((p_Repl2_s_fu_546_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io)) | ((o_data_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        o_data_TVALID = 1'b1;
    end else begin
        o_data_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        pulse_metadata_V_TDATA_blk_n = pulse_metadata_V_TVALID;
    end else begin
        pulse_metadata_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pulse_metadata_V_TREADY = 1'b1;
    end else begin
        pulse_metadata_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_508_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0)) & (tmp_fu_508_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln163_fu_524_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((o_data_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln228_fu_678_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln228_fu_678_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln241_fu_705_p2 = (pulse_sequence_count + 64'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_block_state6_io));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_block_state6_io));
end

always @ (*) begin
    ap_block_state1 = ((pulse_metadata_V_TVALID == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((p_Repl2_s_fu_546_p3 == 1'd1) & (o_data_TREADY == 1'b0));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((o_data_TREADY == 1'b0) & (icmp_ln228_reg_971 == 1'd0));
end

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_tmp_data_V_reg_361 = 'bx;

always @ (*) begin
    grp_fu_499_p4 = data_word_user_V;
    grp_fu_499_p4[32'd64] = |(1'd1);
end

assign header_4_fu_634_p1 = tmp_sequence_index_l_fu_625_p4;

assign header_6_fu_638_p1 = pulse_metadata_V_rea_reg_872[31:0];

assign header_8_fu_650_p1 = pulse_sequence_count[31:0];

assign icmp_ln163_fu_524_p2 = ((x_0_reg_340 < num_samples_read) ? 1'b1 : 1'b0);

assign icmp_ln228_fu_678_p2 = ((x1_0_reg_350 == 5'd16) ? 1'b1 : 1'b0);

assign o_data_TDEST = data_word_dest_V;

assign o_data_TID = data_word_id_V;

assign o_data_TKEEP = tmp_keep_V_reg_889;

assign o_data_TLAST = data_word_last_V;

assign o_data_TSTRB = tmp_strb_V_reg_894;

assign or_ln244_1_fu_715_p1 = in_a_xfer_bundle_rea;

assign or_ln244_1_fu_715_p2 = (previous_gate_bit_wr_reg_426 | or_ln244_1_fu_715_p1);

assign or_ln244_fu_710_p1 = in_a_pulse_read;

assign or_ln244_fu_710_p2 = (previous_gate_bit_wr_reg_426 | or_ln244_fu_710_p1);

assign p_Repl2_2_fu_598_p3 = pulse_metadata_V_rea_reg_872[32'd948];

assign p_Repl2_s_fu_546_p3 = pulse_metadata_V_rea_reg_872[32'd946];

always @ (*) begin
    p_Result_51_fu_529_p4 = grp_fu_499_p4;
    p_Result_51_fu_529_p4[32'd72] = |(1'd0);
end

always @ (*) begin
    p_Result_52_fu_553_p4 = data_word_user_V;
    p_Result_52_fu_553_p4[32'd64] = |(1'd0);
end

always @ (*) begin
    p_Result_53_fu_562_p4 = p_Result_52_fu_553_p4;
    p_Result_53_fu_562_p4[32'd72] = |(1'd0);
end

assign p_Result_54_fu_621_p1 = tmp_31_fu_614_p3;

always @ (*) begin
    p_Result_56_fu_694_p4 = grp_fu_499_p4;
    p_Result_56_fu_694_p4[32'd72] = |(1'd1);
end

assign select_ln220_fu_662_p3 = ((p_Repl2_2_fu_598_p3[0:0] === 1'b1) ? 32'd992204554 : 32'd1065353216);

assign select_ln221_fu_670_p3 = ((p_Repl2_2_fu_598_p3[0:0] === 1'b1) ? 32'd1114636288 : 32'd0);

assign tmp_30_fu_605_p4 = {{pulse_metadata_V_rea_reg_872[948:944]}};

assign tmp_31_fu_614_p3 = {{tmp_30_fu_605_p4}, {flags}};

assign tmp_fu_508_p3 = pulse_metadata_V_TDATA[32'd949];

assign tmp_keep_V_fu_516_p1 = data_word_keep_V[3:0];

assign tmp_sequence_index_l_fu_625_p4 = {{pulse_metadata_V_rea_reg_872[871:864]}};

assign tmp_strb_V_fu_520_p1 = data_word_strb_V[3:0];

assign trunc_ln232_fu_690_p1 = x1_0_reg_350[3:0];

assign x_1_fu_684_p2 = (x1_0_reg_350 + 5'd1);

assign x_fu_540_p2 = (x_0_reg_340 + 32'd1);

always @ (posedge ap_clk) begin
    p_Result_54_reg_931[31:21] <= 11'b00000000000;
    header_4_reg_936[31:8] <= 24'b000000000000000000000000;
    select_ln220_reg_961[0] <= 1'b0;
    select_ln220_reg_961[2:2] <= 1'b0;
    select_ln220_reg_961[7:4] <= 4'b0000;
    select_ln220_reg_961[11:11] <= 1'b0;
    select_ln220_reg_961[13:13] <= 1'b0;
    select_ln220_reg_961[20:18] <= 3'b000;
    select_ln220_reg_961[22:22] <= 1'b0;
    select_ln220_reg_961[25:24] <= 2'b11;
    select_ln220_reg_961[31:27] <= 5'b00111;
    select_ln221_reg_966[19:0] <= 20'b00000000000000000000;
    select_ln221_reg_966[24:23] <= 2'b00;
    select_ln221_reg_966[29:26] <= 4'b0000;
    select_ln221_reg_966[31] <= 1'b0;
end

endmodule //handle_header
