Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 2145B50E08E
	for <lists+amd-gfx@lfdr.de>; Mon, 25 Apr 2022 14:41:55 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id A1A9A10EAB7;
	Mon, 25 Apr 2022 12:41:53 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pl1-x62b.google.com (mail-pl1-x62b.google.com
 [IPv6:2607:f8b0:4864:20::62b])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 7B2D310EAB7
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 12:41:52 +0000 (UTC)
Received: by mail-pl1-x62b.google.com with SMTP id n8so26836228plh.1
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 05:41:52 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=UZjE3zj68reKJVP5QlQhpx+QwU7T1FVX6EyqRYMJejM=;
 b=Kc034CYyAU0EHTUTHhFjKIVvu8P0ak6QsN0ZuIEqkr5NwnF5n4WYFc6x/SDMeDH9Mg
 CGTJRSRZ/EjlHqLwZvxoVlEZID9QkLzWcBuCjHpMmNs0NstS7vO6NzYep4u24SnGYHGZ
 EBNfu17qIKKvLUkeIjOqgO4bYMmWy2CVL7J/U8+JXgO+ng9hE0Ulk1OWL1Xsi47poLQ4
 5nO6GwUKrO98NatIznwrwE+G29QdtfNUAmgjnZ5I9LTirNBR8co3EplXHg1iCi+Ya3f8
 h+aYR6OasAfVud4xxA+znC9giZvSsD64q8C9QAvLbcHWn9K9IPawyhS1juQo3htPrgkm
 nQ0Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=UZjE3zj68reKJVP5QlQhpx+QwU7T1FVX6EyqRYMJejM=;
 b=Ej917CJPRyD0bCH/zR3YwAyStdOMX1OeIV//2zPd15IoA+ZZ96LhWmhC+lA8ZDFkOm
 Bg1YFi5cDIuf8DJbukmJ02AABQsy0oBnS4KGod83A4Z8MgXCJk/6ZVV5QGQRl7D+kgWw
 UP5MFBBYRL9cI3JEM4+1gp1Wk4392Q8r6eRyOvDNOsNSEzbl5NtZulCVPi77hJLdvvst
 zAoNFpk9VSgC6XiJkh8UZusKsgaWX7MJWn3jPbVvFb++xY7m6/KqoHAUeRZM8otr20GK
 1jrXrIN/aIW26GyAK4tXckV0B9nCml2yJ41JEU6bax5lUvZuS/33c3l4u+vi/QH6YA7S
 9HmQ==
X-Gm-Message-State: AOAM531rXyBNNbvndBI4uQRxFYVt8gBAJpR6NE2TJbfgkO+vcopot92y
 epmakK1gos1NdOr9vPdXa+WxeIisnJpOOxdcmzM=
X-Google-Smtp-Source: ABdhPJx0qoIfI7F82OF3H2cvgjSYa7Ey4k2wdYwdrbXG3tqB6c5bhCBaTnoeTs6u2aDiEvfzMUn/5rg29CPhLmCLgRk=
X-Received: by 2002:a17:90a:488c:b0:1c7:b62e:8e8c with SMTP id
 b12-20020a17090a488c00b001c7b62e8e8cmr31055648pjh.157.1650890511913; Mon, 25
 Apr 2022 05:41:51 -0700 (PDT)
MIME-Version: 1.0
References: <CAHpOOhHgvsM0YzuhP+9j=PsJLp5s2t9xCmcCOg+LvSiQX8rqug@mail.gmail.com>
 <6b9f94ea-695b-22d7-5d95-e3d3f45c4ef3@gmail.com>
 <CAHpOOhE7r+m=t3qY3aYLdU2AKp+SBiaL2=M1D45bK=HpE7OB3g@mail.gmail.com>
 <33ff47fa-b719-faae-a63d-4a5c31213f93@gmail.com>
In-Reply-To: <33ff47fa-b719-faae-a63d-4a5c31213f93@gmail.com>
From: Haohui Mai <ricetons@gmail.com>
Date: Mon, 25 Apr 2022 20:41:38 +0800
Message-ID: <CAHpOOhFmZ+oSB0Jskwuho2rDP1V4t9tzMboKA1cMLYsotdUw0g@mail.gmail.com>
Subject: Re: [PATCH 1/2] Fix incorrect calculations of the wptr of the
 doorbells
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: emily.deng@amd.com, amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

This patch fixes the issue where the driver miscomputes the 64-bit
values of the wptr of the SDMA doorbell when initializing the
hardware. SDMA engines v4 and later on have full 64-bit registers for
wptr thus they should be set properly.

Older generation hardwares like CIK / SI have only 16 / 20 / 24bits
for the WPTR, where the calls of lower_32_bits() will be removed in a
following patch.

Signed-off-by: Haohui Mai <ricetons@gmail.com>
---
 drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
 drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
 drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
 3 files changed, 10 insertions(+), 10 deletions(-)


diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
index d7e8f7232364..ff86c43b63d1 100644
--- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
@@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
amdgpu_ring *ring)

                DRM_DEBUG("Using doorbell -- "
                                "wptr_offs =3D=3D 0x%08x "
-                               "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x "
-                               "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x\n",
+                               "lower_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x "
+                               "upper_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x\n",
                                ring->wptr_offs,
                                lower_32_bits(ring->wptr << 2),
                                upper_32_bits(ring->wptr << 2));
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
index a8d49c005f73..627eb1f147c2 100644
--- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
@@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
amdgpu_ring *ring)
        if (ring->use_doorbell) {
                DRM_DEBUG("Using doorbell -- "
                                "wptr_offs =3D=3D 0x%08x "
-                               "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x "
-                               "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x\n",
+                               "lower_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x "
+                               "upper_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x\n",
                                ring->wptr_offs,
                                lower_32_bits(ring->wptr << 2),
                                upper_32_bits(ring->wptr << 2));
@@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_device *a=
dev)

                if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
register write for wptr */
                        WREG32(sdma_v5_0_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR),
-                              lower_32_bits(ring->wptr) << 2);
+                              lower_32_bits(ring->wptr << 2));
                        WREG32(sdma_v5_0_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR_HI),
-                              upper_32_bits(ring->wptr) << 2);
+                              upper_32_bits(ring->wptr << 2));
                }

                doorbell =3D RREG32_SOC15_IP(GC,
sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
index 824eace69884..a5eb82bfeaa8 100644
--- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
+++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
@@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
amdgpu_ring *ring)
        if (ring->use_doorbell) {
                DRM_DEBUG("Using doorbell -- "
                                "wptr_offs =3D=3D 0x%08x "
-                               "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x "
-                               "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%0=
8x\n",
+                               "lower_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x "
+                               "upper_32_bits(ring->wptr << 2) =3D=3D 0x%0=
8x\n",
                                ring->wptr_offs,
                                lower_32_bits(ring->wptr << 2),
                                upper_32_bits(ring->wptr << 2));
@@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_device *a=
dev)
                WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);

                if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
register write for wptr */
-                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
-                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
+                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
+                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
                }

                doorbell =3D RREG32_SOC15_IP(GC,
sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
--
2.25.1

On Mon, Apr 25, 2022 at 8:33 PM Christian K=C3=B6nig
<ckoenig.leichtzumerken@gmail.com> wrote:
>
> Am 25.04.22 um 14:19 schrieb Haohui Mai:
> > Dropped the changes of older generations.
> >
> > Signed-off-by: Haohui Mai <ricetons@gmail.com>
>
> Please update the commit messages to include all the background we just
> discussed.
>
> With that done the series is Reviewed-by: Christian K=C3=B6nig
> <christian.koenig@amd.com>
>
> > ---
> >   drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
> >   drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
> >   drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
> >   3 files changed, 10 insertions(+), 10 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> > b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> > index d7e8f7232364..ff86c43b63d1 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> > @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
> > amdgpu_ring *ring)
> >
> >                  DRM_DEBUG("Using doorbell -- "
> >                                  "wptr_offs =3D=3D 0x%08x "
> > -                               "lower_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x "
> > -                               "upper_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x\n",
> > +                               "lower_32_bits(ring->wptr << 2) =3D=3D =
0x%08x "
> > +                               "upper_32_bits(ring->wptr << 2) =3D=3D =
0x%08x\n",
> >                                  ring->wptr_offs,
> >                                  lower_32_bits(ring->wptr << 2),
> >                                  upper_32_bits(ring->wptr << 2));
> > diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> > b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> > index a8d49c005f73..627eb1f147c2 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> > @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
> > amdgpu_ring *ring)
> >          if (ring->use_doorbell) {
> >                  DRM_DEBUG("Using doorbell -- "
> >                                  "wptr_offs =3D=3D 0x%08x "
> > -                               "lower_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x "
> > -                               "upper_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x\n",
> > +                               "lower_32_bits(ring->wptr << 2) =3D=3D =
0x%08x "
> > +                               "upper_32_bits(ring->wptr << 2) =3D=3D =
0x%08x\n",
> >                                  ring->wptr_offs,
> >                                  lower_32_bits(ring->wptr << 2),
> >                                  upper_32_bits(ring->wptr << 2));
> > @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_devic=
e *adev)
> >
> >                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
> > register write for wptr */
> >                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR),
> > -                              lower_32_bits(ring->wptr) << 2);
> > +                              lower_32_bits(ring->wptr << 2));
> >                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR_HI),
> > -                              upper_32_bits(ring->wptr) << 2);
> > +                              upper_32_bits(ring->wptr << 2));
> >                  }
> >
> >                  doorbell =3D RREG32_SOC15_IP(GC,
> > sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> > diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > index 824eace69884..a5eb82bfeaa8 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
> > amdgpu_ring *ring)
> >          if (ring->use_doorbell) {
> >                  DRM_DEBUG("Using doorbell -- "
> >                                  "wptr_offs =3D=3D 0x%08x "
> > -                               "lower_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x "
> > -                               "upper_32_bits(ring->wptr) << 2 =3D=3D =
0x%08x\n",
> > +                               "lower_32_bits(ring->wptr << 2) =3D=3D =
0x%08x "
> > +                               "upper_32_bits(ring->wptr << 2) =3D=3D =
0x%08x\n",
> >                                  ring->wptr_offs,
> >                                  lower_32_bits(ring->wptr << 2),
> >                                  upper_32_bits(ring->wptr << 2));
> > @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_devic=
e *adev)
> >                  WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
> > mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
> >
> >                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
> > register write for wptr */
> > -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
> > -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
> > +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
> > +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> > mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
> >                  }
> >
> >                  doorbell =3D RREG32_SOC15_IP(GC,
> > sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> > --
> > 2.25.1
> >
> > On Mon, Apr 25, 2022 at 7:52 PM Christian K=C3=B6nig
> > <ckoenig.leichtzumerken@gmail.com> wrote:
> >> Am 25.04.22 um 13:47 schrieb Haohui Mai:
> >>> Updated the commit messages based on the previous discussion.
> >> Please drop all the changes for pre SDMA v4 hardware (e.g. the ones wi=
th
> >> only a 32bit register), so that we only have the changes for the 64bit
> >> hw versions in here.
> >>
> >> Apart from that looks good to me.
> >>
> >> Thanks,
> >> Christian.
> >>
> >>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
> >>> ---
> >>>    drivers/gpu/drm/amd/amdgpu/cik_sdma.c  | 4 ++--
> >>>    drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c | 4 ++--
> >>>    drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 8 ++++----
> >>>    drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
> >>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
> >>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
> >>>    drivers/gpu/drm/amd/amdgpu/si_dma.c    | 4 ++--
> >>>    7 files changed, 20 insertions(+), 20 deletions(-)
> >>>
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>> b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>> index c8ebd108548d..df863d346995 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>> @@ -195,7 +195,7 @@ static void cik_sdma_ring_set_wptr(struct amdgpu_=
ring *ring)
> >>>     struct amdgpu_device *adev =3D ring->adev;
> >>>
> >>>     WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
> >>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
> >>>    }
> >>>
> >>>    static void cik_sdma_ring_insert_nop(struct amdgpu_ring *ring, uin=
t32_t count)
> >>> @@ -487,7 +487,7 @@ static int cik_sdma_gfx_resume(struct amdgpu_devi=
ce *adev)
> >>>     WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_addr >=
> 40);
> >>>
> >>>     ring->wptr =3D 0;
> >>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->w=
ptr) << 2);
> >>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->w=
ptr << 2));
> >>>
> >>>     /* enable DMA RB */
> >>>     WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i],
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>> b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>> index 1d8bbcbd7a37..b83fd00466fe 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>> @@ -223,7 +223,7 @@ static void sdma_v2_4_ring_set_wptr(struct
> >>> amdgpu_ring *ring)
> >>>    {
> >>>     struct amdgpu_device *adev =3D ring->adev;
> >>>
> >>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>> lower_32_bits(ring->wptr) << 2);
> >>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>> lower_32_bits(ring->wptr << 2));
> >>>    }
> >>>
> >>>    static void sdma_v2_4_ring_insert_nop(struct amdgpu_ring *ring, ui=
nt32_t count)
> >>> @@ -465,7 +465,7 @@ static int sdma_v2_4_gfx_resume(struct amdgpu_dev=
ice *adev)
> >>>     WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_addr >=
> 40);
> >>>
> >>>     ring->wptr =3D 0;
> >>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->w=
ptr) << 2);
> >>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->w=
ptr << 2));
> >>>
> >>>     /* enable DMA RB */
> >>>     rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_ENABLE, =
1);
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>> b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>> index 4ef4feff5649..557a7d5174b0 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>> @@ -389,14 +389,14 @@ static void sdma_v3_0_ring_set_wptr(struct
> >>> amdgpu_ring *ring)
> >>>     if (ring->use_doorbell) {
> >>>     u32 *wb =3D (u32 *)&adev->wb.wb[ring->wptr_offs];
> >>>     /* XXX check if swapping is necessary on BE */
> >>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
> >>> - WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr) << 2);
> >>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
> >>> + WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr << 2));
> >>>     } else if (ring->use_pollmem) {
> >>>     u32 *wb =3D (u32 *)&adev->wb.wb[ring->wptr_offs];
> >>>
> >>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
> >>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
> >>>     } else {
> >>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>> lower_32_bits(ring->wptr) << 2);
> >>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>> lower_32_bits(ring->wptr << 2));
> >>>     }
> >>>    }
> >>>
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>> index d7e8f7232364..ff86c43b63d1 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
> >>> amdgpu_ring *ring)
> >>>
> >>>     DRM_DEBUG("Using doorbell -- "
> >>>     "wptr_offs =3D=3D 0x%08x "
> >>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>     ring->wptr_offs,
> >>>     lower_32_bits(ring->wptr << 2),
> >>>     upper_32_bits(ring->wptr << 2));
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>> index a8d49c005f73..627eb1f147c2 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
> >>> amdgpu_ring *ring)
> >>>     if (ring->use_doorbell) {
> >>>     DRM_DEBUG("Using doorbell -- "
> >>>     "wptr_offs =3D=3D 0x%08x "
> >>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>     ring->wptr_offs,
> >>>     lower_32_bits(ring->wptr << 2),
> >>>     upper_32_bits(ring->wptr << 2));
> >>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_dev=
ice *adev)
> >>>
> >>>     if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register wri=
te
> >>> for wptr */
> >>>     WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
> >>> -        lower_32_bits(ring->wptr) << 2);
> >>> +        lower_32_bits(ring->wptr << 2));
> >>>     WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
> >>> -        upper_32_bits(ring->wptr) << 2);
> >>> +        upper_32_bits(ring->wptr << 2));
> >>>     }
> >>>
> >>>     doorbell =3D RREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i=
,
> >>> mmSDMA0_GFX_DOORBELL));
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>> index 824eace69884..a5eb82bfeaa8 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
> >>> amdgpu_ring *ring)
> >>>     if (ring->use_doorbell) {
> >>>     DRM_DEBUG("Using doorbell -- "
> >>>     "wptr_offs =3D=3D 0x%08x "
> >>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>     ring->wptr_offs,
> >>>     lower_32_bits(ring->wptr << 2),
> >>>     upper_32_bits(ring->wptr << 2));
> >>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_dev=
ice *adev)
> >>>     WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
> >>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
> >>>
> >>>     if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register wri=
te
> >>> for wptr */
> >>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
> >>> lower_32_bits(ring->wptr) << 2);
> >>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
> >>> upper_32_bits(ring->wptr) << 2);
> >>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
> >>> lower_32_bits(ring->wptr << 2));
> >>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
> >>> upper_32_bits(ring->wptr << 2));
> >>>     }
> >>>
> >>>     doorbell =3D RREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i=
,
> >>> mmSDMA0_GFX_DOORBELL));
> >>> diff --git a/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>> b/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>> index 195b45bcb8ad..0af11d3b00e7 100644
> >>> --- a/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>> +++ b/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>> @@ -57,7 +57,7 @@ static void si_dma_ring_set_wptr(struct amdgpu_ring=
 *ring)
> >>>     u32 me =3D (ring =3D=3D &adev->sdma.instance[0].ring) ? 0 : 1;
> >>>
> >>>     WREG32(DMA_RB_WPTR + sdma_offsets[me],
> >>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
> >>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
> >>>    }
> >>>
> >>>    static void si_dma_ring_emit_ib(struct amdgpu_ring *ring,
> >>> @@ -175,7 +175,7 @@ static int si_dma_start(struct amdgpu_device *ade=
v)
> >>>     WREG32(DMA_CNTL + sdma_offsets[i], dma_cntl);
> >>>
> >>>     ring->wptr =3D 0;
> >>> - WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr) << =
2);
> >>> + WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr << 2=
));
> >>>     WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl | DMA_RB_ENABLE);
> >>>
> >>>     ring->sched.ready =3D true;
> >>> --
> >>> 2.25.1
>
