Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Apr 21 23:35:09 2021
| Host         : CSE-P07-2168-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Four_Digit_Seven_Segment_Driver_Optimized_timing_summary_routed.rpt -rpx Four_Digit_Seven_Segment_Driver_Optimized_timing_summary_routed.rpx
| Design       : Four_Digit_Seven_Segment_Driver_Optimized
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[0].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[1].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[2].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[3].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[4].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[69].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[70].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[71].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[72].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[73].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/EX_MEM/genblk1[86].b/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[34].b/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[35].b/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[36].b/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[37].b/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[38].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[45].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[46].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[47].b/Q_reg_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[48].b/Q_reg_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[49].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[50].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[51].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[52].b/Q_reg_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[53].b/Q_reg_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[54].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[55].b/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p/IF_ID/genblk1[56].b/Q_reg/Q (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: p/s_clk_reg/Q (HIGH)

 There are 3041 register/latch pins with no clock driven by root clock pin: uar/IN7/output_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.093        0.000                      0                  590        0.151        0.000                      0                  590        4.500        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.093        0.000                      0                  590        0.151        0.000                      0                  590        4.500        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 uar/IN3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.027%)  route 3.370ns (77.973%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.618     5.220    uar/IN3/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  uar/IN3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  uar/IN3/counter_reg[3]/Q
                         net (fo=2, routed)           1.010     6.686    uar/IN3/counter_reg[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.810 f  uar/IN3/rxshiftreg[8]_i_6__0/O
                         net (fo=1, routed)           0.447     7.257    uar/IN3/rxshiftreg[8]_i_6__0_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     7.381 f  uar/IN3/rxshiftreg[8]_i_5__1/O
                         net (fo=1, routed)           0.417     7.798    uar/IN3/rxshiftreg[8]_i_5__1_n_0
    SLICE_X38Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uar/IN3/rxshiftreg[8]_i_4__0/O
                         net (fo=23, routed)          0.875     8.797    uar/IN3/counter[0]_i_1__2_n_0
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.124     8.921 r  uar/IN3/bitcounter[3]_i_1__2/O
                         net (fo=4, routed)           0.621     9.542    uar/IN3/bitcounter[3]_i_1__2_n_0
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.496    14.918    uar/IN3/clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[0]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y115        FDRE (Setup_fdre_C_R)       -0.524    14.635    uar/IN3/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 uar/IN3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.027%)  route 3.370ns (77.973%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.618     5.220    uar/IN3/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  uar/IN3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  uar/IN3/counter_reg[3]/Q
                         net (fo=2, routed)           1.010     6.686    uar/IN3/counter_reg[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.810 f  uar/IN3/rxshiftreg[8]_i_6__0/O
                         net (fo=1, routed)           0.447     7.257    uar/IN3/rxshiftreg[8]_i_6__0_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     7.381 f  uar/IN3/rxshiftreg[8]_i_5__1/O
                         net (fo=1, routed)           0.417     7.798    uar/IN3/rxshiftreg[8]_i_5__1_n_0
    SLICE_X38Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uar/IN3/rxshiftreg[8]_i_4__0/O
                         net (fo=23, routed)          0.875     8.797    uar/IN3/counter[0]_i_1__2_n_0
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.124     8.921 r  uar/IN3/bitcounter[3]_i_1__2/O
                         net (fo=4, routed)           0.621     9.542    uar/IN3/bitcounter[3]_i_1__2_n_0
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.496    14.918    uar/IN3/clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[1]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y115        FDRE (Setup_fdre_C_R)       -0.524    14.635    uar/IN3/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 uar/IN3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/bitcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.027%)  route 3.370ns (77.973%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.618     5.220    uar/IN3/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  uar/IN3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  uar/IN3/counter_reg[3]/Q
                         net (fo=2, routed)           1.010     6.686    uar/IN3/counter_reg[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.810 f  uar/IN3/rxshiftreg[8]_i_6__0/O
                         net (fo=1, routed)           0.447     7.257    uar/IN3/rxshiftreg[8]_i_6__0_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     7.381 f  uar/IN3/rxshiftreg[8]_i_5__1/O
                         net (fo=1, routed)           0.417     7.798    uar/IN3/rxshiftreg[8]_i_5__1_n_0
    SLICE_X38Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uar/IN3/rxshiftreg[8]_i_4__0/O
                         net (fo=23, routed)          0.875     8.797    uar/IN3/counter[0]_i_1__2_n_0
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.124     8.921 r  uar/IN3/bitcounter[3]_i_1__2/O
                         net (fo=4, routed)           0.621     9.542    uar/IN3/bitcounter[3]_i_1__2_n_0
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.496    14.918    uar/IN3/clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[2]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y115        FDRE (Setup_fdre_C_R)       -0.524    14.635    uar/IN3/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 uar/IN3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/bitcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.027%)  route 3.370ns (77.973%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.618     5.220    uar/IN3/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  uar/IN3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  uar/IN3/counter_reg[3]/Q
                         net (fo=2, routed)           1.010     6.686    uar/IN3/counter_reg[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.810 f  uar/IN3/rxshiftreg[8]_i_6__0/O
                         net (fo=1, routed)           0.447     7.257    uar/IN3/rxshiftreg[8]_i_6__0_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     7.381 f  uar/IN3/rxshiftreg[8]_i_5__1/O
                         net (fo=1, routed)           0.417     7.798    uar/IN3/rxshiftreg[8]_i_5__1_n_0
    SLICE_X38Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uar/IN3/rxshiftreg[8]_i_4__0/O
                         net (fo=23, routed)          0.875     8.797    uar/IN3/counter[0]_i_1__2_n_0
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.124     8.921 r  uar/IN3/bitcounter[3]_i_1__2/O
                         net (fo=4, routed)           0.621     9.542    uar/IN3/bitcounter[3]_i_1__2_n_0
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.496    14.918    uar/IN3/clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  uar/IN3/bitcounter_reg[3]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y115        FDRE (Setup_fdre_C_R)       -0.524    14.635    uar/IN3/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 uar/IN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.826%)  route 3.219ns (77.174%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.636     5.239    uar/IN4/clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  uar/IN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uar/IN4/counter_reg[0]/Q
                         net (fo=2, routed)           1.000     6.695    uar/IN4/counter_reg[0]
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  uar/IN4/rxshiftreg[8]_i_6__1/O
                         net (fo=1, routed)           0.445     7.264    uar/IN4/rxshiftreg[8]_i_6__1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.388 f  uar/IN4/rxshiftreg[8]_i_5__2/O
                         net (fo=1, routed)           0.302     7.691    uar/IN4/rxshiftreg[8]_i_5__2_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I0_O)        0.124     7.815 r  uar/IN4/rxshiftreg[8]_i_4__1/O
                         net (fo=24, routed)          0.845     8.659    uar/IN4/counter[0]_i_1__3_n_0
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.783 r  uar/IN4/bitcounter[3]_i_1__3/O
                         net (fo=4, routed)           0.626     9.409    uar/IN4/bitcounter[3]_i_1__3_n_0
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.518    14.941    uar/IN4/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[0]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.735    uar/IN4/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 uar/IN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.826%)  route 3.219ns (77.174%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.636     5.239    uar/IN4/clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  uar/IN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uar/IN4/counter_reg[0]/Q
                         net (fo=2, routed)           1.000     6.695    uar/IN4/counter_reg[0]
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  uar/IN4/rxshiftreg[8]_i_6__1/O
                         net (fo=1, routed)           0.445     7.264    uar/IN4/rxshiftreg[8]_i_6__1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.388 f  uar/IN4/rxshiftreg[8]_i_5__2/O
                         net (fo=1, routed)           0.302     7.691    uar/IN4/rxshiftreg[8]_i_5__2_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I0_O)        0.124     7.815 r  uar/IN4/rxshiftreg[8]_i_4__1/O
                         net (fo=24, routed)          0.845     8.659    uar/IN4/counter[0]_i_1__3_n_0
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.783 r  uar/IN4/bitcounter[3]_i_1__3/O
                         net (fo=4, routed)           0.626     9.409    uar/IN4/bitcounter[3]_i_1__3_n_0
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.518    14.941    uar/IN4/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.735    uar/IN4/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 uar/IN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/bitcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.826%)  route 3.219ns (77.174%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.636     5.239    uar/IN4/clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  uar/IN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uar/IN4/counter_reg[0]/Q
                         net (fo=2, routed)           1.000     6.695    uar/IN4/counter_reg[0]
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  uar/IN4/rxshiftreg[8]_i_6__1/O
                         net (fo=1, routed)           0.445     7.264    uar/IN4/rxshiftreg[8]_i_6__1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.388 f  uar/IN4/rxshiftreg[8]_i_5__2/O
                         net (fo=1, routed)           0.302     7.691    uar/IN4/rxshiftreg[8]_i_5__2_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I0_O)        0.124     7.815 r  uar/IN4/rxshiftreg[8]_i_4__1/O
                         net (fo=24, routed)          0.845     8.659    uar/IN4/counter[0]_i_1__3_n_0
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.783 r  uar/IN4/bitcounter[3]_i_1__3/O
                         net (fo=4, routed)           0.626     9.409    uar/IN4/bitcounter[3]_i_1__3_n_0
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.518    14.941    uar/IN4/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.735    uar/IN4/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 uar/IN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/bitcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.826%)  route 3.219ns (77.174%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.636     5.239    uar/IN4/clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  uar/IN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uar/IN4/counter_reg[0]/Q
                         net (fo=2, routed)           1.000     6.695    uar/IN4/counter_reg[0]
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  uar/IN4/rxshiftreg[8]_i_6__1/O
                         net (fo=1, routed)           0.445     7.264    uar/IN4/rxshiftreg[8]_i_6__1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.388 f  uar/IN4/rxshiftreg[8]_i_5__2/O
                         net (fo=1, routed)           0.302     7.691    uar/IN4/rxshiftreg[8]_i_5__2_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I0_O)        0.124     7.815 r  uar/IN4/rxshiftreg[8]_i_4__1/O
                         net (fo=24, routed)          0.845     8.659    uar/IN4/counter[0]_i_1__3_n_0
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.783 r  uar/IN4/bitcounter[3]_i_1__3/O
                         net (fo=4, routed)           0.626     9.409    uar/IN4/bitcounter[3]_i_1__3_n_0
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.518    14.941    uar/IN4/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  uar/IN4/bitcounter_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429    14.735    uar/IN4/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 uar/IN0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN0/rxshiftreg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.014ns (23.293%)  route 3.339ns (76.707%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.634     5.237    uar/IN0/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  uar/IN0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  uar/IN0/counter_reg[3]/Q
                         net (fo=2, routed)           1.132     6.887    uar/IN0/counter_reg[3]
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  uar/IN0/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.414    uar/IN0/samplecounter[1]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.538 f  uar/IN0/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.802    uar/IN0/samplecounter[1]_i_3_n_0
    SLICE_X31Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.926 r  uar/IN0/samplecounter[1]_i_2/O
                         net (fo=23, routed)          1.149     9.075    uar/IN0/counter[0]_i_1_n_0
    SLICE_X30Y83         LUT3 (Prop_lut3_I1_O)        0.124     9.199 r  uar/IN0/rxshiftreg[8]_i_2__6/O
                         net (fo=6, routed)           0.391     9.590    uar/IN0/rxshiftreg[5]
    SLICE_X31Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.513    14.936    uar/IN0/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X31Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.971    uar/IN0/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 uar/IN0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN0/rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.014ns (23.599%)  route 3.283ns (76.401%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.634     5.237    uar/IN0/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  uar/IN0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  uar/IN0/counter_reg[3]/Q
                         net (fo=2, routed)           1.132     6.887    uar/IN0/counter_reg[3]
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  uar/IN0/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.414    uar/IN0/samplecounter[1]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.538 f  uar/IN0/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.802    uar/IN0/samplecounter[1]_i_3_n_0
    SLICE_X31Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.926 r  uar/IN0/samplecounter[1]_i_2/O
                         net (fo=23, routed)          1.149     9.075    uar/IN0/counter[0]_i_1_n_0
    SLICE_X30Y83         LUT3 (Prop_lut3_I1_O)        0.124     9.199 r  uar/IN0/rxshiftreg[8]_i_2__6/O
                         net (fo=6, routed)           0.334     9.533    uar/IN0/rxshiftreg[5]
    SLICE_X33Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.513    14.936    uar/IN0/clk_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X33Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.971    uar/IN0/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uar/IN0/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN0/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.566     1.485    uar/IN0/clk_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uar/IN0/rxshiftreg_reg[4]/Q
                         net (fo=2, routed)           0.069     1.696    uar/IN0/sel0[3]
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.741 r  uar/IN0/rxshiftreg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.741    uar/IN0/rxshiftreg[3]_i_1__1_n_0
    SLICE_X32Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.835     2.000    uar/IN0/clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.091     1.589    uar/IN0/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uar/IN3/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/rxshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.556     1.475    uar/IN3/clk_IBUF_BUFG
    SLICE_X40Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uar/IN3/rxshiftreg_reg[2]/Q
                         net (fo=3, routed)           0.097     1.713    uar/IN3/rxshiftreg_reg_n_0_[2]
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.826     1.991    uar/IN3/clk_IBUF_BUFG
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.057     1.545    uar/IN3/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uar/IN4/rxshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/rxshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.567     1.486    uar/IN4/clk_IBUF_BUFG
    SLICE_X32Y86         FDRE                                         r  uar/IN4/rxshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uar/IN4/rxshiftreg_reg[9]/Q
                         net (fo=2, routed)           0.133     1.760    uar/IN4/rxshiftreg_reg_n_0_[9]
    SLICE_X32Y87         FDRE                                         r  uar/IN4/rxshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     2.003    uar/IN4/clk_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  uar/IN4/rxshiftreg_reg[8]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.075     1.577    uar/IN4/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uar/IN3/rxshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/rxshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.556     1.475    uar/IN3/clk_IBUF_BUFG
    SLICE_X40Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uar/IN3/rxshiftreg_reg[9]/Q
                         net (fo=2, routed)           0.130     1.747    uar/IN3/rxshiftreg_reg_n_0_[9]
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.826     1.991    uar/IN3/clk_IBUF_BUFG
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.071     1.559    uar/IN3/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uar/IN3/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN3/rxshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.179%)  route 0.140ns (49.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.556     1.475    uar/IN3/clk_IBUF_BUFG
    SLICE_X40Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uar/IN3/rxshiftreg_reg[7]/Q
                         net (fo=3, routed)           0.140     1.756    uar/IN3/rxshiftreg_reg_n_0_[7]
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.826     1.991    uar/IN3/clk_IBUF_BUFG
    SLICE_X41Y117        FDRE                                         r  uar/IN3/rxshiftreg_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.075     1.563    uar/IN3/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uar/IN0/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN0/rxshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.142%)  route 0.140ns (49.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.566     1.485    uar/IN0/clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uar/IN0/rxshiftreg_reg[7]/Q
                         net (fo=3, routed)           0.140     1.767    uar/IN0/sel0[6]
    SLICE_X33Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.835     2.000    uar/IN0/clk_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  uar/IN0/rxshiftreg_reg[6]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.075     1.573    uar/IN0/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uar/IN7/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN7/rxshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.566     1.485    uar/IN7/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  uar/IN7/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  uar/IN7/rxshiftreg_reg[5]/Q
                         net (fo=2, routed)           0.119     1.768    uar/IN7/rxshiftreg_reg_n_0_[5]
    SLICE_X59Y96         FDRE                                         r  uar/IN7/rxshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.837     2.002    uar/IN7/clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  uar/IN7/rxshiftreg_reg[4]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.072     1.570    uar/IN7/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uar/IN5/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN5/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.566     1.485    uar/IN5/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  uar/IN5/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  uar/IN5/rxshiftreg_reg[8]/Q
                         net (fo=2, routed)           0.119     1.768    uar/IN5/rxshiftreg_reg_n_0_[8]
    SLICE_X38Y88         FDRE                                         r  uar/IN5/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.838     2.003    uar/IN5/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  uar/IN5/rxshiftreg_reg[7]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.063     1.564    uar/IN5/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uar/IN4/shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/rxshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.003%)  route 0.146ns (43.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.570     1.489    uar/IN4/clk_IBUF_BUFG
    SLICE_X29Y88         FDRE                                         r  uar/IN4/shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uar/IN4/shift_reg/Q
                         net (fo=5, routed)           0.146     1.776    uar/IN4/shift_reg_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  uar/IN4/rxshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uar/IN4/rxshiftreg[4]_i_1_n_0
    SLICE_X32Y88         FDRE                                         r  uar/IN4/rxshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.005    uar/IN4/clk_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  uar/IN4/rxshiftreg_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.092     1.617    uar/IN4/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uar/IN4/shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uar/IN4/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.835%)  route 0.147ns (44.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.570     1.489    uar/IN4/clk_IBUF_BUFG
    SLICE_X29Y88         FDRE                                         r  uar/IN4/shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uar/IN4/shift_reg/Q
                         net (fo=5, routed)           0.147     1.777    uar/IN4/shift_reg_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.822 r  uar/IN4/rxshiftreg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    uar/IN4/rxshiftreg[3]_i_1__0_n_0
    SLICE_X32Y88         FDRE                                         r  uar/IN4/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.005    uar/IN4/clk_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  uar/IN4/rxshiftreg_reg[3]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.091     1.616    uar/IN4/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y90    refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92    refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92    refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y94    refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y94    refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    refresh_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    refresh_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    refresh_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    refresh_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    refresh_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    refresh_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y91    uar/IN1/rxshiftreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    uar/IN1/rxshiftreg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y86    uar/IN0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y86    uar/IN0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y87    uar/IN0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y87    uar/IN0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y85    uar/IN0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y85    uar/IN0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y85    uar/IN0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y85    uar/IN0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y86    uar/IN0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y86    uar/IN0/counter_reg[9]/C



