IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 85.17        
Core2: 24.07        Core3: 84.49        
Core4: 30.27        Core5: 82.03        
Core6: 22.59        Core7: 77.61        
Core8: 22.78        Core9: 41.31        
Core10: 25.96        Core11: 94.60        
Core12: 21.17        Core13: 47.83        
Core14: 21.39        Core15: 93.17        
Core16: 20.61        Core17: 49.03        
Core18: 16.82        Core19: 85.71        
Core20: 31.27        Core21: 51.81        
Core22: 28.73        Core23: 92.19        
Core24: 30.14        Core25: 59.48        
Core26: 28.93        Core27: 92.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 70.33
DDR read Latency(ns)
Socket0: 22040.10
Socket1: 235.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.90        Core1: 81.04        
Core2: 29.14        Core3: 87.71        
Core4: 28.67        Core5: 83.78        
Core6: 21.23        Core7: 74.82        
Core8: 31.69        Core9: 40.06        
Core10: 32.21        Core11: 92.17        
Core12: 30.11        Core13: 39.21        
Core14: 21.55        Core15: 92.86        
Core16: 31.75        Core17: 42.00        
Core18: 8.06        Core19: 84.82        
Core20: 32.43        Core21: 44.72        
Core22: 32.09        Core23: 97.65        
Core24: 23.13        Core25: 94.33        
Core26: 26.43        Core27: 85.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 69.41
DDR read Latency(ns)
Socket0: 21517.77
Socket1: 230.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.79        Core1: 86.87        
Core2: 26.29        Core3: 86.81        
Core4: 25.17        Core5: 83.97        
Core6: 23.94        Core7: 74.51        
Core8: 24.20        Core9: 40.13        
Core10: 24.78        Core11: 96.03        
Core12: 21.41        Core13: 52.13        
Core14: 22.21        Core15: 92.81        
Core16: 21.00        Core17: 54.40        
Core18: 22.39        Core19: 83.91        
Core20: 10.14        Core21: 55.39        
Core22: 21.75        Core23: 76.61        
Core24: 20.27        Core25: 86.95        
Core26: 23.29        Core27: 62.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.65
Socket1: 72.13
DDR read Latency(ns)
Socket0: 19912.00
Socket1: 237.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 88.83        
Core2: 20.21        Core3: 89.37        
Core4: 25.03        Core5: 85.59        
Core6: 31.67        Core7: 73.29        
Core8: 21.00        Core9: 44.38        
Core10: 25.81        Core11: 96.27        
Core12: 23.33        Core13: 59.41        
Core14: 22.65        Core15: 85.67        
Core16: 18.59        Core17: 59.65        
Core18: 23.74        Core19: 80.76        
Core20: 21.41        Core21: 61.61        
Core22: 25.31        Core23: 93.03        
Core24: 9.99        Core25: 103.17        
Core26: 23.03        Core27: 66.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.91
Socket1: 76.02
DDR read Latency(ns)
Socket0: 21755.87
Socket1: 237.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 95.64        
Core2: 26.43        Core3: 89.51        
Core4: 24.43        Core5: 88.45        
Core6: 23.38        Core7: 90.07        
Core8: 31.34        Core9: 43.18        
Core10: 22.24        Core11: 102.49        
Core12: 20.87        Core13: 73.40        
Core14: 24.09        Core15: 75.19        
Core16: 23.50        Core17: 73.12        
Core18: 20.39        Core19: 85.82        
Core20: 24.61        Core21: 72.62        
Core22: 9.54        Core23: 89.80        
Core24: 18.63        Core25: 86.56        
Core26: 23.14        Core27: 97.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.31
Socket1: 84.00
DDR read Latency(ns)
Socket0: 21729.34
Socket1: 240.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 96.95        
Core2: 21.06        Core3: 89.73        
Core4: 22.24        Core5: 87.14        
Core6: 30.48        Core7: 93.41        
Core8: 21.80        Core9: 43.01        
Core10: 30.37        Core11: 97.87        
Core12: 22.27        Core13: 74.22        
Core14: 26.33        Core15: 72.53        
Core16: 25.20        Core17: 73.15        
Core18: 20.78        Core19: 81.32        
Core20: 24.39        Core21: 71.31        
Core22: 10.19        Core23: 91.86        
Core24: 21.33        Core25: 82.68        
Core26: 23.09        Core27: 101.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 83.38
DDR read Latency(ns)
Socket0: 22319.08
Socket1: 240.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 85.61        
Core2: 21.50        Core3: 91.87        
Core4: 26.44        Core5: 77.16        
Core6: 29.46        Core7: 67.06        
Core8: 31.56        Core9: 42.12        
Core10: 25.23        Core11: 68.62        
Core12: 22.23        Core13: 91.91        
Core14: 28.56        Core15: 65.91        
Core16: 23.96        Core17: 84.16        
Core18: 20.73        Core19: 61.14        
Core20: 21.30        Core21: 79.17        
Core22: 10.12        Core23: 85.29        
Core24: 21.43        Core25: 71.36        
Core26: 23.19        Core27: 60.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.70
Socket1: 73.85
DDR read Latency(ns)
Socket0: 19632.20
Socket1: 237.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.87        Core1: 89.40        
Core2: 23.53        Core3: 94.03        
Core4: 30.98        Core5: 78.35        
Core6: 33.57        Core7: 58.77        
Core8: 32.20        Core9: 41.72        
Core10: 32.40        Core11: 75.27        
Core12: 29.10        Core13: 88.30        
Core14: 25.83        Core15: 63.85        
Core16: 29.48        Core17: 83.69        
Core18: 28.97        Core19: 75.34        
Core20: 32.86        Core21: 76.81        
Core22: 32.77        Core23: 59.92        
Core24: 25.18        Core25: 94.93        
Core26: 24.93        Core27: 61.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.03
Socket1: 73.83
DDR read Latency(ns)
Socket0: 21352.97
Socket1: 238.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.64        Core1: 93.75        
Core2: 24.08        Core3: 100.01        
Core4: 10.41        Core5: 82.89        
Core6: 25.60        Core7: 74.32        
Core8: 21.42        Core9: 44.00        
Core10: 19.08        Core11: 94.64        
Core12: 29.05        Core13: 100.63        
Core14: 30.94        Core15: 75.10        
Core16: 26.35        Core17: 85.03        
Core18: 23.57        Core19: 99.96        
Core20: 26.99        Core21: 85.54        
Core22: 24.93        Core23: 78.27        
Core24: 20.18        Core25: 96.78        
Core26: 25.32        Core27: 80.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.92
Socket1: 86.40
DDR read Latency(ns)
Socket0: 20404.24
Socket1: 242.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 91.96        
Core2: 10.12        Core3: 96.98        
Core4: 20.39        Core5: 80.04        
Core6: 28.10        Core7: 87.03        
Core8: 24.25        Core9: 41.80        
Core10: 25.98        Core11: 87.02        
Core12: 33.12        Core13: 94.02        
Core14: 23.22        Core15: 82.25        
Core16: 24.71        Core17: 81.78        
Core18: 25.26        Core19: 82.73        
Core20: 24.98        Core21: 77.14        
Core22: 24.96        Core23: 89.62        
Core24: 32.76        Core25: 97.07        
Core26: 22.85        Core27: 94.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.11
Socket1: 87.77
DDR read Latency(ns)
Socket0: 20636.70
Socket1: 243.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 91.60        
Core2: 9.66        Core3: 94.17        
Core4: 20.55        Core5: 79.17        
Core6: 25.73        Core7: 72.42        
Core8: 20.83        Core9: 38.92        
Core10: 30.65        Core11: 94.05        
Core12: 22.92        Core13: 74.39        
Core14: 22.67        Core15: 71.94        
Core16: 30.78        Core17: 84.15        
Core18: 24.89        Core19: 96.35        
Core20: 23.03        Core21: 78.32        
Core22: 26.06        Core23: 74.12        
Core24: 27.91        Core25: 91.81        
Core26: 23.41        Core27: 75.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 81.00
DDR read Latency(ns)
Socket0: 20457.30
Socket1: 241.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.67        Core1: 92.63        
Core2: 27.56        Core3: 98.21        
Core4: 24.85        Core5: 84.38        
Core6: 22.53        Core7: 81.68        
Core8: 9.57        Core9: 41.84        
Core10: 22.97        Core11: 84.07        
Core12: 23.77        Core13: 88.22        
Core14: 25.66        Core15: 79.60        
Core16: 32.61        Core17: 84.60        
Core18: 24.11        Core19: 83.13        
Core20: 33.57        Core21: 75.99        
Core22: 28.15        Core23: 89.00        
Core24: 26.27        Core25: 91.78        
Core26: 25.64        Core27: 90.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.07
Socket1: 86.20
DDR read Latency(ns)
Socket0: 20847.66
Socket1: 243.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.70        Core1: 92.89        
Core2: 31.46        Core3: 89.47        
Core4: 23.48        Core5: 89.82        
Core6: 20.95        Core7: 98.02        
Core8: 24.52        Core9: 42.46        
Core10: 10.73        Core11: 74.52        
Core12: 19.46        Core13: 66.39        
Core14: 19.92        Core15: 94.05        
Core16: 22.18        Core17: 65.72        
Core18: 23.87        Core19: 68.83        
Core20: 31.00        Core21: 94.13        
Core22: 32.60        Core23: 74.93        
Core24: 32.27        Core25: 90.27        
Core26: 25.18        Core27: 95.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.40
Socket1: 80.68
DDR read Latency(ns)
Socket0: 21432.81
Socket1: 236.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.88        Core1: 94.19        
Core2: 21.20        Core3: 91.91        
Core4: 25.73        Core5: 93.16        
Core6: 26.06        Core7: 97.98        
Core8: 20.07        Core9: 42.36        
Core10: 9.68        Core11: 73.95        
Core12: 22.44        Core13: 81.37        
Core14: 23.63        Core15: 98.44        
Core16: 21.92        Core17: 83.15        
Core18: 22.95        Core19: 77.32        
Core20: 22.25        Core21: 86.36        
Core22: 26.81        Core23: 85.84        
Core24: 37.42        Core25: 90.71        
Core26: 20.60        Core27: 94.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 86.03
DDR read Latency(ns)
Socket0: 22891.25
Socket1: 240.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.48        Core1: 97.16        
Core2: 26.79        Core3: 91.28        
Core4: 28.41        Core5: 91.03        
Core6: 25.85        Core7: 92.44        
Core8: 27.29        Core9: 40.50        
Core10: 29.21        Core11: 87.09        
Core12: 32.49        Core13: 75.55        
Core14: 34.13        Core15: 95.79        
Core16: 32.04        Core17: 74.65        
Core18: 36.61        Core19: 88.77        
Core20: 30.84        Core21: 73.55        
Core22: 30.24        Core23: 75.84        
Core24: 29.57        Core25: 103.09        
Core26: 25.56        Core27: 94.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 84.93
DDR read Latency(ns)
Socket0: 23416.38
Socket1: 240.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.78        Core1: 96.45        
Core2: 23.15        Core3: 92.81        
Core4: 25.17        Core5: 92.72        
Core6: 26.94        Core7: 103.61        
Core8: 22.58        Core9: 40.04        
Core10: 23.74        Core11: 76.52        
Core12: 23.38        Core13: 88.69        
Core14: 10.00        Core15: 94.41        
Core16: 27.65        Core17: 78.78        
Core18: 24.71        Core19: 72.60        
Core20: 21.36        Core21: 84.99        
Core22: 23.40        Core23: 82.24        
Core24: 31.46        Core25: 94.11        
Core26: 33.26        Core27: 93.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 86.06
DDR read Latency(ns)
Socket0: 22427.12
Socket1: 240.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 93.06        
Core2: 27.32        Core3: 87.44        
Core4: 18.90        Core5: 90.53        
Core6: 24.75        Core7: 100.66        
Core8: 24.11        Core9: 40.24        
Core10: 27.66        Core11: 80.90        
Core12: 23.48        Core13: 71.85        
Core14: 20.80        Core15: 94.82        
Core16: 23.44        Core17: 72.89        
Core18: 10.19        Core19: 69.63        
Core20: 22.93        Core21: 74.57        
Core22: 20.62        Core23: 73.00        
Core24: 20.58        Core25: 88.26        
Core26: 23.25        Core27: 91.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 80.42
DDR read Latency(ns)
Socket0: 22232.55
Socket1: 239.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 95.30        
Core2: 19.92        Core3: 90.31        
Core4: 27.70        Core5: 90.03        
Core6: 25.61        Core7: 96.20        
Core8: 24.48        Core9: 40.79        
Core10: 23.18        Core11: 83.20        
Core12: 25.59        Core13: 78.06        
Core14: 32.46        Core15: 94.35        
Core16: 24.26        Core17: 79.23        
Core18: 22.62        Core19: 73.64        
Core20: 28.34        Core21: 80.34        
Core22: 10.48        Core23: 77.70        
Core24: 22.29        Core25: 86.00        
Core26: 20.51        Core27: 88.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 83.39
DDR read Latency(ns)
Socket0: 22227.71
Socket1: 240.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.68        Core1: 99.61        
Core2: 24.24        Core3: 78.39        
Core4: 25.56        Core5: 98.45        
Core6: 23.28        Core7: 70.13        
Core8: 22.26        Core9: 47.93        
Core10: 23.51        Core11: 82.57        
Core12: 23.27        Core13: 88.40        
Core14: 9.94        Core15: 90.92        
Core16: 23.10        Core17: 76.31        
Core18: 24.68        Core19: 76.30        
Core20: 21.10        Core21: 89.59        
Core22: 24.76        Core23: 86.53        
Core24: 31.85        Core25: 65.64        
Core26: 26.79        Core27: 88.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 83.17
DDR read Latency(ns)
Socket0: 19476.09
Socket1: 238.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.87        Core1: 97.66        
Core2: 22.28        Core3: 81.33        
Core4: 21.53        Core5: 99.16        
Core6: 23.05        Core7: 78.58        
Core8: 21.80        Core9: 47.88        
Core10: 22.12        Core11: 93.98        
Core12: 21.72        Core13: 102.49        
Core14: 10.07        Core15: 72.54        
Core16: 21.58        Core17: 109.15        
Core18: 26.66        Core19: 72.92        
Core20: 23.40        Core21: 106.84        
Core22: 24.77        Core23: 80.70        
Core24: 34.00        Core25: 93.22        
Core26: 38.58        Core27: 80.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.18
Socket1: 88.33
DDR read Latency(ns)
Socket0: 19591.38
Socket1: 239.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.70        Core1: 97.40        
Core2: 22.66        Core3: 85.74        
Core4: 24.24        Core5: 93.99        
Core6: 23.74        Core7: 63.89        
Core8: 25.95        Core9: 45.50        
Core10: 20.35        Core11: 85.21        
Core12: 29.64        Core13: 106.22        
Core14: 28.92        Core15: 64.37        
Core16: 31.00        Core17: 105.27        
Core18: 33.61        Core19: 69.61        
Core20: 25.03        Core21: 93.26        
Core22: 26.68        Core23: 76.35        
Core24: 22.65        Core25: 95.32        
Core26: 23.01        Core27: 70.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 82.77
DDR read Latency(ns)
Socket0: 19767.99
Socket1: 239.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.75        Core1: 102.17        
Core2: 23.45        Core3: 85.14        
Core4: 17.81        Core5: 99.56        
Core6: 22.62        Core7: 83.92        
Core8: 33.19        Core9: 46.51        
Core10: 23.59        Core11: 90.37        
Core12: 9.55        Core13: 108.25        
Core14: 29.02        Core15: 89.28        
Core16: 31.06        Core17: 102.65        
Core18: 22.11        Core19: 93.69        
Core20: 23.79        Core21: 99.92        
Core22: 32.18        Core23: 88.05        
Core24: 21.40        Core25: 96.79        
Core26: 29.95        Core27: 88.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.44
Socket1: 92.80
DDR read Latency(ns)
Socket0: 22213.77
Socket1: 240.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 100.85        
Core2: 23.99        Core3: 84.79        
Core4: 25.89        Core5: 102.01        
Core6: 31.67        Core7: 92.50        
Core8: 25.62        Core9: 48.67        
Core10: 22.40        Core11: 93.70        
Core12: 33.02        Core13: 102.00        
Core14: 22.11        Core15: 93.03        
Core16: 24.25        Core17: 97.19        
Core18: 21.82        Core19: 94.27        
Core20: 25.29        Core21: 96.01        
Core22: 9.95        Core23: 85.13        
Core24: 21.76        Core25: 91.74        
Core26: 21.55        Core27: 93.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.58
Socket1: 93.22
DDR read Latency(ns)
Socket0: 20921.47
Socket1: 241.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 99.18        
Core2: 27.09        Core3: 87.47        
Core4: 39.53        Core5: 100.20        
Core6: 19.97        Core7: 79.51        
Core8: 25.62        Core9: 52.82        
Core10: 25.81        Core11: 87.66        
Core12: 28.78        Core13: 99.89        
Core14: 22.83        Core15: 84.14        
Core16: 27.00        Core17: 88.83        
Core18: 25.92        Core19: 87.76        
Core20: 22.87        Core21: 97.54        
Core22: 29.48        Core23: 88.16        
Core24: 10.04        Core25: 80.02        
Core26: 25.98        Core27: 83.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.29
Socket1: 88.51
DDR read Latency(ns)
Socket0: 20507.58
Socket1: 240.18
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.28        Core1: 89.55        
Core2: 22.19        Core3: 94.23        
Core4: 23.08        Core5: 98.70        
Core6: 34.19        Core7: 75.02        
Core8: 21.59        Core9: 49.16        
Core10: 25.32        Core11: 76.99        
Core12: 21.16        Core13: 93.88        
Core14: 27.53        Core15: 92.15        
Core16: 22.24        Core17: 81.11        
Core18: 21.73        Core19: 85.66        
Core20: 34.12        Core21: 96.49        
Core22: 22.29        Core23: 87.71        
Core24: 10.01        Core25: 106.00        
Core26: 22.63        Core27: 88.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.39
Socket1: 87.43
DDR read Latency(ns)
Socket0: 22212.03
Socket1: 240.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.71        Core1: 92.11        
Core2: 17.94        Core3: 98.51        
Core4: 9.90        Core5: 99.70        
Core6: 22.09        Core7: 69.15        
Core8: 19.74        Core9: 50.54        
Core10: 21.12        Core11: 73.20        
Core12: 21.47        Core13: 105.75        
Core14: 26.57        Core15: 95.52        
Core16: 20.50        Core17: 70.64        
Core18: 22.86        Core19: 86.23        
Core20: 28.11        Core21: 100.35        
Core22: 24.68        Core23: 79.77        
Core24: 23.46        Core25: 100.65        
Core26: 24.97        Core27: 107.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 87.65
DDR read Latency(ns)
Socket0: 21814.18
Socket1: 240.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.18        Core1: 91.72        
Core2: 21.58        Core3: 94.47        
Core4: 10.83        Core5: 99.44        
Core6: 21.17        Core7: 89.15        
Core8: 20.85        Core9: 51.08        
Core10: 20.42        Core11: 71.75        
Core12: 19.03        Core13: 72.87        
Core14: 24.97        Core15: 97.42        
Core16: 18.94        Core17: 71.82        
Core18: 28.30        Core19: 71.21        
Core20: 20.78        Core21: 89.97        
Core22: 27.56        Core23: 75.73        
Core24: 21.56        Core25: 106.00        
Core26: 24.40        Core27: 79.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.04
Socket1: 82.37
DDR read Latency(ns)
Socket0: 20316.72
Socket1: 240.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 92.82        
Core2: 23.09        Core3: 96.68        
Core4: 21.15        Core5: 103.48        
Core6: 28.15        Core7: 82.79        
Core8: 25.06        Core9: 47.04        
Core10: 27.24        Core11: 69.82        
Core12: 32.09        Core13: 66.96        
Core14: 28.96        Core15: 95.78        
Core16: 27.80        Core17: 66.18        
Core18: 30.73        Core19: 65.39        
Core20: 31.93        Core21: 85.59        
Core22: 29.32        Core23: 87.08        
Core24: 28.56        Core25: 108.19        
Core26: 35.71        Core27: 70.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.69
Socket1: 79.62
DDR read Latency(ns)
Socket0: 22187.79
Socket1: 239.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.78        Core1: 95.76        
Core2: 18.99        Core3: 91.12        
Core4: 25.67        Core5: 103.29        
Core6: 26.81        Core7: 83.63        
Core8: 20.67        Core9: 53.79        
Core10: 20.35        Core11: 79.90        
Core12: 19.28        Core13: 82.97        
Core14: 21.39        Core15: 88.03        
Core16: 9.69        Core17: 79.86        
Core18: 18.21        Core19: 78.97        
Core20: 18.97        Core21: 92.38        
Core22: 19.67        Core23: 84.98        
Core24: 29.12        Core25: 99.53        
Core26: 21.33        Core27: 82.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.68
Socket1: 85.92
DDR read Latency(ns)
Socket0: 24060.39
Socket1: 240.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 96.40        
Core2: 21.16        Core3: 93.60        
Core4: 22.42        Core5: 102.51        
Core6: 23.27        Core7: 81.82        
Core8: 27.09        Core9: 52.48        
Core10: 23.88        Core11: 86.29        
Core12: 20.55        Core13: 90.25        
Core14: 24.41        Core15: 88.36        
Core16: 9.44        Core17: 91.16        
Core18: 18.59        Core19: 86.28        
Core20: 23.16        Core21: 93.34        
Core22: 33.98        Core23: 87.95        
Core24: 24.00        Core25: 98.62        
Core26: 31.02        Core27: 94.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.69
Socket1: 90.12
DDR read Latency(ns)
Socket0: 22594.50
Socket1: 241.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.42        Core1: 95.05        
Core2: 30.44        Core3: 78.96        
Core4: 21.50        Core5: 94.37        
Core6: 28.10        Core7: 84.49        
Core8: 23.80        Core9: 38.27        
Core10: 27.13        Core11: 78.85        
Core12: 27.83        Core13: 91.82        
Core14: 23.93        Core15: 101.69        
Core16: 23.35        Core17: 79.83        
Core18: 24.04        Core19: 88.92        
Core20: 22.40        Core21: 78.49        
Core22: 33.80        Core23: 101.55        
Core24: 27.54        Core25: 78.32        
Core26: 29.27        Core27: 85.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 84.95
DDR read Latency(ns)
Socket0: 20063.03
Socket1: 240.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.34        Core1: 91.13        
Core2: 29.00        Core3: 81.07        
Core4: 21.40        Core5: 91.17        
Core6: 24.36        Core7: 82.51        
Core8: 27.75        Core9: 38.83        
Core10: 30.53        Core11: 97.01        
Core12: 23.90        Core13: 86.32        
Core14: 38.64        Core15: 71.58        
Core16: 19.36        Core17: 75.23        
Core18: 29.59        Core19: 91.47        
Core20: 30.86        Core21: 92.54        
Core22: 24.67        Core23: 76.54        
Core24: 22.58        Core25: 78.54        
Core26: 24.57        Core27: 88.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 82.16
DDR read Latency(ns)
Socket0: 20990.65
Socket1: 239.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 94.42        
Core2: 22.18        Core3: 94.82        
Core4: 10.72        Core5: 95.98        
Core6: 22.87        Core7: 97.90        
Core8: 22.92        Core9: 40.11        
Core10: 25.01        Core11: 88.50        
Core12: 23.83        Core13: 83.38        
Core14: 22.74        Core15: 83.96        
Core16: 31.78        Core17: 86.28        
Core18: 20.89        Core19: 83.67        
Core20: 26.02        Core21: 81.26        
Core22: 23.76        Core23: 83.81        
Core24: 23.47        Core25: 89.67        
Core26: 27.24        Core27: 101.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.10
Socket1: 88.34
DDR read Latency(ns)
Socket0: 20552.69
Socket1: 240.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.94        Core1: 96.39        
Core2: 23.54        Core3: 98.55        
Core4: 24.28        Core5: 95.41        
Core6: 22.72        Core7: 82.69        
Core8: 23.38        Core9: 41.65        
Core10: 24.75        Core11: 81.15        
Core12: 23.42        Core13: 90.64        
Core14: 33.90        Core15: 80.45        
Core16: 21.09        Core17: 78.76        
Core18: 24.99        Core19: 87.89        
Core20: 24.20        Core21: 76.05        
Core22: 26.04        Core23: 96.61        
Core24: 23.02        Core25: 87.04        
Core26: 25.51        Core27: 88.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 86.53
DDR read Latency(ns)
Socket0: 20514.36
Socket1: 240.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.23        Core1: 95.03        
Core2: 37.57        Core3: 97.96        
Core4: 31.51        Core5: 93.56        
Core6: 28.88        Core7: 93.97        
Core8: 33.42        Core9: 43.35        
Core10: 30.74        Core11: 77.33        
Core12: 24.58        Core13: 79.42        
Core14: 29.49        Core15: 79.30        
Core16: 29.73        Core17: 79.01        
Core18: 32.42        Core19: 80.02        
Core20: 31.77        Core21: 80.26        
Core22: 31.20        Core23: 96.87        
Core24: 32.72        Core25: 85.25        
Core26: 30.41        Core27: 98.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 85.37
DDR read Latency(ns)
Socket0: 22618.27
Socket1: 240.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.15        Core1: 95.52        
Core2: 27.68        Core3: 97.55        
Core4: 21.13        Core5: 92.84        
Core6: 22.83        Core7: 78.29        
Core8: 30.32        Core9: 42.06        
Core10: 10.00        Core11: 80.71        
Core12: 20.71        Core13: 79.25        
Core14: 27.54        Core15: 86.19        
Core16: 23.07        Core17: 82.96        
Core18: 21.96        Core19: 84.89        
Core20: 24.33        Core21: 80.70        
Core22: 25.04        Core23: 100.29        
Core24: 33.06        Core25: 85.48        
Core26: 23.58        Core27: 87.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.69
Socket1: 85.24
DDR read Latency(ns)
Socket0: 20726.14
Socket1: 240.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 87.00        
Core2: 14.06        Core3: 92.44        
Core4: 30.65        Core5: 89.29        
Core6: 22.90        Core7: 59.52        
Core8: 21.59        Core9: 43.62        
Core10: 30.73        Core11: 80.72        
Core12: 20.69        Core13: 56.62        
Core14: 22.32        Core15: 82.92        
Core16: 33.57        Core17: 91.37        
Core18: 33.97        Core19: 56.75        
Core20: 35.51        Core21: 94.66        
Core22: 21.86        Core23: 85.81        
Core24: 34.93        Core25: 86.38        
Core26: 33.06        Core27: 58.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 73.51
DDR read Latency(ns)
Socket0: 21985.31
Socket1: 235.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.26        Core1: 86.85        
Core2: 20.29        Core3: 91.38        
Core4: 19.41        Core5: 88.20        
Core6: 33.28        Core7: 56.62        
Core8: 21.69        Core9: 41.43        
Core10: 22.71        Core11: 88.39        
Core12: 26.37        Core13: 53.80        
Core14: 22.78        Core15: 90.87        
Core16: 18.15        Core17: 96.42        
Core18: 25.41        Core19: 54.57        
Core20: 32.19        Core21: 92.50        
Core22: 26.04        Core23: 90.51        
Core24: 21.55        Core25: 79.69        
Core26: 23.10        Core27: 55.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 72.62
DDR read Latency(ns)
Socket0: 21342.23
Socket1: 238.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 88.39        
Core2: 25.10        Core3: 94.51        
Core4: 20.32        Core5: 86.38        
Core6: 9.86        Core7: 56.92        
Core8: 21.21        Core9: 40.76        
Core10: 23.72        Core11: 84.02        
Core12: 17.86        Core13: 66.66        
Core14: 20.67        Core15: 91.88        
Core16: 23.37        Core17: 98.03        
Core18: 31.40        Core19: 54.86        
Core20: 21.67        Core21: 93.98        
Core22: 24.14        Core23: 90.97        
Core24: 28.38        Core25: 79.01        
Core26: 20.49        Core27: 55.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 75.11
DDR read Latency(ns)
Socket0: 19877.46
Socket1: 237.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.89        Core1: 90.80        
Core2: 27.69        Core3: 83.92        
Core4: 24.11        Core5: 85.59        
Core6: 22.76        Core7: 68.54        
Core8: 24.99        Core9: 42.98        
Core10: 9.74        Core11: 85.74        
Core12: 19.38        Core13: 85.25        
Core14: 23.79        Core15: 95.26        
Core16: 21.30        Core17: 90.08        
Core18: 33.55        Core19: 63.77        
Core20: 26.08        Core21: 101.20        
Core22: 29.54        Core23: 98.41        
Core24: 22.65        Core25: 83.24        
Core26: 23.84        Core27: 65.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.01
Socket1: 80.98
DDR read Latency(ns)
Socket0: 21327.64
Socket1: 240.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.43        Core1: 91.20        
Core2: 22.25        Core3: 85.99        
Core4: 20.98        Core5: 85.40        
Core6: 10.02        Core7: 78.79        
Core8: 21.73        Core9: 43.77        
Core10: 21.23        Core11: 83.04        
Core12: 22.94        Core13: 72.96        
Core14: 22.75        Core15: 96.96        
Core16: 34.40        Core17: 75.21        
Core18: 18.24        Core19: 71.05        
Core20: 22.67        Core21: 100.06        
Core22: 22.83        Core23: 92.71        
Core24: 29.63        Core25: 81.48        
Core26: 22.45        Core27: 75.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.60
Socket1: 81.13
DDR read Latency(ns)
Socket0: 22299.85
Socket1: 240.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.54        Core1: 89.28        
Core2: 31.19        Core3: 98.38        
Core4: 38.75        Core5: 89.48        
Core6: 32.67        Core7: 71.92        
Core8: 26.25        Core9: 43.22        
Core10: 36.38        Core11: 85.10        
Core12: 36.35        Core13: 69.69        
Core14: 40.16        Core15: 95.83        
Core16: 36.59        Core17: 71.64        
Core18: 27.43        Core19: 67.56        
Core20: 34.55        Core21: 95.00        
Core22: 35.54        Core23: 89.76        
Core24: 35.45        Core25: 82.47        
Core26: 38.17        Core27: 70.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.46
Socket1: 79.34
DDR read Latency(ns)
Socket0: 23959.61
Socket1: 240.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.28        Core1: 100.23        
Core2: 23.98        Core3: 84.27        
Core4: 22.37        Core5: 77.36        
Core6: 26.96        Core7: 85.28        
Core8: 31.50        Core9: 47.82        
Core10: 33.90        Core11: 87.64        
Core12: 20.63        Core13: 92.67        
Core14: 31.10        Core15: 77.18        
Core16: 31.94        Core17: 90.31        
Core18: 32.74        Core19: 88.78        
Core20: 29.77        Core21: 99.96        
Core22: 32.47        Core23: 79.32        
Core24: 30.98        Core25: 95.37        
Core26: 26.49        Core27: 95.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.87
Socket1: 85.56
DDR read Latency(ns)
Socket0: 24370.65
Socket1: 239.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.08        Core1: 102.62        
Core2: 30.23        Core3: 97.60        
Core4: 24.85        Core5: 83.87        
Core6: 10.39        Core7: 90.93        
Core8: 21.22        Core9: 49.98        
Core10: 20.56        Core11: 95.81        
Core12: 25.50        Core13: 95.08        
Core14: 25.22        Core15: 96.68        
Core16: 29.64        Core17: 90.53        
Core18: 22.55        Core19: 94.19        
Core20: 23.65        Core21: 97.34        
Core22: 23.88        Core23: 91.90        
Core24: 35.13        Core25: 98.65        
Core26: 21.83        Core27: 96.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 93.09
DDR read Latency(ns)
Socket0: 24989.82
Socket1: 241.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.63        Core1: 99.55        
Core2: 22.58        Core3: 94.76        
Core4: 23.52        Core5: 82.90        
Core6: 23.12        Core7: 85.58        
Core8: 23.66        Core9: 46.69        
Core10: 10.12        Core11: 88.06        
Core12: 21.57        Core13: 92.34        
Core14: 22.40        Core15: 83.02        
Core16: 22.09        Core17: 88.33        
Core18: 26.43        Core19: 86.69        
Core20: 33.78        Core21: 97.37        
Core22: 23.37        Core23: 91.46        
Core24: 23.47        Core25: 98.70        
Core26: 31.55        Core27: 84.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 88.35
DDR read Latency(ns)
Socket0: 21323.51
Socket1: 240.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 99.88        
Core2: 26.31        Core3: 81.14        
Core4: 22.25        Core5: 84.92        
Core6: 21.00        Core7: 77.95        
Core8: 32.15        Core9: 44.51        
Core10: 22.20        Core11: 87.27        
Core12: 23.56        Core13: 73.70        
Core14: 22.18        Core15: 78.95        
Core16: 9.81        Core17: 74.97        
Core18: 21.76        Core19: 85.29        
Core20: 22.82        Core21: 96.18        
Core22: 21.70        Core23: 81.87        
Core24: 22.13        Core25: 95.06        
Core26: 26.86        Core27: 78.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.98
Socket1: 81.84
DDR read Latency(ns)
Socket0: 22965.62
Socket1: 240.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 101.31        
Core2: 27.90        Core3: 82.64        
Core4: 23.00        Core5: 91.74        
Core6: 22.95        Core7: 87.56        
Core8: 24.36        Core9: 39.15        
Core10: 24.93        Core11: 92.26        
Core12: 19.36        Core13: 78.74        
Core14: 24.77        Core15: 85.58        
Core16: 23.22        Core17: 80.60        
Core18: 30.56        Core19: 90.42        
Core20: 21.96        Core21: 95.66        
Core22: 26.56        Core23: 83.44        
Core24: 32.29        Core25: 99.87        
Core26: 19.60        Core27: 94.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.15
Socket1: 86.53
DDR read Latency(ns)
Socket0: 22852.76
Socket1: 241.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.89        Core1: 99.98        
Core2: 24.82        Core3: 77.16        
Core4: 38.48        Core5: 90.05        
Core6: 29.15        Core7: 88.76        
Core8: 32.66        Core9: 44.12        
Core10: 27.15        Core11: 79.26        
Core12: 31.36        Core13: 75.34        
Core14: 25.55        Core15: 89.94        
Core16: 32.59        Core17: 73.47        
Core18: 33.35        Core19: 82.40        
Core20: 30.53        Core21: 101.38        
Core22: 32.48        Core23: 73.69        
Core24: 34.81        Core25: 102.47        
Core26: 34.93        Core27: 95.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.26
Socket1: 82.92
DDR read Latency(ns)
Socket0: 24695.19
Socket1: 240.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 91.50        
Core2: 24.02        Core3: 94.89        
Core4: 28.52        Core5: 82.97        
Core6: 20.88        Core7: 74.39        
Core8: 30.30        Core9: 47.84        
Core10: 25.54        Core11: 86.99        
Core12: 28.32        Core13: 64.59        
Core14: 21.18        Core15: 77.62        
Core16: 21.53        Core17: 97.08        
Core18: 24.89        Core19: 82.76        
Core20: 9.86        Core21: 92.32        
Core22: 22.91        Core23: 60.58        
Core24: 21.05        Core25: 83.07        
Core26: 22.43        Core27: 73.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 78.37
DDR read Latency(ns)
Socket0: 20532.37
Socket1: 235.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 84.74        
Core2: 36.12        Core3: 86.69        
Core4: 23.72        Core5: 76.74        
Core6: 30.52        Core7: 46.03        
Core8: 29.09        Core9: 48.20        
Core10: 32.07        Core11: 83.14        
Core12: 31.01        Core13: 40.71        
Core14: 31.10        Core15: 79.00        
Core16: 30.91        Core17: 88.14        
Core18: 32.50        Core19: 44.99        
Core20: 30.15        Core21: 84.01        
Core22: 22.55        Core23: 37.42        
Core24: 24.14        Core25: 94.92        
Core26: 28.39        Core27: 91.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 63.14
DDR read Latency(ns)
Socket0: 21056.10
Socket1: 225.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.94        Core1: 87.95        
Core2: 23.36        Core3: 88.23        
Core4: 22.45        Core5: 76.73        
Core6: 21.15        Core7: 46.23        
Core8: 22.23        Core9: 45.88        
Core10: 24.00        Core11: 84.38        
Core12: 27.27        Core13: 41.31        
Core14: 22.43        Core15: 84.80        
Core16: 24.96        Core17: 89.42        
Core18: 22.41        Core19: 47.21        
Core20: 29.62        Core21: 83.87        
Core22: 9.73        Core23: 40.21        
Core24: 18.36        Core25: 75.13        
Core26: 22.04        Core27: 90.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.71
Socket1: 63.84
DDR read Latency(ns)
Socket0: 19322.07
Socket1: 223.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.73        Core1: 87.23        
Core2: 24.63        Core3: 89.88        
Core4: 25.28        Core5: 81.67        
Core6: 24.93        Core7: 60.38        
Core8: 35.55        Core9: 48.28        
Core10: 19.04        Core11: 78.67        
Core12: 26.65        Core13: 53.61        
Core14: 24.30        Core15: 86.13        
Core16: 19.39        Core17: 87.41        
Core18: 9.69        Core19: 59.56        
Core20: 21.14        Core21: 60.35        
Core22: 20.36        Core23: 52.66        
Core24: 24.74        Core25: 82.86        
Core26: 24.42        Core27: 84.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.85
Socket1: 69.58
DDR read Latency(ns)
Socket0: 20316.66
Socket1: 234.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 93.06        
Core2: 22.38        Core3: 102.09        
Core4: 23.79        Core5: 84.20        
Core6: 23.22        Core7: 85.68        
Core8: 24.08        Core9: 51.44        
Core10: 32.71        Core11: 86.33        
Core12: 21.18        Core13: 75.31        
Core14: 22.32        Core15: 88.77        
Core16: 30.06        Core17: 77.60        
Core18: 24.00        Core19: 78.17        
Core20: 25.84        Core21: 71.89        
Core22: 19.91        Core23: 73.11        
Core24: 24.19        Core25: 94.90        
Core26: 11.24        Core27: 84.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.49
Socket1: 82.42
DDR read Latency(ns)
Socket0: 21287.79
Socket1: 240.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 92.10        
Core2: 10.46        Core3: 98.48        
Core4: 23.66        Core5: 85.92        
Core6: 25.40        Core7: 79.85        
Core8: 25.20        Core9: 47.68        
Core10: 25.41        Core11: 83.58        
Core12: 38.30        Core13: 80.13        
Core14: 20.91        Core15: 92.89        
Core16: 22.09        Core17: 84.22        
Core18: 26.07        Core19: 86.65        
Core20: 33.48        Core21: 75.34        
Core22: 23.45        Core23: 75.09        
Core24: 22.08        Core25: 92.58        
Core26: 25.02        Core27: 80.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.40
Socket1: 83.77
DDR read Latency(ns)
Socket0: 21405.26
Socket1: 240.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.56        Core1: 88.10        
Core2: 25.05        Core3: 92.89        
Core4: 10.40        Core5: 83.32        
Core6: 19.58        Core7: 85.99        
Core8: 22.46        Core9: 55.65        
Core10: 20.89        Core11: 78.13        
Core12: 22.12        Core13: 88.46        
Core14: 25.10        Core15: 72.22        
Core16: 23.82        Core17: 79.04        
Core18: 20.79        Core19: 78.80        
Core20: 22.72        Core21: 82.79        
Core22: 23.85        Core23: 99.51        
Core24: 28.39        Core25: 76.34        
Core26: 24.01        Core27: 101.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.44
Socket1: 83.30
DDR read Latency(ns)
Socket0: 21016.09
Socket1: 239.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.33        Core1: 75.57        
Core2: 24.58        Core3: 101.47        
Core4: 25.84        Core5: 91.65        
Core6: 21.01        Core7: 91.45        
Core8: 24.95        Core9: 51.66        
Core10: 9.75        Core11: 89.10        
Core12: 18.28        Core13: 87.24        
Core14: 20.81        Core15: 69.50        
Core16: 22.03        Core17: 79.55        
Core18: 23.68        Core19: 73.14        
Core20: 24.24        Core21: 72.54        
Core22: 23.85        Core23: 103.77        
Core24: 32.71        Core25: 77.61        
Core26: 27.84        Core27: 102.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 82.53
DDR read Latency(ns)
Socket0: 21983.29
Socket1: 239.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.36        Core1: 86.74        
Core2: 33.42        Core3: 98.54        
Core4: 34.79        Core5: 96.18        
Core6: 36.31        Core7: 84.48        
Core8: 36.73        Core9: 49.22        
Core10: 36.70        Core11: 96.28        
Core12: 27.61        Core13: 84.98        
Core14: 27.76        Core15: 61.81        
Core16: 31.96        Core17: 63.54        
Core18: 32.65        Core19: 68.03        
Core20: 34.15        Core21: 80.47        
Core22: 38.31        Core23: 98.69        
Core24: 23.62        Core25: 91.02        
Core26: 26.29        Core27: 89.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 81.93
DDR read Latency(ns)
Socket0: 22181.24
Socket1: 239.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.52        Core1: 95.72        
Core2: 32.57        Core3: 93.16        
Core4: 25.61        Core5: 95.89        
Core6: 28.23        Core7: 86.63        
Core8: 22.14        Core9: 41.13        
Core10: 20.19        Core11: 85.21        
Core12: 24.12        Core13: 74.36        
Core14: 23.72        Core15: 66.22        
Core16: 28.80        Core17: 71.15        
Core18: 24.92        Core19: 71.94        
Core20: 37.58        Core21: 84.79        
Core22: 21.32        Core23: 79.15        
Core24: 26.69        Core25: 91.75        
Core26: 33.53        Core27: 96.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 81.78
DDR read Latency(ns)
Socket0: 20622.10
Socket1: 238.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 93.04        
Core2: 23.36        Core3: 97.84        
Core4: 22.77        Core5: 91.35        
Core6: 27.78        Core7: 90.55        
Core8: 22.51        Core9: 50.24        
Core10: 26.94        Core11: 68.16        
Core12: 21.41        Core13: 71.56        
Core14: 23.40        Core15: 65.63        
Core16: 21.73        Core17: 72.98        
Core18: 9.11        Core19: 71.38        
Core20: 20.42        Core21: 83.79        
Core22: 22.54        Core23: 89.85        
Core24: 22.76        Core25: 87.08        
Core26: 32.88        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 80.41
DDR read Latency(ns)
Socket0: 21889.42
Socket1: 239.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.22        Core1: 92.52        
Core2: 24.93        Core3: 101.39        
Core4: 33.38        Core5: 91.74        
Core6: 23.60        Core7: 89.24        
Core8: 24.06        Core9: 51.41        
Core10: 26.30        Core11: 69.85        
Core12: 25.48        Core13: 79.94        
Core14: 26.77        Core15: 71.04        
Core16: 25.41        Core17: 81.11        
Core18: 27.97        Core19: 79.92        
Core20: 22.53        Core21: 83.72        
Core22: 10.29        Core23: 96.65        
Core24: 23.35        Core25: 85.57        
Core26: 24.67        Core27: 101.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.36
Socket1: 84.20
DDR read Latency(ns)
Socket0: 21550.70
Socket1: 239.80
