# Tiny Tapeout project information
project:
  title:        "(B)ASIC tarnig"      # Project title
  author:       "Assar Schmidt & Daniel Hansson"      # Your name
  discord:      "aschmidt, "      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A die that transforms from a d4 to d255 (dff)"      # One line description of what your project does
  language:     "VHDL"  # other examples include Verilog, SystemVerilog, Amaranth, etc
  clock_hz:     100000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  #
  # WARNING: VHDL support in Tiny Tapeout is experimental. The template may get changes during
  #          the shuttle and VHDL support may be dropped for future shuttles if we see low usage.
  source_files:
    - "project.vhdl"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "ui_in[0]"  # Roll the die
  ui[1]: "ui_in[1]"  # Set the number of dice
  ui[2]: "ui_in[2]"  # Set the value of the dice
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: "uo_out[0]"  # 7-seg display a
  uo[1]: "uo_out[1]"  # 7-seg display b
  uo[2]: "uo_out[2]"  # 7-seg display c
  uo[3]: "uo_out[3]"  # 7-seg display d
  uo[4]: "uo_out[4]"  # 7-seg display e
  uo[5]: "uo_out[5]"  # 7-seg display f
  uo[6]: "uo_out[6]"  # 7-seg display g
  uo[7]: "uo_out[7]"  # 7-seg mux 1

  # Bidirectional pins
  uio[0]: "uio_in[0]" # 7-seg mux 2
  uio[1]: "uio_in[1]"
  uio[2]: "uio_in[2]"
  uio[3]: "uio_in[3]"
  uio[4]: "uio_in[4]"
  uio[5]: "uio_in[5]"
  uio[6]: "uio_in[6]"
  uio[7]: "uio_in[7]"

# Do not change!
yaml_version: 6
