-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is 
    generic(
             DWIDTH     : integer := 635; 
             AWIDTH     : integer := 3; 
             MEM_SIZE    : integer := 8
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10100101001000000010010001011111110001010101111111010010010000000000101101011111111001000100000000010110011000000010000000111111111011101001111111000100110000000010010101011111111010011010000001000110001111111111011000100000000110111111111111111101101111111101110100100000000001000100000000101100000111111101111101111111111000001011111111111100100111111110100011111111111011010111111111101110110000000000001111111111111110110001111111101011011000000100101001100000001101100101111111010001011000000010001110111111111100001101111111100100110111111110011001011111111111111110000000010010110000000011001100100000000100111001111111101001011", 
    1 => "11010111000000000001101101100000001011101101111110100111101000000010010110111111110010100110000000111011001000000000101001011111110001011011111111100110001111111100101110000000000101110100000000101001010111111010000110000000001001111001111110010000011000000100011001100000001100011010000000001111010111111111010000111111110100101110000000010001010111111111011011011111100110101010000001000110011000000100110011111111111110110010000000100100001111111010110000100000000010110111111111111010011000000000011100111111100001101110000000010011101111110111110010111111111101110111111111111100100111111100101111111111111000010111111111011001101", 
    2 => "00101001001111111110010010000000000101011010000000010010101111111111010111100000001111010001111111110111010000000011010010000000000000011111111110111011100000000010001000011111111101100001111110111110000000000011100010111111100101101011111111001100001111111111100011111111110111101111111110011111100000000010111000100000001110000010000000010101111000000000011110011111111101000100000000111101111111111111111001100000000100100011111111011010000111111011111000011111110001111000000000011100111111111101001010111111111110111001111111010111010111111100001100111111111101111010000000000000111000000000100110000000001110110011111111010011100", 
    3 => "11001000111111111010001010000000001100100100000001010000010111111000011100000000000100001101111111001111110000000000010111000000000100010011111111010101101000000011000100011111110111111000000001010101010000000000111110100000001010000111111110101100110000000001011011111111111101010000000000000000010000000001110100111111110011010011111111000111001111111101001100111111111001011011111110111101000000000010111011011111110110001111111110110010010000000010101001100000011001111001111111001100001111111110101100100000001111101110000000010110110000000000110110011111110111101111111111010100100111111011100010100000000000010100000000001100000", 
    4 => "00100001000111111111001111011111101111101100000000010011100111111110010000000000000100011001111111110001000111111110010111100000001001110011111110111000100000000001111001011111111101010101111111011111111000000011000011000000010000110000000001010101001111111111001000011111111000000001111111000111101111111110110110100000000100101110000000000011111000000011100010100000001110010011111111100000111111111110010111111111111111101001111110001100000000000010001111111111111001111101111111101101010111111111010000000000010001011101111111010101011000000100001010011111101111111101111111011101011000000101101110100000000011100100000000001101110", 
    5 => "11100010010000000100101000111111110101110010000000010110101000000000101010011111101100110001111111101001010111111101111110100000000100010100000000000010100000000000000100100000010011101111111111111010010111111011101000111111111110000001111110110010110111111101100110111111111011111100000001011101001111111100101011100000001110011110000000011110101111110111100001011111101100111011111111011011111111111111011111011111110011111000000000100010101000000001101001111111111010111101111111010011100000000010010101111111111101001011111110111101000111111110011101111111111010010011111111001110110111111011100101100000000001111001111111011001011", 
    6 => "11110110001111111100001010000000000000011101111111101010011000000010011001011111111011001001111111011001000111111111010001100000001110010000000000010001111111111110001001011111110100110111111110101001000111111101101000000000010010001110000001011001111111111100010111111111101011001000000001001101110111111110110111000000001000110001111111110110001111111110111111111111111111011000000000000000010111111010111011111111110111111011111110010000010111111110010111011111111110001111111111101110110111111010100100100000010101010010000001001111000000000011110000000000000110110011111111000110010000000000110100111111111111010101111111100000001", 
    7 => "11010100100111111110010011000000010011011111111110100100001000000010000001011111110101101101111111011110000111111110010101011111101110011011111110100101110000000001111110000000001111000001111111111100011000000010000100011111111001100001111110100111110000000011001001000000001001001011111110111101011111111101110100011111111000101110000000000110100111111011011111000000001011010010000001001011000000000000000010000000000010010001111111110110011000000001011101111111101111111100000000111011001000000001101010100000001000110110000000100110110000000001011001111111111100011001111111010100110000000001111001100000000001000001111111111111110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is
    generic (
        DataWidth : INTEGER := 635;
        AddressRange : INTEGER := 8;
        AddressWidth : INTEGER := 3);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is
    component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U :  component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


