0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv,1728270651,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv,,control,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv,1728268291,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv,,memory,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv,1728268412,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv,,processor_top,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv,1728268370,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv,,slc3,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/test_memory.sv,1727924595,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv,test_memory,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv,1728268941,systemVerilog,,,,testbench_5_1,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv,1727924595,verilog,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv,,,SLC3_TYPES,,,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv,1728265507,systemVerilog,,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv,,bus;mdr_mux;pc_mux,,uvm,,,,,,
C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv,1728250069,systemVerilog,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/test_memory.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv;C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv,C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv,,$unit_condition_code_logic_sv_203166252;ben_logic;nzp_logic,,uvm,,,,,,
