#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 10 22:31:20 2021
# Process ID: 1144373
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5
# Command line: vivado -log rsa_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper.vdi
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
Command: link_design -top rsa_project_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.dcp' for cell 'rsa_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0.dcp' for cell 'rsa_project_i/rsa_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARCACHE_0/rsa_project_ARCACHE_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARCACHE'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARUSER_0/rsa_project_ARUSER_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARUSER'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_0_0/rsa_project_axis_dwidth_converter_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_1_0/rsa_project_axis_dwidth_converter_1_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/rsa_project_command_interface_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/command_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.dcp' for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xlconstant_0_0/rsa_project_xlconstant_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_0/rsa_project_xbar_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_0/rsa_project_auto_pc_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_1/rsa_project_xbar_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_1/rsa_project_auto_pc_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 1709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.711 ; gain = 605.594 ; free physical = 8793 ; free virtual = 31079
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2539.812 ; gain = 1105.684 ; free physical = 8885 ; free virtual = 31165
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8876 ; free virtual = 31157

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144635394

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8774 ; free virtual = 31061

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ec44f8e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8872 ; free virtual = 31158
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 1aad37347

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8871 ; free virtual = 31158
INFO: [Opt 31-389] Phase Constant propagation created 251 cells and removed 643 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18abc676e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8864 ; free virtual = 31145
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 305 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18abc676e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8863 ; free virtual = 31144
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c8cdf8f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8863 ; free virtual = 31144
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c8cdf8f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8861 ; free virtual = 31142
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8860 ; free virtual = 31141
Ending Logic Optimization Task | Checksum: 1c8cdf8f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8860 ; free virtual = 31141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c8cdf8f2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8860 ; free virtual = 31141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c8cdf8f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8860 ; free virtual = 31141
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8860 ; free virtual = 31141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8855 ; free virtual = 31138
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8843 ; free virtual = 31140
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
Command: report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8790 ; free virtual = 31083
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1636df4b1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8790 ; free virtual = 31083
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8790 ; free virtual = 31083

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec6604f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.812 ; gain = 0.000 ; free physical = 8746 ; free virtual = 31039

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e88c44f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2540.309 ; gain = 0.496 ; free physical = 8656 ; free virtual = 30949

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e88c44f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2540.309 ; gain = 0.496 ; free physical = 8656 ; free virtual = 30949
Phase 1 Placer Initialization | Checksum: 1e88c44f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2540.309 ; gain = 0.496 ; free physical = 8660 ; free virtual = 30953

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2114ad830

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2708.391 ; gain = 168.578 ; free physical = 8601 ; free virtual = 30894

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8583 ; free virtual = 30876

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14ef516c7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8586 ; free virtual = 30879
Phase 2 Global Placement | Checksum: 14e4a1714

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8605 ; free virtual = 30898

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14e4a1714

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8604 ; free virtual = 30897

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 116504c78

Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8593 ; free virtual = 30892

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df937aa9

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8592 ; free virtual = 30891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 157ca1939

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8592 ; free virtual = 30891

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1596d785a

Time (s): cpu = 00:01:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8551 ; free virtual = 30849

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16d7876b1

Time (s): cpu = 00:01:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8555 ; free virtual = 30853

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23750c6b4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8553 ; free virtual = 30852
Phase 3 Detail Placement | Checksum: 23750c6b4

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8553 ; free virtual = 30852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21cb6bee5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/shift_counter_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/e_reg_reg[1023]_rep__28, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/shift_counter[10]_i_1__1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/next_state_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/next_state_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/result[1027]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/result[1027]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub[1026]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[1022]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/exp[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regX_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regA_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/rmodn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/r2modn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/n[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/msg[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/in_a_reg_reg[0]_rep__0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 27 candidate nets, 0 success, 27 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21cb6bee5

Time (s): cpu = 00:02:06 ; elapsed = 00:00:59 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8588 ; free virtual = 30881
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.574. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11db643aa

Time (s): cpu = 00:02:20 ; elapsed = 00:01:11 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8584 ; free virtual = 30877
Phase 4.1 Post Commit Optimization | Checksum: 11db643aa

Time (s): cpu = 00:02:20 ; elapsed = 00:01:11 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8584 ; free virtual = 30877

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11db643aa

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8585 ; free virtual = 30878

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11db643aa

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8585 ; free virtual = 30878

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1789f4641

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8586 ; free virtual = 30879
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1789f4641

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8587 ; free virtual = 30880
Ending Placer Task | Checksum: 130b85e08

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8631 ; free virtual = 30924
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:16 . Memory (MB): peak = 2716.395 ; gain = 176.582 ; free physical = 8630 ; free virtual = 30923
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8536 ; free virtual = 30895
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8594 ; free virtual = 30913
INFO: [runtcl-4] Executing : report_io -file rsa_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8576 ; free virtual = 30895
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_wrapper_utilization_placed.rpt -pb rsa_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8582 ; free virtual = 30901
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8578 ; free virtual = 30897
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8486 ; free virtual = 30865
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8545 ; free virtual = 30884
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a03046e2 ConstDB: 0 ShapeSum: 90881726 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19a58bdea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8394 ; free virtual = 30728
Post Restoration Checksum: NetGraph: bf2c3903 NumContArr: db2c84e7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19a58bdea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8407 ; free virtual = 30747

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19a58bdea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8385 ; free virtual = 30724

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19a58bdea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.395 ; gain = 0.000 ; free physical = 8385 ; free virtual = 30725
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157e52ad0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2740.297 ; gain = 23.902 ; free physical = 8372 ; free virtual = 30706
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=-0.189 | THS=-350.577|

Phase 2 Router Initialization | Checksum: 13f70ea7f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2740.297 ; gain = 23.902 ; free physical = 8369 ; free virtual = 30704

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d6904cd2

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8350 ; free virtual = 30684

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6210
 Number of Nodes with overlaps = 676
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e627b7ba

Time (s): cpu = 00:02:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30691

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8348 ; free virtual = 30687
Phase 4 Rip-up And Reroute | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8348 ; free virtual = 30687

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8348 ; free virtual = 30687
Phase 5.1 TNS Cleanup | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8348 ; free virtual = 30687

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685
Phase 5 Delay and Skew Optimization | Checksum: 1cd5da357

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26d7aa7ff

Time (s): cpu = 00:02:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c46c5b83

Time (s): cpu = 00:02:40 ; elapsed = 00:00:47 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685
Phase 6 Post Hold Fix | Checksum: 1c46c5b83

Time (s): cpu = 00:02:40 ; elapsed = 00:00:47 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.9016 %
  Global Horizontal Routing Utilization  = 22.3327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2231aff2b

Time (s): cpu = 00:02:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2231aff2b

Time (s): cpu = 00:02:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8351 ; free virtual = 30685

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1601637aa

Time (s): cpu = 00:02:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8350 ; free virtual = 30685

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.275  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1330beaa6

Time (s): cpu = 00:03:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8344 ; free virtual = 30679
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8465 ; free virtual = 30799

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:06 ; elapsed = 00:00:56 . Memory (MB): peak = 2773.102 ; gain = 56.707 ; free physical = 8465 ; free virtual = 30799
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.117 ; gain = 0.000 ; free physical = 8367 ; free virtual = 30783
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2805.117 ; gain = 32.016 ; free physical = 8424 ; free virtual = 30783
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
Command: report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 2885.156 ; gain = 0.000 ; free physical = 8213 ; free virtual = 30578
INFO: [runtcl-4] Executing : report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
Command: report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.020 ; gain = 104.863 ; free physical = 8192 ; free virtual = 30562
INFO: [runtcl-4] Executing : report_route_status -file rsa_project_wrapper_route_status.rpt -pb rsa_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_project_wrapper_bus_skew_routed.rpt -pb rsa_project_wrapper_bus_skew_routed.pb -rpx rsa_project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2990.020 ; gain = 0.000 ; free physical = 8066 ; free virtual = 30518
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2990.020 ; gain = 0.000 ; free physical = 8129 ; free virtual = 30523
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file rsa_project_wrapper_timing_summary_postroute_physopted.rpt -pb rsa_project_wrapper_timing_summary_postroute_physopted.pb -rpx rsa_project_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_project_wrapper_bus_skew_postroute_physopted.rpt -pb rsa_project_wrapper_bus_skew_postroute_physopted.pb -rpx rsa_project_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 22:36:02 2021...
