library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;

entity Comparator_X is port ( 
	Target_X				:	in std_logic_vector(7 downto 4);
	X_Current			:	in std_logic_vector(3 downto 0);
	X_greater           :	out std_logic;
	X_lesser            :	out std_logic;
	X_equal             :	out std_logic
);
end entity Comparator_X;

architecture Choice of Comparator_X is

	component Compx4 is port ( 
	A		:	in std_logic_vector(3 downto 0);
	B		:	in std_logic_vector(7 downto 4);
	ALTB		:	out std_logic;	-- A < B
	AEQB		:	out std_logic;	-- A = B
	AGTB		:	out std_logic	-- A > B
	);
	end component;

signal AEQB		:	std_logic;
signal AGTB		:	std_logic;
signal ALTB		:	std_logic;	

begin

	INST1: Compx4 port map(X_Current, Target_X, ALTB, AEQB, AGTB);
	greater  <= AGTB;
	lesser <= ALTB;
	equal <= AEQB;
end architecture Choice;