Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 28 00:49:45 2021
| Host         : DESKTOP-HC0QNBC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1143 |          225 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|               Clock Signal               |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|  test/mux_0/inst/mux_out_reg[15]_i_2_n_0 |                                           |                                          |                3 |              8 |
|  test/mux_0/inst/mux_out_reg[7]_i_2_n_0  |                                           |                                          |                3 |              8 |
|  clk_IBUF_BUFG                           | test/register_0/inst/rd_data[15]_i_2_n_0  | test/register_0/inst/rd_data[15]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG                           | test/register_0/inst/rs_data[15]_i_2_n_0  | test/register_0/inst/rs_data[15]_i_1_n_0 |                3 |             16 |
|  clk_IBUF_BUFG                           | test/debounce_0/inst/F/counter[0]_i_1_n_0 |                                          |                4 |             16 |
|  clk_IBUF_BUFG                           | test/isa_decoder_0/inst/wr_en             |                                          |                4 |             32 |
|  clk_IBUF_BUFG                           |                                           |                                          |              219 |           1132 |
+------------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+


