INFO: [VRFC 10-2263] Analyzing Verilog file "/home/voidknight/RISCV/RISCV.sim/sim_1/synth/func/xsim/fifo_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
INFO: [VRFC 10-311] analyzing module glbl
