// Seed: 1734318065
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  assign id_3 = id_3;
  assign id_3 = 1;
  always @(posedge id_1, 1) id_3 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    output tri0 id_8,
    input tri id_9,
    output wand id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    output wor id_14,
    output wand id_15,
    input supply1 id_16,
    output supply1 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input wor id_22,
    input supply0 id_23,
    input supply0 id_24,
    output supply1 id_25,
    output supply1 id_26,
    input wire id_27,
    input tri0 id_28,
    output tri0 id_29
    , id_41,
    input tri0 id_30,
    output tri id_31
    , id_42,
    input supply0 id_32,
    input wor id_33,
    input wor id_34,
    input supply1 id_35,
    input tri1 id_36,
    input uwire id_37,
    input wor id_38,
    output wor id_39
);
  assign id_15 = 1;
  module_0 modCall_1 (
      id_4,
      id_23
  );
endmodule
