 Synphony Model Compiler RTL Generator L-2016.03, Build 2009R, Feb 25 2016

 ********************************************************************

 Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

 This code was generated by Synopsys's Synphony Model Compiler product and
 is intended for use solely by licensed users of this product.

 Date written:             Sat Apr 28 19:39:52 2018

 ********************************************************************


Creating RTL for
  Vendor      :  Xilinx
  Technology  :  Virtex7
  Part        :  XC7VX485T
  Package     :  FFG1761
  Speed Grade :  -2


@N: Running in 64-bit mode.
@N: Parsing 'pipelined_simon.mdl' 
@N: Found 1351 recognized primitive blocks other than the RTL Generator.
@N: Advanced timing mode is off.

@N: Retiming optimization switched off.
@N: Time-multiplexed resource sharing (folding) switched off.
@N: A single-channel implementation specified.
@N: Global Reset is generated in Synchronous mode and is NOT fed to sensitivity list of clocked processes.
@N: Global Enable generation is switched off
@N: Hierarchical RTL will be generated.


CLOCK RELATIONSHIPS
*******************
Clocks         | Type      |  Frequency
----------------------------------------
clk            | System    |  1040.500000 MHz.


HIERARCHY INFORMATION
*********************
1 top level subsystems found:
	Simon_encryption_block_



ESTIMATED HARDWARE RESOURCE UTILIZATION
***************************************
  Number of Multipliers          :   0

  Number of Adders               :   0

  Number of Registers/Delays     : 230 (3200 register bits)
     16 bits    : 198
      1 bits    :  32

  Number of RAMs                 :   0

  Number of ROMs                 :   0


Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Sat Apr 28 19:39:54 2018

###########################################################]

