2超低功率及超高速之銻化物異質接面場效電晶體元件的開發(II)
“Development for Ultra-Low Power, Ultra-High Speed Antimonide-Based HFETs”
計畫編號：NSC97-2221-E-008-093
執行期間：97 年 8 月 1 日 至 98 年 7 月 31 日
主持人：林恆光 中央大學 電機工程學系教授
一、中文摘要
通訊市場中越來越高的操作頻率要求及不
斷降低之IC 供應電壓的工業標準，能夠操作在
低電壓並具有高速傳輸性能的電晶體已經吸引
越來越多的注意。相較於傳統砷化鎵的高電子
可動度電晶體(HEMT)，以砷化銦為通道層的
HEMT，具有更優異的傳輸性能。已有文獻證明，
在相同元件性能下，砷化銦比起砷化鎵HEMT，
其消耗功率僅需十分之一，比起磷化銦HEMT，
亦僅需三分之一。因此從低功率及高速度的市
場應用角度來看，此材料系統設計的HEMT，具
有相當高的競爭性。
基於前一年於“超低功率及超高速之銻化
物異質接面場效電晶體元件的開發(I)”計畫
中由MBE 所發展出之元件結構的磊晶材料，本
計畫第一年前半段主要專注於元件製程的發
展，工作的內容主要包括光罩的設計、低歐姆
接觸電阻的發展、評估溼式及乾式蝕刻用於定
義元件平台的製程、光學微影閘極的製作、介
電層的發展及內連線的製作。發展出穩定的元
件製程後，這年度下半段的工作重點為將各種
建議之結構製作成元件，用以評估衝擊離化效
應對其電性的影響。必須注意的是由於元件性
能與磊晶材料及結構有很密切的關係，本年度
仍必須持續利用分子束磊晶改善元件材料的品
質。藉由特性化元件並找出相關於元件性能的
磊晶問題，進一步改善該材料品質或元件結構。
本計畫第二年將運用所發展出最佳衝擊離
化特性的元件結構，製做超高頻元件，工作的
重點主要在發展奈米級的電子束微影的閘極製
程。0.25 微米的T型閘極元件為前期的目標，
期望能在後期發展出小於0.1微米的T型閘極製
程，並證明元件的超高頻性能。此外，吾亦將
特性化此元件的1/f 及高頻雜音、消耗功率、
功率密度、電流驅動能力及耐電壓等，以作為
未來系統應用上的目的。
藉由本計劃的進行，可將此砷化銦族的材
料系統應用於高電子可動度電晶體的潛力作一
系統的評估。除了證明改善的元件直流電性
外，超低消耗功率下展現的高頻性能將提供單
石微波毫米積體電路新的應用方向。本計劃除
了上述之目標外，將就一些關鍵的技術作深入
的學術研究。
關鍵字：砷化銦、高電子可動度電晶體
英文摘要
High frequency performance added by
reduced power supply is demanding in
communication market. Any devices with superior
transport properties and low operation voltge
therefore draw more attention. Compared to
conventional GaAs HEMTs, the ones with InAs as
channel yield much higher electrical properties.
The devices are very competitive from low-power
and high-speed application points of view.
However, a drawback of large amount of
impact-ionized holes due to small InAs bandgap
along with type II band lineup at InAs/AlSb
4層(channel)。之後，少量 In 加入於 GaAs channel
中 ， 但 結 構 仍 保 持 無 差 排 的 產 生
(pseudomorphic)，製作出的 AlGaAs/In1-xGaxAs
HFET (通常 x＜0.25) 改善了高頻的性能，這主
要是歸因於 channel 異質接面傳導帶差值
(conduction band ofset, ΔEc)的增加改善了掺雜
效率，因而提高了 channel 的有效載子濃度，轉
導值(gm)及截止頻率(fT)因此獲得改善。
添加 In 進入 channel 層的優點更進一步在
InAlAs/InGaAs HFET 上獲得證實。藉由長晶在
InP 基板，使用 InGaAs channel 層中 In 最大莫
耳分率(或最大ΔEc)及厚度的限制得以解除。文
獻 中 指 出 ， 格 子 匹 配 的 In0.52Al0.48As/
In0.53Ga0.47As HFET 擁有ΔEc＝0.52 eV、最大電
子濃度 3.5×1012 cm-2、電子可動度大於 9,000
cm2/V-s，且已證明 25 nm閘極長度HFET fT=562
GHz, fmax=330 GHz 的超高頻性能。依循這在
channel層提高 In莫耳分率即改善元件性能的邏
輯，我們可以很清楚看出：有一族格子常數約
6.1A 的材料系統-InAs、AlSb 及 GaSb 可完全發
揮 In 於化合物半導體的潛力，且無格子常數匹
配的限制，如圖一所示典型的能隙-格子常數
圖，注意圖中此材料系統的位置(藍框)，紅色的
註記則約略地標出了相較於 AlGaAs/GaAs
HFET 高頻性能的改善倍率。圖二顯示室溫下三
種材料的能隙、電子及電洞的有效質量、異質
接面價帶及傳導帶差值(ΔEv，ΔEc)及能帶對齊狀
況。由圖可以看出，此材料系統提供了以 InAs
為 channel 及 AlSb 為障礙層的二維電子氣結
構，其中ΔEc(InAs-AlSb) =1.35 eV。如此高的ΔEc
值，使得此 InAs-AlSb 量子井結構其載子濃度可
高達 8×1012 cm-2 且室溫電子可動度仍維持大於
19,000 cm2/V-s。
然而，一個很嚴重的問題一直困擾著以
InAs 為 channel 的 HFET：如圖四所示典型的
0.5μm InAs-AlSb HFET DC 電流-電壓特性，特
別注意的是這裡顯示了高汲極電壓(Vds＞0.5 V)
下的元件性能。除了元件的輸出電導(gds)在極低
圖一
圖二
的汲極電壓下即隨著汲極電壓上升而快速增加
外，不穩定的電流輸出亦是另一大問題。該元
件極差的電流-電壓特性使其難以做為實際應用
上的有利競爭者，因此改善這部分的電性是非
常迫切的課題。由於 InAs channel 非常窄的 0.36
eV能隙造就其非常低的有效電子質量(0.023m0)
及高的電子可動度 (30,000 cm2/V-s, 300K)，但
卻也導致非常低的載子衝擊離化的起始電壓，
在長試片中約略是 3 KV/cm。
本計劃的整體總目標為發展出超低功率及
超高頻的銻化物HFET元件，並改善低能隙(0.36
eV) InAs channel 層產生的衝擊離化效應，使元
件能操作在較高偏壓，進而提高其在電路應用
上的潛力。重要的工作內容包括 1.利用二維元
件模擬軟體，設計出改善衝擊離化效應的元件
結構，2.利用分子束磊晶(MBE)技術，在格子不
匹配的 GaAs 基板上，利用設計出的元件結構，
發展出具高電子可動度之 InAs 二維電子氣的磊
6第一種方法利用 Type I 的能帶結構改善衝
擊離化產生的電洞無法侷限在量子井中的問
題，導致電洞累積於緩衝層，引出更多電子使
其衝擊離化越嚴重，以達到抑制衝擊離化的效
果。吾添加 Sb 到 InAs 通道層內，以十個週期
循環之 4ML InAs/1 ML InSb 的超晶格方式形成
InAs0.8Sb0.2 的通道層，使原本 InAs/AlSb Type II
能帶結構改變成 Tpye I，且結構在離通道層 40
nm 的 AlxGa1-xSb 層中做 Te 面摻雜，Te 摻雜目
的在於使緩衝層的價帶創造一高勢能的電洞阻
障，防止電洞累積於緩衝層，圖十一為能帶結
構示意圖。圖十二及十三分別顯示此元件結構
的直流特性，從圖十二發現 InAsSb/AlSb 結構發
生 kink 電流在 VDS=0.6 v 時，而 InAsSb/AlSb
結構，則 VDS = 0.4 v 時即發生，證明 Type I 的
能帶結構對於電洞局限有相當助益，再者圖十
三 InAsSb/AlSb HEMT在於高電場下，並無Type
II 衝擊離化效應，導致的電洞穿隧電流產生，
閘極漏電流降低了三個次方。
第二種方法為利用高能隙之介電材料
(Al2O3)作為部分之 Schottky 阻障層，製作
MIS-HEMT 元件。吾利用成本較低廉的電子束
機台沉積 Al2O3，為特性化該氧化鋁薄膜材料，
吾在矽基板上製作電容器，以驗證該薄膜的品
質，其中吾利用快速熱退火改善介面缺陷問
題，比較圖十四電容-電壓量測(C-V)，在無熱退
火處理試片，低頻反轉出現在 200Hz，而有熱
處理試片，則 100k Hz 已出現反轉現象，Dit值
約 1~2×1011 eV-1cm-2，且最大之崩潰電場由退火
前的 17 MV/cm 增加為退火後的 23 MV/cm，表
示熱退火有效改善介面缺陷，計算出氧化鋁介
電係數較理想值 8.7 略小，這些結果證明此電子
束機台沉積的 Al2O3 品質可用在閘極氧化層。
MIS-HEMT 結構如圖十五所示，製程上在元件
隔離製程後，隨即全面性覆蓋氧化鋁，當作保
護元件主動區鈍化層，亦可做為閘極介電層，
進而阻擋高偏壓下衝擊離化產生的電洞穿隧電
流。圖十六、十七為直流特性，從圖十六表示
在相同偏壓下，閘極漏電流已明顯低於傳統
HEMT 元件，漏電流約小於一個次方，代表電
洞受到高能隙之介電層所阻擋，電洞無法輕易
穿隧能帶，產生漏電流路徑，因此衝擊離化所
造成的波峰延遲至 VGS= -2 V 時，增加元件可操
作偏壓範圍。
第三種方法為使用雙閘極設計，圖十八為
結構示意圖，雙閘極元件的接地閘極與閘極間
距 2 um，接地閘極是連接到源極端。接地的閘
極可有效降低通道內的電場，緩和高電場下造
成的衝擊離化的產生，使得元件可以承受更大
的汲極偏壓。圖十九、二十分別為直流特性與
S22 Smith 圖，圖十九明顯 kink 電流產生在 VDS =
0.6~0.7 V 時，而非傳統型元件 VDS= 0.5~0.6 V
即發生，說明閘極和汲極間之高電場是有效地
被緩和，而延遲衝擊離化發生，S22 Smith 圖顯
示傳統型元件在低輸出阻抗與低汲極偏壓下的
電感性，在 VDS= 0.7 V 時已發生，雙閘極元件
則在 VDS= 0.9 V 時，電感性現象亦是元件受到
衝擊離化效應的一種表現。
圖三
圖四
NCU Te
NCU Si
NCU Te
NCU Te
10 15 20 25 30
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
0 10 20 30 40 50 60
RTA 300oC in N2 ambient
C
on
ta
ct
R
es
is
ta
nc
e
(O
hm
-m
m
)
RTA Alloy Time (sec)
Hot-plate Alloy Time (min)
Hot-plate 180oC in air ambient
Hot-plate 180oC in N2 ambient
8圖十三
圖十四
圖十五
圖十六
圖十七
圖十八
圖十九
圖二十
-1.2 -1.0 -0.8 -0.6 -0.4 -0.2 0.0
1E-6
1E-5
1E-4
1E-3
0.01
0.1
1
10
100
InAs/AlSb HEMT
InAsSb/AlSb HEMT
I G
(m
A
/m
m
)
VGS (V)
VDS=0.8V
-3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0
1E-7
1E-6
1E-5
1E-4
1E-3
0.01
0.1
1
10
-2.5 -2.0 -1.5
0.01
0.1
MIS-HFET
Conventional HFET
VGS (V)
I G
(m
A
/m
m
)
VDS = 0~0.4 V
Step = 0.1V
I G
(m
A
/m
m
)
VGS(V)
-3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0
0
50
100
150
200
250
300
350
0
100
200
300
400
500
I D
(m
A
/m
m
)
VGS (V)
ID
Step=0.1
VDS=0~0.4
Gm
G
m
(m
S
/m
m
)
AlSb
InAs
InAlAs
S.I. GaAs substrate
AlSb buffer
AlXGa1-XSb mesa floor
S D
G1
GaSb
InAs InAs
SiN4
SiO2
Te doping
G2
2um 2um 2um
2um 2um
0.0 0.2 0.4 0.6 0.8 1.0
0
100
200
300
400
500
600
Single gate
Dual gate
I D
(m
A
/m
m
)
VDS (V)
VGS=0~-1.2V
Step=-0.4V
-4 -2 0 2 4
0
20
40
60
80
100
120
140
160
1M Hz
1k HZ
200 HZ
C
ap
ac
ita
nc
e
(p
F
)
Gate Voltage(V)
before
-4 -2 0 2 4
0
20
40
60
80
100
120
140
160
1M Hz
100k Hz
1k Hz
C
ap
ac
ita
nc
e(
pF
)
Gate Voltage(V)
after
10
45, p. 1869, 1998
[3] C.R. Bolognesi et al., "Impact ionization suppression by
quantum confinement: Effects on the DC and
microwave performance of narrow-gap channel
InAs/AlSb", HFET's Trans. on Electron Dev., vol. 46, p.
826, 1999.
[4] H-.K. Lin et al., "Design and characteristics of strained
InAs/InAlAs composite-channel HFETs", Appl. Phys.
Lett., vol. 97, 024505, 2005.
[5] J. Brad Boos et al., "Low-voltage, high-speed
AlSb-InAsSb HEMTs", Electron lett., vol. 35, p. 847,
1999.
[6] G. D. Wilk et al, "High-k gate dielectrics: current
status and materials properties considerations, " J.
Appl. Phys., vol. 89, p. 5243, 2001.
[7] M. Plasslack et al., "Low Dit Thermodynamically
Stable Ga2O3-GaAs Interfaces: Fabrication,
Characterization, and Modeling", Trans. on electron
devices, vol. 44, p. 214, 1997.
[8] Chau, R., Datta, S., Doczy, M., Doyle, B., Jin, B.,
Kavalieros, J., Majumdar, A., Metz, M., and
Radosavljevic, M. "Benchmarking nanotechnology for
high-performance and low-power logic transistor
applications", IEEE Trans. Nanotechnol., 2005, 4, (2),
pp. 153–158
[9] L.F. Luo, K.F. Longenbach and W.I. Wang, "p-channel
modulationdoped field-effect transistors based on
AlSb0.9As0.1/GaSb", IEEE Electron Device Lett.,
1990, 11, (12), pp. 567–569
[10] J.F. Klem, J.A. Lott, J.E. Schirber, S.R. Kurtz and S.Y.
Lin, "Strained quantum well modulation-doped
InGaSb/AlGaSb structures grown by molecular beam
epitaxy" J. Electron. Mater., 1993, 22, (3), pp.
315–318
[11] B.R. Bennett, M.G. Ancona, J.B. Boos and B.V.
Shanabrook, "Mobility enhancement in strained
p-InGaSb quantum wells", Appl.Phys. Lett., 2007, 91,
pp. 0421xx
12
DC and RF Characteristics of Type II Lineup
InAs/AlSb HFETs
Heng-Kuang Lin1, Yu-Chao Lin1, Ta-Wei Fan1, Pei-Chin Chiu1, Shu-Han
Chen1, Jen-Inn Chyi1, Chih-Hsin Ko2, Ta-Ming Kuan2, Meng-Kuei Hsieh2,
Wen-Chin Lee2, and Clement H. Wann2
1Department of Electrical Engineering, National Central University, Taiwan,
R.O.C.
2Exploratory Research Division, Taiwan Semiconductor Manufacture
Company, Taiwan, R. O. C.
1hklin@ee.ncu.edu.tw
Abstract
Growth, fabrication, and characterization for a type II
lineup InAs/AlSb HFET are presented. An as-grown epitaxy
wafer with a 300K mobility of 21,300 cm2/V-s and an
electron sheet concentration of 1.4x1012 cm-2 was processed
into devices. Peak transconductance of 720 mS/mm and
drain current of 650mA/mm at drain voltage of 1.0V are
achieved in a 1-m gate length device. It is observed strong
drain bias dependence of both DC drain currents and
transconductances, on-state bell-shaped peaks in the gate
leakage, and a large dispersion between DC and RF
transconductances. Strong impact ionization along with no
hole confinement in the InAs channel are suggested
attributions for these phenomena.
Introduction
Electrons in InAs/AlSb HFETs have high low-field
mobility (30,000 cm2/V-s at 300 K) [1], high concentrations
[2], and high peak or saturation velocities. The HFETs with
fτand fmax beyond 160 GHz at a nominally 250 nm gate
length [3] and their low-noise amplifier at 35 GHz [4] have
already been demonstrated. However, a drawback of the
technology is the low breakdown voltage associated with the
relatively narrow band-gap InAs channel. Added with
staggered band lineup at InAs/AlSb heterojunctions, the
generated holes from the breakdown cannot be confined in
the channel and result in significant effects on device
performance [5]. We find that for most applications of the
technology in the literature the drain bias range is limited
below 0.4 V, which is roughly the effective energy bandgap
of the InAs channel.
In the present work, we report growth, fabrication, and
performance of the type II lineup InAs/AlSb HFET. By
careful characterization of their DC and RF behaviors, the
effects of impact ionization on the device performance are
discussed.
Growth and Device Fabrication
The InAs/AlSb HFET materials were grown by
solid-source MBE on a semi-insulating (001) GaAs substrate.
Valved cracker cells were used for both the Sb and the As
beams. Growth temperatures were calibrated with a
pyrometer before starting the growth. Growth was initiated
with a 0.1m thick smoothing layer of GaAs and a 10nm
thick transition layer of AlAs just before the nucleation of
the 7% mismatched AlSb buffer layer. The AlSb buffer,
grown at 540 °C, is 1.5m thick and serves primarily to
reduce the high density of threading dislocations to below
108 cm-2. A 0.2 m thick Al0.8Ga0.2Sb layer was inserted
prior to the growth of the InAs/AlSb HFET active layers.
The Al0.8Ga0.2Sb layer provides a stable surface during the
mesa isolation fabrication step in the HFET process. The
HFET active layers were grown at 480 °C and consisted of a
20nm thick AlSb bottom barrier, a 13nm thick InAs channel,
and a 20nm thick AlSb top barrier. The InAs/AlSb interfaces
were forced to be “In-Sb like” to provide the best transport 
properties for the InAs channel. No modulation doping was
employed to the device structure. Finally, the layers were
capped with a 5nm thick layer of In0.5Al0.5As. The
In0.5Al0.5As cap layer serves a dual purpose of protecting the
underlying layers from oxidation and reducing gate leakage
by increasing the valence band barrier between the channel
and the surface. Hall measurement on the as-grown wafer
revealed a 300 K mobility of e=21,300 cm2/V-s and an
14
GHz and fmax = 23.5 GHz in a 1-m gate length device have
also been demonstrated. Device characteristics show that
serious impact ionization in the small bandgap InAs channel
added by type II lineup results in large kink currents at the
drain voltages above 0.4V. Device structure optimization
and kink current/impact ionization suppression are necessary
for further enhancement in device performance.
Acknowledgement
This work was funded in part by National Science
Council of Taiwan, R. O. C under Grant NSC
96-2218-E-008-012, and in part by Taiwan Semiconductor
Manufacture Company under JDP project.
References
[1] G. Tuttle and H. Kroemer, IEEE Transactions on
Electron Devices, vol. 34, p.2358, 1987.
[2] A. Nakagawa, H. Kroemer, and J. H. English, Appl.
Phys. Lett., vol. 54, p. 1893, 1989.
[3] J. Bergman, G. Nagy, G. Sullivan, B. Brar, C. Kadow,
H.-K. Lin, A. Gossard, and M. Rodwell, in Proc. 15th
Int. Conf. IPRM, p. 219, 2003.
[4] J. Bergman, G. Nagy, G. Sullivan, B. Brar, C. Kadow,
H.-K. Lin, A. Gossard, and M. Rodwell, in Proc. 61st
Device Research Conference, p. 147, 2003.
[5] B. Brar and H. Kroemer, IEEE Electron Device Lett.,
vol. 16, p. 548, 1995.
12008 APMC 亞洲太平洋微波國際會議
中央大學電機系 林恆光 助理教授
一、參加會議經過
本次2008年度亞太微波會議研討會於香港
國際會議展覽中心舉辦，會議之目的主要是交流
近年在天線與傳播領域、電磁學科等等之基礎研
究和實務應用的新奇發現與研究成果。會議內容
涵括天線設計與陣列、被動裝置與元件、主動裝
置元件、射頻無線積體電路、散射及成像技術、
EMC & EMI、材料、系統分析等各式微波相關之
技術。主要有7個Short Course、50個 Oral
Session、及1個Lecturer Talks，發表的論文與參
加的學者都是來自於世界各地著名的大學院校、
研究單位和科技公司。筆者的論文被安排在FET
Technologies的Oral Session之下。報告時間為
12月19日13:40～14:00。主要內容為提出一個新
奇的銻化物場效電晶體之磊晶成長、元件製作及
元件特性化。該銻化物的通道層能隙僅0.36 eV且
為第二型的能帶對齊方式，衝擊離化造成元件性
能與傳統第二型能帶對齊方式的元件有很大的差
異。
二、 與會心得
本次亞太微波會議研討會於香港舉辦。由於
歷年來主辦單位的努力，此研討會已經成長成大
型研討會，因此有不少亞洲的頂尖大學院校、研
究單位或科技公司參與，當然除此之外，更有歐、
美、非、澳洲等地的專家學者慕名而來。經由這
次會議中認識不少頂尖的相關學者，也和許多與
會人仕進行互動暨人脈聯繫。另外，此會議為香
港城市大學與澳門科技大學合辦、因此研討會舉
辦地點分別在香港國際會議展覽中心(12/16~19
日)與澳門維尼斯人酒店(12/19~20日)。雖然最後
兩天將會場移至澳門舉行，使得與會人仕不得不
從香港搭船前往澳門。但參與澳門研討會行程的
人數亦能達到3~4百人以上，即可知亞太微波會議
在微波領域上的重要性。筆者亦從此研討會中獲
得不少頂尖學者及相關研究人員的建言與討論，
進而獲得了不少寶貴的經驗。
三、建議
APMC為微波領域中最頂尖的重要會議之
一。許多人士雖無發表亦會參與會議以蒐集相關
資料，或與作者直接討論、交流。參加國際性大
型研究會，可以與海外相關領域之頂尖學者做學
術上的交流與研討，不僅能夠快速提升國內相關
領域技術，更可以增加台灣學術上的聲望。筆者
建議無線通訊領域與微波相關研究人員可多參與
此類研討會，以汲取參與國際學術會議之經驗。
四、攜回資料名稱及內容
2008 APMC 會議論文、議程及摘要 1 本
2008 APMC 會議論文集 2 GB USB 隨身碟 1
個。
五、其他
APMC 2009 Conference 將於新加坡舉辦，
後續消息可參考其網站：
http://www.apmc2009.org/
3electron sheet concentration of Ns=1.4x10
12 cm-2.
InAs/AlSb HFETs were fabricated using a
conventional mesa-isolation process with alloyed Pd/Au
contacts for the source and drain, and Ti/Au optical Schottky
gates. No gate recess and passivation were applied to these
devices. Fig. 1 shows the schematic of the HFET. Note that
passivation was not made to the device. Transmission-line
measurements showed a contact resistance of 0.147
ohm-mm to the channel with a channel sheet resistance of
236 ohms/square. The sheet resistance is slightly larger than
211 ohms/square obtained from the Hall measurement.
Devices with various gate lengths and widths were
fabricated to understand the impact of these parameters on
device behavior.
Results and Discussions
Fig. 2 and Fig. 3 show room-temperature DC drain I-V
curves, and transconductance and drain currents as functions
of gate biases respectively for the HFET with 1.0m gate
length. For zero gate voltage, drain current increases almost
linearly to a respectable value of 920 mA/mm at a drain
voltage of 1.4V. The abnormal drain current increase, called
kink current, is observed as the drain bias is increased over
0.4V. Threshold voltage Vth is -1.1V at the drain voltage
below 0.4V and shifts to more negative values as the drain
voltages become higher. Plus, the Id changes only slightly at
gate voltages close to zero volts thereby leading to lower gm
as may be expected for a device operating in the linear
region. The gm increases as the Vgs is decreased and the
device begins to operate in the saturated regime. We also
note that the peak transconductance gm, peak increases
dramatically as the drain voltage is increased peaking at a
value of 720mS/mm at the drain voltage of 1.0V.
To further understand the increase in the drain currents
and the gm, gate currents as functions of the gate and drain
voltages are examined. In Fig. 4, characteristic“bell-shaped”
curves of the gate current are shown at the drain voltages
larger than 0.4V. The observation is consistent with what is
exhibited in the Fig.5: the gate current begins to turn up for
the drain voltage larger than 0.5V before the device is
pinched off. The excess gate currents shown in both Fig. 4
and 5 are closely associated with a small band gap of InAs
channel (0.36 eV) and type II lineup between the channel
and AlSb barrier layers [5]. As the drain voltages are large
enough to cause impact ionization in the channel, large
amount of impact-ionized holes will not be confined in the
channel but will escape immediately into the AlSb layers,
either on the gate side of the channel, or the substrate side.
The holes escaping to the gate side increase gate current and
the ones to the substrate side accumulate in the buffer layers.
The accumulated holes in the buffer would be associated
with a positive space charge underneath the channel and
therefore modulates the channel potential in such a way that
additional electrons are pulled in from the source. The
“hole-neutralizing”electrons would then contribute the drain
current significantly and result in a current gain as described
in terms of a transconductance or a drain conductance. The
consistency of the onset drain biases for the dramatic drain
and gate current increases demonstrates the effectiveness of
the model.
Microwave measurements from 1 to 40 GHz to the
1.0-m gate device reveal a peak current gain cut-off
frequency fT of 16.0 GHz and a maximum oscillation
frequency fmax of 23.5 GHz at the drain and gate voltages of
1.0V and -1.2V respectively. The pad parasitics have not
been de-embedded from the RF data. It is observed that the
RF gm determined from the fT is considerably lower than the
DC gm at the same bias point. The poor correlation between
the fT and the DC gm is consistent with our qualitative
explanation that the anomalous high DC gm reflects charge
modulation from sources other than the input signal on the
gate.
Conclusions
High-quality InAs/AlSb 2DEG epitaxy materials with
room-temperature mobility higher than 20,000 cm2/V-s have
been developed. High-frequency performance of fT = 16.0
