# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal --trace -I/root/zaram_trainig/RV32I/core/common -I/root/zaram_trainig/RV32I/core/pipelined --cc /root/zaram_trainig/RV32I/core/pipelined/riscv_top.v --exe tb.cpp --Mdir pipelined"
S       221 40813871623051384  1724395860   812574200  1724395860   805581300 "/root/zaram_trainig/RV32I/core/common/../common/riscv_adder.v"
S      1498 19421773393037965  1724650820    77511600  1724650820    75474400 "/root/zaram_trainig/RV32I/core/common/../common/riscv_alu.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/../common/riscv_configs.v"
S      1065 24488322973834476  1724395896   365187000  1724395896   358289100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_dmem.v"
S       532 24769797950545597  1724395906   586524400  1724395906   584218000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_imem.v"
S       488 14355223812253265  1724395947   470451800  1724395947   454357500 "/root/zaram_trainig/RV32I/core/common/../common/riscv_mux.v"
S       910 8444249301343018  1724479873   325648700  1724479873   315992000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_regfile.v"
S       501 34621422135416962  1724395950   629680500  1724395950   616992100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_register.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/riscv_configs.v"
S       711 20547673299896550  1724652512   382154600  1724652512   378998000 "/root/zaram_trainig/RV32I/core/common/riscv_immext.v"
S      1078 20547673299889803  1724477083   776940600  1724477083   774886700 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_decode.v"
S      4103 22799473113565362  1724645444    87364100  1724645444    85344200 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_execute.v"
S      2236 22799473113575053  1724646323   416572000  1724646323   407282800 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_memory.v"
S      1692 79375943432422027  1724656017   837265400  1724656017   830962800 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_writeback.v"
S      7068 28991922601200652  1724657772   485213300  1724657772   474701600 "/root/zaram_trainig/RV32I/core/pipelined/riscv_ctrl.v"
S      3571 29836347531342932  1724645249   780330400  1724645249   777464300 "/root/zaram_trainig/RV32I/core/pipelined/riscv_decode.v"
S      6340 40813871623058655  1724658052   106257500  1724658052   104225600 "/root/zaram_trainig/RV32I/core/pipelined/riscv_execute.v"
S      1530 35465847065548234  1724475608   686037800  1724475608   663813900 "/root/zaram_trainig/RV32I/core/pipelined/riscv_fetch.v"
S      2132 25332747903970417  1724656696    20627200  1724656696     6869800 "/root/zaram_trainig/RV32I/core/pipelined/riscv_hazard_unit.v"
S      2941 23643898043706265  1724659854    21127400  1724659854    18041300 "/root/zaram_trainig/RV32I/core/pipelined/riscv_memory.v"
S      7915 81627743246090404  1724660038   126741200  1724660038   117745700 "/root/zaram_trainig/RV32I/core/pipelined/riscv_pipelined_cpu.v"
S      1455 37999121855941120  1724659874   133971300  1724659874   121724500 "/root/zaram_trainig/RV32I/core/pipelined/riscv_top.v"
S      2418 25614222880672208  1724655560   979184200  1724655560   979184200 "/root/zaram_trainig/RV32I/core/pipelined/riscv_writeback.v"
S   7892640 10414574138500444  1717998154   617275400  1598506306           0 "/usr/bin/verilator_bin"
T     62215 43910096366868565  1724660041   476039300  1724660041   476039300 "pipelined/Vriscv_top.cpp"
T     12927 43628621390157361  1724660041   463855000  1724660041   463855000 "pipelined/Vriscv_top.h"
T      1765 43065671436736736  1724660041   477439400  1724660041   477439400 "pipelined/Vriscv_top.mk"
T    443020 35465847065548681  1724660041   475038000  1724660041   475038000 "pipelined/Vriscv_top__Slow.cpp"
T       609 22236523160143855  1724660041   448042800  1724660041   448042800 "pipelined/Vriscv_top__Syms.cpp"
T       983 40250921669627139  1724660041   448042800  1724660041   448042800 "pipelined/Vriscv_top__Syms.h"
T     24012 26458647810805865  1724660041   461847000  1724660041   461847000 "pipelined/Vriscv_top__Trace.cpp"
T     72040 51509920738053706  1724660041   460506200  1724660041   460506200 "pipelined/Vriscv_top__Trace__Slow.cpp"
T      1701 32088147345021233  1724660041   477439400  1724660041   477439400 "pipelined/Vriscv_top__ver.d"
T         0        0  1724660041   481472400  1724660041   481472400 "pipelined/Vriscv_top__verFiles.dat"
T      1629 37436171902523614  1724660041   477439400  1724660041   477439400 "pipelined/Vriscv_top_classes.mk"
