// Seed: 109604270
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = 1'd0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  wire id_3;
  ;
  assign id_1 = id_3;
  always @(negedge -1) begin : LABEL_0
    if (-1 * -1) begin : LABEL_1
      for (id_3 = -1; id_3; id_1 = id_0) begin : LABEL_2
        id_1 <= 1;
      end
      id_1 = -1'b0;
    end
    assert (1);
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
