Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Dec 18 09:25:09 2012

124 signals are not completely routed.

WARNING:ParHelpers:360 - Design is not completely routed.

   GLOBAL_LOGIC0
   Inst_heartbeat/Mcount_count_cy<11>
   Inst_heartbeat/Mcount_count_cy<13>
   Inst_heartbeat/Mcount_count_cy<15>
   Inst_heartbeat/Mcount_count_cy<1>
   Inst_heartbeat/Mcount_count_cy<3>
   Inst_heartbeat/Mcount_count_cy<5>
   Inst_heartbeat/Mcount_count_cy<7>
   Inst_heartbeat/Mcount_count_cy<9>
   Inst_heartbeat/count<0>
   Inst_heartbeat/count<10>
   Inst_heartbeat/count<11>
   Inst_heartbeat/count<12>
   Inst_heartbeat/count<13>
   Inst_heartbeat/count<14>
   Inst_heartbeat/count<15>
   Inst_heartbeat/count<16>
   Inst_heartbeat/count<17>
   Inst_heartbeat/count<1>
   Inst_heartbeat/count<2>
   Inst_heartbeat/count<3>
   Inst_heartbeat/count<4>
   Inst_heartbeat/count<5>
   Inst_heartbeat/count<6>
   Inst_heartbeat/count<7>
   Inst_heartbeat/count<8>
   Inst_heartbeat/count<9>
   Inst_low_dcm/CLK0_BUF
   Inst_low_dcm/CLKDV_BUF
   Inst_low_dcm/CLKFB_IN
   Inst_mid_dcm/CLK0_BUF
   Inst_mid_dcm/CLKFB_IN
   Inst_mid_dcm/CLKFX_BUF
   Inst_sram_sm/Mcount_count_cy<11>
   Inst_sram_sm/Mcount_count_cy<13>
   Inst_sram_sm/Mcount_count_cy<15>
   Inst_sram_sm/Mcount_count_cy<1>
   Inst_sram_sm/Mcount_count_cy<3>
   Inst_sram_sm/Mcount_count_cy<5>
   Inst_sram_sm/Mcount_count_cy<7>
   Inst_sram_sm/Mcount_count_cy<9>
   Inst_sram_sm/comp_value
   Inst_sram_sm/count<0>
   Inst_sram_sm/count<0>/ProtoComp0.C1VDD.1
   Inst_sram_sm/count<10>
   Inst_sram_sm/count<11>
   Inst_sram_sm/count<12>
   Inst_sram_sm/count<13>
   Inst_sram_sm/count<14>
   Inst_sram_sm/count<15>
   Inst_sram_sm/count<16>
   Inst_sram_sm/count<1>
   Inst_sram_sm/count<2>
   Inst_sram_sm/count<3>
   Inst_sram_sm/count<4>
   Inst_sram_sm/count<5>
   Inst_sram_sm/count<6>
   Inst_sram_sm/count<7>
   Inst_sram_sm/count<8>
   Inst_sram_sm/count<9>
   Inst_sram_sm/count_or0000
   Inst_sram_sm/dir
   Inst_sram_sm/errors_int_and0000
   Inst_sram_sm/errors_int_and0000113/O
   Inst_sram_sm/errors_int_and0000146
   Inst_sram_sm/errors_int_and0000147
   Inst_sram_sm/errors_int_and000032/O
   Inst_sram_sm/errors_int_and000065
   Inst_sram_sm/increment
   Inst_sram_sm/oe_n_int
   Inst_sram_sm/reset_count
   Inst_sram_sm/result<0>
   Inst_sram_sm/result<1>
   Inst_sram_sm/result<2>
   Inst_sram_sm/result<3>
   Inst_sram_sm/result<4>
   Inst_sram_sm/result<5>
   Inst_sram_sm/result<6>
   Inst_sram_sm/result<7>
   Inst_sram_sm/rst_in_d
   Inst_sram_sm/rst_in_d2
   Inst_sram_sm/start
   Inst_sram_sm/start_p
   Inst_sram_sm/state_FSM_FFd1
   Inst_sram_sm/state_FSM_FFd10
   Inst_sram_sm/state_FSM_FFd11
   Inst_sram_sm/state_FSM_FFd12
   Inst_sram_sm/state_FSM_FFd2
   Inst_sram_sm/state_FSM_FFd3
   Inst_sram_sm/state_FSM_FFd4
   Inst_sram_sm/state_FSM_FFd5
   Inst_sram_sm/state_FSM_FFd6
   Inst_sram_sm/state_FSM_FFd7
   Inst_sram_sm/state_FSM_FFd8
   Inst_sram_sm/state_FSM_FFd9
   Inst_sram_sm/state_cmp_eq0000
   Inst_sram_sm/state_cmp_eq0000_wg_cy<1>
   Inst_sram_sm/state_cmp_eq0000_wg_cy<3>
   Inst_sram_sm/test_failed_int
   Inst_sram_sm/value<0>
   Inst_sram_sm/value<1>
   Inst_sram_sm/value<2>
   Inst_sram_sm/value<3>
   Inst_sram_sm/value<4>
   Inst_sram_sm/value<5>
   Inst_sram_sm/value<6>
   Inst_sram_sm/value<7>
   Inst_sram_sm/we_n_int
   clkin_ibufg
   clock_25m
   clock_375k
   dout<0>
   dout<1>
   dout<2>
   dout<3>
   dout<4>
   dout<5>
   dout<6>
   dout<7>
   heartbeat_led_OBUF
   low_dcm_locked
   mid_dcm_locked
   reset_locked
   rst_in_IBUF


