Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jun 21 15:56:52 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file userMapTop_control_sets_placed.rpt
| Design       : userMapTop
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   278 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             338 |          113 |
| No           | No                    | Yes                    |              93 |           24 |
| No           | Yes                   | No                     |             393 |          169 |
| Yes          | No                    | No                     |             285 |           69 |
| Yes          | No                    | Yes                    |             139 |           48 |
| Yes          | Yes                   | No                     |             858 |          256 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                                                                                                     Enable Signal                                                                                                    |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                             |                1 |              1 |         1.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                    |                1 |              1 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | ax_reg/pwm_duty2_reg[2]_1                                                                                                                                                                                            | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
| ~system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | ax_reg/pwm_duty3_reg[2]_1                                                                                                                                                                                            | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | ax_reg/pwm_duty1_reg[2]_1                                                                                                                                                                                            | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | ax_reg/pwm_duty4_reg[2]_1                                                                                                                                                                                            | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      |                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
| ~system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              5 |         5.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                             | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              5 |         5.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              5 |         2.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | system_wrapper/system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/E[0]                                                                                                                                                                                                  | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | pwm_top/mcu_pwm3/cnt_duty0                                                                                                                                                                                           | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                3 |              7 |         2.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | pwm_top/mcu_pwm4/cnt_duty0                                                                                                                                                                                           | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | pwm_top/mcu_pwm1/cnt_duty0                                                                                                                                                                                           | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | pwm_top/mcu_pwm2/cnt_duty0                                                                                                                                                                                           | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |                3 |              7 |         2.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i_i_29_1[0]                                                                                                                                                                                    | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i_i_29_0[0]                                                                                                                                                                                    | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                2 |              7 |         3.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/pwm_duty2[6]_i_2_0[0]                                                                                                                                                                                 | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              7 |         3.50 |
| ~system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                3 |              8 |         2.67 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                2 |              8 |         4.00 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              8 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                5 |             10 |         2.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                5 |             11 |         2.20 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                5 |             13 |         2.60 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/bbstub_bram_en_a_0[0]                                                                                                                                                                                 | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             16 |         3.20 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/bbstub_bram_addr_a[3]_0[0]                                                                                                                                                                            | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             16 |         3.20 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/bbstub_bram_en_a[0]                                                                                                                                                                                   | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             16 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             16 |         5.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                3 |             16 |         5.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/bbstub_bram_addr_a[3]_1[0]                                                                                                                                                                            | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             16 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_34[0]                                             | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             16 |         2.29 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                5 |             19 |         3.80 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                7 |             20 |         2.86 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                8 |             21 |         2.62 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                      | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                    |                5 |             23 |         4.60 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                    |                9 |             28 |         3.11 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                4 |             28 |         7.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | system_wrapper/system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                7 |             30 |         4.29 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               19 |             31 |         1.63 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |               10 |             31 |         3.10 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               17 |             31 |         1.82 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |               12 |             32 |         2.67 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                     | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               12 |             32 |         2.67 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |                7 |             32 |         4.57 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             32 |         6.40 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                     |                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |               11 |             32 |         2.91 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |               10 |             32 |         3.20 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                6 |             32 |         5.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             32 |         4.57 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             32 |         2.91 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                                                                       |               13 |             47 |         3.62 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | pwm_top/mcu_pwm4/reset_0                                                                                                                                                                              |               16 |             64 |         4.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                                                                       |                8 |             64 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                                                                       |               11 |             75 |         6.82 |
|  system_wrapper/system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                      |                                                                                                                                                                                                       |               24 |             80 |         3.33 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               28 |             91 |         3.25 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                                                                       |               16 |            128 |         8.00 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               72 |            157 |         2.18 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | system_wrapper/system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               75 |            221 |         2.95 |
|  system_wrapper/system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      |                                                                                                                                                                                                       |               91 |            273 |         3.00 |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


