// Seed: 1288983584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  assign module_1.id_0 = 0;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = 1;
  wire id_14;
  ;
  always @(-1'b0) begin : LABEL_0
    deassign id_14;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5
    , id_10,
    input tri0 id_6,
    input wand id_7,
    output wor id_8
);
  wire id_11;
  ;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_10,
      id_12
  );
  assign id_12 = id_10;
  assign id_0  = id_11;
  wire id_13;
  ;
endmodule
