tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_1_0_0   10
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   12.875
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_0_0_0_0_0   49.8125
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   16.6875
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   coh_wrapper_l2_inclusive_cache_bank_sched_1   3
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   3.8125
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   6.5
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core1_0_1   6.25
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core1_0_0_1_0_0   1.9375
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core1_0_0_1_1   1.9375
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_0   6.75
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_0_0_1   22.3125
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_0_0_0_0_1   26.8125
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_0_1_1   4.9375
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_0_1_0_1   21.0625
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_1_0   40.3125
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_1_1_0_0   8.4375
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_1_1_1_0   20.5625
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_1_1_0_1   2
tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   tile_prci_domain_core2_1_1_1_1_1   21.5625
tile_prci_domain_core2_0_1_0_0   NONE   2.375
tile_prci_domain_core2_0_1_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   79.9375
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_0_0_0_0   1442
tile_prci_domain_core2_0_1_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   547
tile_prci_domain_core2_0_1_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   192
tile_prci_domain_core2_0_1_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   30.375
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core1_1   136.188
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core1_0_1   94.9375
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core1_0_0_0_0_1   7.0625
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core1_0_0_1_1   7.0625
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_1_0   1179.12
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_0_1   1712.81
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_0_0_0_1   505
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_1_1   452
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_0_1_0_1   1800.88
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_1_1_0   379.75
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_1_1_1_1_0   4
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_1_1_1_0_1   73.8125
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2_1_1_1_1_1   91.0625
tile_prci_domain_core2_0_1_0_0   tile_prci_domain_core2/element_reset_domain_rockettile\/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15   144.562
