// Seed: 3493411640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output uwire id_6,
    input  tri0  id_7
);
  assign id_6 = -1;
  assign id_6 = -1'b0;
  wor id_9, id_10;
  assign id_6 = id_7;
  assign id_6 = -1;
  assign id_9 = -1;
  if (id_0 << id_9) always $display;
  else begin : LABEL_0
    wire id_11;
  end
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
