/// Auto-generated register definitions for EMAC_EXT
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::emac_ext {

// ============================================================================
// EMAC_EXT - Ethernet Clock, PHY type, and SRAM configuration registers
// Base Address: 0x3FF69800
// ============================================================================

/// EMAC_EXT Register Structure
struct EMAC_EXT_Registers {
    /// RMII clock divider setting
    /// Offset: 0x0000
    volatile uint32_t EX_CLKOUT_CONF;

    /// RMII clock half and whole divider settings
    /// Offset: 0x0004
    volatile uint32_t EX_OSCCLK_CONF;

    /// Clock enable and external/internal clock selection
    /// Offset: 0x0008
    volatile uint32_t EX_CLK_CTRL;

    /// Selection of MII/RMII phy
    /// Offset: 0x000C
    volatile uint32_t EX_PHYINF_CONF;

    /// Ethernet RAM power-down enable
    /// Offset: 0x0010
    volatile uint32_t PD_SEL;
    uint8_t RESERVED_0014[232];  ///< Reserved

    /// EX_DATE
    /// Offset: 0x00FC
    volatile uint32_t EX_DATE;
};

static_assert(sizeof(EMAC_EXT_Registers) >= 256, "EMAC_EXT_Registers size mismatch");

/// EMAC_EXT peripheral instance
inline EMAC_EXT_Registers* EMAC_EXT() {
    return reinterpret_cast<EMAC_EXT_Registers*>(0x3FF69800);
}

}  // namespace alloy::hal::espressif::esp32::emac_ext
