// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bin_dense (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_V_4_address0,
        wt_mem_V_4_ce0,
        wt_mem_V_4_q0,
        kh_mem_V_4_address0,
        kh_mem_V_4_ce0,
        kh_mem_V_4_q0,
        dmem_V_4_address0,
        dmem_V_4_ce0,
        dmem_V_4_we0,
        dmem_V_4_d0,
        dmem_V_4_q0,
        layer_type_V,
        d_i_idx_V,
        d_o_idx_V,
        o_index_V_4,
        n_inputs,
        n_outputs
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] wt_mem_V_4_address0;
output   wt_mem_V_4_ce0;
input  [63:0] wt_mem_V_4_q0;
output  [5:0] kh_mem_V_4_address0;
output   kh_mem_V_4_ce0;
input  [63:0] kh_mem_V_4_q0;
output  [11:0] dmem_V_4_address0;
output   dmem_V_4_ce0;
output   dmem_V_4_we0;
output  [63:0] dmem_V_4_d0;
input  [63:0] dmem_V_4_q0;
input  [1:0] layer_type_V;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [15:0] o_index_V_4;
input  [15:0] n_inputs;
input  [15:0] n_outputs;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_V_4_ce0;
reg[5:0] kh_mem_V_4_address0;
reg kh_mem_V_4_ce0;
reg[11:0] dmem_V_4_address0;
reg dmem_V_4_ce0;
reg dmem_V_4_we0;
reg[63:0] dmem_V_4_d0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln879_fu_507_p2;
reg   [0:0] icmp_ln879_reg_2422;
wire   [16:0] lhs_V_fu_513_p1;
reg   [16:0] lhs_V_reg_2430;
wire   [5:0] trunc_ln209_fu_517_p1;
reg   [5:0] trunc_ln209_reg_2435;
reg   [11:0] dmem_V_3_addr_1_reg_2440;
wire   [2:0] zext_ln1352_1_fu_542_p1;
reg   [2:0] zext_ln1352_1_reg_2445;
wire   [21:0] zext_ln1352_fu_546_p1;
reg   [21:0] zext_ln1352_reg_2450;
wire   [21:0] add_ln1599_fu_550_p2;
reg   [21:0] add_ln1599_reg_2455;
wire    ap_CS_fsm_state2;
wire   [15:0] o_V_fu_560_p2;
reg   [15:0] o_V_reg_2463;
reg   [11:0] dmem_V_3_addr_reg_2468;
wire   [0:0] icmp_ln605_fu_555_p2;
wire   [5:0] o_offset_V_fu_630_p2;
reg   [5:0] o_offset_V_reg_2476;
wire    ap_CS_fsm_state3;
reg   [63:0] o_word_V_4_reg_2481;
reg   [8:0] ret_V_s_reg_2491;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln887_fu_635_p2;
reg   [13:0] zext_ln544_cast_reg_2496;
wire   [1:0] j_V_fu_695_p2;
reg   [1:0] j_V_reg_2509;
wire    ap_CS_fsm_state5;
wire   [12:0] add_ln620_1_fu_705_p2;
reg   [12:0] add_ln620_1_reg_2514;
wire   [0:0] icmp_ln887_17_fu_689_p2;
wire   [0:0] trunc_ln180_fu_740_p1;
reg   [0:0] trunc_ln180_reg_2529;
reg   [1:0] tmp_35_reg_2535;
wire    ap_CS_fsm_state6;
reg   [1:0] tmp_69_reg_2540;
reg   [1:0] tmp_70_reg_2546;
reg   [1:0] tmp_71_reg_2552;
reg   [1:0] tmp_72_reg_2558;
reg   [1:0] tmp_73_reg_2564;
reg   [1:0] tmp_74_reg_2570;
reg   [1:0] tmp_75_reg_2576;
reg   [1:0] tmp_76_reg_2582;
reg   [1:0] tmp_77_reg_2588;
reg   [1:0] tmp_78_reg_2594;
reg   [1:0] tmp_79_reg_2600;
reg   [1:0] tmp_80_reg_2606;
reg   [1:0] tmp_81_reg_2612;
reg   [1:0] tmp_82_reg_2618;
wire   [1:0] trunc_ln1355_fu_1296_p1;
reg   [1:0] trunc_ln1355_reg_2624;
reg   [1:0] tmp_83_reg_2631;
reg   [1:0] tmp_84_reg_2636;
reg   [1:0] tmp_85_reg_2642;
reg   [1:0] tmp_86_reg_2648;
reg   [1:0] tmp_87_reg_2654;
reg   [1:0] tmp_88_reg_2660;
reg   [1:0] tmp_89_reg_2666;
reg   [1:0] tmp_90_reg_2672;
reg   [1:0] tmp_91_reg_2678;
reg   [1:0] tmp_92_reg_2684;
reg   [1:0] tmp_93_reg_2690;
reg   [1:0] tmp_94_reg_2696;
reg   [1:0] tmp_95_reg_2702;
reg   [1:0] tmp_96_reg_2708;
reg   [1:0] tmp_97_reg_2714;
reg   [1:0] tmp_98_reg_2720;
reg   [3:0] tmp_100_reg_2727;
wire    ap_CS_fsm_state7;
reg   [3:0] tmp_101_reg_2733;
reg   [3:0] tmp_102_reg_2739;
reg   [3:0] tmp_103_reg_2745;
reg   [3:0] tmp_104_reg_2751;
reg   [3:0] tmp_105_reg_2757;
reg   [3:0] tmp_106_reg_2763;
wire   [3:0] trunc_ln68_fu_1790_p1;
reg   [3:0] trunc_ln68_reg_2770;
wire   [3:0] add_ln700_fu_1800_p2;
reg   [3:0] add_ln700_reg_2775;
wire   [1:0] j_V_1_fu_1999_p2;
wire    ap_CS_fsm_state9;
wire   [15:0] sum_V_fu_2017_p2;
wire   [0:0] icmp_ln887_18_fu_1993_p2;
wire   [15:0] i_V_fu_2023_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] kh_off_V_1_fu_2044_p1;
reg   [0:0] kh_off_V_1_reg_2803;
reg   [63:0] kh_word_V_2_reg_2808;
wire   [15:0] ki_V_2_fu_2062_p3;
reg  signed [15:0] ki_V_2_reg_2814;
wire  signed [35:0] r_V_8_fu_2379_p2;
reg  signed [35:0] r_V_8_reg_2819;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln816_fu_2205_p2;
reg   [0:0] icmp_ln816_reg_2824;
wire   [7:0] prediction_V_2_fu_2356_p3;
wire    ap_CS_fsm_state12;
wire   [15:0] best_out_V_2_fu_2371_p3;
reg   [7:0] p_Val2_s_reg_384;
reg   [15:0] p_Val2_12_reg_396;
reg   [15:0] p_01227_0_reg_408;
reg   [21:0] phi_mul1_reg_420;
reg   [15:0] tmp_V_5_reg_432;
reg   [15:0] p_0259_0_reg_444;
reg   [1:0] p_0354_0_reg_456;
wire    ap_CS_fsm_state8;
reg   [12:0] phi_mul_reg_467;
reg   [15:0] p_0263_1_reg_478;
reg   [1:0] p_0765_0_reg_490;
wire   [63:0] zext_ln180_fu_529_p1;
wire   [63:0] zext_ln608_fu_607_p1;
wire   [63:0] zext_ln544_10_fu_680_p1;
wire   [63:0] zext_ln620_1_fu_716_p1;
wire   [63:0] zext_ln619_fu_735_p1;
wire   [63:0] zext_ln544_fu_2039_p1;
reg   [15:0] sum_m_1_V_fu_278;
wire   [15:0] sum_m_1_V_6_fu_1976_p3;
reg   [15:0] sum_m_1_V_3_fu_282;
wire   [15:0] sum_m_1_V_5_fu_1969_p3;
wire   [0:0] icmp_ln879_9_fu_612_p2;
wire   [63:0] p_Result_9_fu_617_p3;
wire   [63:0] o_word_V_3_fu_2341_p3;
wire   [11:0] tmp_s_fu_521_p3;
wire   [1:0] tmp_31_fu_534_p3;
wire   [16:0] rhs_V_fu_566_p1;
wire   [15:0] add_ln1353_fu_570_p2;
wire   [16:0] ret_V_fu_575_p2;
wire   [0:0] ret_V_22_fu_580_p3;
wire   [9:0] trunc_ln6_fu_588_p4;
wire   [11:0] tmp_32_fu_598_p4;
wire   [5:0] trunc_ln209_2_fu_626_p1;
wire   [21:0] zext_ln215_fu_640_p1;
wire   [21:0] ret_V_24_fu_644_p2;
wire   [14:0] ret_V_2_fu_670_p4;
wire   [13:0] zext_ln887_fu_685_p1;
wire   [13:0] add_ln620_fu_711_p2;
wire   [2:0] zext_ln620_fu_701_p1;
wire   [2:0] add_ln619_fu_721_p2;
wire   [12:0] tmp_36_fu_726_p4;
wire   [63:0] ret_V_27_fu_744_p2;
wire   [0:0] tmp_37_fu_750_p3;
wire   [0:0] tmp_38_fu_758_p3;
wire   [0:0] tmp_39_fu_766_p3;
wire   [0:0] tmp_40_fu_774_p3;
wire   [0:0] tmp_41_fu_782_p3;
wire   [0:0] tmp_42_fu_790_p3;
wire   [0:0] tmp_43_fu_798_p3;
wire   [0:0] tmp_44_fu_806_p3;
wire   [0:0] tmp_45_fu_814_p3;
wire   [0:0] tmp_46_fu_822_p3;
wire   [0:0] tmp_47_fu_830_p3;
wire   [0:0] tmp_48_fu_838_p3;
wire   [0:0] tmp_49_fu_846_p3;
wire   [0:0] tmp_50_fu_854_p3;
wire   [0:0] tmp_51_fu_862_p3;
wire   [0:0] tmp_52_fu_870_p3;
wire   [0:0] tmp_53_fu_878_p3;
wire   [0:0] tmp_54_fu_886_p3;
wire   [0:0] tmp_55_fu_894_p3;
wire   [0:0] tmp_56_fu_902_p3;
wire   [0:0] tmp_57_fu_910_p3;
wire   [0:0] tmp_58_fu_918_p3;
wire   [0:0] tmp_59_fu_926_p3;
wire   [0:0] tmp_60_fu_934_p3;
wire   [0:0] tmp_61_fu_942_p3;
wire   [0:0] tmp_62_fu_950_p3;
wire   [0:0] tmp_63_fu_958_p3;
wire   [0:0] tmp_64_fu_966_p3;
wire   [0:0] tmp_65_fu_974_p3;
wire   [0:0] tmp_66_fu_982_p3;
wire   [0:0] tmp_67_fu_990_p3;
wire   [0:0] tmp_68_fu_998_p3;
wire   [62:0] ret_V_3_fu_1006_p64;
wire   [63:0] zext_ln1355_fu_1136_p1;
wire   [63:0] x_V_6_fu_1140_p2;
wire   [61:0] ret_V_4_fu_1460_p32;
wire   [61:0] ret_V_5_fu_1514_p32;
wire   [62:0] zext_ln1355_2_fu_1564_p1;
wire   [62:0] zext_ln1355_1_fu_1510_p1;
wire   [62:0] x_V_fu_1672_p2;
wire   [58:0] tmp_99_fu_1684_p4;
wire   [59:0] trunc_ln68_3_fu_1568_p31;
wire   [59:0] trunc_ln68_4_fu_1617_p31;
wire   [59:0] zext_ln68_1_fu_1694_p1;
wire   [59:0] add_ln68_fu_1698_p2;
wire   [61:0] add_ln68_2_fu_1666_p2;
wire   [59:0] add_ln68_1_fu_1704_p2;
wire   [3:0] zext_ln700_fu_1678_p1;
wire   [3:0] trunc_ln9_fu_1710_p4;
wire   [3:0] add_ln700_15_fu_1794_p2;
wire   [3:0] zext_ln700_1_fu_1681_p1;
wire   [59:0] x_V_3_fu_1806_p16;
wire   [51:0] r_V_fu_1836_p14;
wire   [59:0] r_V_6_fu_1859_p1;
wire   [60:0] zext_ln1503_fu_1863_p1;
wire   [60:0] zext_ln68_fu_1832_p1;
wire   [60:0] x_V_4_fu_1873_p2;
wire   [44:0] r_V_5_fu_1879_p4;
wire   [60:0] r_V_7_fu_1889_p1;
wire   [60:0] x_V_5_fu_1893_p2;
wire   [59:0] add_ln700_16_fu_1867_p2;
wire   [6:0] trunc_ln1503_1_fu_1909_p4;
wire   [6:0] trunc_ln1503_2_fu_1919_p4;
wire   [6:0] zext_ln1503_1_fu_1899_p1;
wire   [6:0] trunc_ln_fu_1902_p3;
wire   [6:0] add_ln1503_1_fu_1935_p2;
wire   [6:0] add_ln1503_fu_1929_p2;
wire   [6:0] add_ln1503_2_fu_1941_p2;
wire   [7:0] shl_ln3_fu_1947_p3;
wire   [8:0] zext_ln1503_3_fu_1955_p1;
wire   [8:0] sum_m_0_V_fu_1959_p2;
wire  signed [15:0] sext_ln68_fu_1965_p1;
wire   [0:0] trunc_ln700_fu_2005_p1;
wire   [15:0] select_ln700_fu_2009_p3;
wire   [13:0] ret_V_1_fu_2029_p4;
wire   [15:0] p_Result_7_fu_2052_p4;
wire   [15:0] p_Result_s_fu_2048_p1;
wire   [1:0] kh_off_V_fu_2070_p1;
wire   [9:0] trunc_ln728_fu_2106_p1;
wire  signed [19:0] shl_ln_fu_2110_p3;
wire   [0:0] icmp_ln879_10_fu_2074_p2;
wire   [0:0] icmp_ln879_11_fu_2084_p2;
wire   [0:0] xor_ln879_fu_2145_p2;
wire   [0:0] or_ln879_fu_2157_p2;
wire   [0:0] icmp_ln879_12_fu_2100_p2;
wire   [0:0] xor_ln879_3_fu_2163_p2;
wire   [0:0] and_ln879_3_fu_2169_p2;
wire   [15:0] tmp_V_6_fu_2125_p4;
wire   [15:0] tmp_V_4_fu_2090_p4;
wire   [0:0] and_ln879_fu_2151_p2;
wire   [15:0] tmp_V_fu_2080_p1;
wire   [15:0] tmp_V_7_fu_2135_p4;
wire   [0:0] or_ln879_3_fu_2183_p2;
wire   [15:0] select_ln879_fu_2175_p3;
wire   [15:0] select_ln879_6_fu_2189_p3;
wire   [15:0] nc_V_4_fu_2197_p3;
wire   [15:0] tmp_33_fu_2214_p4;
wire   [15:0] tmp_34_fu_2223_p4;
wire   [15:0] select_ln879_8_fu_2232_p3;
wire   [27:0] rhs_V_1_fu_2239_p3;
wire  signed [36:0] sext_ln728_fu_2247_p1;
wire   [36:0] zext_ln703_fu_2211_p1;
wire   [36:0] ret_V_28_fu_2251_p2;
wire   [19:0] out_V_fu_2257_p4;
wire  signed [21:0] sext_ln700_fu_2273_p1;
wire   [21:0] shl_ln728_1_fu_2277_p3;
wire   [31:0] bvh_d_index_fu_2291_p1;
wire   [31:0] p_Repl2_s_fu_2294_p1;
wire   [13:0] trunc_ln7_fu_2310_p4;
reg   [63:0] p_Result_8_fu_2297_p4;
wire   [0:0] icmp_ln879_13_fu_2267_p2;
wire   [0:0] icmp_ln1494_fu_2285_p2;
wire   [0:0] or_ln1494_fu_2330_p2;
wire   [0:0] or_ln1494_1_fu_2336_p2;
wire   [63:0] o_word_V_2_fu_2324_p3;
wire   [7:0] prediction_V_fu_2306_p1;
wire   [7:0] prediction_V_1_fu_2349_p3;
wire  signed [15:0] best_out_V_fu_2320_p1;
wire   [15:0] best_out_V_1_fu_2364_p3;
reg   [11:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
end

top_mul_mul_20s_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 36 ))
top_mul_mul_20s_1bkb_U1(
    .din0(shl_ln_fu_2110_p3),
    .din1(ki_V_2_reg_2814),
    .dout(r_V_8_fu_2379_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_01227_0_reg_408 <= o_V_reg_2463;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_01227_0_reg_408 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_18_fu_1993_p2 == 1'd1))) begin
        p_0259_0_reg_444 <= i_V_fu_2023_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_0259_0_reg_444 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln887_17_fu_689_p2 == 1'd1))) begin
        p_0263_1_reg_478 <= tmp_V_5_reg_432;
    end else if (((icmp_ln887_18_fu_1993_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_0263_1_reg_478 <= sum_V_fu_2017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_0354_0_reg_456 <= j_V_reg_2509;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_fu_635_p2 == 1'd1))) begin
        p_0354_0_reg_456 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln887_17_fu_689_p2 == 1'd1))) begin
        p_0765_0_reg_490 <= 2'd0;
    end else if (((icmp_ln887_18_fu_1993_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_0765_0_reg_490 <= j_V_1_fu_1999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_12_reg_396 <= best_out_V_2_fu_2371_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Val2_12_reg_396 <= 16'd49152;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_s_reg_384 <= prediction_V_2_fu_2356_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Val2_s_reg_384 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul1_reg_420 <= add_ln1599_reg_2455;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul1_reg_420 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        phi_mul_reg_467 <= add_ln620_1_reg_2514;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_fu_635_p2 == 1'd1))) begin
        phi_mul_reg_467 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_18_fu_1993_p2 == 1'd1))) begin
        tmp_V_5_reg_432 <= p_0263_1_reg_478;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_V_5_reg_432 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln1599_reg_2455 <= add_ln1599_fu_550_p2;
        o_V_reg_2463 <= o_V_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_17_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln620_1_reg_2514 <= add_ln620_1_fu_705_p2;
        trunc_ln180_reg_2529 <= trunc_ln180_fu_740_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln700_reg_2775 <= add_ln700_fu_1800_p2;
        tmp_100_reg_2727 <= {{add_ln68_1_fu_1704_p2[59:56]}};
        tmp_101_reg_2733 <= {{add_ln68_1_fu_1704_p2[51:48]}};
        tmp_102_reg_2739 <= {{add_ln68_1_fu_1704_p2[43:40]}};
        tmp_103_reg_2745 <= {{add_ln68_1_fu_1704_p2[35:32]}};
        tmp_104_reg_2751 <= {{add_ln68_1_fu_1704_p2[27:24]}};
        tmp_105_reg_2757 <= {{add_ln68_1_fu_1704_p2[19:16]}};
        tmp_106_reg_2763 <= {{add_ln68_1_fu_1704_p2[11:8]}};
        trunc_ln68_reg_2770 <= trunc_ln68_fu_1790_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        dmem_V_3_addr_1_reg_2440[11] <= zext_ln180_fu_529_p1[11];
        icmp_ln879_reg_2422 <= icmp_ln879_fu_507_p2;
        lhs_V_reg_2430[15 : 0] <= lhs_V_fu_513_p1[15 : 0];
        trunc_ln209_reg_2435 <= trunc_ln209_fu_517_p1;
        zext_ln1352_1_reg_2445[1] <= zext_ln1352_1_fu_542_p1[1];
        zext_ln1352_reg_2450[15 : 0] <= zext_ln1352_fu_546_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln605_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        dmem_V_3_addr_reg_2468 <= zext_ln608_fu_607_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_reg_2422 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln816_reg_2824 <= icmp_ln816_fu_2205_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_V_reg_2509 <= j_V_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kh_off_V_1_reg_2803 <= kh_off_V_1_fu_2044_p1;
        kh_word_V_2_reg_2808 <= kh_mem_V_4_q0;
        ki_V_2_reg_2814 <= ki_V_2_fu_2062_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_reg_2422 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        o_offset_V_reg_2476 <= o_offset_V_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        o_word_V_4_reg_2481 <= dmem_V_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_8_reg_2819 <= r_V_8_fu_2379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_fu_635_p2 == 1'd1))) begin
        ret_V_s_reg_2491 <= {{p_0259_0_reg_444[15:7]}};
        zext_ln544_cast_reg_2496 <= {{ret_V_24_fu_644_p2[20:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_m_1_V_3_fu_282 <= sum_m_1_V_5_fu_1969_p3;
        sum_m_1_V_fu_278 <= sum_m_1_V_6_fu_1976_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_35_reg_2535 <= {{x_V_6_fu_1140_p2[61:60]}};
        tmp_69_reg_2540 <= {{x_V_6_fu_1140_p2[57:56]}};
        tmp_70_reg_2546 <= {{x_V_6_fu_1140_p2[53:52]}};
        tmp_71_reg_2552 <= {{x_V_6_fu_1140_p2[49:48]}};
        tmp_72_reg_2558 <= {{x_V_6_fu_1140_p2[45:44]}};
        tmp_73_reg_2564 <= {{x_V_6_fu_1140_p2[41:40]}};
        tmp_74_reg_2570 <= {{x_V_6_fu_1140_p2[37:36]}};
        tmp_75_reg_2576 <= {{x_V_6_fu_1140_p2[33:32]}};
        tmp_76_reg_2582 <= {{x_V_6_fu_1140_p2[29:28]}};
        tmp_77_reg_2588 <= {{x_V_6_fu_1140_p2[25:24]}};
        tmp_78_reg_2594 <= {{x_V_6_fu_1140_p2[21:20]}};
        tmp_79_reg_2600 <= {{x_V_6_fu_1140_p2[17:16]}};
        tmp_80_reg_2606 <= {{x_V_6_fu_1140_p2[13:12]}};
        tmp_81_reg_2612 <= {{x_V_6_fu_1140_p2[9:8]}};
        tmp_82_reg_2618 <= {{x_V_6_fu_1140_p2[5:4]}};
        tmp_83_reg_2631 <= {{x_V_6_fu_1140_p2[63:62]}};
        tmp_84_reg_2636 <= {{x_V_6_fu_1140_p2[59:58]}};
        tmp_85_reg_2642 <= {{x_V_6_fu_1140_p2[55:54]}};
        tmp_86_reg_2648 <= {{x_V_6_fu_1140_p2[51:50]}};
        tmp_87_reg_2654 <= {{x_V_6_fu_1140_p2[47:46]}};
        tmp_88_reg_2660 <= {{x_V_6_fu_1140_p2[43:42]}};
        tmp_89_reg_2666 <= {{x_V_6_fu_1140_p2[39:38]}};
        tmp_90_reg_2672 <= {{x_V_6_fu_1140_p2[35:34]}};
        tmp_91_reg_2678 <= {{x_V_6_fu_1140_p2[31:30]}};
        tmp_92_reg_2684 <= {{x_V_6_fu_1140_p2[27:26]}};
        tmp_93_reg_2690 <= {{x_V_6_fu_1140_p2[23:22]}};
        tmp_94_reg_2696 <= {{x_V_6_fu_1140_p2[19:18]}};
        tmp_95_reg_2702 <= {{x_V_6_fu_1140_p2[15:14]}};
        tmp_96_reg_2708 <= {{x_V_6_fu_1140_p2[11:10]}};
        tmp_97_reg_2714 <= {{x_V_6_fu_1140_p2[7:6]}};
        tmp_98_reg_2720 <= {{x_V_6_fu_1140_p2[3:2]}};
        trunc_ln1355_reg_2624 <= trunc_ln1355_fu_1296_p1;
    end
end

always @ (*) begin
    if ((((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_4_address0 = dmem_V_3_addr_reg_2468;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dmem_V_4_address0 = zext_ln619_fu_735_p1;
    end else if (((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln879_9_fu_612_p2 == 1'd1))) begin
        dmem_V_4_address0 = dmem_V_3_addr_1_reg_2440;
    end else if (((icmp_ln605_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        dmem_V_4_address0 = zext_ln608_fu_607_p1;
    end else begin
        dmem_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln605_fu_555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln879_9_fu_612_p2 == 1'd1)))) begin
        dmem_V_4_ce0 = 1'b1;
    end else begin
        dmem_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_4_d0 = o_word_V_3_fu_2341_p3;
    end else if (((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln879_9_fu_612_p2 == 1'd1))) begin
        dmem_V_4_d0 = p_Result_9_fu_617_p3;
    end else begin
        dmem_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln879_9_fu_612_p2 == 1'd1)))) begin
        dmem_V_4_we0 = 1'b1;
    end else begin
        dmem_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kh_mem_V_4_address0 = zext_ln544_fu_2039_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        kh_mem_V_4_address0 = zext_ln544_10_fu_680_p1;
    end else begin
        kh_mem_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4))) begin
        kh_mem_V_4_ce0 = 1'b1;
    end else begin
        kh_mem_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wt_mem_V_4_ce0 = 1'b1;
    end else begin
        wt_mem_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln605_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_fu_635_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln887_17_fu_689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_18_fu_1993_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_fu_570_p2 = (o_index_V_4 + p_01227_0_reg_408);

assign add_ln1503_1_fu_1935_p2 = (zext_ln1503_1_fu_1899_p1 + trunc_ln_fu_1902_p3);

assign add_ln1503_2_fu_1941_p2 = (add_ln1503_1_fu_1935_p2 + add_ln1503_fu_1929_p2);

assign add_ln1503_fu_1929_p2 = (trunc_ln1503_1_fu_1909_p4 + trunc_ln1503_2_fu_1919_p4);

assign add_ln1599_fu_550_p2 = (phi_mul1_reg_420 + zext_ln1352_reg_2450);

assign add_ln619_fu_721_p2 = (zext_ln620_fu_701_p1 + zext_ln1352_1_reg_2445);

assign add_ln620_1_fu_705_p2 = (13'd2341 + phi_mul_reg_467);

assign add_ln620_fu_711_p2 = (zext_ln544_cast_reg_2496 + zext_ln887_fu_685_p1);

assign add_ln68_1_fu_1704_p2 = (zext_ln68_1_fu_1694_p1 + add_ln68_fu_1698_p2);

assign add_ln68_2_fu_1666_p2 = (ret_V_4_fu_1460_p32 + ret_V_5_fu_1514_p32);

assign add_ln68_fu_1698_p2 = (trunc_ln68_3_fu_1568_p31 + trunc_ln68_4_fu_1617_p31);

assign add_ln700_15_fu_1794_p2 = (zext_ln700_fu_1678_p1 + trunc_ln9_fu_1710_p4);

assign add_ln700_16_fu_1867_p2 = (x_V_3_fu_1806_p16 + r_V_6_fu_1859_p1);

assign add_ln700_fu_1800_p2 = (add_ln700_15_fu_1794_p2 + zext_ln700_1_fu_1681_p1);

assign and_ln879_3_fu_2169_p2 = (xor_ln879_3_fu_2163_p2 & icmp_ln879_12_fu_2100_p2);

assign and_ln879_fu_2151_p2 = (xor_ln879_fu_2145_p2 & icmp_ln879_11_fu_2084_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign best_out_V_1_fu_2364_p3 = ((icmp_ln879_reg_2422[0:0] === 1'b1) ? p_Val2_12_reg_396 : best_out_V_fu_2320_p1);

assign best_out_V_2_fu_2371_p3 = ((or_ln1494_1_fu_2336_p2[0:0] === 1'b1) ? best_out_V_1_fu_2364_p3 : p_Val2_12_reg_396);

assign best_out_V_fu_2320_p1 = $signed(trunc_ln7_fu_2310_p4);

assign bvh_d_index_fu_2291_p1 = o_offset_V_reg_2476;

assign i_V_fu_2023_p2 = (p_0259_0_reg_444 + 16'd128);

assign icmp_ln1494_fu_2285_p2 = (($signed(sext_ln700_fu_2273_p1) > $signed(shl_ln728_1_fu_2277_p3)) ? 1'b1 : 1'b0);

assign icmp_ln605_fu_555_p2 = ((p_01227_0_reg_408 == n_outputs) ? 1'b1 : 1'b0);

assign icmp_ln816_fu_2205_p2 = (($signed(tmp_V_5_reg_432) < $signed(nc_V_4_fu_2197_p3)) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_2074_p2 = ((kh_off_V_fu_2070_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_2084_p2 = ((kh_off_V_fu_2070_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_2100_p2 = ((kh_off_V_fu_2070_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_2267_p2 = ((p_01227_0_reg_408 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_612_p2 = ((layer_type_V == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_507_p2 = ((layer_type_V == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_17_fu_689_p2 = ((p_0354_0_reg_456 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_1993_p2 = ((p_0765_0_reg_490 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_635_p2 = ((p_0259_0_reg_444 < n_inputs) ? 1'b1 : 1'b0);

assign j_V_1_fu_1999_p2 = (p_0765_0_reg_490 + 2'd1);

assign j_V_fu_695_p2 = (p_0354_0_reg_456 + 2'd1);

assign kh_off_V_1_fu_2044_p1 = p_01227_0_reg_408[0:0];

assign kh_off_V_fu_2070_p1 = p_01227_0_reg_408[1:0];

assign ki_V_2_fu_2062_p3 = ((kh_off_V_1_fu_2044_p1[0:0] === 1'b1) ? p_Result_7_fu_2052_p4 : p_Result_s_fu_2048_p1);

assign lhs_V_fu_513_p1 = o_index_V_4;

assign nc_V_4_fu_2197_p3 = ((or_ln879_3_fu_2183_p2[0:0] === 1'b1) ? select_ln879_fu_2175_p3 : select_ln879_6_fu_2189_p3);

assign o_V_fu_560_p2 = (p_01227_0_reg_408 + 16'd1);

assign o_offset_V_fu_630_p2 = (trunc_ln209_reg_2435 + trunc_ln209_2_fu_626_p1);

assign o_word_V_2_fu_2324_p3 = ((icmp_ln879_reg_2422[0:0] === 1'b1) ? p_Result_8_fu_2297_p4 : o_word_V_4_reg_2481);

assign o_word_V_3_fu_2341_p3 = ((or_ln1494_1_fu_2336_p2[0:0] === 1'b1) ? o_word_V_2_fu_2324_p3 : o_word_V_4_reg_2481);

assign or_ln1494_1_fu_2336_p2 = (or_ln1494_fu_2330_p2 | icmp_ln879_reg_2422);

assign or_ln1494_fu_2330_p2 = (icmp_ln879_13_fu_2267_p2 | icmp_ln1494_fu_2285_p2);

assign or_ln879_3_fu_2183_p2 = (and_ln879_fu_2151_p2 | and_ln879_3_fu_2169_p2);

assign or_ln879_fu_2157_p2 = (icmp_ln879_11_fu_2084_p2 | icmp_ln879_10_fu_2074_p2);

assign out_V_fu_2257_p4 = {{ret_V_28_fu_2251_p2[33:14]}};

assign p_Repl2_s_fu_2294_p1 = icmp_ln816_reg_2824;

assign p_Result_7_fu_2052_p4 = {{kh_mem_V_4_q0[47:32]}};

always @ (*) begin
    p_Result_8_fu_2297_p4 = o_word_V_4_reg_2481;
    p_Result_8_fu_2297_p4[bvh_d_index_fu_2291_p1] = |(p_Repl2_s_fu_2294_p1);
end

assign p_Result_9_fu_617_p3 = {{56'd0}, {p_Val2_s_reg_384}};

assign p_Result_s_fu_2048_p1 = kh_mem_V_4_q0[15:0];

assign prediction_V_1_fu_2349_p3 = ((icmp_ln879_reg_2422[0:0] === 1'b1) ? p_Val2_s_reg_384 : prediction_V_fu_2306_p1);

assign prediction_V_2_fu_2356_p3 = ((or_ln1494_1_fu_2336_p2[0:0] === 1'b1) ? prediction_V_1_fu_2349_p3 : p_Val2_s_reg_384);

assign prediction_V_fu_2306_p1 = p_01227_0_reg_408[7:0];

assign r_V_5_fu_1879_p4 = {{x_V_4_fu_1873_p2[60:16]}};

assign r_V_6_fu_1859_p1 = r_V_fu_1836_p14;

assign r_V_7_fu_1889_p1 = r_V_5_fu_1879_p4;

assign r_V_fu_1836_p14 = {{{{{{{{{{{{{tmp_100_reg_2727}, {4'd0}}, {tmp_101_reg_2733}}, {4'd0}}, {tmp_102_reg_2739}}, {4'd0}}, {tmp_103_reg_2745}}, {4'd0}}, {tmp_104_reg_2751}}, {4'd0}}, {tmp_105_reg_2757}}, {4'd0}}, {tmp_106_reg_2763}};

assign ret_V_1_fu_2029_p4 = {{p_01227_0_reg_408[15:2]}};

assign ret_V_22_fu_580_p3 = add_ln1353_fu_570_p2[32'd6];

assign ret_V_24_fu_644_p2 = (phi_mul1_reg_420 + zext_ln215_fu_640_p1);

assign ret_V_27_fu_744_p2 = (wt_mem_V_4_q0 ^ dmem_V_4_q0);

assign ret_V_28_fu_2251_p2 = ($signed(sext_ln728_fu_2247_p1) + $signed(zext_ln703_fu_2211_p1));

assign ret_V_2_fu_670_p4 = {{p_01227_0_reg_408[15:1]}};

assign ret_V_3_fu_1006_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_37_fu_750_p3}, {1'd0}}, {tmp_38_fu_758_p3}}, {1'd0}}, {tmp_39_fu_766_p3}}, {1'd0}}, {tmp_40_fu_774_p3}}, {1'd0}}, {tmp_41_fu_782_p3}}, {1'd0}}, {tmp_42_fu_790_p3}}, {1'd0}}, {tmp_43_fu_798_p3}}, {1'd0}}, {tmp_44_fu_806_p3}}, {1'd0}}, {tmp_45_fu_814_p3}}, {1'd0}}, {tmp_46_fu_822_p3}}, {1'd0}}, {tmp_47_fu_830_p3}}, {1'd0}}, {tmp_48_fu_838_p3}}, {1'd0}}, {tmp_49_fu_846_p3}}, {1'd0}}, {tmp_50_fu_854_p3}}, {1'd0}}, {tmp_51_fu_862_p3}}, {1'd0}}, {tmp_52_fu_870_p3}}, {1'd0}}, {tmp_53_fu_878_p3}}, {1'd0}}, {tmp_54_fu_886_p3}}, {1'd0}}, {tmp_55_fu_894_p3}}, {1'd0}}, {tmp_56_fu_902_p3}}, {1'd0}}, {tmp_57_fu_910_p3}}, {1'd0}}, {tmp_58_fu_918_p3}}, {1'd0}}, {tmp_59_fu_926_p3}}, {1'd0}}, {tmp_60_fu_934_p3}}, {1'd0}}, {tmp_61_fu_942_p3}}, {1'd0}}, {tmp_62_fu_950_p3}}, {1'd0}}, {tmp_63_fu_958_p3}}, {1'd0}}, {tmp_64_fu_966_p3}}, {1'd0}}, {tmp_65_fu_974_p3}}, {1'd0}}, {tmp_66_fu_982_p3}}, {1'd0}}, {tmp_67_fu_990_p3}}, {1'd0}}, {tmp_68_fu_998_p3}};

assign ret_V_4_fu_1460_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_35_reg_2535}, {2'd0}}, {tmp_69_reg_2540}}, {2'd0}}, {tmp_70_reg_2546}}, {2'd0}}, {tmp_71_reg_2552}}, {2'd0}}, {tmp_72_reg_2558}}, {2'd0}}, {tmp_73_reg_2564}}, {2'd0}}, {tmp_74_reg_2570}}, {2'd0}}, {tmp_75_reg_2576}}, {2'd0}}, {tmp_76_reg_2582}}, {2'd0}}, {tmp_77_reg_2588}}, {2'd0}}, {tmp_78_reg_2594}}, {2'd0}}, {tmp_79_reg_2600}}, {2'd0}}, {tmp_80_reg_2606}}, {2'd0}}, {tmp_81_reg_2612}}, {2'd0}}, {tmp_82_reg_2618}}, {2'd0}}, {trunc_ln1355_reg_2624}};

assign ret_V_5_fu_1514_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_83_reg_2631}, {2'd0}}, {tmp_84_reg_2636}}, {2'd0}}, {tmp_85_reg_2642}}, {2'd0}}, {tmp_86_reg_2648}}, {2'd0}}, {tmp_87_reg_2654}}, {2'd0}}, {tmp_88_reg_2660}}, {2'd0}}, {tmp_89_reg_2666}}, {2'd0}}, {tmp_90_reg_2672}}, {2'd0}}, {tmp_91_reg_2678}}, {2'd0}}, {tmp_92_reg_2684}}, {2'd0}}, {tmp_93_reg_2690}}, {2'd0}}, {tmp_94_reg_2696}}, {2'd0}}, {tmp_95_reg_2702}}, {2'd0}}, {tmp_96_reg_2708}}, {2'd0}}, {tmp_97_reg_2714}}, {2'd0}}, {tmp_98_reg_2720}};

assign ret_V_fu_575_p2 = (lhs_V_reg_2430 + rhs_V_fu_566_p1);

assign rhs_V_1_fu_2239_p3 = {{select_ln879_8_fu_2232_p3}, {12'd0}};

assign rhs_V_fu_566_p1 = p_01227_0_reg_408;

assign select_ln700_fu_2009_p3 = ((trunc_ln700_fu_2005_p1[0:0] === 1'b1) ? sum_m_1_V_3_fu_282 : sum_m_1_V_fu_278);

assign select_ln879_6_fu_2189_p3 = ((icmp_ln879_10_fu_2074_p2[0:0] === 1'b1) ? tmp_V_fu_2080_p1 : tmp_V_7_fu_2135_p4);

assign select_ln879_8_fu_2232_p3 = ((kh_off_V_1_reg_2803[0:0] === 1'b1) ? tmp_33_fu_2214_p4 : tmp_34_fu_2223_p4);

assign select_ln879_fu_2175_p3 = ((and_ln879_3_fu_2169_p2[0:0] === 1'b1) ? tmp_V_6_fu_2125_p4 : tmp_V_4_fu_2090_p4);

assign sext_ln68_fu_1965_p1 = $signed(sum_m_0_V_fu_1959_p2);

assign sext_ln700_fu_2273_p1 = $signed(out_V_fu_2257_p4);

assign sext_ln728_fu_2247_p1 = $signed(rhs_V_1_fu_2239_p3);

assign shl_ln3_fu_1947_p3 = {{add_ln1503_2_fu_1941_p2}, {1'd0}};

assign shl_ln728_1_fu_2277_p3 = {{p_Val2_12_reg_396}, {6'd0}};

assign shl_ln_fu_2110_p3 = {{trunc_ln728_fu_2106_p1}, {10'd0}};

assign sum_V_fu_2017_p2 = (select_ln700_fu_2009_p3 + p_0263_1_reg_478);

assign sum_m_0_V_fu_1959_p2 = (9'd64 - zext_ln1503_3_fu_1955_p1);

assign sum_m_1_V_5_fu_1969_p3 = ((trunc_ln180_reg_2529[0:0] === 1'b1) ? sext_ln68_fu_1965_p1 : sum_m_1_V_3_fu_282);

assign sum_m_1_V_6_fu_1976_p3 = ((trunc_ln180_reg_2529[0:0] === 1'b1) ? sum_m_1_V_fu_278 : sext_ln68_fu_1965_p1);

assign tmp_31_fu_534_p3 = {{d_i_idx_V}, {1'd0}};

assign tmp_32_fu_598_p4 = {{{d_o_idx_V}, {ret_V_22_fu_580_p3}}, {trunc_ln6_fu_588_p4}};

assign tmp_33_fu_2214_p4 = {{kh_word_V_2_reg_2808[63:48]}};

assign tmp_34_fu_2223_p4 = {{kh_word_V_2_reg_2808[31:16]}};

assign tmp_36_fu_726_p4 = {{{add_ln619_fu_721_p2}, {1'd0}}, {ret_V_s_reg_2491}};

assign tmp_37_fu_750_p3 = ret_V_27_fu_744_p2[32'd63];

assign tmp_38_fu_758_p3 = ret_V_27_fu_744_p2[32'd61];

assign tmp_39_fu_766_p3 = ret_V_27_fu_744_p2[32'd59];

assign tmp_40_fu_774_p3 = ret_V_27_fu_744_p2[32'd57];

assign tmp_41_fu_782_p3 = ret_V_27_fu_744_p2[32'd55];

assign tmp_42_fu_790_p3 = ret_V_27_fu_744_p2[32'd53];

assign tmp_43_fu_798_p3 = ret_V_27_fu_744_p2[32'd51];

assign tmp_44_fu_806_p3 = ret_V_27_fu_744_p2[32'd49];

assign tmp_45_fu_814_p3 = ret_V_27_fu_744_p2[32'd47];

assign tmp_46_fu_822_p3 = ret_V_27_fu_744_p2[32'd45];

assign tmp_47_fu_830_p3 = ret_V_27_fu_744_p2[32'd43];

assign tmp_48_fu_838_p3 = ret_V_27_fu_744_p2[32'd41];

assign tmp_49_fu_846_p3 = ret_V_27_fu_744_p2[32'd39];

assign tmp_50_fu_854_p3 = ret_V_27_fu_744_p2[32'd37];

assign tmp_51_fu_862_p3 = ret_V_27_fu_744_p2[32'd35];

assign tmp_52_fu_870_p3 = ret_V_27_fu_744_p2[32'd33];

assign tmp_53_fu_878_p3 = ret_V_27_fu_744_p2[32'd31];

assign tmp_54_fu_886_p3 = ret_V_27_fu_744_p2[32'd29];

assign tmp_55_fu_894_p3 = ret_V_27_fu_744_p2[32'd27];

assign tmp_56_fu_902_p3 = ret_V_27_fu_744_p2[32'd25];

assign tmp_57_fu_910_p3 = ret_V_27_fu_744_p2[32'd23];

assign tmp_58_fu_918_p3 = ret_V_27_fu_744_p2[32'd21];

assign tmp_59_fu_926_p3 = ret_V_27_fu_744_p2[32'd19];

assign tmp_60_fu_934_p3 = ret_V_27_fu_744_p2[32'd17];

assign tmp_61_fu_942_p3 = ret_V_27_fu_744_p2[32'd15];

assign tmp_62_fu_950_p3 = ret_V_27_fu_744_p2[32'd13];

assign tmp_63_fu_958_p3 = ret_V_27_fu_744_p2[32'd11];

assign tmp_64_fu_966_p3 = ret_V_27_fu_744_p2[32'd9];

assign tmp_65_fu_974_p3 = ret_V_27_fu_744_p2[32'd7];

assign tmp_66_fu_982_p3 = ret_V_27_fu_744_p2[32'd5];

assign tmp_67_fu_990_p3 = ret_V_27_fu_744_p2[32'd3];

assign tmp_68_fu_998_p3 = ret_V_27_fu_744_p2[32'd1];

assign tmp_99_fu_1684_p4 = {{x_V_fu_1672_p2[62:4]}};

assign tmp_V_4_fu_2090_p4 = {{kh_mem_V_4_q0[31:16]}};

assign tmp_V_6_fu_2125_p4 = {{kh_mem_V_4_q0[47:32]}};

assign tmp_V_7_fu_2135_p4 = {{kh_mem_V_4_q0[63:48]}};

assign tmp_V_fu_2080_p1 = kh_mem_V_4_q0[15:0];

assign tmp_s_fu_521_p3 = {{d_o_idx_V}, {11'd0}};

assign trunc_ln1355_fu_1296_p1 = x_V_6_fu_1140_p2[1:0];

assign trunc_ln1503_1_fu_1909_p4 = {{x_V_5_fu_1893_p2[38:32]}};

assign trunc_ln1503_2_fu_1919_p4 = {{add_ln700_16_fu_1867_p2[22:16]}};

assign trunc_ln180_fu_740_p1 = p_0354_0_reg_456[0:0];

assign trunc_ln209_2_fu_626_p1 = p_01227_0_reg_408[5:0];

assign trunc_ln209_fu_517_p1 = o_index_V_4[5:0];

assign trunc_ln68_3_fu_1568_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_69_reg_2540}}}, {2'd0}}}, {tmp_70_reg_2546}}}, {2'd0}}}, {tmp_71_reg_2552}}}, {2'd0}}}, {tmp_72_reg_2558}}}, {2'd0}}}, {tmp_73_reg_2564}}}, {2'd0}}}, {tmp_74_reg_2570}}}, {2'd0}}}, {tmp_75_reg_2576}}}, {2'd0}}}, {tmp_76_reg_2582}}}, {2'd0}}}, {tmp_77_reg_2588}}}, {2'd0}}}, {tmp_78_reg_2594}}}, {2'd0}}}, {tmp_79_reg_2600}}}, {2'd0}}}, {tmp_80_reg_2606}}}, {2'd0}}}, {tmp_81_reg_2612}}}, {2'd0}}}, {tmp_82_reg_2618}}}, {2'd0}}}, {trunc_ln1355_reg_2624}};

assign trunc_ln68_4_fu_1617_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_84_reg_2636}}}, {2'd0}}}, {tmp_85_reg_2642}}}, {2'd0}}}, {tmp_86_reg_2648}}}, {2'd0}}}, {tmp_87_reg_2654}}}, {2'd0}}}, {tmp_88_reg_2660}}}, {2'd0}}}, {tmp_89_reg_2666}}}, {2'd0}}}, {tmp_90_reg_2672}}}, {2'd0}}}, {tmp_91_reg_2678}}}, {2'd0}}}, {tmp_92_reg_2684}}}, {2'd0}}}, {tmp_93_reg_2690}}}, {2'd0}}}, {tmp_94_reg_2696}}}, {2'd0}}}, {tmp_95_reg_2702}}}, {2'd0}}}, {tmp_96_reg_2708}}}, {2'd0}}}, {tmp_97_reg_2714}}}, {2'd0}}}, {tmp_98_reg_2720}};

assign trunc_ln68_fu_1790_p1 = add_ln68_1_fu_1704_p2[3:0];

assign trunc_ln6_fu_588_p4 = {{ret_V_fu_575_p2[16:7]}};

assign trunc_ln700_fu_2005_p1 = p_0765_0_reg_490[0:0];

assign trunc_ln728_fu_2106_p1 = tmp_V_5_reg_432[9:0];

assign trunc_ln7_fu_2310_p4 = {{ret_V_28_fu_2251_p2[33:20]}};

assign trunc_ln9_fu_1710_p4 = {{add_ln68_2_fu_1666_p2[7:4]}};

assign trunc_ln_fu_1902_p3 = {{3'd0}, {tmp_106_reg_2763}};

assign wt_mem_V_4_address0 = zext_ln620_1_fu_716_p1;

assign x_V_3_fu_1806_p16 = {{{{{{{{{{{{{{{tmp_100_reg_2727}, {4'd0}}, {tmp_101_reg_2733}}, {4'd0}}, {tmp_102_reg_2739}}, {4'd0}}, {tmp_103_reg_2745}}, {4'd0}}, {tmp_104_reg_2751}}, {4'd0}}, {tmp_105_reg_2757}}, {4'd0}}, {tmp_106_reg_2763}}, {4'd0}}, {trunc_ln68_reg_2770}};

assign x_V_4_fu_1873_p2 = (zext_ln1503_fu_1863_p1 + zext_ln68_fu_1832_p1);

assign x_V_5_fu_1893_p2 = (r_V_7_fu_1889_p1 + x_V_4_fu_1873_p2);

assign x_V_6_fu_1140_p2 = (ret_V_27_fu_744_p2 - zext_ln1355_fu_1136_p1);

assign x_V_fu_1672_p2 = (zext_ln1355_2_fu_1564_p1 + zext_ln1355_1_fu_1510_p1);

assign xor_ln879_3_fu_2163_p2 = (or_ln879_fu_2157_p2 ^ 1'd1);

assign xor_ln879_fu_2145_p2 = (icmp_ln879_10_fu_2074_p2 ^ 1'd1);

assign zext_ln1352_1_fu_542_p1 = tmp_31_fu_534_p3;

assign zext_ln1352_fu_546_p1 = n_inputs;

assign zext_ln1355_1_fu_1510_p1 = ret_V_4_fu_1460_p32;

assign zext_ln1355_2_fu_1564_p1 = ret_V_5_fu_1514_p32;

assign zext_ln1355_fu_1136_p1 = ret_V_3_fu_1006_p64;

assign zext_ln1503_1_fu_1899_p1 = add_ln700_reg_2775;

assign zext_ln1503_3_fu_1955_p1 = shl_ln3_fu_1947_p3;

assign zext_ln1503_fu_1863_p1 = r_V_fu_1836_p14;

assign zext_ln180_fu_529_p1 = tmp_s_fu_521_p3;

assign zext_ln215_fu_640_p1 = p_0259_0_reg_444;

assign zext_ln544_10_fu_680_p1 = ret_V_2_fu_670_p4;

assign zext_ln544_fu_2039_p1 = ret_V_1_fu_2029_p4;

assign zext_ln608_fu_607_p1 = tmp_32_fu_598_p4;

assign zext_ln619_fu_735_p1 = tmp_36_fu_726_p4;

assign zext_ln620_1_fu_716_p1 = add_ln620_fu_711_p2;

assign zext_ln620_fu_701_p1 = p_0354_0_reg_456;

assign zext_ln68_1_fu_1694_p1 = tmp_99_fu_1684_p4;

assign zext_ln68_fu_1832_p1 = x_V_3_fu_1806_p16;

assign zext_ln700_1_fu_1681_p1 = tmp_98_reg_2720;

assign zext_ln700_fu_1678_p1 = trunc_ln1355_reg_2624;

assign zext_ln703_fu_2211_p1 = $unsigned(r_V_8_reg_2819);

assign zext_ln887_fu_685_p1 = phi_mul_reg_467;

always @ (posedge ap_clk) begin
    lhs_V_reg_2430[16] <= 1'b0;
    dmem_V_3_addr_1_reg_2440[10:0] <= 11'b00000000000;
    zext_ln1352_1_reg_2445[0] <= 1'b0;
    zext_ln1352_1_reg_2445[2] <= 1'b0;
    zext_ln1352_reg_2450[21:16] <= 6'b000000;
end

endmodule //bin_dense
