Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:44:08 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file lab9VGA_wrapper_control_sets_placed.rpt
| Design       : lab9VGA_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   182 |
|    Minimum number of control sets                        |   182 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   362 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   182 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     8 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             496 |          150 |
| No           | No                    | Yes                    |              84 |           23 |
| No           | Yes                   | No                     |             381 |          134 |
| Yes          | No                    | No                     |             600 |          149 |
| Yes          | No                    | Yes                    |             170 |           37 |
| Yes          | Yes                   | No                     |            1403 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                           |                1 |              1 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                       |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                     |                1 |              2 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                2 |              3 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              3 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                              |                1 |              3 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                     | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                     | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                              | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                               |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                           | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                              | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                2 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                              |                2 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                      | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                           | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                             | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                  | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                         |                4 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                              | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                    |                2 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                      | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                      | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                    | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                           |                2 |              6 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                         | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                           | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                            |                2 |              7 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/E[0]                                                                                                                                                                                             | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              7 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                4 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                        | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                      |                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                              |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                         |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                            | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_1[0]                                                                                                                                                 |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2_n_0                                                                                                                                                      | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[7]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[15]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[23]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[31]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[7]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[31]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[23]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[15]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[7]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[31]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[23]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[15]_i_1_n_0                                                                                                                                                                      | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[23]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[31]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[7]_i_1_n_0                                                                                                                                                                        | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[15]_i_1_n_0                                                                                                                                                                       | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                            |                3 |              9 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |              9 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                6 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                3 |             11 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_0                                                                                                                                                                                                 | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DEN_reg_1                                                                                                                                                                                                   |                4 |             12 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             12 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             13 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                            |                                                                                                                                                                                                                                                                              |                4 |             13 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                4 |             13 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                              |                2 |             14 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                               | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                6 |             14 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                          | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.fsize_mismatch_err_flag_vsize_cntr_clr_reg[0]                                                                                               |                6 |             14 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             14 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             15 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             15 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                  | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             15 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_di                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             16 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             16 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                     | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                      |                8 |             17 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                   | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                      |                8 |             17 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |                8 |             18 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                5 |             20 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                5 |             21 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                   | lab9VGA_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                7 |             22 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                              |                9 |             22 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                              |               11 |             22 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom                                                                                                                                                                                                         |               18 |             31 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                    | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                6 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                5 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                 | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                6 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                8 |             32 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |                6 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               12 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                            | lab9VGA_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                             |               20 |             32 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                               |                                                                                                                                                                                                                                                                              |                9 |             34 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               10 |             35 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DEN_reg_1                                                                                                                                                                                                   |               11 |             39 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               14 |             39 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                              |                5 |             40 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             41 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | lab9VGA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             42 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                   | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                6 |             43 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                      |                                                                                                                                                                                                                                                                              |                9 |             44 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                              |               11 |             44 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                8 |             44 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             44 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                              |               10 |             47 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 | lab9VGA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                              |                9 |             47 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                           | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                7 |             48 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                9 |             50 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                    |                                                                                                                                                                                                                                                                              |                7 |             50 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               18 |             52 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                              |               14 |             68 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                              |               17 |             68 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               19 |             81 |
|  lab9VGA_i/axi_dispctrl_0/inst/PXL_CLK_O       | lab9VGA_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_1                                                                                                                                                                                                  | lab9VGA_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DEN_reg_1                                                                                                                                                                                                   |               19 |             98 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               29 |            110 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 | lab9VGA_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | lab9VGA_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               34 |            141 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               67 |            181 |
|  lab9VGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               65 |            237 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


