--
-- library ieee;
-- use ieee.std_logic_1164.all;
-- use IEEE.NUMERIC_STD.all;
--
-- entity mips_tb is
--
-- end mips_tb;
--
-- architecture topmodule_tb of mips_tb is
--
--     component mips is
--
--         port(
--             clk : in std_logic;
--             instruction : out std_logic_vector(5 downto 0);
--     	    regdst : out std_logic;
--     	    jump : out std_logic_vector(1 downto 0);
--     	    branch : out std_logic;
--     	    memread : out std_logic;
--     	    memtoreg : out std_logic;
--     	    aluop : out std_logic_vector(2 downto 0);
--     	    memwrite : out std_logic;
--     	    alusrc : out std_logic;
--     	    regwrite : out std_logic
--         );
--     end component;
--
--     component test_bench is
--
--         port (
--           clock : out std_logic;
--           instruction : in std_logic_vector(5 downto 0);
--   	      regdst : in std_logic;
--   	      jump : in std_logic_vector(1 downto 0);
--   	      branch : in std_logic;
--   	      memread : in std_logic;
--   	      memtoreg : in std_logic;
--   	      aluop : in std_logic_vector(2 downto 0);
-- 	      memwrite : in std_logic;
--   	      alusrc : in std_logic;
--   	      regwrite : in std_logic
--         );
--
--     end component;
--
--
    -- signal instruction_to_instruction : std_logic_vector(5 downto 0);
    -- signal regdst : std_logic;
    -- signal jump : std_logic_vector(1 downto 0);
    -- signal branch : std_logic;
    -- signal memread : std_logic;
    -- signal memtoreg : std_logic;
    -- signal aluop : std_logic_vector(2 downto 0);
    -- signal memwrite : std_logic;
    -- signal alusrc : std_logic;
    -- signal regwrite : std_logic;
    -- signal clock_to_clk : std_logic;
-- begin
--
    -- mip0 : mips port map (
    --                              clk => clock_to_clk,
    --                              regdst => regdst,
    --                              jump => jump,
    --                              branch => branch,
    --                              memread => memread,
    --                              memtoreg => memtoreg,
    --                              aluop => aluop,
    --                              memwrite => memwrite,
    --                              alusrc => alusrc,
    --                              regwrite => regwrite,
    --                              instruction => instruction_to_instruction);
    --

--
--     test0 : test_bench port map (clock => clock_to_clk,
--                                  regdst => regdst,
--                                  jump => jump,
--                                  branch => branch,
--                                  memread => memread,
--                                  memtoreg => memtoreg,
--                                  aluop => aluop,
--                                  memwrite => memwrite,
--                                  alusrc => alusrc,
--                                  regwrite => regwrite,
--                                  instruction => instruction_to_instruction);
--
--
--
-- end topmodule_tb ;
