<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1157-1" LaunchTime="1626013945">
  <File Type="BITSTR-BMM" Name="filter_px_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="filter_px_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="filter_px_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="filter_px_power_routed.rpt"/>
  <File Type="PA-TCL" Name="filter_px.tcl"/>
  <File Type="OPT-TIMING" Name="filter_px_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="filter_px_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="filter_px_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="filter_px_reports.tcl"/>
  <File Type="OPT-DRC" Name="filter_px_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="filter_px.hwdef"/>
  <File Type="PWROPT-DCP" Name="filter_px_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="filter_px_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="filter_px_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="filter_px_placed.dcp"/>
  <File Type="PLACE-IO" Name="filter_px_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="filter_px_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="filter_px_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="filter_px_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="filter_px_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="filter_px_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="filter_px_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="filter_px.bgn"/>
  <File Type="PLACE-TIMING" Name="filter_px_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="filter_px_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="filter_px.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="filter_px_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="filter_px_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="filter_px_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="filter_px.msk"/>
  <File Type="PHYSOPT-TIMING" Name="filter_px_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="filter_px_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="filter_px_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="filter_px_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="filter_px_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="filter_px_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="filter_px.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="filter_px_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="filter_px.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="filter_px_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="filter_px_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="filter_px.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="filter_px_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="filter_px_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="filter_px_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="filter_px_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="filter_px_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="filter_px_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="filter_px_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="filter_px_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="filter_px_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="filter_px_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="filter_px_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="filter_px_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="filter_px_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="filter_px_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="filter_px_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="filter_px_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="filter_px_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="filter_px_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="filter_px_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="filter_px.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="filter_px_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="filter_px.rbt"/>
  <File Type="BITSTR-NKY" Name="filter_px.nky"/>
  <File Type="BG-DRC" Name="filter_px.drc"/>
  <File Type="RDI-RDI" Name="filter_px.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/HECC/HECC.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/CRC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/CRC.vhd"/>
        <Attr Name="ImportTime" Val="1625984338"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/adder.vhd"/>
        <Attr Name="ImportTime" Val="1625809839"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/packge_types.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/packge_types.vhd"/>
        <Attr Name="ImportTime" Val="1625983843"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/filter_applier.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/filter_applier.vhd"/>
        <Attr Name="ImportTime" Val="1625829276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/multiplier.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/multiplier.vhd"/>
        <Attr Name="ImportTime" Val="1625809812"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/reg.vhd"/>
        <Attr Name="ImportTime" Val="1625807366"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/filter_px.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Ev/university/semester 6/FPGA/Project/final_project/final_project.srcs/sources_1/new/filter_px.vhd"/>
        <Attr Name="ImportTime" Val="1625992245"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testBench.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Debug/filter_sw.elf">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSDKDIR/filter_sw/Debug/filter_sw.elf"/>
        <Attr Name="ImportTime" Val="1626007074"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="filter_px"/>
      <Option Name="TopLib" Val="xil_defaultlib"/>
      <Option Name="TopArchitecture" Val="Behavioral"/>
      <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/imports/new/filter_px.vhd"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="cordic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_edgeDetection2_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_edgeDetection3_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_edgeDetection_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_edgeDetection4_0_0"/>
</GenRun>
