{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694929742471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694929742471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 14:49:02 2023 " "Processing started: Sun Sep 17 14:49:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694929742471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694929742471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fiveBitCalculator -c fiveBitCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fiveBitCalculator -c fiveBitCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694929742471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694929742701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694929742701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitcalculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fivebitcalculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitCalculator " "Found entity 1: fiveBitCalculator" {  } { { "fiveBitCalculator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fiveBitCalculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694929748709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694929748709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fiveBitCalculator " "Elaborating entity \"fiveBitCalculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694929748724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbit_ripplecarryadder.bdf 1 1 " "Using design file fourbit_ripplecarryadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_rippleCarryAdder " "Found entity 1: fourbit_rippleCarryAdder" {  } { { "fourbit_ripplecarryadder.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fourbit_ripplecarryadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694929748756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1694929748756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_rippleCarryAdder fourbit_rippleCarryAdder:inst " "Elaborating entity \"fourbit_rippleCarryAdder\" for hierarchy \"fourbit_rippleCarryAdder:inst\"" {  } { { "fiveBitCalculator.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fiveBitCalculator.bdf" { { 296 784 936 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694929748756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694929748771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1694929748771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fourbit_rippleCarryAdder:inst\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"fourbit_rippleCarryAdder:inst\|full_adder:inst\"" {  } { { "fourbit_ripplecarryadder.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fourbit_ripplecarryadder.bdf" { { 128 544 640 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694929748771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.bdf 1 1 " "Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694929748787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1694929748787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder fourbit_rippleCarryAdder:inst\|full_adder:inst\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"fourbit_rippleCarryAdder:inst\|full_adder:inst\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/full_adder.bdf" { { 176 552 648 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694929748787 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst " "Block or symbol \"AND2\" of instance \"inst\" overlaps another block or symbol" {  } { { "half_adder.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/half_adder.bdf" { { 152 664 728 200 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1694929748787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detobin.bdf 1 1 " "Using design file detobin.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deToBin " "Found entity 1: deToBin" {  } { { "detobin.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/detobin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694929748793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1694929748793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deToBin deToBin:inst2 " "Elaborating entity \"deToBin\" for hierarchy \"deToBin:inst2\"" {  } { { "fiveBitCalculator.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fiveBitCalculator.bdf" { { 136 416 512 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694929748793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694929749135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694929749355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694929749355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A0 " "No output dependent on input pin \"A0\"" {  } { { "fiveBitCalculator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fiveBitCalculator.bdf" { { 160 136 304 176 "A0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694929749387 "|fiveBitCalculator|A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0 " "No output dependent on input pin \"B0\"" {  } { { "fiveBitCalculator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week3/work1andwork2/fiveBitCalculator.bdf" { { 480 136 304 496 "B0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694929749387 "|fiveBitCalculator|B0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694929749387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694929749387 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694929749387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694929749387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694929749387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694929749403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 14:49:09 2023 " "Processing ended: Sun Sep 17 14:49:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694929749403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694929749403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694929749403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694929749403 ""}
