# Hi, I'm Sinan Serhat AÅŸkÄ±n 

3rd year Electrical & Electronics Engineering student  
Interested in **AIoT**, **Embedded Systems**, and **FPGA Design**  
Building projects with **Python, C, and Verilog**  
Learning **Machine Learning & AI Engineering** step by step  

---

## Current Focus
- Data simulation & anomaly detection (Python, SciPy, Pandas)  
- Embedded C (STM32, UART, sensor interfacing)  
- FPGA projects (FSMs, UART, simple processors)  



## Featured Projects
- [sensor-sim-anomaly](https://github.com/vartexdev/sensor-sim-anomaly) â€“ synthetic sensor data + anomaly detection  
- [sim-CO--detector](https://github.com/vartexdev/sim-CO--detector) â€“ COâ‚‚ monitor simulator with interpolation + peak detection  
- [uart-communication-verilog](https://github.com/vartexdev/uart-communication-verilog) â€“ UART RX/TX in Verilog  
- [traffic-light-fsm](https://github.com/vartexdev/traffic-light-fsm) â€“ FSM traffic light controller  

---

## Tech Stack
- **Languages:** Python, C, Verilog, MATLAB (basics)  
- **Tools:** GitHub, STM32CubeIDE, Vivado, Jupyter  
- **Libraries:** NumPy, Pandas, SciPy, Matplotlib, scikit-learn  

---

## Next Steps
- Finish ML courses (scikit-learn, TensorFlow basics)  
- Start Embedded C projects (sensor logging, PID control)  
- Explore FPGA soft-core CPU design  

---

ðŸ“« Reach me: [LinkedIn](https://www.linkedin.com/in/sinan-serhat-askin-a01582297) | [Email](sinanserhat03@gmail.com)  
