--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23582 paths analyzed, 956 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.411ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_21 (SLICE_X99Y43.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y29.C4      net (fanout=66)       1.766   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (1.467ns logic, 5.890ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y32.C4      net (fanout=66)       1.609   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y32.C       Tilo                  0.094   N45
                                                       mips_disp/Mram_block_colors2_RAMC
    SLICE_X97Y32.D1      net (fanout=1)        0.840   N45
    SLICE_X97Y32.D       Tilo                  0.094   inst_LPM_MUX2_82
                                                       inst_LPM_MUX2_82
    SLICE_X97Y38.B1      net (fanout=1)        1.027   inst_LPM_MUX2_82
    SLICE_X97Y38.B       Tilo                  0.094   inst_LPM_MUX1_4
                                                       inst_LPM_MUX2_4
    SLICE_X98Y42.A4      net (fanout=1)        0.807   inst_LPM_MUX2_4
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.467ns logic, 5.840ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.145 - 0.191)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X95Y38.D2      net (fanout=14)       1.136   ctrl/gen_sync/x<9>
    SLICE_X95Y38.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X96Y29.C6      net (fanout=66)       1.467   mips_disp/read_addr<5>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.467ns logic, 5.648ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_22 (SLICE_X99Y43.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y29.C4      net (fanout=66)       1.766   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (1.467ns logic, 5.890ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y32.C4      net (fanout=66)       1.609   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y32.C       Tilo                  0.094   N45
                                                       mips_disp/Mram_block_colors2_RAMC
    SLICE_X97Y32.D1      net (fanout=1)        0.840   N45
    SLICE_X97Y32.D       Tilo                  0.094   inst_LPM_MUX2_82
                                                       inst_LPM_MUX2_82
    SLICE_X97Y38.B1      net (fanout=1)        1.027   inst_LPM_MUX2_82
    SLICE_X97Y38.B       Tilo                  0.094   inst_LPM_MUX1_4
                                                       inst_LPM_MUX2_4
    SLICE_X98Y42.A4      net (fanout=1)        0.807   inst_LPM_MUX2_4
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.467ns logic, 5.840ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.145 - 0.191)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X95Y38.D2      net (fanout=14)       1.136   ctrl/gen_sync/x<9>
    SLICE_X95Y38.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X96Y29.C6      net (fanout=66)       1.467   mips_disp/read_addr<5>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.467ns logic, 5.648ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_23 (SLICE_X99Y43.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y29.C4      net (fanout=66)       1.766   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (1.467ns logic, 5.890ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X95Y39.A1      net (fanout=18)       1.079   ctrl/gen_sync/y<5>
    SLICE_X95Y39.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X96Y32.C4      net (fanout=66)       1.609   mips_disp/Madd_read_addr_lut<3>
    SLICE_X96Y32.C       Tilo                  0.094   N45
                                                       mips_disp/Mram_block_colors2_RAMC
    SLICE_X97Y32.D1      net (fanout=1)        0.840   N45
    SLICE_X97Y32.D       Tilo                  0.094   inst_LPM_MUX2_82
                                                       inst_LPM_MUX2_82
    SLICE_X97Y38.B1      net (fanout=1)        1.027   inst_LPM_MUX2_82
    SLICE_X97Y38.B       Tilo                  0.094   inst_LPM_MUX1_4
                                                       inst_LPM_MUX2_4
    SLICE_X98Y42.A4      net (fanout=1)        0.807   inst_LPM_MUX2_4
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.467ns logic, 5.840ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.145 - 0.191)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y40.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X95Y38.D2      net (fanout=14)       1.136   ctrl/gen_sync/x<9>
    SLICE_X95Y38.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X96Y29.C6      net (fanout=66)       1.467   mips_disp/read_addr<5>
    SLICE_X96Y29.C       Tilo                  0.094   N135
                                                       mips_disp/Mram_block_colors17_RAMC
    SLICE_X97Y30.C2      net (fanout=1)        0.755   N135
    SLICE_X97Y30.C       Tilo                  0.094   inst_LPM_MUX2_7
                                                       inst_LPM_MUX2_7
    SLICE_X97Y42.D5      net (fanout=1)        0.925   inst_LPM_MUX2_7
    SLICE_X97Y42.D       Tilo                  0.094   inst_LPM_MUX2_3
                                                       inst_LPM_MUX2_31
    SLICE_X98Y42.A1      net (fanout=1)        0.887   inst_LPM_MUX2_3
    SLICE_X98Y42.A       Tilo                  0.094   ctrl/make_chip_data/pixel<11>
                                                       _AUX_1<16>2
    SLICE_X99Y43.SR      net (fanout=2)        0.478   N281
    SLICE_X99Y43.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.467ns logic, 5.648ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_13 (SLICE_X29Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/sda_shift_12 (FF)
  Destination:          i2c_controller/sda_shift_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/sda_shift_12 to i2c_controller/sda_shift_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.414   i2c_controller/sda_shift<15>
                                                       i2c_controller/sda_shift_12
    SLICE_X29Y75.B6      net (fanout=1)        0.269   i2c_controller/sda_shift<12>
    SLICE_X29Y75.CLK     Tah         (-Th)     0.196   i2c_controller/sda_shift<15>
                                                       i2c_controller/sda_shift_mux0000<14>1
                                                       i2c_controller/sda_shift_13
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.218ns logic, 0.269ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_20 (SLICE_X26Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/state_3 (FF)
  Destination:          i2c_controller/sda_shift_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.178 - 0.137)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/state_3 to i2c_controller/sda_shift_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.DQ      Tcko                  0.414   i2c_controller/state<3>
                                                       i2c_controller/state_3
    SLICE_X26Y75.A6      net (fanout=11)       0.312   i2c_controller/state<3>
    SLICE_X26Y75.CLK     Tah         (-Th)     0.197   i2c_controller/sda_shift<23>
                                                       i2c_controller/sda_shift_mux0000<7>1
                                                       i2c_controller/sda_shift_20
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.217ns logic, 0.312ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_21 (SLICE_X26Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/state_3 (FF)
  Destination:          i2c_controller/sda_shift_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.178 - 0.137)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/state_3 to i2c_controller/sda_shift_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.DQ      Tcko                  0.414   i2c_controller/state<3>
                                                       i2c_controller/state_3
    SLICE_X26Y75.B6      net (fanout=11)       0.317   i2c_controller/state<3>
    SLICE_X26Y75.CLK     Tah         (-Th)     0.196   i2c_controller/sda_shift<23>
                                                       i2c_controller/sda_shift_mux0000<6>1
                                                       i2c_controller/sda_shift_21
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.218ns logic, 0.317ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: trap_button_unit/sync/ff3/q<0>/CLK
  Logical resource: trap_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X68Y47.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: trap_button_unit/sync/ff3/q<0>/CLK
  Logical resource: trap_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X68Y47.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: step_button_unit/sync/ff3/q<0>/CLK
  Logical resource: step_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X76Y43.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23582 paths, 0 nets, and 1530 connections

Design statistics:
   Minimum period:   7.411ns{1}   (Maximum frequency: 134.935MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 15:35:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 314 MB



