start ins init
8 8 for i, ppn 8.
2 2 for d, ppn 2.
start execute
tag tlb miss 4 72
PTE after insert. 4 72
4
-1
tlb after
4
-1
tag tlb miss 1 28
PTE after insert. 1 28
4
1
tlb after
4
1
tag tlb miss 3 56
PTE after insert. 3 56
1
3
tlb after
1
3
tag tlb miss 4 68
PTE after insert. 4 68
3
4
tlb after
3
4
tag tlb miss 2 44
PTE after insert. 2 44
4
2
tlb after
4
2
tag tlb miss 0 8
PTE after insert. 0 8
2
0
tlb after
2
0
tag tlb hit 0 12
tag tlb hit 0 4
tag tlb hit 2 44
tag tlb miss 1 20
PTE after insert. 1 20
2
1
tlb after
2
1
tag tlb hit 1 24
tag tlb hit 1 24
Dcache hit address: 24
tag tlb miss 3 48
PTE after insert. 3 48
1
3
tlb after
1
3
tag tlb hit 1 20
Dcache hit address: 20
tag tlb miss 4 64
PTE after insert. 4 64
3
4
tlb after
1
4
tag tlb miss 3 48
I MISS BUT I HIT IT NIGGA 3 48
IN tlb : 1 4
In pte
3
4
tag tlb miss 2 40
PTE after insert. 2 40
3
2
tlb after
3
2
tag tlb miss 0 4
PTE after insert. 0 4
2
0
tlb after
2
0
tag tlb hit 0 8
tag tlb miss 3 60
PTE after insert. 3 60
0
3
tlb after
0
3
tag tlb hit 3 48
Dcache hit address: 48
tag tlb miss 1 28
PTE after insert. 1 28
3
1
tlb after
3
1
tag tlb miss 0 4
PTE after insert. 0 4
1
0
tlb after
1
0
tag tlb hit 1 28
Dcache hit address: 28
tag tlb miss 3 52
PTE after insert. 3 52
0
3
tlb after
1
3
tag tlb miss 4 68
PTE after insert. 4 68
3
4
tlb after
3
4
tag tlb miss 0 4
PTE after insert. 0 4
4
0
tlb after
4
0
tag tlb miss 3 60
PTE after insert. 3 60
0
3
tlb after
0
3
tag tlb hit 0 8
Dcache hit address: 8
tag tlb hit 3 52
tag tlb miss 2 36
PTE after insert. 2 36
3
2
tlb after
3
2
tag tlb hit 2 32
tag tlb miss 4 64
PTE after insert. 4 64
2
4
tlb after
2
4
tag tlb miss 1 20
PTE after insert. 1 20
4
1
tlb after
4
1
tag tlb miss 3 56
PTE after insert. 3 56
1
3
tlb after
1
3
tag tlb miss 0 0
PTE after insert. 0 0
3
0
tlb after
3
0
tag tlb hit 0 4
tag tlb hit 0 0
Dcache hit address: 0
tag tlb miss 1 28
PTE after insert. 1 28
0
1
tlb after
0
1
tag tlb miss 2 44
PTE after insert. 2 44
1
2
tlb after
1
2
tag tlb hit 2 32
tag tlb hit 1 20
tag tlb hit 2 40
tag tlb hit 1 24
tag tlb hit 2 44
Dcache hit address: 44
tag tlb hit 2 40
tag tlb miss 4 64
PTE after insert. 4 64
2
4
tlb after
2
4
tag tlb miss 0 0
PTE after insert. 0 0
4
0
tlb after
4
0
tag tlb miss 3 52
PTE after insert. 3 52
0
3
tlb after
0
3
tag tlb hit 0 8
tag tlb miss 1 20
PTE after insert. 1 20
0
1
tlb after
0
1
tag tlb miss 3 60
PTE after insert. 3 60
1
3
tlb after
1
3
tag tlb miss 2 44
PTE after insert. 2 44
3
2
tlb after
3
2
tag tlb miss 1 28
PTE after insert. 1 28
2
1
tlb after
2
1
tag tlb miss 0 8
PTE after insert. 0 8
1
0
tlb after
1
0
tag tlb hit 0 0
Dcache hit address: 0
tag tlb hit 1 24
tag tlb miss 3 52
PTE after insert. 3 52
1
3
tlb after
1
3
tag tlb miss 2 32
PTE after insert. 2 32
3
2
tlb after
3
2
tag tlb hit 2 36
tag tlb miss 1 20
PTE after insert. 1 20
2
1
tlb after
2
1
tag tlb hit 1 24
Dcache hit address: 24
tag tlb miss 4 64
PTE after insert. 4 64
1
4
tlb after
1
4
tag tlb hit 4 64
Dcache hit address: 64
tag tlb miss 3 56
PTE after insert. 3 56
4
3
tlb after
4
3
tag tlb miss 1 16
PTE after insert. 1 16
3
1
tlb after
3
1
tag tlb hit 1 16
Dcache hit address: 16
tag tlb hit 3 56
Dcache hit address: 56
tag tlb miss 2 36
PTE after insert. 2 36
1
2
tlb after
3
2
tag tlb hit 3 56
Dcache hit address: 56
tag tlb hit 3 60
tag tlb miss 4 64
PTE after insert. 4 64
3
4
tlb after
3
4
tag tlb hit 3 56
Dcache hit address: 56
tag tlb hit 3 48
tag tlb hit 3 60
Dcache hit address: 60
tag tlb miss 0 12
PTE after insert. 0 12
3
0
tlb after
3
0
tag tlb hit 0 8
tag tlb miss 2 36
PTE after insert. 2 36
0
2
tlb after
0
2
tag tlb miss 1 20
PTE after insert. 1 20
2
1
tlb after
2
1
tag tlb miss 0 0
PTE after insert. 0 0
1
0
tlb after
1
0
tag tlb miss 2 40
PTE after insert. 2 40
0
2
tlb after
0
2
tag tlb hit 0 0
Dcache hit address: 0
tag tlb miss 3 56
PTE after insert. 3 56
2
3
tlb after
0
3
tag tlb miss 4 64
PTE after insert. 4 64
3
4
tlb after
3
4
tag tlb hit 3 56
Dcache hit address: 56
tag tlb hit 4 68
tag tlb miss 2 40
PTE after insert. 2 40
4
2
tlb after
4
2
tag tlb miss 1 24
PTE after insert. 1 24
2
1
tlb after
2
1
tag tlb miss 0 12
PTE after insert. 0 12
1
0
tlb after
1
0
tag tlb hit 0 8
tag tlb hit 0 4
tag tlb miss 2 44
PTE after insert. 2 44
0
2
tlb after
0
2
tag tlb hit 2 40
tag tlb hit 2 32
tag tlb miss 3 48
PTE after insert. 3 48
2
3
tlb after
2
3
tag tlb hit 3 60
tag tlb miss 1 28
PTE after insert. 1 28
3
1
tlb after
3
1
tag tlb hit 3 48
Dcache hit address: 48
tag tlb miss 0 12
PTE after insert. 0 12
1
0
tlb after
3
0
tag tlb miss 4 72
PTE after insert. 4 72
0
4
tlb after
0
4
tag tlb hit 4 72
Dcache hit address: 72
tag tlb miss 3 48
PTE after insert. 3 48
4
3
tlb after
4
3
tag tlb hit 3 48
Dcache hit address: 48
tag tlb miss 1 28
PTE after insert. 1 28
3
1
tlb after
3
1
tag tlb miss 0 0
PTE after insert. 0 0
1
0
tlb after
1
0
tag tlb hit 1 16
tag tlb hit 1 20
tag tlb miss 4 68
PTE after insert. 4 68
1
4
tlb after
1
4
tag tlb miss 0 4
PTE after insert. 0 4
4
0
tlb after
4
0
tag tlb miss 3 60
PTE after insert. 3 60
0
3
tlb after
0
3
tag tlb hit 0 0
tag tlb hit 3 60
Dcache hit address: 60
tag tlb miss 1 24
PTE after insert. 1 24
0
1
tlb after
3
1
tag tlb hit 3 48
tag tlb hit 1 20
tag tlb miss 0 4
PTE after insert. 0 4
1
0
tlb after
1
0
tag tlb miss 2 32
PTE after insert. 2 32
0
2
tlb after
0
2
tag tlb hit 2 36
tag tlb hit 0 12
tag tlb miss 4 64
PTE after insert. 4 64
0
4
tlb after
0
4
tag tlb miss 2 44
PTE after insert. 2 44
4
2
tlb after
4
2
tag tlb hit 2 40
tag tlb miss 0 0
PTE after insert. 0 0
2
0
tlb after
2
0
tag tlb miss 3 52
PTE after insert. 3 52
0
3
tlb after
0
3
tag tlb hit 0 12
tag tlb miss 1 24
PTE after insert. 1 24
0
1
tlb after
0
1
tag tlb miss 2 36
PTE after insert. 2 36
1
2
tlb after
1
2
tag tlb hit 2 40
tag tlb miss 3 60
PTE after insert. 3 60
2
3
tlb after
2
3
tag tlb hit 2 36
Dcache hit address: 36
tag tlb hit 3 52
tag tlb hit 3 56
tag tlb miss 4 64
PTE after insert. 4 64
3
4
tlb after
3
4
tag tlb miss 1 16
PTE after insert. 1 16
4
1
tlb after
4
1
tag tlb miss 3 60
PTE after insert. 3 60
1
3
tlb after
1
3
tag tlb hit 1 16
Dcache hit address: 16
tag tlb hit 3 52
Dcache hit address: 52
tag tlb miss 2 36
PTE after insert. 2 36
3
2
tlb after
3
2
tag tlb hit 3 52
tag tlb miss 0 8
PTE after insert. 0 8
3
0
tlb after
3
0
tag tlb hit 0 4
tag tlb miss 2 44
PTE after insert. 2 44
0
2
tlb after
0
2
tag tlb hit 0 0
tag tlb miss 3 52
PTE after insert. 3 52
0
3
tlb after
0
3
tag tlb miss 1 28
PTE after insert. 1 28
3
1
tlb after
3
1
tag tlb hit 3 52
Dcache hit address: 52
tag tlb hit 1 28
Dcache hit address: 28
tag tlb miss 0 0
PTE after insert. 0 0
1
0
tlb after
1
0
tag tlb miss 2 32
PTE after insert. 2 32
0
2
tlb after
0
2
tag tlb hit 2 32
Dcache hit address: 32
tag tlb miss 3 52
PTE after insert. 3 52
2
3
tlb after
2
3
tag tlb miss 4 64
PTE after insert. 4 64
3
4
tlb after
3
4
tag tlb miss 0 8
PTE after insert. 0 8
4
0
tlb after
4
0
tag tlb miss 2 44
PTE after insert. 2 44
0
2
tlb after
0
2
tag tlb miss 1 24
PTE after insert. 1 24
2
1
tlb after
2
1
tag tlb miss 0 8
PTE after insert. 0 8
1
0
tlb after
1
0
tag tlb hit 0 4
tag tlb miss 4 64
PTE after insert. 4 64
0
4
tlb after
0
4
tag tlb hit 0 4
Dcache hit address: 4
tag tlb miss 2 36
PTE after insert. 2 36
4
2
tlb after
0
2
tag tlb miss 1 16
PTE after insert. 1 16
2
1
tlb after
2
1
tag tlb miss 3 48
PTE after insert. 3 48
1
3
tlb after
1
3
tag tlb hit 3 60
tag tlb hit 1 24
tag tlb hit 1 24
Dcache hit address: 24
tag tlb hit 3 60
Dcache hit address: 60
tag tlb hit 1 28
tag tlb hit 1 16
tag tlb hit 1 24
Dcache hit address: 24
tag tlb miss 0 0
PTE after insert. 0 0
1
0
tlb after
1
0
tag tlb miss 3 48
PTE after insert. 3 48
0
3
tlb after
0
3
tag tlb miss 2 44
PTE after insert. 2 44
3
2
tlb after
3
2
tag tlb miss 4 64
PTE after insert. 4 64
2
4
tlb after
2
4
tag tlb miss 1 16
PTE after insert. 1 16
4
1
tlb after
4
1
tag tlb miss 0 8
PTE after insert. 0 8
1
0
tlb after
1
0
tag tlb miss 2 32
PTE after insert. 2 32
0
2
tlb after
0
2
tag tlb hit 0 8
Dcache hit address: 8
tag tlb hit 2 40
tag tlb hit 0 0
tag tlb miss 1 28
PTE after insert. 1 28
0
1
tlb after
0
1
tag tlb miss 3 60
PTE after insert. 3 60
1
3
tlb after
1
3
tag tlb hit 3 56
tag tlb hit 1 20
tag tlb miss 2 32
PTE after insert. 2 32
1
2
tlb after
1
2
tag tlb hit 1 20
Dcache hit address: 20
tag tlb miss 0 4
PTE after insert. 0 4
2
0
tlb after
1
0
tag tlb miss 3 60
PTE after insert. 3 60
0
3
tlb after
0
3
tag tlb miss 2 36
PTE after insert. 2 36
3
2
tlb after
3
2
tag tlb hit 2 32
Dcache hit address: 32
tag tlb miss 1 28
PTE after insert. 1 28
2
1
tlb after
2
1
tag tlb miss 3 52
PTE after insert. 3 52
1
3
tlb after
1
3
tag tlb hit 1 16
tag tlb miss 2 40
PTE after insert. 2 40
1
2
tlb after
1
2
tag tlb miss 4 68
PTE after insert. 4 68
2
4
tlb after
2
4
tag tlb miss 0 8
PTE after insert. 0 8
4
0
tlb after
4
0
tag tlb hit 4 68
Dcache hit address: 68
tag tlb miss 2 36
PTE after insert. 2 36
0
2
tlb after
4
2
tag tlb hit 2 32
tag tlb hit 2 44
tag tlb miss 3 52
PTE after insert. 3 52
2
3
tlb after
2
3
tag tlb miss 0 8
PTE after insert. 0 8
3
0
tlb after
3
0
tag tlb miss 2 40
PTE after insert. 2 40
0
2
tlb after
0
2
tag tlb hit 2 36
tag tlb miss 3 56
PTE after insert. 3 56
2
3
tlb after
2
3
tag tlb hit 2 40
tag tlb hit 3 48
tag tlb hit 2 44
Dcache hit address: 44
tag tlb hit 3 52
tag tlb hit 3 56
tag tlb hit 2 36
tag tlb miss 0 4
PTE after insert. 0 4
2
0
tlb after
2
0
tag tlb miss 3 60
PTE after insert. 3 60
0
3
tlb after
0
3
tag tlb hit 3 60
Dcache hit address: 60
tag tlb hit 3 52
tag tlb hit 0 12
tag tlb miss 2 40
PTE after insert. 2 40
0
2
tlb after
0
2
tag tlb miss 4 68
PTE after insert. 4 68
2
4
tlb after
2
4
tag tlb miss 3 56
PTE after insert. 3 56
4
3
tlb after
4
3
tag tlb miss 0 0
PTE after insert. 0 0
3
0
tlb after
3
0
tag tlb hit 3 48
tag tlb hit 3 48
Dcache hit address: 48
tag tlb miss 1 24
PTE after insert. 1 24
3
1
tlb after
3
1
tag tlb hit 3 56
tag tlb miss 0 8
PTE after insert. 0 8
3
0
tlb after
3
0
tag tlb hit 0 0
tag tlb hit 3 48
tag tlb hit 0 12
Dcache hit address: 12
tag tlb miss 1 24
PTE after insert. 1 24
3
1
tlb after
0
1
tag tlb miss 2 36
PTE after insert. 2 36
1
2
tlb after
1
2
tag tlb hit 1 20
tag tlb miss 3 52
PTE after insert. 3 52
1
3
tlb after
1
3
tag tlb miss 4 72
PTE after insert. 4 72
3
4
tlb after
3
4
tag tlb hit 3 60
tag tlb miss 2 44
PTE after insert. 2 44
3
2
tlb after
3
2
tag tlb miss 1 28
PTE after insert. 1 28
2
1
tlb after
2
1
tag tlb miss 4 68
PTE after insert. 4 68
1
4
tlb after
1
4
tag tlb hit 4 64
tag tlb hit 4 64
Dcache hit address: 64
tag tlb hit 4 68
Dcache hit address: 68
tag tlb miss 3 48
PTE after insert. 3 48
4
3
tlb after
4
3
tag tlb miss 1 16
PTE after insert. 1 16
3
1
tlb after
3
1
tag tlb miss 4 64
PTE after insert. 4 64
1
4
tlb after
1
4
tag tlb miss 3 56
PTE after insert. 3 56
4
3
tlb after
4
3
tag tlb hit 3 48
tag tlb miss 2 36
PTE after insert. 2 36
3
2
tlb after
3
2
tag tlb hit 2 40
tag tlb miss 4 68
PTE after insert. 4 68
2
4
tlb after
2
4
tag tlb hit 4 68
Dcache hit address: 68
tag tlb hit 2 36
tag tlb miss 0 12
PTE after insert. 0 12
2
0
tlb after
2
0
tag tlb hit 2 32
tag tlb hit 2 36
Dcache hit address: 36
tag tlb hit 0 4
tag tlb hit 0 8
tag tlb miss 4 72
PTE after insert. 4 72
0
4
tlb after
0
4
