Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 10 11:08:53 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_5_wrapper_timing_summary_routed.rpt -pb Lab_5_wrapper_timing_summary_routed.pb -rpx Lab_5_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_5_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/reset_delay_len_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.763        0.000                      0                  411        0.152        0.000                      0                  411        9.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.763        0.000                      0                  369        0.152        0.000                      0                  369        9.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.524        0.000                      0                   42        0.604        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.171ns (37.121%)  route 3.677ns (62.878%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.661     2.969    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q
                         net (fo=7, routed)           0.783     4.171    Lab_5_i/top_level_0/U0/debounce_BTN_0/up_down
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.299     4.470 r  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.579     5.049    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X35Y30         LDCE (SetClr_ldce_CLR_Q)     0.885     5.934 f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/Q
                         net (fo=8, routed)           0.298     6.232    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_n_0
    SLICE_X34Y30         LUT3 (Prop_lut3_I1_O)        0.116     6.348 f  Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_5/O
                         net (fo=14, routed)          0.530     6.878    Lab_5_i/top_level_0/U0/counter/counter_value[3]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.328     7.206 r  Lab_5_i/top_level_0/U0/counter/r_reg[0]_P_i_2/O
                         net (fo=1, routed)           0.815     8.021    Lab_5_i/top_level_0/U0/counter/r_reg[0]_P_i_2_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.145 r  Lab_5_i/top_level_0/U0/counter/r_reg[0]_P_i_1/O
                         net (fo=2, routed)           0.672     8.817    Lab_5_i/top_level_0/U0/counter/r_next[0]
    SLICE_X34Y31         FDPE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.490    22.683    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X34Y31         FDPE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_P/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X34Y31         FDPE (Setup_fdpe_C_D)       -0.031    22.580    Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 3.164ns (53.339%)  route 2.768ns (46.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.980 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.980    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_6
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 13.811    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 3.143ns (53.173%)  route 2.768ns (46.827%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.959 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.959    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_4
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.906ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 3.069ns (52.579%)  route 2.768ns (47.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.885    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_5
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 13.906    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 3.053ns (52.449%)  route 2.768ns (47.551%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.869 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.869    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_7
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.924ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 3.050ns (52.425%)  route 2.768ns (47.575%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.866 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.866    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_6
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.062    22.790    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.790    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 13.924    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.295ns (39.599%)  route 3.501ns (60.401%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.661     2.969    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q
                         net (fo=7, routed)           0.783     4.171    Lab_5_i/top_level_0/U0/debounce_BTN_0/up_down
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.299     4.470 r  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.579     5.049    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X35Y30         LDCE (SetClr_ldce_CLR_Q)     0.885     5.934 f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/Q
                         net (fo=8, routed)           0.298     6.232    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_n_0
    SLICE_X34Y30         LUT3 (Prop_lut3_I1_O)        0.116     6.348 r  Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_5/O
                         net (fo=14, routed)          0.394     6.742    Lab_5_i/top_level_0/U0/counter/counter_value[3]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.328     7.070 r  Lab_5_i/top_level_0/U0/counter/data_wr[1]_i_6/O
                         net (fo=1, routed)           0.808     7.878    Lab_5_i/top_level_0/U0/TTL/data0[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  Lab_5_i/top_level_0/U0/TTL/data_wr[1]_i_3/O
                         net (fo=1, routed)           0.638     8.641    Lab_5_i/top_level_0/U0/TTL/data_wr[1]_i_3_n_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.765 r  Lab_5_i/top_level_0/U0/TTL/data_wr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.765    Lab_5_i/top_level_0/U0/TTL/data[1]
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.492    22.684    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.079    22.692    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 13.927    

Slack (MET) :             13.945ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 3.029ns (52.252%)  route 2.768ns (47.748%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.845 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.845    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_4
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.062    22.790    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.790    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 13.945    

Slack (MET) :             13.968ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 2.295ns (39.892%)  route 3.458ns (60.108%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.661     2.969    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q
                         net (fo=7, routed)           0.783     4.171    Lab_5_i/top_level_0/U0/debounce_BTN_0/up_down
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.299     4.470 r  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.579     5.049    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X35Y30         LDCE (SetClr_ldce_CLR_Q)     0.885     5.934 f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/Q
                         net (fo=8, routed)           0.298     6.232    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_n_0
    SLICE_X34Y30         LUT3 (Prop_lut3_I1_O)        0.116     6.348 r  Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_5/O
                         net (fo=14, routed)          0.688     7.036    Lab_5_i/top_level_0/U0/counter/counter_value[3]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.328     7.364 r  Lab_5_i/top_level_0/U0/counter/data_wr[3]_i_2/O
                         net (fo=2, routed)           0.692     8.057    Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.181 r  Lab_5_i/top_level_0/U0/counter/data_wr[2]_i_2/O
                         net (fo=1, routed)           0.417     8.598    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.722 r  Lab_5_i/top_level_0/U0/TTL/data_wr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.722    Lab_5_i/top_level_0/U0/TTL/data[2]
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.492    22.684    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077    22.690    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 13.968    

Slack (MET) :             14.019ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.955ns (51.635%)  route 2.768ns (48.365%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/Q
                         net (fo=3, routed)           0.824     4.328    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.452    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.230    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.944     7.288    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.412 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.412    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.771 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.771    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_5
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.062    22.790    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.790    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                 14.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.553     0.894    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X31Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.099     1.134    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync[0]
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.179    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.819     1.189    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X30Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.120     1.027    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.553     0.894    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X30Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.057     1.099    Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg_n_0_[1]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.098     1.197 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.197    Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_i_1__0_n_0
    SLICE_X30Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.819     1.189    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X30Y28         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_reg/C
                         clock pessimism             -0.295     0.894    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.121     1.015    Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.557     0.898    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/Q
                         net (fo=1, routed)           0.110     1.172    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/Q[1]
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.825     1.195    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[1]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.076     0.988    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/byteSel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.083%)  route 0.178ns (48.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.557     0.898    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X33Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[2]/Q
                         net (fo=11, routed)          0.178     1.217    Lab_5_i/top_level_0/U0/TTL/Q[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.262 r  Lab_5_i/top_level_0/U0/TTL/data_wr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.262    Lab_5_i/top_level_0/U0/TTL/data[1]
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.824     1.194    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X34Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.121     1.053    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.586     0.927    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X38Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.148     1.075 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.087     1.162    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state_0[1]
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.098     1.260 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_i_1/O
                         net (fo=1, routed)           0.000     1.260    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_i_1_n_0
    SLICE_X38Y34         FDPE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X38Y34         FDPE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/C
                         clock pessimism             -0.296     0.927    
    SLICE_X38Y34         FDPE (Hold_fdpe_C_D)         0.121     1.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/data_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.557     0.898    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X35Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[0]/Q
                         net (fo=1, routed)           0.164     1.203    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/Q[0]
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.825     1.195    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[0]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.075     0.988    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.850%)  route 0.190ns (50.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.587     0.928    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/Q
                         net (fo=6, routed)           0.190     1.259    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.048     1.307 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.307    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state[1]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X38Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.131     1.092    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.450%)  route 0.190ns (50.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.587     0.928    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg/Q
                         net (fo=6, routed)           0.190     1.259    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk_en_reg_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.304 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.304    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state[0]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X38Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.120     1.081    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/reset_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.513%)  route 0.148ns (41.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.585     0.926    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  Lab_5_i/top_level_0/U0/TTL/state_reg[1]/Q
                         net (fo=8, routed)           0.148     1.238    Lab_5_i/top_level_0/U0/TTL/state[1]
    SLICE_X38Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.283 r  Lab_5_i/top_level_0/U0/TTL/reset_n_i_1/O
                         net (fo=1, routed)           0.000     1.283    Lab_5_i/top_level_0/U0/TTL/reset_n_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                         clock pessimism             -0.282     0.939    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120     1.059    Lab_5_i/top_level_0/U0/TTL/reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.557     0.898    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X35Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[7]/Q
                         net (fo=1, routed)           0.114     1.139    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/Q[5]
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.825     1.195    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X34Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[7]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)        -0.001     0.912    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y36   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y36   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y36   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y37   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y37   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y37   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y37   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31   Lab_5_i/top_level_0/U0/TTL/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31   Lab_5_i/top_level_0/U0/TTL/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31   Lab_5_i/top_level_0/U0/TTL/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31   Lab_5_i/top_level_0/U0/TTL/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y24   Lab_5_i/top_level_0/U0/count_enable_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   Lab_5_i/top_level_0/U0/TTL/byteSel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   Lab_5_i/top_level_0/U0/TTL/byteSel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y32   Lab_5_i/top_level_0/U0/TTL/data_wr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y24   Lab_5_i/top_level_0/U0/count_enable_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y24   Lab_5_i/top_level_0/U0/count_enable_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   Lab_5_i/top_level_0/U0/count_enable_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   Lab_5_i/top_level_0/U0/count_enable_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   Lab_5_i/top_level_0/U0/count_enable_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y25   Lab_5_i/top_level_0/U0/count_enable_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.642ns (23.359%)  route 2.106ns (76.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.272     5.799    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y37         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.642ns (23.359%)  route 2.106ns (76.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.272     5.799    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y37         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.642ns (23.359%)  route 2.106ns (76.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.272     5.799    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y37         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.642ns (23.359%)  route 2.106ns (76.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.272     5.799    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y37         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y37         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.267    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.642ns (24.630%)  route 1.965ns (75.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.130     5.658    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y36         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.642ns (24.630%)  route 1.965ns (75.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.130     5.658    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y36         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.642ns (24.630%)  route 1.965ns (75.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.130     5.658    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y36         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.642ns (24.630%)  route 1.965ns (75.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.130     5.658    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y36         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y36         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.642ns (26.153%)  route 1.813ns (73.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.978     5.506    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.642ns (26.153%)  route 1.813ns (73.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.743     3.051    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.834     4.403    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.978     5.506    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[21]/C
                         clock pessimism              0.267    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X36Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.323    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 16.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.497%)  route 0.386ns (67.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.554     0.895    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=10, routed)          0.186     1.222    Lab_5_i/top_level_0/U0/debounce_BTN_0/BTN_O
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.200     1.467    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X34Y30         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.822     1.192    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X34Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/C
                         clock pessimism             -0.262     0.930    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.497%)  route 0.386ns (67.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.554     0.895    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=10, routed)          0.186     1.222    Lab_5_i/top_level_0/U0/debounce_BTN_0/BTN_O
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.200     1.467    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X34Y30         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.822     1.192    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X34Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/C
                         clock pessimism             -0.262     0.930    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.189ns (31.507%)  route 0.411ns (68.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.554     0.895    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=10, routed)          0.186     1.222    Lab_5_i/top_level_0/U0/debounce_BTN_0/BTN_O
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.048     1.270 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg[2]_i_3/O
                         net (fo=4, routed)           0.225     1.494    Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]_2
    SLICE_X35Y31         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.823     1.193    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X35Y31         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.154     0.777    Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.189ns (31.507%)  route 0.411ns (68.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.554     0.895    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=10, routed)          0.186     1.222    Lab_5_i/top_level_0/U0/debounce_BTN_0/BTN_O
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.048     1.270 f  Lab_5_i/top_level_0/U0/debounce_BTN_0/r_reg[2]_i_3/O
                         net (fo=4, routed)           0.225     1.494    Lab_5_i/top_level_0/U0/counter/r_reg_reg[1]_2
    SLICE_X35Y31         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.823     1.193    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X35Y31         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[2]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.154     0.777    Lab_5_i/top_level_0/U0/counter/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.447%)  route 0.501ns (70.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.198     1.634    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y32         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[10]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.447%)  route 0.501ns (70.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.198     1.634    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y32         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[11]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.447%)  route 0.501ns (70.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.198     1.634    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y32         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.447%)  route 0.501ns (70.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.198     1.634    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y32         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[9]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.209ns (29.365%)  route 0.503ns (70.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.200     1.636    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.209ns (29.365%)  route 0.503ns (70.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.302     1.391    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.200     1.636    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X36Y30         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[1]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.792    





