#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jul 21 10:01:17 2018
# Process ID: 5772
# Log file: C:/Users/TungLT/Desktop/hello_axis/hello_axis.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/TungLT/Desktop/hello_axis/hello_axis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/ip_repo/bypass_axis_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
ERROR: [Synth 8-1031] m00_axis_tready is not declared [c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v:130]
ERROR: [Synth 8-1031] s00_axis_tvalid is not declared [c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v:131]
ERROR: [Synth 8-1031] s00_axis_aclk is not declared [c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v:135]
ERROR: [Synth 8-1031] s00_axis_tdata is not declared [c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v:138]
INFO: [Synth 8-2350] module bypass_axis_v1_0 ignored due to previous errors [c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v:4]
Failed to read verilog 'c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/455b6314/hdl/bypass_axis_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Jul 21 10:01:24 2018...
