begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012 Olivier Houchard<cognet@FreeBSD.org>  * Copyright (c) 2011  *	Ben Gray<ben.r.gray@gmail.com>.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. The name of the company nor the name of the author may be used to  *    endorse or promote products derived from this software without specific  *    prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY BEN GRAY ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL BEN GRAY BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/pl310.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|PLATFORM
end_ifdef

begin_include
include|#
directive|include
file|<machine/platformvar.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|PLATFORM
end_ifdef

begin_include
include|#
directive|include
file|"platform_pl310_if.h"
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Define this if you need to disable PL310 for debugging purpose  * Spec:  * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0246e/DDI0246E_l2c310_r3p1_trm.pdf  */
end_comment

begin_comment
comment|/*  * Hardcode errata for now  * http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0246b/pr01s02s02.html  */
end_comment

begin_define
define|#
directive|define
name|PL310_ERRATA_588369
end_define

begin_define
define|#
directive|define
name|PL310_ERRATA_753970
end_define

begin_define
define|#
directive|define
name|PL310_ERRATA_727915
end_define

begin_define
define|#
directive|define
name|PL310_LOCK
parameter_list|(
name|sc
parameter_list|)
value|do {		\ 	mtx_lock_spin(&(sc)->sc_mtx);	\ } while(0);
end_define

begin_define
define|#
directive|define
name|PL310_UNLOCK
parameter_list|(
name|sc
parameter_list|)
value|do {		\ 	mtx_unlock_spin(&(sc)->sc_mtx);	\ } while(0);
end_define

begin_decl_stmt
specifier|static
name|int
name|pl310_enabled
init|=
literal|1
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|TUNABLE_INT
argument_list|(
literal|"hw.pl310.enabled"
argument_list|,
operator|&
name|pl310_enabled
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|g_l2cache_way_mask
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint32_t
name|g_l2cache_line_size
init|=
literal|32
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint32_t
name|g_l2cache_align_mask
init|=
operator|(
literal|32
operator|-
literal|1
operator|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|g_l2cache_size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|g_way_size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|g_ways_assoc
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|pl310_softc
modifier|*
name|pl310_softc
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|ofw_compat_data
name|compat_data
index|[]
init|=
block|{
block|{
literal|"arm,pl310"
block|,
name|true
block|}
block|,
comment|/* Non-standard, FreeBSD. */
block|{
literal|"arm,pl310-cache"
block|,
name|true
block|}
block|,
block|{
name|NULL
block|,
name|false
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|PLATFORM
end_ifdef

begin_function
specifier|static
name|void
name|platform_pl310_init
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|)
block|{
name|PLATFORM_PL310_INIT
argument_list|(
name|platform_obj
argument_list|()
argument_list|,
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|platform_pl310_write_ctrl
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|PLATFORM_PL310_WRITE_CTRL
argument_list|(
name|platform_obj
argument_list|()
argument_list|,
name|sc
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|platform_pl310_write_debug
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|PLATFORM_PL310_WRITE_DEBUG
argument_list|(
name|platform_obj
argument_list|()
argument_list|,
name|sc
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|void
name|pl310_print_config
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|aux
decl_stmt|,
name|prefetch
decl_stmt|;
specifier|const
name|char
modifier|*
name|dis
init|=
literal|"disabled"
decl_stmt|;
specifier|const
name|char
modifier|*
name|ena
init|=
literal|"enabled"
decl_stmt|;
name|aux
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_AUX_CTRL
argument_list|)
expr_stmt|;
name|prefetch
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_PREFETCH_CTRL
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Early BRESP response: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_EARLY_BRESP
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Instruction prefetch: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_INSTR_PREFETCH
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Data prefetch: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_DATA_PREFETCH
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Non-secure interrupt control: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_NS_INT_CTRL
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Non-secure lockdown: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_NS_LOCKDOWN
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Share override: %s\n"
argument_list|,
operator|(
name|aux
operator|&
name|AUX_CTRL_SHARE_OVERRIDE
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Double linefill: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_DL
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Instruction prefetch: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_INSTR_PREFETCH
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Data prefetch: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_DATA_PREFETCH
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Double linefill on WRAP request: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_DL_ON_WRAP
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Prefetch drop: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_PREFETCH_DROP
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Incr double Linefill: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_INCR_DL
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Not same ID on exclusive sequence: %s\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_NOTSAMEID
operator|)
condition|?
name|ena
else|:
name|dis
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Prefetch offset: %d\n"
argument_list|,
operator|(
name|prefetch
operator|&
name|PREFETCH_CTRL_OFFSET_MASK
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|pl310_set_ram_latency
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|which_reg
parameter_list|,
name|uint32_t
name|read
parameter_list|,
name|uint32_t
name|write
parameter_list|,
name|uint32_t
name|setup
parameter_list|)
block|{
name|uint32_t
name|v
decl_stmt|;
name|KASSERT
argument_list|(
name|which_reg
operator|==
name|PL310_TAG_RAM_CTRL
operator|||
name|which_reg
operator|==
name|PL310_DATA_RAM_CTRL
argument_list|,
operator|(
literal|"bad pl310 ram latency register address"
operator|)
argument_list|)
expr_stmt|;
name|v
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|which_reg
argument_list|)
expr_stmt|;
if|if
condition|(
name|setup
operator|!=
literal|0
condition|)
block|{
name|KASSERT
argument_list|(
name|setup
operator|<=
literal|8
argument_list|,
operator|(
literal|"bad pl310 setup latency: %d"
operator|,
name|setup
operator|)
argument_list|)
expr_stmt|;
name|v
operator|&=
operator|~
name|RAM_CTRL_SETUP_MASK
expr_stmt|;
name|v
operator||=
operator|(
name|setup
operator|-
literal|1
operator|)
operator|<<
name|RAM_CTRL_SETUP_SHIFT
expr_stmt|;
block|}
if|if
condition|(
name|read
operator|!=
literal|0
condition|)
block|{
name|KASSERT
argument_list|(
name|read
operator|<=
literal|8
argument_list|,
operator|(
literal|"bad pl310 read latency: %d"
operator|,
name|read
operator|)
argument_list|)
expr_stmt|;
name|v
operator|&=
operator|~
name|RAM_CTRL_READ_MASK
expr_stmt|;
name|v
operator||=
operator|(
name|read
operator|-
literal|1
operator|)
operator|<<
name|RAM_CTRL_READ_SHIFT
expr_stmt|;
block|}
if|if
condition|(
name|write
operator|!=
literal|0
condition|)
block|{
name|KASSERT
argument_list|(
name|write
operator|<=
literal|8
argument_list|,
operator|(
literal|"bad pl310 write latency: %d"
operator|,
name|write
operator|)
argument_list|)
expr_stmt|;
name|v
operator|&=
operator|~
name|RAM_CTRL_WRITE_MASK
expr_stmt|;
name|v
operator||=
operator|(
name|write
operator|-
literal|1
operator|)
operator|<<
name|RAM_CTRL_WRITE_SHIFT
expr_stmt|;
block|}
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|which_reg
argument_list|,
name|v
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|pl310_filter
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|pl310_softc
modifier|*
name|sc
init|=
name|arg
decl_stmt|;
name|uint32_t
name|intr
decl_stmt|;
name|intr
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_INTR_MASK
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|sc
operator|->
name|sc_enabled
operator|&&
operator|(
name|intr
operator|&
name|INTR_MASK_ECNTR
operator|)
condition|)
block|{
comment|/* 		 * This is for debug purpose, so be blunt about it 		 * We disable PL310 only when something fishy is going 		 * on and we need to make sure L2 cache is 100% disabled 		 */
name|panic
argument_list|(
literal|"pl310: caches disabled but cache event detected\n"
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|FILTER_HANDLED
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|__inline
name|void
name|pl310_wait_background_op
parameter_list|(
name|uint32_t
name|off
parameter_list|,
name|uint32_t
name|mask
parameter_list|)
block|{
while|while
condition|(
name|pl310_read4
argument_list|(
name|pl310_softc
argument_list|,
name|off
argument_list|)
operator|&
name|mask
condition|)
continue|continue;
block|}
end_function

begin_comment
comment|/**  *	pl310_cache_sync - performs a cache sync operation  *  *	According to the TRM:  *  *  "Before writing to any other register you must perform an explicit  *   Cache Sync operation. This is particularly important when the cache is  *   enabled and changes to how the cache allocates new lines are to be made."  *  *  */
end_comment

begin_function
specifier|static
name|__inline
name|void
name|pl310_cache_sync
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
comment|/* Do not sync outer cache on IO coherent platform */
if|if
condition|(
name|pl310_softc
operator|->
name|sc_io_coherent
condition|)
return|return;
ifdef|#
directive|ifdef
name|PL310_ERRATA_753970
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|==
name|CACHE_ID_RELEASE_r3p0
condition|)
comment|/* Write uncached PL310 register */
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
literal|0x740
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
else|else
endif|#
directive|endif
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CACHE_SYNC
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wbinv_all
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
name|PL310_LOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|PL310_ERRATA_727915
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|==
name|CACHE_ID_RELEASE_r2p0
condition|)
block|{
name|int
name|i
decl_stmt|,
name|j
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|g_ways_assoc
condition|;
name|i
operator|++
control|)
block|{
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|g_way_size
operator|/
name|g_l2cache_line_size
condition|;
name|j
operator|++
control|)
block|{
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CLEAN_INV_LINE_IDX
argument_list|,
operator|(
name|i
operator|<<
literal|28
operator||
name|j
operator|<<
literal|5
operator|)
argument_list|)
expr_stmt|;
block|}
block|}
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
return|return;
block|}
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|==
name|CACHE_ID_RELEASE_r3p0
condition|)
name|platform_pl310_write_debug
argument_list|(
name|pl310_softc
argument_list|,
literal|3
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CLEAN_INV_WAY
argument_list|,
name|g_l2cache_way_mask
argument_list|)
expr_stmt|;
name|pl310_wait_background_op
argument_list|(
name|PL310_CLEAN_INV_WAY
argument_list|,
name|g_l2cache_way_mask
argument_list|)
expr_stmt|;
name|pl310_cache_sync
argument_list|()
expr_stmt|;
ifdef|#
directive|ifdef
name|PL310_ERRATA_727915
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|==
name|CACHE_ID_RELEASE_r3p0
condition|)
name|platform_pl310_write_debug
argument_list|(
name|pl310_softc
argument_list|,
literal|0
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wbinv_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
name|PL310_LOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
if|if
condition|(
name|start
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|+=
name|start
operator|&
name|g_l2cache_align_mask
expr_stmt|;
name|start
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
block|}
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|PL310_ERRATA_727915
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|>=
name|CACHE_ID_RELEASE_r2p0
operator|&&
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|<
name|CACHE_ID_RELEASE_r3p1
condition|)
name|platform_pl310_write_debug
argument_list|(
name|pl310_softc
argument_list|,
literal|3
argument_list|)
expr_stmt|;
endif|#
directive|endif
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
ifdef|#
directive|ifdef
name|PL310_ERRATA_588369
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|<=
name|CACHE_ID_RELEASE_r1p0
condition|)
block|{
comment|/* 			 * Errata 588369 says that clean + inv may keep the 			 * cache line if it was clean, the recommanded 			 * workaround is to clean then invalidate the cache 			 * line, with write-back and cache linefill disabled. 			 */
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CLEAN_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CLEAN_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|PL310_ERRATA_727915
if|if
condition|(
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|>=
name|CACHE_ID_RELEASE_r2p0
operator|&&
name|pl310_softc
operator|->
name|sc_rtl_revision
operator|<
name|CACHE_ID_RELEASE_r3p1
condition|)
name|platform_pl310_write_debug
argument_list|(
name|pl310_softc
argument_list|,
literal|0
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wb_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
name|PL310_LOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
if|if
condition|(
name|start
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|+=
name|start
operator|&
name|g_l2cache_align_mask
expr_stmt|;
name|start
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
block|}
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_CLEAN_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_inv_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
name|PL310_LOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
if|if
condition|(
name|start
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|+=
name|start
operator|&
name|g_l2cache_align_mask
expr_stmt|;
name|start
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
block|}
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_drain_writebuf
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|(
name|pl310_softc
operator|==
name|NULL
operator|)
operator|||
operator|!
name|pl310_softc
operator|->
name|sc_enabled
condition|)
return|return;
name|PL310_LOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|PL310_UNLOCK
argument_list|(
name|pl310_softc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_set_way_sizes
parameter_list|(
name|struct
name|pl310_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|aux_value
decl_stmt|;
name|aux_value
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_AUX_CTRL
argument_list|)
expr_stmt|;
name|g_way_size
operator|=
operator|(
name|aux_value
operator|&
name|AUX_CTRL_WAY_SIZE_MASK
operator|)
operator|>>
name|AUX_CTRL_WAY_SIZE_SHIFT
expr_stmt|;
name|g_way_size
operator|=
literal|1
operator|<<
operator|(
name|g_way_size
operator|+
literal|13
operator|)
expr_stmt|;
if|if
condition|(
name|aux_value
operator|&
operator|(
literal|1
operator|<<
name|AUX_CTRL_ASSOCIATIVITY_SHIFT
operator|)
condition|)
name|g_ways_assoc
operator|=
literal|16
expr_stmt|;
else|else
name|g_ways_assoc
operator|=
literal|8
expr_stmt|;
name|g_l2cache_way_mask
operator|=
operator|(
literal|1
operator|<<
name|g_ways_assoc
operator|)
operator|-
literal|1
expr_stmt|;
name|g_l2cache_size
operator|=
name|g_way_size
operator|*
name|g_ways_assoc
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Setup interrupt handling.  This is done only if the cache controller is  * disabled, for debugging.  We set counters so when a cache event happens we'll  * get interrupted and be warned that something is wrong, because no cache  * events should happen if we're disabled.  */
end_comment

begin_function
specifier|static
name|void
name|pl310_config_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|pl310_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|arg
expr_stmt|;
comment|/* activate the interrupt */
name|bus_setup_intr
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|pl310_filter
argument_list|,
name|NULL
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_irq_h
argument_list|)
expr_stmt|;
comment|/* Cache Line Eviction for Counter 0 */
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|PL310_EVENT_COUNTER0_CONF
argument_list|,
name|EVENT_COUNTER_CONF_INCR
operator||
name|EVENT_COUNTER_CONF_CO
argument_list|)
expr_stmt|;
comment|/* Data Read Request for Counter 1 */
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|PL310_EVENT_COUNTER1_CONF
argument_list|,
name|EVENT_COUNTER_CONF_INCR
operator||
name|EVENT_COUNTER_CONF_DRREQ
argument_list|)
expr_stmt|;
comment|/* Enable and clear pending interrupts */
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|PL310_INTR_CLEAR
argument_list|,
name|INTR_MASK_ECNTR
argument_list|)
expr_stmt|;
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|PL310_INTR_MASK
argument_list|,
name|INTR_MASK_ALL
argument_list|)
expr_stmt|;
comment|/* Enable counters and reset C0 and C1 */
name|pl310_write4
argument_list|(
name|sc
argument_list|,
name|PL310_EVENT_COUNTER_CTRL
argument_list|,
name|EVENT_COUNTER_CTRL_ENABLED
operator||
name|EVENT_COUNTER_CTRL_C0_RESET
operator||
name|EVENT_COUNTER_CTRL_C1_RESET
argument_list|)
expr_stmt|;
name|config_intrhook_disestablish
argument_list|(
name|sc
operator|->
name|sc_ich
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|sc
operator|->
name|sc_ich
argument_list|,
name|M_DEVBUF
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_ich
operator|=
name|NULL
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|pl310_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"PL310 L2 cache controller"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|pl310_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|pl310_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|uint32_t
name|cache_id
decl_stmt|,
name|debug_ctrl
decl_stmt|;
name|phandle_t
name|node
decl_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
operator|==
name|NULL
condition|)
name|panic
argument_list|(
literal|"%s: Cannot map registers"
argument_list|,
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Allocate an IRQ resource */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_irq_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
operator||
name|RF_SHAREABLE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate IRQ, not using interrupt\n"
argument_list|)
expr_stmt|;
block|}
name|pl310_softc
operator|=
name|sc
expr_stmt|;
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|"pl310lock"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
name|cache_id
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_CACHE_ID
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_rtl_revision
operator|=
operator|(
name|cache_id
operator|>>
name|CACHE_ID_RELEASE_SHIFT
operator|)
operator|&
name|CACHE_ID_RELEASE_MASK
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Part number: 0x%x, release: 0x%x\n"
argument_list|,
operator|(
name|cache_id
operator|>>
name|CACHE_ID_PARTNUM_SHIFT
operator|)
operator|&
name|CACHE_ID_PARTNUM_MASK
argument_list|,
operator|(
name|cache_id
operator|>>
name|CACHE_ID_RELEASE_SHIFT
operator|)
operator|&
name|CACHE_ID_RELEASE_MASK
argument_list|)
expr_stmt|;
comment|/* 	 * Test for "arm,io-coherent" property and disable sync operation if 	 * platform is I/O coherent. Outer sync operations are not needed 	 * on coherent platform and may be harmful in certain situations. 	 */
name|node
operator|=
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|OF_hasprop
argument_list|(
name|node
argument_list|,
literal|"arm,io-coherent"
argument_list|)
condition|)
name|sc
operator|->
name|sc_io_coherent
operator|=
name|true
expr_stmt|;
comment|/* 	 * If L2 cache is already enabled then something has violated the rules, 	 * because caches are supposed to be off at kernel entry.  The cache 	 * must be disabled to write the configuration registers without 	 * triggering an access error (SLVERR), but there's no documented safe 	 * procedure for disabling the L2 cache in the manual.  So we'll try to 	 * invent one: 	 *  - Use the debug register to force write-through mode and prevent 	 *    linefills (allocation of new lines on read); now anything we do 	 *    will not cause new data to come into the L2 cache. 	 *  - Writeback and invalidate the current contents. 	 *  - Disable the controller. 	 *  - Restore the original debug settings. 	 */
if|if
condition|(
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_CTRL
argument_list|)
operator|&
name|CTRL_ENABLED
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Warning: L2 Cache should not already be "
literal|"active; trying to de-activate and re-initialize...\n"
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_enabled
operator|=
literal|1
expr_stmt|;
name|debug_ctrl
operator|=
name|pl310_read4
argument_list|(
name|sc
argument_list|,
name|PL310_DEBUG_CTRL
argument_list|)
expr_stmt|;
name|platform_pl310_write_debug
argument_list|(
name|sc
argument_list|,
name|debug_ctrl
operator||
name|DEBUG_CTRL_DISABLE_WRITEBACK
operator||
name|DEBUG_CTRL_DISABLE_LINEFILL
argument_list|)
expr_stmt|;
name|pl310_set_way_sizes
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|pl310_wbinv_all
argument_list|()
expr_stmt|;
name|platform_pl310_write_ctrl
argument_list|(
name|sc
argument_list|,
name|CTRL_DISABLED
argument_list|)
expr_stmt|;
name|platform_pl310_write_debug
argument_list|(
name|sc
argument_list|,
name|debug_ctrl
argument_list|)
expr_stmt|;
block|}
name|sc
operator|->
name|sc_enabled
operator|=
name|pl310_enabled
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_enabled
condition|)
block|{
name|platform_pl310_init
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|pl310_set_way_sizes
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* platform init might change these */
name|pl310_write4
argument_list|(
name|pl310_softc
argument_list|,
name|PL310_INV_WAY
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
name|pl310_wait_background_op
argument_list|(
name|PL310_INV_WAY
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
name|platform_pl310_write_ctrl
argument_list|(
name|sc
argument_list|,
name|CTRL_ENABLED
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"L2 Cache enabled: %uKB/%dB %d ways\n"
argument_list|,
operator|(
name|g_l2cache_size
operator|/
literal|1024
operator|)
argument_list|,
name|g_l2cache_line_size
argument_list|,
name|g_ways_assoc
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|pl310_print_config
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
operator|!=
name|NULL
condition|)
block|{
name|sc
operator|->
name|sc_ich
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|sc_ich
argument_list|)
argument_list|,
name|M_DEVBUF
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_ich
operator|->
name|ich_func
operator|=
name|pl310_config_intr
expr_stmt|;
name|sc
operator|->
name|sc_ich
operator|->
name|ich_arg
operator|=
name|sc
expr_stmt|;
if|if
condition|(
name|config_intrhook_establish
argument_list|(
name|sc
operator|->
name|sc_ich
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"config_intrhook_establish failed\n"
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|sc
operator|->
name|sc_ich
argument_list|,
name|M_DEVBUF
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
block|}
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"L2 Cache disabled\n"
argument_list|)
expr_stmt|;
block|}
comment|/* Set the l2 functions in the set of cpufuncs */
name|cpufuncs
operator|.
name|cf_l2cache_wbinv_all
operator|=
name|pl310_wbinv_all
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_wbinv_range
operator|=
name|pl310_wbinv_range
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_inv_range
operator|=
name|pl310_inv_range
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_wb_range
operator|=
name|pl310_wb_range
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_drain_writebuf
operator|=
name|pl310_drain_writebuf
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|pl310_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|pl310_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|pl310_attach
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|pl310_driver
init|=
block|{
literal|"l2cache"
block|,
name|pl310_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|pl310_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|pl310_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|EARLY_DRIVER_MODULE
argument_list|(
name|pl310
argument_list|,
name|simplebus
argument_list|,
name|pl310_driver
argument_list|,
name|pl310_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|BUS_PASS_CPU
operator|+
name|BUS_PASS_ORDER_MIDDLE
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

