{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635775497563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635775497563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  1 19:34:57 2021 " "Processing started: Mon Nov  1 19:34:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635775497563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635775497563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Cap_VSCPU -c Proj_Cap_VSCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Cap_VSCPU -c Proj_Cap_VSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635775497564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635775498122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635775498123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vscpu.vhd 6 2 " "Found 6 design units, including 2 entities, in source file vscpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_logic_pack " "Found design unit 1: assign_logic_pack" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 assign_logic_pack-body " "Found design unit 2: assign_logic_pack-body" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vscpu-rtl " "Found design unit 3: vscpu-rtl" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 vscputb-stim " "Found design unit 4: vscputb-stim" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 280 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""} { "Info" "ISGN_ENTITY_NAME" "1 vscpu " "Found entity 1: vscpu" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""} { "Info" "ISGN_ENTITY_NAME" "2 vscputb " "Found entity 2: vscputb" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635775510496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635775510496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vscpu " "Elaborating entity \"vscpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635775510621 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "status vscpu.vhd(54) " "VHDL Signal Declaration warning at vscpu.vhd(54): used implicit default value for signal \"status\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635775510637 "|vscpu"}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/1993/standard.vhd" "" { Text "/home/parrot1/intelFPGA_lite/20.1/quartus/libraries/vhdl/std/1993/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1635775510637 "|vscpu"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "unable to evaluate report string vscpu.vhd(265) " "VHDL Report Statement at vscpu.vhd(265): unable to evaluate report string (NOTE)" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 265 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1635775510637 "|vscpu"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[7\] " "Converted tri-state buffer \"data_rd\[7\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[6\] " "Converted tri-state buffer \"data_rd\[6\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[5\] " "Converted tri-state buffer \"data_rd\[5\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[4\] " "Converted tri-state buffer \"data_rd\[4\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[3\] " "Converted tri-state buffer \"data_rd\[3\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[2\] " "Converted tri-state buffer \"data_rd\[2\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[1\] " "Converted tri-state buffer \"data_rd\[1\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_rd\[0\] " "Converted tri-state buffer \"data_rd\[0\]\" feeding internal logic into a wire" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635775511701 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635775511701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status GND " "Pin \"status\" is stuck at GND" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635775512145 "|vscpu|status"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635775512145 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "538 " "538 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635775512210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635775512618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635775512618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "vscpu.vhd" "" { Text "/home/parrot1/Downloads/Sem3/EE721/ProjCap_721/vscpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635775513120 "|vscpu|data[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635775513120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635775513164 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635775513164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635775513164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635775513173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  1 19:35:13 2021 " "Processing ended: Mon Nov  1 19:35:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635775513173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635775513173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635775513173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635775513173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635775522227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635775522227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  1 19:35:22 2021 " "Processing started: Mon Nov  1 19:35:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635775522227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775522227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Proj_Cap_VSCPU -c Proj_Cap_VSCPU --netlist_type=sgate " "Command: quartus_npp Proj_Cap_VSCPU -c Proj_Cap_VSCPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775522227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1635775522340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635775522452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  1 19:35:22 2021 " "Processing ended: Mon Nov  1 19:35:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635775522452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635775522452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635775522452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775522452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635775541474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635775541474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  1 19:35:41 2021 " "Processing started: Mon Nov  1 19:35:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635775541474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775541474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Proj_Cap_VSCPU -c Proj_Cap_VSCPU --netlist_type=sm_process " "Command: quartus_npp Proj_Cap_VSCPU -c Proj_Cap_VSCPU --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775541474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1635775541553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635775541630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  1 19:35:41 2021 " "Processing ended: Mon Nov  1 19:35:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635775541630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635775541630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635775541630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635775541630 ""}
