// Seed: 73877439
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input wand id_3,
    output tri0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply0 id_9,
    output tri1 id_10,
    output wor id_11,
    input tri1 id_12
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6
);
  id_8(
      1 - id_6, 1, 1'b0, id_2
  );
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.type_16 = 0;
  wire id_10;
  final begin : LABEL_0
    id_2 = 1;
  end
  wire id_11;
endmodule
