// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SimpleSineReconstruction_loadSlidingWindows (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buffer_in_0_address0,
        buffer_in_0_ce0,
        buffer_in_0_q0,
        buffer_in_1_address0,
        buffer_in_1_ce0,
        buffer_in_1_q0,
        buffer_in_2_address0,
        buffer_in_2_ce0,
        buffer_in_2_q0,
        buffer_in_3_address0,
        buffer_in_3_ce0,
        buffer_in_3_q0,
        buffer_in_4_address0,
        buffer_in_4_ce0,
        buffer_in_4_q0,
        buffer_in_5_address0,
        buffer_in_5_ce0,
        buffer_in_5_q0,
        buffer_in_6_address0,
        buffer_in_6_ce0,
        buffer_in_6_q0,
        buffer_in_7_address0,
        buffer_in_7_ce0,
        buffer_in_7_q0,
        buffer_in_8_address0,
        buffer_in_8_ce0,
        buffer_in_8_q0,
        buffer_in_9_address0,
        buffer_in_9_ce0,
        buffer_in_9_q0,
        buffer_in_10_address0,
        buffer_in_10_ce0,
        buffer_in_10_q0,
        buffer_in_11_address0,
        buffer_in_11_ce0,
        buffer_in_11_q0,
        n_samples,
        sine_data_sliding_window_size_s_i,
        sine_data_sliding_window_size_s_o,
        sine_data_sliding_window_size_s_o_ap_vld,
        sine_data_sliding_window_front_ptr_s_i,
        sine_data_sliding_window_front_ptr_s_o,
        sine_data_sliding_window_front_ptr_s_o_ap_vld,
        sine_data_sliding_window_buffer_amplitudes_V_0_address0,
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_0_we0,
        sine_data_sliding_window_buffer_amplitudes_V_0_d0,
        sine_data_sliding_window_buffer_amplitudes_V_1_address0,
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_1_we0,
        sine_data_sliding_window_buffer_amplitudes_V_1_d0,
        sine_data_sliding_window_buffer_amplitudes_V_2_address0,
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_2_we0,
        sine_data_sliding_window_buffer_amplitudes_V_2_d0,
        sine_data_sliding_window_buffer_amplitudes_V_3_address0,
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_3_we0,
        sine_data_sliding_window_buffer_amplitudes_V_3_d0,
        sine_data_sliding_window_buffer_amplitudes_V_4_address0,
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_4_we0,
        sine_data_sliding_window_buffer_amplitudes_V_4_d0,
        sine_data_sliding_window_buffer_amplitudes_V_5_address0,
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_5_we0,
        sine_data_sliding_window_buffer_amplitudes_V_5_d0,
        sine_data_sliding_window_buffer_amplitudes_V_6_address0,
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_6_we0,
        sine_data_sliding_window_buffer_amplitudes_V_6_d0,
        sine_data_sliding_window_buffer_amplitudes_V_7_address0,
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_7_we0,
        sine_data_sliding_window_buffer_amplitudes_V_7_d0,
        sine_data_sliding_window_buffer_amplitudes_V_8_address0,
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_8_we0,
        sine_data_sliding_window_buffer_amplitudes_V_8_d0,
        sine_data_sliding_window_buffer_amplitudes_V_9_address0,
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_9_we0,
        sine_data_sliding_window_buffer_amplitudes_V_9_d0,
        sine_data_sliding_window_buffer_amplitudes_V_10_address0,
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_10_we0,
        sine_data_sliding_window_buffer_amplitudes_V_10_d0,
        sine_data_sliding_window_buffer_amplitudes_V_11_address0,
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0,
        sine_data_sliding_window_buffer_amplitudes_V_11_we0,
        sine_data_sliding_window_buffer_amplitudes_V_11_d0,
        sine_data_sliding_window_buffer_max_val_times_0_address0,
        sine_data_sliding_window_buffer_max_val_times_0_ce0,
        sine_data_sliding_window_buffer_max_val_times_0_we0,
        sine_data_sliding_window_buffer_max_val_times_0_d0,
        sine_data_sliding_window_buffer_max_val_times_1_address0,
        sine_data_sliding_window_buffer_max_val_times_1_ce0,
        sine_data_sliding_window_buffer_max_val_times_1_we0,
        sine_data_sliding_window_buffer_max_val_times_1_d0,
        sine_data_sliding_window_buffer_max_val_times_2_address0,
        sine_data_sliding_window_buffer_max_val_times_2_ce0,
        sine_data_sliding_window_buffer_max_val_times_2_we0,
        sine_data_sliding_window_buffer_max_val_times_2_d0,
        sine_data_sliding_window_buffer_max_val_times_3_address0,
        sine_data_sliding_window_buffer_max_val_times_3_ce0,
        sine_data_sliding_window_buffer_max_val_times_3_we0,
        sine_data_sliding_window_buffer_max_val_times_3_d0,
        sine_data_sliding_window_buffer_max_val_times_4_address0,
        sine_data_sliding_window_buffer_max_val_times_4_ce0,
        sine_data_sliding_window_buffer_max_val_times_4_we0,
        sine_data_sliding_window_buffer_max_val_times_4_d0,
        sine_data_sliding_window_buffer_max_val_times_5_address0,
        sine_data_sliding_window_buffer_max_val_times_5_ce0,
        sine_data_sliding_window_buffer_max_val_times_5_we0,
        sine_data_sliding_window_buffer_max_val_times_5_d0,
        sine_data_sliding_window_buffer_max_val_times_6_address0,
        sine_data_sliding_window_buffer_max_val_times_6_ce0,
        sine_data_sliding_window_buffer_max_val_times_6_we0,
        sine_data_sliding_window_buffer_max_val_times_6_d0,
        sine_data_sliding_window_buffer_max_val_times_7_address0,
        sine_data_sliding_window_buffer_max_val_times_7_ce0,
        sine_data_sliding_window_buffer_max_val_times_7_we0,
        sine_data_sliding_window_buffer_max_val_times_7_d0,
        sine_data_sliding_window_buffer_max_val_times_8_address0,
        sine_data_sliding_window_buffer_max_val_times_8_ce0,
        sine_data_sliding_window_buffer_max_val_times_8_we0,
        sine_data_sliding_window_buffer_max_val_times_8_d0,
        sine_data_sliding_window_buffer_max_val_times_9_address0,
        sine_data_sliding_window_buffer_max_val_times_9_ce0,
        sine_data_sliding_window_buffer_max_val_times_9_we0,
        sine_data_sliding_window_buffer_max_val_times_9_d0,
        sine_data_sliding_window_buffer_max_val_times_10_address0,
        sine_data_sliding_window_buffer_max_val_times_10_ce0,
        sine_data_sliding_window_buffer_max_val_times_10_we0,
        sine_data_sliding_window_buffer_max_val_times_10_d0,
        sine_data_sliding_window_buffer_max_val_times_11_address0,
        sine_data_sliding_window_buffer_max_val_times_11_ce0,
        sine_data_sliding_window_buffer_max_val_times_11_we0,
        sine_data_sliding_window_buffer_max_val_times_11_d0,
        sine_data_sliding_window_back_ptr_s_i,
        sine_data_sliding_window_back_ptr_s_o,
        sine_data_sliding_window_back_ptr_s_o_ap_vld,
        sample_sliding_window_front_ptr_s_i,
        sample_sliding_window_front_ptr_s_o,
        sample_sliding_window_front_ptr_s_o_ap_vld,
        sample_sliding_window_buffer_samples_sample_V_0_0_address0,
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_0_we0,
        sample_sliding_window_buffer_samples_sample_V_0_0_d0,
        sample_sliding_window_buffer_samples_sample_V_0_1_address0,
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_1_we0,
        sample_sliding_window_buffer_samples_sample_V_0_1_d0,
        sample_sliding_window_buffer_samples_sample_V_0_2_address0,
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_2_we0,
        sample_sliding_window_buffer_samples_sample_V_0_2_d0,
        sample_sliding_window_buffer_samples_sample_V_0_3_address0,
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_3_we0,
        sample_sliding_window_buffer_samples_sample_V_0_3_d0,
        sample_sliding_window_buffer_samples_sample_V_0_4_address0,
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_4_we0,
        sample_sliding_window_buffer_samples_sample_V_0_4_d0,
        sample_sliding_window_buffer_samples_sample_V_0_5_address0,
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_5_we0,
        sample_sliding_window_buffer_samples_sample_V_0_5_d0,
        sample_sliding_window_buffer_samples_sample_V_0_6_address0,
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_6_we0,
        sample_sliding_window_buffer_samples_sample_V_0_6_d0,
        sample_sliding_window_buffer_samples_sample_V_0_7_address0,
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_7_we0,
        sample_sliding_window_buffer_samples_sample_V_0_7_d0,
        sample_sliding_window_buffer_samples_sample_V_0_8_address0,
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_8_we0,
        sample_sliding_window_buffer_samples_sample_V_0_8_d0,
        sample_sliding_window_buffer_samples_sample_V_0_9_address0,
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_9_we0,
        sample_sliding_window_buffer_samples_sample_V_0_9_d0,
        sample_sliding_window_buffer_samples_sample_V_0_10_address0,
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_10_we0,
        sample_sliding_window_buffer_samples_sample_V_0_10_d0,
        sample_sliding_window_buffer_samples_sample_V_0_11_address0,
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_11_we0,
        sample_sliding_window_buffer_samples_sample_V_0_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_d0,
        sample_sliding_window_buffer_samples_sample_V_1_0_address0,
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_0_we0,
        sample_sliding_window_buffer_samples_sample_V_1_0_d0,
        sample_sliding_window_buffer_samples_sample_V_1_1_address0,
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_1_we0,
        sample_sliding_window_buffer_samples_sample_V_1_1_d0,
        sample_sliding_window_buffer_samples_sample_V_1_2_address0,
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_2_we0,
        sample_sliding_window_buffer_samples_sample_V_1_2_d0,
        sample_sliding_window_buffer_samples_sample_V_1_3_address0,
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_3_we0,
        sample_sliding_window_buffer_samples_sample_V_1_3_d0,
        sample_sliding_window_buffer_samples_sample_V_1_4_address0,
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_4_we0,
        sample_sliding_window_buffer_samples_sample_V_1_4_d0,
        sample_sliding_window_buffer_samples_sample_V_1_5_address0,
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_5_we0,
        sample_sliding_window_buffer_samples_sample_V_1_5_d0,
        sample_sliding_window_buffer_samples_sample_V_1_6_address0,
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_6_we0,
        sample_sliding_window_buffer_samples_sample_V_1_6_d0,
        sample_sliding_window_buffer_samples_sample_V_1_7_address0,
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_7_we0,
        sample_sliding_window_buffer_samples_sample_V_1_7_d0,
        sample_sliding_window_buffer_samples_sample_V_1_8_address0,
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_8_we0,
        sample_sliding_window_buffer_samples_sample_V_1_8_d0,
        sample_sliding_window_buffer_samples_sample_V_1_9_address0,
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_9_we0,
        sample_sliding_window_buffer_samples_sample_V_1_9_d0,
        sample_sliding_window_buffer_samples_sample_V_1_10_address0,
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_10_we0,
        sample_sliding_window_buffer_samples_sample_V_1_10_d0,
        sample_sliding_window_buffer_samples_sample_V_1_11_address0,
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_11_we0,
        sample_sliding_window_buffer_samples_sample_V_1_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_d0,
        sample_sliding_window_buffer_samples_sample_V_2_0_address0,
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_0_we0,
        sample_sliding_window_buffer_samples_sample_V_2_0_d0,
        sample_sliding_window_buffer_samples_sample_V_2_1_address0,
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_1_we0,
        sample_sliding_window_buffer_samples_sample_V_2_1_d0,
        sample_sliding_window_buffer_samples_sample_V_2_2_address0,
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_2_we0,
        sample_sliding_window_buffer_samples_sample_V_2_2_d0,
        sample_sliding_window_buffer_samples_sample_V_2_3_address0,
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_3_we0,
        sample_sliding_window_buffer_samples_sample_V_2_3_d0,
        sample_sliding_window_buffer_samples_sample_V_2_4_address0,
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_4_we0,
        sample_sliding_window_buffer_samples_sample_V_2_4_d0,
        sample_sliding_window_buffer_samples_sample_V_2_5_address0,
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_5_we0,
        sample_sliding_window_buffer_samples_sample_V_2_5_d0,
        sample_sliding_window_buffer_samples_sample_V_2_6_address0,
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_6_we0,
        sample_sliding_window_buffer_samples_sample_V_2_6_d0,
        sample_sliding_window_buffer_samples_sample_V_2_7_address0,
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_7_we0,
        sample_sliding_window_buffer_samples_sample_V_2_7_d0,
        sample_sliding_window_buffer_samples_sample_V_2_8_address0,
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_8_we0,
        sample_sliding_window_buffer_samples_sample_V_2_8_d0,
        sample_sliding_window_buffer_samples_sample_V_2_9_address0,
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_9_we0,
        sample_sliding_window_buffer_samples_sample_V_2_9_d0,
        sample_sliding_window_buffer_samples_sample_V_2_10_address0,
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_10_we0,
        sample_sliding_window_buffer_samples_sample_V_2_10_d0,
        sample_sliding_window_buffer_samples_sample_V_2_11_address0,
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_11_we0,
        sample_sliding_window_buffer_samples_sample_V_2_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_d0,
        sample_sliding_window_buffer_samples_sample_V_3_0_address0,
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_0_we0,
        sample_sliding_window_buffer_samples_sample_V_3_0_d0,
        sample_sliding_window_buffer_samples_sample_V_3_1_address0,
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_1_we0,
        sample_sliding_window_buffer_samples_sample_V_3_1_d0,
        sample_sliding_window_buffer_samples_sample_V_3_2_address0,
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_2_we0,
        sample_sliding_window_buffer_samples_sample_V_3_2_d0,
        sample_sliding_window_buffer_samples_sample_V_3_3_address0,
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_3_we0,
        sample_sliding_window_buffer_samples_sample_V_3_3_d0,
        sample_sliding_window_buffer_samples_sample_V_3_4_address0,
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_4_we0,
        sample_sliding_window_buffer_samples_sample_V_3_4_d0,
        sample_sliding_window_buffer_samples_sample_V_3_5_address0,
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_5_we0,
        sample_sliding_window_buffer_samples_sample_V_3_5_d0,
        sample_sliding_window_buffer_samples_sample_V_3_6_address0,
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_6_we0,
        sample_sliding_window_buffer_samples_sample_V_3_6_d0,
        sample_sliding_window_buffer_samples_sample_V_3_7_address0,
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_7_we0,
        sample_sliding_window_buffer_samples_sample_V_3_7_d0,
        sample_sliding_window_buffer_samples_sample_V_3_8_address0,
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_8_we0,
        sample_sliding_window_buffer_samples_sample_V_3_8_d0,
        sample_sliding_window_buffer_samples_sample_V_3_9_address0,
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_9_we0,
        sample_sliding_window_buffer_samples_sample_V_3_9_d0,
        sample_sliding_window_buffer_samples_sample_V_3_10_address0,
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_10_we0,
        sample_sliding_window_buffer_samples_sample_V_3_10_d0,
        sample_sliding_window_buffer_samples_sample_V_3_11_address0,
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_11_we0,
        sample_sliding_window_buffer_samples_sample_V_3_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_d0,
        sample_sliding_window_buffer_samples_sample_V_4_0_address0,
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_0_we0,
        sample_sliding_window_buffer_samples_sample_V_4_0_d0,
        sample_sliding_window_buffer_samples_sample_V_4_1_address0,
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_1_we0,
        sample_sliding_window_buffer_samples_sample_V_4_1_d0,
        sample_sliding_window_buffer_samples_sample_V_4_2_address0,
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_2_we0,
        sample_sliding_window_buffer_samples_sample_V_4_2_d0,
        sample_sliding_window_buffer_samples_sample_V_4_3_address0,
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_3_we0,
        sample_sliding_window_buffer_samples_sample_V_4_3_d0,
        sample_sliding_window_buffer_samples_sample_V_4_4_address0,
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_4_we0,
        sample_sliding_window_buffer_samples_sample_V_4_4_d0,
        sample_sliding_window_buffer_samples_sample_V_4_5_address0,
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_5_we0,
        sample_sliding_window_buffer_samples_sample_V_4_5_d0,
        sample_sliding_window_buffer_samples_sample_V_4_6_address0,
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_6_we0,
        sample_sliding_window_buffer_samples_sample_V_4_6_d0,
        sample_sliding_window_buffer_samples_sample_V_4_7_address0,
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_7_we0,
        sample_sliding_window_buffer_samples_sample_V_4_7_d0,
        sample_sliding_window_buffer_samples_sample_V_4_8_address0,
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_8_we0,
        sample_sliding_window_buffer_samples_sample_V_4_8_d0,
        sample_sliding_window_buffer_samples_sample_V_4_9_address0,
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_9_we0,
        sample_sliding_window_buffer_samples_sample_V_4_9_d0,
        sample_sliding_window_buffer_samples_sample_V_4_10_address0,
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_10_we0,
        sample_sliding_window_buffer_samples_sample_V_4_10_d0,
        sample_sliding_window_buffer_samples_sample_V_4_11_address0,
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_11_we0,
        sample_sliding_window_buffer_samples_sample_V_4_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_d0,
        sample_sliding_window_buffer_samples_sample_V_5_0_address0,
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_0_we0,
        sample_sliding_window_buffer_samples_sample_V_5_0_d0,
        sample_sliding_window_buffer_samples_sample_V_5_1_address0,
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_1_we0,
        sample_sliding_window_buffer_samples_sample_V_5_1_d0,
        sample_sliding_window_buffer_samples_sample_V_5_2_address0,
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_2_we0,
        sample_sliding_window_buffer_samples_sample_V_5_2_d0,
        sample_sliding_window_buffer_samples_sample_V_5_3_address0,
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_3_we0,
        sample_sliding_window_buffer_samples_sample_V_5_3_d0,
        sample_sliding_window_buffer_samples_sample_V_5_4_address0,
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_4_we0,
        sample_sliding_window_buffer_samples_sample_V_5_4_d0,
        sample_sliding_window_buffer_samples_sample_V_5_5_address0,
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_5_we0,
        sample_sliding_window_buffer_samples_sample_V_5_5_d0,
        sample_sliding_window_buffer_samples_sample_V_5_6_address0,
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_6_we0,
        sample_sliding_window_buffer_samples_sample_V_5_6_d0,
        sample_sliding_window_buffer_samples_sample_V_5_7_address0,
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_7_we0,
        sample_sliding_window_buffer_samples_sample_V_5_7_d0,
        sample_sliding_window_buffer_samples_sample_V_5_8_address0,
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_8_we0,
        sample_sliding_window_buffer_samples_sample_V_5_8_d0,
        sample_sliding_window_buffer_samples_sample_V_5_9_address0,
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_9_we0,
        sample_sliding_window_buffer_samples_sample_V_5_9_d0,
        sample_sliding_window_buffer_samples_sample_V_5_10_address0,
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_10_we0,
        sample_sliding_window_buffer_samples_sample_V_5_10_d0,
        sample_sliding_window_buffer_samples_sample_V_5_11_address0,
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_11_we0,
        sample_sliding_window_buffer_samples_sample_V_5_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_d0,
        sample_sliding_window_buffer_samples_sample_V_6_0_address0,
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_0_we0,
        sample_sliding_window_buffer_samples_sample_V_6_0_d0,
        sample_sliding_window_buffer_samples_sample_V_6_1_address0,
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_1_we0,
        sample_sliding_window_buffer_samples_sample_V_6_1_d0,
        sample_sliding_window_buffer_samples_sample_V_6_2_address0,
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_2_we0,
        sample_sliding_window_buffer_samples_sample_V_6_2_d0,
        sample_sliding_window_buffer_samples_sample_V_6_3_address0,
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_3_we0,
        sample_sliding_window_buffer_samples_sample_V_6_3_d0,
        sample_sliding_window_buffer_samples_sample_V_6_4_address0,
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_4_we0,
        sample_sliding_window_buffer_samples_sample_V_6_4_d0,
        sample_sliding_window_buffer_samples_sample_V_6_5_address0,
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_5_we0,
        sample_sliding_window_buffer_samples_sample_V_6_5_d0,
        sample_sliding_window_buffer_samples_sample_V_6_6_address0,
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_6_we0,
        sample_sliding_window_buffer_samples_sample_V_6_6_d0,
        sample_sliding_window_buffer_samples_sample_V_6_7_address0,
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_7_we0,
        sample_sliding_window_buffer_samples_sample_V_6_7_d0,
        sample_sliding_window_buffer_samples_sample_V_6_8_address0,
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_8_we0,
        sample_sliding_window_buffer_samples_sample_V_6_8_d0,
        sample_sliding_window_buffer_samples_sample_V_6_9_address0,
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_9_we0,
        sample_sliding_window_buffer_samples_sample_V_6_9_d0,
        sample_sliding_window_buffer_samples_sample_V_6_10_address0,
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_10_we0,
        sample_sliding_window_buffer_samples_sample_V_6_10_d0,
        sample_sliding_window_buffer_samples_sample_V_6_11_address0,
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_11_we0,
        sample_sliding_window_buffer_samples_sample_V_6_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_d0,
        sample_sliding_window_buffer_samples_sample_V_7_0_address0,
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_0_we0,
        sample_sliding_window_buffer_samples_sample_V_7_0_d0,
        sample_sliding_window_buffer_samples_sample_V_7_1_address0,
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_1_we0,
        sample_sliding_window_buffer_samples_sample_V_7_1_d0,
        sample_sliding_window_buffer_samples_sample_V_7_2_address0,
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_2_we0,
        sample_sliding_window_buffer_samples_sample_V_7_2_d0,
        sample_sliding_window_buffer_samples_sample_V_7_3_address0,
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_3_we0,
        sample_sliding_window_buffer_samples_sample_V_7_3_d0,
        sample_sliding_window_buffer_samples_sample_V_7_4_address0,
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_4_we0,
        sample_sliding_window_buffer_samples_sample_V_7_4_d0,
        sample_sliding_window_buffer_samples_sample_V_7_5_address0,
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_5_we0,
        sample_sliding_window_buffer_samples_sample_V_7_5_d0,
        sample_sliding_window_buffer_samples_sample_V_7_6_address0,
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_6_we0,
        sample_sliding_window_buffer_samples_sample_V_7_6_d0,
        sample_sliding_window_buffer_samples_sample_V_7_7_address0,
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_7_we0,
        sample_sliding_window_buffer_samples_sample_V_7_7_d0,
        sample_sliding_window_buffer_samples_sample_V_7_8_address0,
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_8_we0,
        sample_sliding_window_buffer_samples_sample_V_7_8_d0,
        sample_sliding_window_buffer_samples_sample_V_7_9_address0,
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_9_we0,
        sample_sliding_window_buffer_samples_sample_V_7_9_d0,
        sample_sliding_window_buffer_samples_sample_V_7_10_address0,
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_10_we0,
        sample_sliding_window_buffer_samples_sample_V_7_10_d0,
        sample_sliding_window_buffer_samples_sample_V_7_11_address0,
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_11_we0,
        sample_sliding_window_buffer_samples_sample_V_7_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_d0,
        sample_sliding_window_buffer_samples_sample_V_8_0_address0,
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_0_we0,
        sample_sliding_window_buffer_samples_sample_V_8_0_d0,
        sample_sliding_window_buffer_samples_sample_V_8_1_address0,
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_1_we0,
        sample_sliding_window_buffer_samples_sample_V_8_1_d0,
        sample_sliding_window_buffer_samples_sample_V_8_2_address0,
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_2_we0,
        sample_sliding_window_buffer_samples_sample_V_8_2_d0,
        sample_sliding_window_buffer_samples_sample_V_8_3_address0,
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_3_we0,
        sample_sliding_window_buffer_samples_sample_V_8_3_d0,
        sample_sliding_window_buffer_samples_sample_V_8_4_address0,
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_4_we0,
        sample_sliding_window_buffer_samples_sample_V_8_4_d0,
        sample_sliding_window_buffer_samples_sample_V_8_5_address0,
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_5_we0,
        sample_sliding_window_buffer_samples_sample_V_8_5_d0,
        sample_sliding_window_buffer_samples_sample_V_8_6_address0,
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_6_we0,
        sample_sliding_window_buffer_samples_sample_V_8_6_d0,
        sample_sliding_window_buffer_samples_sample_V_8_7_address0,
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_7_we0,
        sample_sliding_window_buffer_samples_sample_V_8_7_d0,
        sample_sliding_window_buffer_samples_sample_V_8_8_address0,
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_8_we0,
        sample_sliding_window_buffer_samples_sample_V_8_8_d0,
        sample_sliding_window_buffer_samples_sample_V_8_9_address0,
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_9_we0,
        sample_sliding_window_buffer_samples_sample_V_8_9_d0,
        sample_sliding_window_buffer_samples_sample_V_8_10_address0,
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_10_we0,
        sample_sliding_window_buffer_samples_sample_V_8_10_d0,
        sample_sliding_window_buffer_samples_sample_V_8_11_address0,
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_11_we0,
        sample_sliding_window_buffer_samples_sample_V_8_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_d0,
        sample_sliding_window_buffer_samples_sample_V_9_0_address0,
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_0_we0,
        sample_sliding_window_buffer_samples_sample_V_9_0_d0,
        sample_sliding_window_buffer_samples_sample_V_9_1_address0,
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_1_we0,
        sample_sliding_window_buffer_samples_sample_V_9_1_d0,
        sample_sliding_window_buffer_samples_sample_V_9_2_address0,
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_2_we0,
        sample_sliding_window_buffer_samples_sample_V_9_2_d0,
        sample_sliding_window_buffer_samples_sample_V_9_3_address0,
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_3_we0,
        sample_sliding_window_buffer_samples_sample_V_9_3_d0,
        sample_sliding_window_buffer_samples_sample_V_9_4_address0,
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_4_we0,
        sample_sliding_window_buffer_samples_sample_V_9_4_d0,
        sample_sliding_window_buffer_samples_sample_V_9_5_address0,
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_5_we0,
        sample_sliding_window_buffer_samples_sample_V_9_5_d0,
        sample_sliding_window_buffer_samples_sample_V_9_6_address0,
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_6_we0,
        sample_sliding_window_buffer_samples_sample_V_9_6_d0,
        sample_sliding_window_buffer_samples_sample_V_9_7_address0,
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_7_we0,
        sample_sliding_window_buffer_samples_sample_V_9_7_d0,
        sample_sliding_window_buffer_samples_sample_V_9_8_address0,
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_8_we0,
        sample_sliding_window_buffer_samples_sample_V_9_8_d0,
        sample_sliding_window_buffer_samples_sample_V_9_9_address0,
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_9_we0,
        sample_sliding_window_buffer_samples_sample_V_9_9_d0,
        sample_sliding_window_buffer_samples_sample_V_9_10_address0,
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_10_we0,
        sample_sliding_window_buffer_samples_sample_V_9_10_d0,
        sample_sliding_window_buffer_samples_sample_V_9_11_address0,
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_11_we0,
        sample_sliding_window_buffer_samples_sample_V_9_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_d0,
        sample_sliding_window_buffer_samples_sample_V_10_0_address0,
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_0_we0,
        sample_sliding_window_buffer_samples_sample_V_10_0_d0,
        sample_sliding_window_buffer_samples_sample_V_10_1_address0,
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_1_we0,
        sample_sliding_window_buffer_samples_sample_V_10_1_d0,
        sample_sliding_window_buffer_samples_sample_V_10_2_address0,
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_2_we0,
        sample_sliding_window_buffer_samples_sample_V_10_2_d0,
        sample_sliding_window_buffer_samples_sample_V_10_3_address0,
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_3_we0,
        sample_sliding_window_buffer_samples_sample_V_10_3_d0,
        sample_sliding_window_buffer_samples_sample_V_10_4_address0,
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_4_we0,
        sample_sliding_window_buffer_samples_sample_V_10_4_d0,
        sample_sliding_window_buffer_samples_sample_V_10_5_address0,
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_5_we0,
        sample_sliding_window_buffer_samples_sample_V_10_5_d0,
        sample_sliding_window_buffer_samples_sample_V_10_6_address0,
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_6_we0,
        sample_sliding_window_buffer_samples_sample_V_10_6_d0,
        sample_sliding_window_buffer_samples_sample_V_10_7_address0,
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_7_we0,
        sample_sliding_window_buffer_samples_sample_V_10_7_d0,
        sample_sliding_window_buffer_samples_sample_V_10_8_address0,
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_8_we0,
        sample_sliding_window_buffer_samples_sample_V_10_8_d0,
        sample_sliding_window_buffer_samples_sample_V_10_9_address0,
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_9_we0,
        sample_sliding_window_buffer_samples_sample_V_10_9_d0,
        sample_sliding_window_buffer_samples_sample_V_10_10_address0,
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_10_we0,
        sample_sliding_window_buffer_samples_sample_V_10_10_d0,
        sample_sliding_window_buffer_samples_sample_V_10_11_address0,
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_11_we0,
        sample_sliding_window_buffer_samples_sample_V_10_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_d0,
        sample_sliding_window_buffer_samples_sample_V_11_0_address0,
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_0_we0,
        sample_sliding_window_buffer_samples_sample_V_11_0_d0,
        sample_sliding_window_buffer_samples_sample_V_11_1_address0,
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_1_we0,
        sample_sliding_window_buffer_samples_sample_V_11_1_d0,
        sample_sliding_window_buffer_samples_sample_V_11_2_address0,
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_2_we0,
        sample_sliding_window_buffer_samples_sample_V_11_2_d0,
        sample_sliding_window_buffer_samples_sample_V_11_3_address0,
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_3_we0,
        sample_sliding_window_buffer_samples_sample_V_11_3_d0,
        sample_sliding_window_buffer_samples_sample_V_11_4_address0,
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_4_we0,
        sample_sliding_window_buffer_samples_sample_V_11_4_d0,
        sample_sliding_window_buffer_samples_sample_V_11_5_address0,
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_5_we0,
        sample_sliding_window_buffer_samples_sample_V_11_5_d0,
        sample_sliding_window_buffer_samples_sample_V_11_6_address0,
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_6_we0,
        sample_sliding_window_buffer_samples_sample_V_11_6_d0,
        sample_sliding_window_buffer_samples_sample_V_11_7_address0,
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_7_we0,
        sample_sliding_window_buffer_samples_sample_V_11_7_d0,
        sample_sliding_window_buffer_samples_sample_V_11_8_address0,
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_8_we0,
        sample_sliding_window_buffer_samples_sample_V_11_8_d0,
        sample_sliding_window_buffer_samples_sample_V_11_9_address0,
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_9_we0,
        sample_sliding_window_buffer_samples_sample_V_11_9_d0,
        sample_sliding_window_buffer_samples_sample_V_11_10_address0,
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_10_we0,
        sample_sliding_window_buffer_samples_sample_V_11_10_d0,
        sample_sliding_window_buffer_samples_sample_V_11_11_address0,
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_11_we0,
        sample_sliding_window_buffer_samples_sample_V_11_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_d0,
        sample_sliding_window_buffer_samples_sample_V_12_0_address0,
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_0_we0,
        sample_sliding_window_buffer_samples_sample_V_12_0_d0,
        sample_sliding_window_buffer_samples_sample_V_12_1_address0,
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_1_we0,
        sample_sliding_window_buffer_samples_sample_V_12_1_d0,
        sample_sliding_window_buffer_samples_sample_V_12_2_address0,
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_2_we0,
        sample_sliding_window_buffer_samples_sample_V_12_2_d0,
        sample_sliding_window_buffer_samples_sample_V_12_3_address0,
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_3_we0,
        sample_sliding_window_buffer_samples_sample_V_12_3_d0,
        sample_sliding_window_buffer_samples_sample_V_12_4_address0,
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_4_we0,
        sample_sliding_window_buffer_samples_sample_V_12_4_d0,
        sample_sliding_window_buffer_samples_sample_V_12_5_address0,
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_5_we0,
        sample_sliding_window_buffer_samples_sample_V_12_5_d0,
        sample_sliding_window_buffer_samples_sample_V_12_6_address0,
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_6_we0,
        sample_sliding_window_buffer_samples_sample_V_12_6_d0,
        sample_sliding_window_buffer_samples_sample_V_12_7_address0,
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_7_we0,
        sample_sliding_window_buffer_samples_sample_V_12_7_d0,
        sample_sliding_window_buffer_samples_sample_V_12_8_address0,
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_8_we0,
        sample_sliding_window_buffer_samples_sample_V_12_8_d0,
        sample_sliding_window_buffer_samples_sample_V_12_9_address0,
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_9_we0,
        sample_sliding_window_buffer_samples_sample_V_12_9_d0,
        sample_sliding_window_buffer_samples_sample_V_12_10_address0,
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_10_we0,
        sample_sliding_window_buffer_samples_sample_V_12_10_d0,
        sample_sliding_window_buffer_samples_sample_V_12_11_address0,
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_11_we0,
        sample_sliding_window_buffer_samples_sample_V_12_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_d0,
        sample_sliding_window_buffer_samples_sample_V_13_0_address0,
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_0_we0,
        sample_sliding_window_buffer_samples_sample_V_13_0_d0,
        sample_sliding_window_buffer_samples_sample_V_13_1_address0,
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_1_we0,
        sample_sliding_window_buffer_samples_sample_V_13_1_d0,
        sample_sliding_window_buffer_samples_sample_V_13_2_address0,
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_2_we0,
        sample_sliding_window_buffer_samples_sample_V_13_2_d0,
        sample_sliding_window_buffer_samples_sample_V_13_3_address0,
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_3_we0,
        sample_sliding_window_buffer_samples_sample_V_13_3_d0,
        sample_sliding_window_buffer_samples_sample_V_13_4_address0,
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_4_we0,
        sample_sliding_window_buffer_samples_sample_V_13_4_d0,
        sample_sliding_window_buffer_samples_sample_V_13_5_address0,
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_5_we0,
        sample_sliding_window_buffer_samples_sample_V_13_5_d0,
        sample_sliding_window_buffer_samples_sample_V_13_6_address0,
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_6_we0,
        sample_sliding_window_buffer_samples_sample_V_13_6_d0,
        sample_sliding_window_buffer_samples_sample_V_13_7_address0,
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_7_we0,
        sample_sliding_window_buffer_samples_sample_V_13_7_d0,
        sample_sliding_window_buffer_samples_sample_V_13_8_address0,
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_8_we0,
        sample_sliding_window_buffer_samples_sample_V_13_8_d0,
        sample_sliding_window_buffer_samples_sample_V_13_9_address0,
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_9_we0,
        sample_sliding_window_buffer_samples_sample_V_13_9_d0,
        sample_sliding_window_buffer_samples_sample_V_13_10_address0,
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_10_we0,
        sample_sliding_window_buffer_samples_sample_V_13_10_d0,
        sample_sliding_window_buffer_samples_sample_V_13_11_address0,
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_11_we0,
        sample_sliding_window_buffer_samples_sample_V_13_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_d0,
        sample_sliding_window_buffer_samples_sample_V_14_0_address0,
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_0_we0,
        sample_sliding_window_buffer_samples_sample_V_14_0_d0,
        sample_sliding_window_buffer_samples_sample_V_14_1_address0,
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_1_we0,
        sample_sliding_window_buffer_samples_sample_V_14_1_d0,
        sample_sliding_window_buffer_samples_sample_V_14_2_address0,
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_2_we0,
        sample_sliding_window_buffer_samples_sample_V_14_2_d0,
        sample_sliding_window_buffer_samples_sample_V_14_3_address0,
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_3_we0,
        sample_sliding_window_buffer_samples_sample_V_14_3_d0,
        sample_sliding_window_buffer_samples_sample_V_14_4_address0,
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_4_we0,
        sample_sliding_window_buffer_samples_sample_V_14_4_d0,
        sample_sliding_window_buffer_samples_sample_V_14_5_address0,
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_5_we0,
        sample_sliding_window_buffer_samples_sample_V_14_5_d0,
        sample_sliding_window_buffer_samples_sample_V_14_6_address0,
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_6_we0,
        sample_sliding_window_buffer_samples_sample_V_14_6_d0,
        sample_sliding_window_buffer_samples_sample_V_14_7_address0,
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_7_we0,
        sample_sliding_window_buffer_samples_sample_V_14_7_d0,
        sample_sliding_window_buffer_samples_sample_V_14_8_address0,
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_8_we0,
        sample_sliding_window_buffer_samples_sample_V_14_8_d0,
        sample_sliding_window_buffer_samples_sample_V_14_9_address0,
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_9_we0,
        sample_sliding_window_buffer_samples_sample_V_14_9_d0,
        sample_sliding_window_buffer_samples_sample_V_14_10_address0,
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_10_we0,
        sample_sliding_window_buffer_samples_sample_V_14_10_d0,
        sample_sliding_window_buffer_samples_sample_V_14_11_address0,
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_11_we0,
        sample_sliding_window_buffer_samples_sample_V_14_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_d0,
        sample_sliding_window_buffer_samples_sample_V_15_0_address0,
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_0_we0,
        sample_sliding_window_buffer_samples_sample_V_15_0_d0,
        sample_sliding_window_buffer_samples_sample_V_15_1_address0,
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_1_we0,
        sample_sliding_window_buffer_samples_sample_V_15_1_d0,
        sample_sliding_window_buffer_samples_sample_V_15_2_address0,
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_2_we0,
        sample_sliding_window_buffer_samples_sample_V_15_2_d0,
        sample_sliding_window_buffer_samples_sample_V_15_3_address0,
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_3_we0,
        sample_sliding_window_buffer_samples_sample_V_15_3_d0,
        sample_sliding_window_buffer_samples_sample_V_15_4_address0,
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_4_we0,
        sample_sliding_window_buffer_samples_sample_V_15_4_d0,
        sample_sliding_window_buffer_samples_sample_V_15_5_address0,
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_5_we0,
        sample_sliding_window_buffer_samples_sample_V_15_5_d0,
        sample_sliding_window_buffer_samples_sample_V_15_6_address0,
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_6_we0,
        sample_sliding_window_buffer_samples_sample_V_15_6_d0,
        sample_sliding_window_buffer_samples_sample_V_15_7_address0,
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_7_we0,
        sample_sliding_window_buffer_samples_sample_V_15_7_d0,
        sample_sliding_window_buffer_samples_sample_V_15_8_address0,
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_8_we0,
        sample_sliding_window_buffer_samples_sample_V_15_8_d0,
        sample_sliding_window_buffer_samples_sample_V_15_9_address0,
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_9_we0,
        sample_sliding_window_buffer_samples_sample_V_15_9_d0,
        sample_sliding_window_buffer_samples_sample_V_15_10_address0,
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_10_we0,
        sample_sliding_window_buffer_samples_sample_V_15_10_d0,
        sample_sliding_window_buffer_samples_sample_V_15_11_address0,
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_11_we0,
        sample_sliding_window_buffer_samples_sample_V_15_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_d0,
        sample_sliding_window_buffer_samples_sample_V_16_0_address0,
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_0_we0,
        sample_sliding_window_buffer_samples_sample_V_16_0_d0,
        sample_sliding_window_buffer_samples_sample_V_16_1_address0,
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_1_we0,
        sample_sliding_window_buffer_samples_sample_V_16_1_d0,
        sample_sliding_window_buffer_samples_sample_V_16_2_address0,
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_2_we0,
        sample_sliding_window_buffer_samples_sample_V_16_2_d0,
        sample_sliding_window_buffer_samples_sample_V_16_3_address0,
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_3_we0,
        sample_sliding_window_buffer_samples_sample_V_16_3_d0,
        sample_sliding_window_buffer_samples_sample_V_16_4_address0,
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_4_we0,
        sample_sliding_window_buffer_samples_sample_V_16_4_d0,
        sample_sliding_window_buffer_samples_sample_V_16_5_address0,
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_5_we0,
        sample_sliding_window_buffer_samples_sample_V_16_5_d0,
        sample_sliding_window_buffer_samples_sample_V_16_6_address0,
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_6_we0,
        sample_sliding_window_buffer_samples_sample_V_16_6_d0,
        sample_sliding_window_buffer_samples_sample_V_16_7_address0,
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_7_we0,
        sample_sliding_window_buffer_samples_sample_V_16_7_d0,
        sample_sliding_window_buffer_samples_sample_V_16_8_address0,
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_8_we0,
        sample_sliding_window_buffer_samples_sample_V_16_8_d0,
        sample_sliding_window_buffer_samples_sample_V_16_9_address0,
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_9_we0,
        sample_sliding_window_buffer_samples_sample_V_16_9_d0,
        sample_sliding_window_buffer_samples_sample_V_16_10_address0,
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_10_we0,
        sample_sliding_window_buffer_samples_sample_V_16_10_d0,
        sample_sliding_window_buffer_samples_sample_V_16_11_address0,
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_11_we0,
        sample_sliding_window_buffer_samples_sample_V_16_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_d0,
        sample_sliding_window_buffer_samples_sample_V_17_0_address0,
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_0_we0,
        sample_sliding_window_buffer_samples_sample_V_17_0_d0,
        sample_sliding_window_buffer_samples_sample_V_17_1_address0,
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_1_we0,
        sample_sliding_window_buffer_samples_sample_V_17_1_d0,
        sample_sliding_window_buffer_samples_sample_V_17_2_address0,
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_2_we0,
        sample_sliding_window_buffer_samples_sample_V_17_2_d0,
        sample_sliding_window_buffer_samples_sample_V_17_3_address0,
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_3_we0,
        sample_sliding_window_buffer_samples_sample_V_17_3_d0,
        sample_sliding_window_buffer_samples_sample_V_17_4_address0,
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_4_we0,
        sample_sliding_window_buffer_samples_sample_V_17_4_d0,
        sample_sliding_window_buffer_samples_sample_V_17_5_address0,
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_5_we0,
        sample_sliding_window_buffer_samples_sample_V_17_5_d0,
        sample_sliding_window_buffer_samples_sample_V_17_6_address0,
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_6_we0,
        sample_sliding_window_buffer_samples_sample_V_17_6_d0,
        sample_sliding_window_buffer_samples_sample_V_17_7_address0,
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_7_we0,
        sample_sliding_window_buffer_samples_sample_V_17_7_d0,
        sample_sliding_window_buffer_samples_sample_V_17_8_address0,
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_8_we0,
        sample_sliding_window_buffer_samples_sample_V_17_8_d0,
        sample_sliding_window_buffer_samples_sample_V_17_9_address0,
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_9_we0,
        sample_sliding_window_buffer_samples_sample_V_17_9_d0,
        sample_sliding_window_buffer_samples_sample_V_17_10_address0,
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_10_we0,
        sample_sliding_window_buffer_samples_sample_V_17_10_d0,
        sample_sliding_window_buffer_samples_sample_V_17_11_address0,
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_11_we0,
        sample_sliding_window_buffer_samples_sample_V_17_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_d0,
        sample_sliding_window_buffer_samples_sample_V_18_0_address0,
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_0_we0,
        sample_sliding_window_buffer_samples_sample_V_18_0_d0,
        sample_sliding_window_buffer_samples_sample_V_18_1_address0,
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_1_we0,
        sample_sliding_window_buffer_samples_sample_V_18_1_d0,
        sample_sliding_window_buffer_samples_sample_V_18_2_address0,
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_2_we0,
        sample_sliding_window_buffer_samples_sample_V_18_2_d0,
        sample_sliding_window_buffer_samples_sample_V_18_3_address0,
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_3_we0,
        sample_sliding_window_buffer_samples_sample_V_18_3_d0,
        sample_sliding_window_buffer_samples_sample_V_18_4_address0,
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_4_we0,
        sample_sliding_window_buffer_samples_sample_V_18_4_d0,
        sample_sliding_window_buffer_samples_sample_V_18_5_address0,
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_5_we0,
        sample_sliding_window_buffer_samples_sample_V_18_5_d0,
        sample_sliding_window_buffer_samples_sample_V_18_6_address0,
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_6_we0,
        sample_sliding_window_buffer_samples_sample_V_18_6_d0,
        sample_sliding_window_buffer_samples_sample_V_18_7_address0,
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_7_we0,
        sample_sliding_window_buffer_samples_sample_V_18_7_d0,
        sample_sliding_window_buffer_samples_sample_V_18_8_address0,
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_8_we0,
        sample_sliding_window_buffer_samples_sample_V_18_8_d0,
        sample_sliding_window_buffer_samples_sample_V_18_9_address0,
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_9_we0,
        sample_sliding_window_buffer_samples_sample_V_18_9_d0,
        sample_sliding_window_buffer_samples_sample_V_18_10_address0,
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_10_we0,
        sample_sliding_window_buffer_samples_sample_V_18_10_d0,
        sample_sliding_window_buffer_samples_sample_V_18_11_address0,
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_11_we0,
        sample_sliding_window_buffer_samples_sample_V_18_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_d0,
        sample_sliding_window_buffer_samples_sample_V_19_0_address0,
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_0_we0,
        sample_sliding_window_buffer_samples_sample_V_19_0_d0,
        sample_sliding_window_buffer_samples_sample_V_19_1_address0,
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_1_we0,
        sample_sliding_window_buffer_samples_sample_V_19_1_d0,
        sample_sliding_window_buffer_samples_sample_V_19_2_address0,
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_2_we0,
        sample_sliding_window_buffer_samples_sample_V_19_2_d0,
        sample_sliding_window_buffer_samples_sample_V_19_3_address0,
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_3_we0,
        sample_sliding_window_buffer_samples_sample_V_19_3_d0,
        sample_sliding_window_buffer_samples_sample_V_19_4_address0,
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_4_we0,
        sample_sliding_window_buffer_samples_sample_V_19_4_d0,
        sample_sliding_window_buffer_samples_sample_V_19_5_address0,
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_5_we0,
        sample_sliding_window_buffer_samples_sample_V_19_5_d0,
        sample_sliding_window_buffer_samples_sample_V_19_6_address0,
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_6_we0,
        sample_sliding_window_buffer_samples_sample_V_19_6_d0,
        sample_sliding_window_buffer_samples_sample_V_19_7_address0,
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_7_we0,
        sample_sliding_window_buffer_samples_sample_V_19_7_d0,
        sample_sliding_window_buffer_samples_sample_V_19_8_address0,
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_8_we0,
        sample_sliding_window_buffer_samples_sample_V_19_8_d0,
        sample_sliding_window_buffer_samples_sample_V_19_9_address0,
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_9_we0,
        sample_sliding_window_buffer_samples_sample_V_19_9_d0,
        sample_sliding_window_buffer_samples_sample_V_19_10_address0,
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_10_we0,
        sample_sliding_window_buffer_samples_sample_V_19_10_d0,
        sample_sliding_window_buffer_samples_sample_V_19_11_address0,
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_11_we0,
        sample_sliding_window_buffer_samples_sample_V_19_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_d0,
        sample_sliding_window_buffer_samples_sample_V_20_0_address0,
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_0_we0,
        sample_sliding_window_buffer_samples_sample_V_20_0_d0,
        sample_sliding_window_buffer_samples_sample_V_20_1_address0,
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_1_we0,
        sample_sliding_window_buffer_samples_sample_V_20_1_d0,
        sample_sliding_window_buffer_samples_sample_V_20_2_address0,
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_2_we0,
        sample_sliding_window_buffer_samples_sample_V_20_2_d0,
        sample_sliding_window_buffer_samples_sample_V_20_3_address0,
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_3_we0,
        sample_sliding_window_buffer_samples_sample_V_20_3_d0,
        sample_sliding_window_buffer_samples_sample_V_20_4_address0,
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_4_we0,
        sample_sliding_window_buffer_samples_sample_V_20_4_d0,
        sample_sliding_window_buffer_samples_sample_V_20_5_address0,
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_5_we0,
        sample_sliding_window_buffer_samples_sample_V_20_5_d0,
        sample_sliding_window_buffer_samples_sample_V_20_6_address0,
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_6_we0,
        sample_sliding_window_buffer_samples_sample_V_20_6_d0,
        sample_sliding_window_buffer_samples_sample_V_20_7_address0,
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_7_we0,
        sample_sliding_window_buffer_samples_sample_V_20_7_d0,
        sample_sliding_window_buffer_samples_sample_V_20_8_address0,
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_8_we0,
        sample_sliding_window_buffer_samples_sample_V_20_8_d0,
        sample_sliding_window_buffer_samples_sample_V_20_9_address0,
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_9_we0,
        sample_sliding_window_buffer_samples_sample_V_20_9_d0,
        sample_sliding_window_buffer_samples_sample_V_20_10_address0,
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_10_we0,
        sample_sliding_window_buffer_samples_sample_V_20_10_d0,
        sample_sliding_window_buffer_samples_sample_V_20_11_address0,
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_11_we0,
        sample_sliding_window_buffer_samples_sample_V_20_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_d0,
        sample_sliding_window_buffer_samples_sample_V_21_0_address0,
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_0_we0,
        sample_sliding_window_buffer_samples_sample_V_21_0_d0,
        sample_sliding_window_buffer_samples_sample_V_21_1_address0,
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_1_we0,
        sample_sliding_window_buffer_samples_sample_V_21_1_d0,
        sample_sliding_window_buffer_samples_sample_V_21_2_address0,
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_2_we0,
        sample_sliding_window_buffer_samples_sample_V_21_2_d0,
        sample_sliding_window_buffer_samples_sample_V_21_3_address0,
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_3_we0,
        sample_sliding_window_buffer_samples_sample_V_21_3_d0,
        sample_sliding_window_buffer_samples_sample_V_21_4_address0,
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_4_we0,
        sample_sliding_window_buffer_samples_sample_V_21_4_d0,
        sample_sliding_window_buffer_samples_sample_V_21_5_address0,
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_5_we0,
        sample_sliding_window_buffer_samples_sample_V_21_5_d0,
        sample_sliding_window_buffer_samples_sample_V_21_6_address0,
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_6_we0,
        sample_sliding_window_buffer_samples_sample_V_21_6_d0,
        sample_sliding_window_buffer_samples_sample_V_21_7_address0,
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_7_we0,
        sample_sliding_window_buffer_samples_sample_V_21_7_d0,
        sample_sliding_window_buffer_samples_sample_V_21_8_address0,
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_8_we0,
        sample_sliding_window_buffer_samples_sample_V_21_8_d0,
        sample_sliding_window_buffer_samples_sample_V_21_9_address0,
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_9_we0,
        sample_sliding_window_buffer_samples_sample_V_21_9_d0,
        sample_sliding_window_buffer_samples_sample_V_21_10_address0,
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_10_we0,
        sample_sliding_window_buffer_samples_sample_V_21_10_d0,
        sample_sliding_window_buffer_samples_sample_V_21_11_address0,
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_11_we0,
        sample_sliding_window_buffer_samples_sample_V_21_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_d0,
        sample_sliding_window_buffer_samples_sample_V_22_0_address0,
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_0_we0,
        sample_sliding_window_buffer_samples_sample_V_22_0_d0,
        sample_sliding_window_buffer_samples_sample_V_22_1_address0,
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_1_we0,
        sample_sliding_window_buffer_samples_sample_V_22_1_d0,
        sample_sliding_window_buffer_samples_sample_V_22_2_address0,
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_2_we0,
        sample_sliding_window_buffer_samples_sample_V_22_2_d0,
        sample_sliding_window_buffer_samples_sample_V_22_3_address0,
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_3_we0,
        sample_sliding_window_buffer_samples_sample_V_22_3_d0,
        sample_sliding_window_buffer_samples_sample_V_22_4_address0,
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_4_we0,
        sample_sliding_window_buffer_samples_sample_V_22_4_d0,
        sample_sliding_window_buffer_samples_sample_V_22_5_address0,
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_5_we0,
        sample_sliding_window_buffer_samples_sample_V_22_5_d0,
        sample_sliding_window_buffer_samples_sample_V_22_6_address0,
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_6_we0,
        sample_sliding_window_buffer_samples_sample_V_22_6_d0,
        sample_sliding_window_buffer_samples_sample_V_22_7_address0,
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_7_we0,
        sample_sliding_window_buffer_samples_sample_V_22_7_d0,
        sample_sliding_window_buffer_samples_sample_V_22_8_address0,
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_8_we0,
        sample_sliding_window_buffer_samples_sample_V_22_8_d0,
        sample_sliding_window_buffer_samples_sample_V_22_9_address0,
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_9_we0,
        sample_sliding_window_buffer_samples_sample_V_22_9_d0,
        sample_sliding_window_buffer_samples_sample_V_22_10_address0,
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_10_we0,
        sample_sliding_window_buffer_samples_sample_V_22_10_d0,
        sample_sliding_window_buffer_samples_sample_V_22_11_address0,
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_11_we0,
        sample_sliding_window_buffer_samples_sample_V_22_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_d0,
        sample_sliding_window_buffer_samples_sample_V_23_0_address0,
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_0_we0,
        sample_sliding_window_buffer_samples_sample_V_23_0_d0,
        sample_sliding_window_buffer_samples_sample_V_23_1_address0,
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_1_we0,
        sample_sliding_window_buffer_samples_sample_V_23_1_d0,
        sample_sliding_window_buffer_samples_sample_V_23_2_address0,
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_2_we0,
        sample_sliding_window_buffer_samples_sample_V_23_2_d0,
        sample_sliding_window_buffer_samples_sample_V_23_3_address0,
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_3_we0,
        sample_sliding_window_buffer_samples_sample_V_23_3_d0,
        sample_sliding_window_buffer_samples_sample_V_23_4_address0,
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_4_we0,
        sample_sliding_window_buffer_samples_sample_V_23_4_d0,
        sample_sliding_window_buffer_samples_sample_V_23_5_address0,
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_5_we0,
        sample_sliding_window_buffer_samples_sample_V_23_5_d0,
        sample_sliding_window_buffer_samples_sample_V_23_6_address0,
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_6_we0,
        sample_sliding_window_buffer_samples_sample_V_23_6_d0,
        sample_sliding_window_buffer_samples_sample_V_23_7_address0,
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_7_we0,
        sample_sliding_window_buffer_samples_sample_V_23_7_d0,
        sample_sliding_window_buffer_samples_sample_V_23_8_address0,
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_8_we0,
        sample_sliding_window_buffer_samples_sample_V_23_8_d0,
        sample_sliding_window_buffer_samples_sample_V_23_9_address0,
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_9_we0,
        sample_sliding_window_buffer_samples_sample_V_23_9_d0,
        sample_sliding_window_buffer_samples_sample_V_23_10_address0,
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_10_we0,
        sample_sliding_window_buffer_samples_sample_V_23_10_d0,
        sample_sliding_window_buffer_samples_sample_V_23_11_address0,
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_11_we0,
        sample_sliding_window_buffer_samples_sample_V_23_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_d0,
        sample_sliding_window_buffer_samples_sample_V_24_0_address0,
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_0_we0,
        sample_sliding_window_buffer_samples_sample_V_24_0_d0,
        sample_sliding_window_buffer_samples_sample_V_24_1_address0,
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_1_we0,
        sample_sliding_window_buffer_samples_sample_V_24_1_d0,
        sample_sliding_window_buffer_samples_sample_V_24_2_address0,
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_2_we0,
        sample_sliding_window_buffer_samples_sample_V_24_2_d0,
        sample_sliding_window_buffer_samples_sample_V_24_3_address0,
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_3_we0,
        sample_sliding_window_buffer_samples_sample_V_24_3_d0,
        sample_sliding_window_buffer_samples_sample_V_24_4_address0,
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_4_we0,
        sample_sliding_window_buffer_samples_sample_V_24_4_d0,
        sample_sliding_window_buffer_samples_sample_V_24_5_address0,
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_5_we0,
        sample_sliding_window_buffer_samples_sample_V_24_5_d0,
        sample_sliding_window_buffer_samples_sample_V_24_6_address0,
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_6_we0,
        sample_sliding_window_buffer_samples_sample_V_24_6_d0,
        sample_sliding_window_buffer_samples_sample_V_24_7_address0,
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_7_we0,
        sample_sliding_window_buffer_samples_sample_V_24_7_d0,
        sample_sliding_window_buffer_samples_sample_V_24_8_address0,
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_8_we0,
        sample_sliding_window_buffer_samples_sample_V_24_8_d0,
        sample_sliding_window_buffer_samples_sample_V_24_9_address0,
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_9_we0,
        sample_sliding_window_buffer_samples_sample_V_24_9_d0,
        sample_sliding_window_buffer_samples_sample_V_24_10_address0,
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_10_we0,
        sample_sliding_window_buffer_samples_sample_V_24_10_d0,
        sample_sliding_window_buffer_samples_sample_V_24_11_address0,
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_11_we0,
        sample_sliding_window_buffer_samples_sample_V_24_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_d0,
        sample_sliding_window_buffer_samples_sample_V_25_0_address0,
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_0_we0,
        sample_sliding_window_buffer_samples_sample_V_25_0_d0,
        sample_sliding_window_buffer_samples_sample_V_25_1_address0,
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_1_we0,
        sample_sliding_window_buffer_samples_sample_V_25_1_d0,
        sample_sliding_window_buffer_samples_sample_V_25_2_address0,
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_2_we0,
        sample_sliding_window_buffer_samples_sample_V_25_2_d0,
        sample_sliding_window_buffer_samples_sample_V_25_3_address0,
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_3_we0,
        sample_sliding_window_buffer_samples_sample_V_25_3_d0,
        sample_sliding_window_buffer_samples_sample_V_25_4_address0,
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_4_we0,
        sample_sliding_window_buffer_samples_sample_V_25_4_d0,
        sample_sliding_window_buffer_samples_sample_V_25_5_address0,
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_5_we0,
        sample_sliding_window_buffer_samples_sample_V_25_5_d0,
        sample_sliding_window_buffer_samples_sample_V_25_6_address0,
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_6_we0,
        sample_sliding_window_buffer_samples_sample_V_25_6_d0,
        sample_sliding_window_buffer_samples_sample_V_25_7_address0,
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_7_we0,
        sample_sliding_window_buffer_samples_sample_V_25_7_d0,
        sample_sliding_window_buffer_samples_sample_V_25_8_address0,
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_8_we0,
        sample_sliding_window_buffer_samples_sample_V_25_8_d0,
        sample_sliding_window_buffer_samples_sample_V_25_9_address0,
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_9_we0,
        sample_sliding_window_buffer_samples_sample_V_25_9_d0,
        sample_sliding_window_buffer_samples_sample_V_25_10_address0,
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_10_we0,
        sample_sliding_window_buffer_samples_sample_V_25_10_d0,
        sample_sliding_window_buffer_samples_sample_V_25_11_address0,
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_11_we0,
        sample_sliding_window_buffer_samples_sample_V_25_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_d0,
        sample_sliding_window_buffer_samples_sample_V_26_0_address0,
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_0_we0,
        sample_sliding_window_buffer_samples_sample_V_26_0_d0,
        sample_sliding_window_buffer_samples_sample_V_26_1_address0,
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_1_we0,
        sample_sliding_window_buffer_samples_sample_V_26_1_d0,
        sample_sliding_window_buffer_samples_sample_V_26_2_address0,
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_2_we0,
        sample_sliding_window_buffer_samples_sample_V_26_2_d0,
        sample_sliding_window_buffer_samples_sample_V_26_3_address0,
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_3_we0,
        sample_sliding_window_buffer_samples_sample_V_26_3_d0,
        sample_sliding_window_buffer_samples_sample_V_26_4_address0,
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_4_we0,
        sample_sliding_window_buffer_samples_sample_V_26_4_d0,
        sample_sliding_window_buffer_samples_sample_V_26_5_address0,
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_5_we0,
        sample_sliding_window_buffer_samples_sample_V_26_5_d0,
        sample_sliding_window_buffer_samples_sample_V_26_6_address0,
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_6_we0,
        sample_sliding_window_buffer_samples_sample_V_26_6_d0,
        sample_sliding_window_buffer_samples_sample_V_26_7_address0,
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_7_we0,
        sample_sliding_window_buffer_samples_sample_V_26_7_d0,
        sample_sliding_window_buffer_samples_sample_V_26_8_address0,
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_8_we0,
        sample_sliding_window_buffer_samples_sample_V_26_8_d0,
        sample_sliding_window_buffer_samples_sample_V_26_9_address0,
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_9_we0,
        sample_sliding_window_buffer_samples_sample_V_26_9_d0,
        sample_sliding_window_buffer_samples_sample_V_26_10_address0,
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_10_we0,
        sample_sliding_window_buffer_samples_sample_V_26_10_d0,
        sample_sliding_window_buffer_samples_sample_V_26_11_address0,
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_11_we0,
        sample_sliding_window_buffer_samples_sample_V_26_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_d0,
        sample_sliding_window_buffer_samples_sample_V_27_0_address0,
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_0_we0,
        sample_sliding_window_buffer_samples_sample_V_27_0_d0,
        sample_sliding_window_buffer_samples_sample_V_27_1_address0,
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_1_we0,
        sample_sliding_window_buffer_samples_sample_V_27_1_d0,
        sample_sliding_window_buffer_samples_sample_V_27_2_address0,
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_2_we0,
        sample_sliding_window_buffer_samples_sample_V_27_2_d0,
        sample_sliding_window_buffer_samples_sample_V_27_3_address0,
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_3_we0,
        sample_sliding_window_buffer_samples_sample_V_27_3_d0,
        sample_sliding_window_buffer_samples_sample_V_27_4_address0,
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_4_we0,
        sample_sliding_window_buffer_samples_sample_V_27_4_d0,
        sample_sliding_window_buffer_samples_sample_V_27_5_address0,
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_5_we0,
        sample_sliding_window_buffer_samples_sample_V_27_5_d0,
        sample_sliding_window_buffer_samples_sample_V_27_6_address0,
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_6_we0,
        sample_sliding_window_buffer_samples_sample_V_27_6_d0,
        sample_sliding_window_buffer_samples_sample_V_27_7_address0,
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_7_we0,
        sample_sliding_window_buffer_samples_sample_V_27_7_d0,
        sample_sliding_window_buffer_samples_sample_V_27_8_address0,
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_8_we0,
        sample_sliding_window_buffer_samples_sample_V_27_8_d0,
        sample_sliding_window_buffer_samples_sample_V_27_9_address0,
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_9_we0,
        sample_sliding_window_buffer_samples_sample_V_27_9_d0,
        sample_sliding_window_buffer_samples_sample_V_27_10_address0,
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_10_we0,
        sample_sliding_window_buffer_samples_sample_V_27_10_d0,
        sample_sliding_window_buffer_samples_sample_V_27_11_address0,
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_11_we0,
        sample_sliding_window_buffer_samples_sample_V_27_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_d0,
        sample_sliding_window_buffer_samples_sample_V_28_0_address0,
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_0_we0,
        sample_sliding_window_buffer_samples_sample_V_28_0_d0,
        sample_sliding_window_buffer_samples_sample_V_28_1_address0,
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_1_we0,
        sample_sliding_window_buffer_samples_sample_V_28_1_d0,
        sample_sliding_window_buffer_samples_sample_V_28_2_address0,
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_2_we0,
        sample_sliding_window_buffer_samples_sample_V_28_2_d0,
        sample_sliding_window_buffer_samples_sample_V_28_3_address0,
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_3_we0,
        sample_sliding_window_buffer_samples_sample_V_28_3_d0,
        sample_sliding_window_buffer_samples_sample_V_28_4_address0,
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_4_we0,
        sample_sliding_window_buffer_samples_sample_V_28_4_d0,
        sample_sliding_window_buffer_samples_sample_V_28_5_address0,
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_5_we0,
        sample_sliding_window_buffer_samples_sample_V_28_5_d0,
        sample_sliding_window_buffer_samples_sample_V_28_6_address0,
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_6_we0,
        sample_sliding_window_buffer_samples_sample_V_28_6_d0,
        sample_sliding_window_buffer_samples_sample_V_28_7_address0,
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_7_we0,
        sample_sliding_window_buffer_samples_sample_V_28_7_d0,
        sample_sliding_window_buffer_samples_sample_V_28_8_address0,
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_8_we0,
        sample_sliding_window_buffer_samples_sample_V_28_8_d0,
        sample_sliding_window_buffer_samples_sample_V_28_9_address0,
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_9_we0,
        sample_sliding_window_buffer_samples_sample_V_28_9_d0,
        sample_sliding_window_buffer_samples_sample_V_28_10_address0,
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_10_we0,
        sample_sliding_window_buffer_samples_sample_V_28_10_d0,
        sample_sliding_window_buffer_samples_sample_V_28_11_address0,
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_11_we0,
        sample_sliding_window_buffer_samples_sample_V_28_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_d0,
        sample_sliding_window_buffer_samples_sample_V_29_0_address0,
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_0_we0,
        sample_sliding_window_buffer_samples_sample_V_29_0_d0,
        sample_sliding_window_buffer_samples_sample_V_29_1_address0,
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_1_we0,
        sample_sliding_window_buffer_samples_sample_V_29_1_d0,
        sample_sliding_window_buffer_samples_sample_V_29_2_address0,
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_2_we0,
        sample_sliding_window_buffer_samples_sample_V_29_2_d0,
        sample_sliding_window_buffer_samples_sample_V_29_3_address0,
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_3_we0,
        sample_sliding_window_buffer_samples_sample_V_29_3_d0,
        sample_sliding_window_buffer_samples_sample_V_29_4_address0,
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_4_we0,
        sample_sliding_window_buffer_samples_sample_V_29_4_d0,
        sample_sliding_window_buffer_samples_sample_V_29_5_address0,
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_5_we0,
        sample_sliding_window_buffer_samples_sample_V_29_5_d0,
        sample_sliding_window_buffer_samples_sample_V_29_6_address0,
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_6_we0,
        sample_sliding_window_buffer_samples_sample_V_29_6_d0,
        sample_sliding_window_buffer_samples_sample_V_29_7_address0,
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_7_we0,
        sample_sliding_window_buffer_samples_sample_V_29_7_d0,
        sample_sliding_window_buffer_samples_sample_V_29_8_address0,
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_8_we0,
        sample_sliding_window_buffer_samples_sample_V_29_8_d0,
        sample_sliding_window_buffer_samples_sample_V_29_9_address0,
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_9_we0,
        sample_sliding_window_buffer_samples_sample_V_29_9_d0,
        sample_sliding_window_buffer_samples_sample_V_29_10_address0,
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_10_we0,
        sample_sliding_window_buffer_samples_sample_V_29_10_d0,
        sample_sliding_window_buffer_samples_sample_V_29_11_address0,
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_11_we0,
        sample_sliding_window_buffer_samples_sample_V_29_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_d0,
        sample_sliding_window_buffer_samples_sample_V_30_0_address0,
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_0_we0,
        sample_sliding_window_buffer_samples_sample_V_30_0_d0,
        sample_sliding_window_buffer_samples_sample_V_30_1_address0,
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_1_we0,
        sample_sliding_window_buffer_samples_sample_V_30_1_d0,
        sample_sliding_window_buffer_samples_sample_V_30_2_address0,
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_2_we0,
        sample_sliding_window_buffer_samples_sample_V_30_2_d0,
        sample_sliding_window_buffer_samples_sample_V_30_3_address0,
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_3_we0,
        sample_sliding_window_buffer_samples_sample_V_30_3_d0,
        sample_sliding_window_buffer_samples_sample_V_30_4_address0,
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_4_we0,
        sample_sliding_window_buffer_samples_sample_V_30_4_d0,
        sample_sliding_window_buffer_samples_sample_V_30_5_address0,
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_5_we0,
        sample_sliding_window_buffer_samples_sample_V_30_5_d0,
        sample_sliding_window_buffer_samples_sample_V_30_6_address0,
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_6_we0,
        sample_sliding_window_buffer_samples_sample_V_30_6_d0,
        sample_sliding_window_buffer_samples_sample_V_30_7_address0,
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_7_we0,
        sample_sliding_window_buffer_samples_sample_V_30_7_d0,
        sample_sliding_window_buffer_samples_sample_V_30_8_address0,
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_8_we0,
        sample_sliding_window_buffer_samples_sample_V_30_8_d0,
        sample_sliding_window_buffer_samples_sample_V_30_9_address0,
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_9_we0,
        sample_sliding_window_buffer_samples_sample_V_30_9_d0,
        sample_sliding_window_buffer_samples_sample_V_30_10_address0,
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_10_we0,
        sample_sliding_window_buffer_samples_sample_V_30_10_d0,
        sample_sliding_window_buffer_samples_sample_V_30_11_address0,
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_11_we0,
        sample_sliding_window_buffer_samples_sample_V_30_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_d0,
        sample_sliding_window_buffer_samples_sample_V_31_0_address0,
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_0_we0,
        sample_sliding_window_buffer_samples_sample_V_31_0_d0,
        sample_sliding_window_buffer_samples_sample_V_31_1_address0,
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_1_we0,
        sample_sliding_window_buffer_samples_sample_V_31_1_d0,
        sample_sliding_window_buffer_samples_sample_V_31_2_address0,
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_2_we0,
        sample_sliding_window_buffer_samples_sample_V_31_2_d0,
        sample_sliding_window_buffer_samples_sample_V_31_3_address0,
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_3_we0,
        sample_sliding_window_buffer_samples_sample_V_31_3_d0,
        sample_sliding_window_buffer_samples_sample_V_31_4_address0,
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_4_we0,
        sample_sliding_window_buffer_samples_sample_V_31_4_d0,
        sample_sliding_window_buffer_samples_sample_V_31_5_address0,
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_5_we0,
        sample_sliding_window_buffer_samples_sample_V_31_5_d0,
        sample_sliding_window_buffer_samples_sample_V_31_6_address0,
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_6_we0,
        sample_sliding_window_buffer_samples_sample_V_31_6_d0,
        sample_sliding_window_buffer_samples_sample_V_31_7_address0,
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_7_we0,
        sample_sliding_window_buffer_samples_sample_V_31_7_d0,
        sample_sliding_window_buffer_samples_sample_V_31_8_address0,
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_8_we0,
        sample_sliding_window_buffer_samples_sample_V_31_8_d0,
        sample_sliding_window_buffer_samples_sample_V_31_9_address0,
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_9_we0,
        sample_sliding_window_buffer_samples_sample_V_31_9_d0,
        sample_sliding_window_buffer_samples_sample_V_31_10_address0,
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_10_we0,
        sample_sliding_window_buffer_samples_sample_V_31_10_d0,
        sample_sliding_window_buffer_samples_sample_V_31_11_address0,
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_11_we0,
        sample_sliding_window_buffer_samples_sample_V_31_11_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_d0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_we0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_d0,
        sample_sliding_window_buffer_count_s_address0,
        sample_sliding_window_buffer_count_s_ce0,
        sample_sliding_window_buffer_count_s_we0,
        sample_sliding_window_buffer_count_s_d0,
        sample_sliding_window_back_ptr_s_i,
        sample_sliding_window_back_ptr_s_o,
        sample_sliding_window_back_ptr_s_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 80'd1;
parameter    ap_ST_fsm_state2 = 80'd2;
parameter    ap_ST_fsm_state3 = 80'd4;
parameter    ap_ST_fsm_state4 = 80'd8;
parameter    ap_ST_fsm_state5 = 80'd16;
parameter    ap_ST_fsm_state6 = 80'd32;
parameter    ap_ST_fsm_state7 = 80'd64;
parameter    ap_ST_fsm_state8 = 80'd128;
parameter    ap_ST_fsm_state9 = 80'd256;
parameter    ap_ST_fsm_state10 = 80'd512;
parameter    ap_ST_fsm_state11 = 80'd1024;
parameter    ap_ST_fsm_state12 = 80'd2048;
parameter    ap_ST_fsm_state13 = 80'd4096;
parameter    ap_ST_fsm_state14 = 80'd8192;
parameter    ap_ST_fsm_state15 = 80'd16384;
parameter    ap_ST_fsm_state16 = 80'd32768;
parameter    ap_ST_fsm_state17 = 80'd65536;
parameter    ap_ST_fsm_state18 = 80'd131072;
parameter    ap_ST_fsm_pp0_stage0 = 80'd262144;
parameter    ap_ST_fsm_state21 = 80'd524288;
parameter    ap_ST_fsm_state22 = 80'd1048576;
parameter    ap_ST_fsm_state23 = 80'd2097152;
parameter    ap_ST_fsm_state24 = 80'd4194304;
parameter    ap_ST_fsm_state25 = 80'd8388608;
parameter    ap_ST_fsm_state26 = 80'd16777216;
parameter    ap_ST_fsm_state27 = 80'd33554432;
parameter    ap_ST_fsm_state28 = 80'd67108864;
parameter    ap_ST_fsm_state29 = 80'd134217728;
parameter    ap_ST_fsm_state30 = 80'd268435456;
parameter    ap_ST_fsm_state31 = 80'd536870912;
parameter    ap_ST_fsm_state32 = 80'd1073741824;
parameter    ap_ST_fsm_state33 = 80'd2147483648;
parameter    ap_ST_fsm_state34 = 80'd4294967296;
parameter    ap_ST_fsm_state35 = 80'd8589934592;
parameter    ap_ST_fsm_state36 = 80'd17179869184;
parameter    ap_ST_fsm_state37 = 80'd34359738368;
parameter    ap_ST_fsm_state38 = 80'd68719476736;
parameter    ap_ST_fsm_state39 = 80'd137438953472;
parameter    ap_ST_fsm_state40 = 80'd274877906944;
parameter    ap_ST_fsm_state41 = 80'd549755813888;
parameter    ap_ST_fsm_state42 = 80'd1099511627776;
parameter    ap_ST_fsm_state43 = 80'd2199023255552;
parameter    ap_ST_fsm_state44 = 80'd4398046511104;
parameter    ap_ST_fsm_state45 = 80'd8796093022208;
parameter    ap_ST_fsm_state46 = 80'd17592186044416;
parameter    ap_ST_fsm_state47 = 80'd35184372088832;
parameter    ap_ST_fsm_state48 = 80'd70368744177664;
parameter    ap_ST_fsm_state49 = 80'd140737488355328;
parameter    ap_ST_fsm_state50 = 80'd281474976710656;
parameter    ap_ST_fsm_state51 = 80'd562949953421312;
parameter    ap_ST_fsm_state52 = 80'd1125899906842624;
parameter    ap_ST_fsm_state53 = 80'd2251799813685248;
parameter    ap_ST_fsm_state54 = 80'd4503599627370496;
parameter    ap_ST_fsm_state55 = 80'd9007199254740992;
parameter    ap_ST_fsm_state56 = 80'd18014398509481984;
parameter    ap_ST_fsm_state57 = 80'd36028797018963968;
parameter    ap_ST_fsm_state58 = 80'd72057594037927936;
parameter    ap_ST_fsm_state59 = 80'd144115188075855872;
parameter    ap_ST_fsm_state60 = 80'd288230376151711744;
parameter    ap_ST_fsm_state61 = 80'd576460752303423488;
parameter    ap_ST_fsm_state62 = 80'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 80'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 80'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 80'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 80'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 80'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 80'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 80'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 80'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 80'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 80'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 80'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 80'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 80'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 80'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 80'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 80'd75557863725914323419136;
parameter    ap_ST_fsm_state79 = 80'd151115727451828646838272;
parameter    ap_ST_fsm_state80 = 80'd302231454903657293676544;
parameter    ap_ST_fsm_state81 = 80'd604462909807314587353088;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] buffer_in_0_address0;
output   buffer_in_0_ce0;
input  [31:0] buffer_in_0_q0;
output  [4:0] buffer_in_1_address0;
output   buffer_in_1_ce0;
input  [31:0] buffer_in_1_q0;
output  [4:0] buffer_in_2_address0;
output   buffer_in_2_ce0;
input  [31:0] buffer_in_2_q0;
output  [4:0] buffer_in_3_address0;
output   buffer_in_3_ce0;
input  [31:0] buffer_in_3_q0;
output  [4:0] buffer_in_4_address0;
output   buffer_in_4_ce0;
input  [31:0] buffer_in_4_q0;
output  [4:0] buffer_in_5_address0;
output   buffer_in_5_ce0;
input  [31:0] buffer_in_5_q0;
output  [4:0] buffer_in_6_address0;
output   buffer_in_6_ce0;
input  [31:0] buffer_in_6_q0;
output  [4:0] buffer_in_7_address0;
output   buffer_in_7_ce0;
input  [31:0] buffer_in_7_q0;
output  [4:0] buffer_in_8_address0;
output   buffer_in_8_ce0;
input  [31:0] buffer_in_8_q0;
output  [4:0] buffer_in_9_address0;
output   buffer_in_9_ce0;
input  [31:0] buffer_in_9_q0;
output  [4:0] buffer_in_10_address0;
output   buffer_in_10_ce0;
input  [31:0] buffer_in_10_q0;
output  [4:0] buffer_in_11_address0;
output   buffer_in_11_ce0;
input  [31:0] buffer_in_11_q0;
input  [7:0] n_samples;
input  [31:0] sine_data_sliding_window_size_s_i;
output  [31:0] sine_data_sliding_window_size_s_o;
output   sine_data_sliding_window_size_s_o_ap_vld;
input  [4:0] sine_data_sliding_window_front_ptr_s_i;
output  [4:0] sine_data_sliding_window_front_ptr_s_o;
output   sine_data_sliding_window_front_ptr_s_o_ap_vld;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_0_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_0_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_0_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_0_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_1_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_1_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_1_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_1_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_2_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_2_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_2_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_2_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_3_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_3_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_3_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_3_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_4_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_4_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_4_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_4_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_5_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_5_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_5_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_5_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_6_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_6_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_6_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_6_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_7_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_7_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_7_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_7_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_8_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_8_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_8_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_8_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_9_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_9_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_9_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_9_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_10_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_10_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_10_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_10_d0;
output  [3:0] sine_data_sliding_window_buffer_amplitudes_V_11_address0;
output   sine_data_sliding_window_buffer_amplitudes_V_11_ce0;
output   sine_data_sliding_window_buffer_amplitudes_V_11_we0;
output  [11:0] sine_data_sliding_window_buffer_amplitudes_V_11_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_0_address0;
output   sine_data_sliding_window_buffer_max_val_times_0_ce0;
output   sine_data_sliding_window_buffer_max_val_times_0_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_0_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_1_address0;
output   sine_data_sliding_window_buffer_max_val_times_1_ce0;
output   sine_data_sliding_window_buffer_max_val_times_1_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_1_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_2_address0;
output   sine_data_sliding_window_buffer_max_val_times_2_ce0;
output   sine_data_sliding_window_buffer_max_val_times_2_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_2_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_3_address0;
output   sine_data_sliding_window_buffer_max_val_times_3_ce0;
output   sine_data_sliding_window_buffer_max_val_times_3_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_3_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_4_address0;
output   sine_data_sliding_window_buffer_max_val_times_4_ce0;
output   sine_data_sliding_window_buffer_max_val_times_4_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_4_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_5_address0;
output   sine_data_sliding_window_buffer_max_val_times_5_ce0;
output   sine_data_sliding_window_buffer_max_val_times_5_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_5_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_6_address0;
output   sine_data_sliding_window_buffer_max_val_times_6_ce0;
output   sine_data_sliding_window_buffer_max_val_times_6_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_6_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_7_address0;
output   sine_data_sliding_window_buffer_max_val_times_7_ce0;
output   sine_data_sliding_window_buffer_max_val_times_7_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_7_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_8_address0;
output   sine_data_sliding_window_buffer_max_val_times_8_ce0;
output   sine_data_sliding_window_buffer_max_val_times_8_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_8_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_9_address0;
output   sine_data_sliding_window_buffer_max_val_times_9_ce0;
output   sine_data_sliding_window_buffer_max_val_times_9_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_9_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_10_address0;
output   sine_data_sliding_window_buffer_max_val_times_10_ce0;
output   sine_data_sliding_window_buffer_max_val_times_10_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_10_d0;
output  [3:0] sine_data_sliding_window_buffer_max_val_times_11_address0;
output   sine_data_sliding_window_buffer_max_val_times_11_ce0;
output   sine_data_sliding_window_buffer_max_val_times_11_we0;
output  [20:0] sine_data_sliding_window_buffer_max_val_times_11_d0;
input  [4:0] sine_data_sliding_window_back_ptr_s_i;
output  [4:0] sine_data_sliding_window_back_ptr_s_o;
output   sine_data_sliding_window_back_ptr_s_o_ap_vld;
input  [5:0] sample_sliding_window_front_ptr_s_i;
output  [5:0] sample_sliding_window_front_ptr_s_o;
output   sample_sliding_window_front_ptr_s_o_ap_vld;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_0_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_0_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_1_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_1_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_2_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_2_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_3_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_3_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_4_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_4_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_5_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_5_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_6_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_6_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_7_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_7_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_8_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_8_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_9_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_9_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_10_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_10_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_11_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_11_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_12_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_12_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_13_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_13_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_14_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_14_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_15_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_15_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_16_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_16_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_17_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_17_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_18_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_18_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_19_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_19_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_20_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_20_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_21_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_21_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_22_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_22_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_23_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_23_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_24_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_24_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_25_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_25_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_26_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_26_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_27_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_27_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_28_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_28_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_29_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_29_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_30_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_30_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_0_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_0_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_1_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_1_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_2_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_2_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_3_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_3_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_4_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_4_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_5_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_5_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_6_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_6_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_7_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_7_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_8_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_8_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_9_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_9_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_10_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_10_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_11_ce0;
output   sample_sliding_window_buffer_samples_sample_V_31_11_we0;
output  [11:0] sample_sliding_window_buffer_samples_sample_V_31_11_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_0_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_1_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_2_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_3_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_4_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_5_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_6_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_7_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_8_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_9_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_10_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_d0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_11_we0;
output  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_d0;
output  [4:0] sample_sliding_window_buffer_count_s_address0;
output   sample_sliding_window_buffer_count_s_ce0;
output   sample_sliding_window_buffer_count_s_we0;
output  [5:0] sample_sliding_window_buffer_count_s_d0;
input  [5:0] sample_sliding_window_back_ptr_s_i;
output  [5:0] sample_sliding_window_back_ptr_s_o;
output   sample_sliding_window_back_ptr_s_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buffer_in_0_ce0;
reg buffer_in_1_ce0;
reg buffer_in_2_ce0;
reg buffer_in_3_ce0;
reg buffer_in_4_ce0;
reg buffer_in_5_ce0;
reg buffer_in_6_ce0;
reg buffer_in_7_ce0;
reg buffer_in_8_ce0;
reg buffer_in_9_ce0;
reg buffer_in_10_ce0;
reg buffer_in_11_ce0;
reg[31:0] sine_data_sliding_window_size_s_o;
reg sine_data_sliding_window_size_s_o_ap_vld;
reg[4:0] sine_data_sliding_window_front_ptr_s_o;
reg sine_data_sliding_window_front_ptr_s_o_ap_vld;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_0_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_0_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_0_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_1_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_1_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_1_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_2_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_2_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_2_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_3_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_3_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_3_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_4_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_4_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_4_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_5_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_5_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_5_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_6_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_6_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_6_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_7_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_7_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_7_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_8_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_8_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_8_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_9_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_9_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_9_we0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_10_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_10_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_10_we0;
reg[11:0] sine_data_sliding_window_buffer_amplitudes_V_10_d0;
reg[3:0] sine_data_sliding_window_buffer_amplitudes_V_11_address0;
reg sine_data_sliding_window_buffer_amplitudes_V_11_ce0;
reg sine_data_sliding_window_buffer_amplitudes_V_11_we0;
reg[11:0] sine_data_sliding_window_buffer_amplitudes_V_11_d0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_0_address0;
reg sine_data_sliding_window_buffer_max_val_times_0_ce0;
reg sine_data_sliding_window_buffer_max_val_times_0_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_1_address0;
reg sine_data_sliding_window_buffer_max_val_times_1_ce0;
reg sine_data_sliding_window_buffer_max_val_times_1_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_2_address0;
reg sine_data_sliding_window_buffer_max_val_times_2_ce0;
reg sine_data_sliding_window_buffer_max_val_times_2_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_3_address0;
reg sine_data_sliding_window_buffer_max_val_times_3_ce0;
reg sine_data_sliding_window_buffer_max_val_times_3_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_4_address0;
reg sine_data_sliding_window_buffer_max_val_times_4_ce0;
reg sine_data_sliding_window_buffer_max_val_times_4_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_5_address0;
reg sine_data_sliding_window_buffer_max_val_times_5_ce0;
reg sine_data_sliding_window_buffer_max_val_times_5_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_6_address0;
reg sine_data_sliding_window_buffer_max_val_times_6_ce0;
reg sine_data_sliding_window_buffer_max_val_times_6_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_7_address0;
reg sine_data_sliding_window_buffer_max_val_times_7_ce0;
reg sine_data_sliding_window_buffer_max_val_times_7_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_8_address0;
reg sine_data_sliding_window_buffer_max_val_times_8_ce0;
reg sine_data_sliding_window_buffer_max_val_times_8_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_9_address0;
reg sine_data_sliding_window_buffer_max_val_times_9_ce0;
reg sine_data_sliding_window_buffer_max_val_times_9_we0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_10_address0;
reg sine_data_sliding_window_buffer_max_val_times_10_ce0;
reg sine_data_sliding_window_buffer_max_val_times_10_we0;
reg[20:0] sine_data_sliding_window_buffer_max_val_times_10_d0;
reg[3:0] sine_data_sliding_window_buffer_max_val_times_11_address0;
reg sine_data_sliding_window_buffer_max_val_times_11_ce0;
reg sine_data_sliding_window_buffer_max_val_times_11_we0;
reg[20:0] sine_data_sliding_window_buffer_max_val_times_11_d0;
reg[4:0] sine_data_sliding_window_back_ptr_s_o;
reg sine_data_sliding_window_back_ptr_s_o_ap_vld;
reg[5:0] sample_sliding_window_front_ptr_s_o;
reg sample_sliding_window_front_ptr_s_o_ap_vld;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_0_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_0_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_0_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_1_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_1_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_1_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_2_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_2_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_2_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_3_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_3_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_3_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_4_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_4_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_4_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_5_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_5_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_5_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_6_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_6_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_6_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_7_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_7_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_7_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_8_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_8_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_8_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_9_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_9_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_9_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_10_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_10_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_10_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_11_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_11_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_11_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_12_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_12_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_12_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_13_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_13_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_13_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_14_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_14_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_14_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_15_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_15_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_15_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_16_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_16_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_16_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_17_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_17_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_17_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_18_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_18_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_18_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_19_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_19_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_19_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_20_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_20_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_20_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_21_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_21_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_21_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_22_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_22_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_22_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_23_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_23_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_23_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_24_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_24_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_24_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_25_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_25_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_25_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_26_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_26_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_26_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_27_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_27_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_27_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_28_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_28_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_28_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_29_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_29_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_0_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_1_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_2_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_3_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_4_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_5_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_6_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_7_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_8_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_9_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_10_we0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_29_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_11_we0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_0_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_0_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_1_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_1_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_2_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_2_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_3_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_3_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_4_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_4_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_5_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_5_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_6_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_6_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_7_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_7_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_8_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_8_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_9_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_9_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_10_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_10_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_30_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_30_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_11_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_30_11_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_0_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_1_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_2_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_3_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_4_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_5_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_6_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_7_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_8_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_9_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_10_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_11_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_0_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_0_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_0_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_1_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_1_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_1_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_2_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_2_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_2_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_3_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_3_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_3_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_4_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_4_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_4_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_5_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_5_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_5_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_6_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_6_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_6_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_7_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_7_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_7_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_8_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_8_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_8_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_9_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_9_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_9_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_10_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_10_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_10_d0;
reg[4:0] sample_sliding_window_buffer_samples_sample_V_31_11_address0;
reg sample_sliding_window_buffer_samples_sample_V_31_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_11_we0;
reg[11:0] sample_sliding_window_buffer_samples_sample_V_31_11_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_0_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_1_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_2_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_3_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_4_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_5_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_6_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_7_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_8_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_9_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_10_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_d0;
reg[4:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_address0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_11_we0;
reg[19:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_d0;
reg[4:0] sample_sliding_window_buffer_count_s_address0;
reg sample_sliding_window_buffer_count_s_ce0;
reg sample_sliding_window_buffer_count_s_we0;
reg[5:0] sample_sliding_window_back_ptr_s_o;
reg sample_sliding_window_back_ptr_s_o_ap_vld;

(* fsm_encoding = "none" *) reg   [79:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] sample_sliding_window_size_s;
reg   [3:0] i_4_reg_26574;
wire   [5:0] sample_period_count_s_fu_26606_p3;
reg   [5:0] sample_period_count_s_reg_28714;
wire   [5:0] add_ln113_fu_26614_p2;
reg   [5:0] add_ln113_reg_28901;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln878_fu_26620_p1;
reg   [63:0] zext_ln878_reg_28906;
wire   [6:0] zext_ln878_1_fu_26624_p1;
reg   [6:0] zext_ln878_1_reg_28934;
wire   [8:0] zext_ln878_2_fu_26628_p1;
reg   [8:0] zext_ln878_2_reg_28939;
wire   [0:0] icmp_ln878_fu_26632_p2;
wire   [63:0] zext_ln117_fu_26641_p1;
reg   [63:0] zext_ln117_reg_28948;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [0:0] cmp53_fu_26647_p2;
reg   [0:0] cmp53_reg_29022;
wire    ap_CS_fsm_state8;
wire  signed [6:0] sext_ln146_fu_26659_p1;
reg  signed [6:0] sext_ln146_reg_29026;
wire   [3:0] trunc_ln146_fu_26663_p1;
reg   [3:0] trunc_ln146_reg_29031;
wire   [3:0] add_ln134_fu_26667_p2;
reg   [3:0] add_ln134_reg_29036;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln134_fu_26673_p1;
reg   [63:0] zext_ln134_reg_29041;
reg   [8:0] times_addr_1_reg_29052;
wire   [0:0] icmp_ln134_fu_26696_p2;
wire   [0:0] icmp_ln146_1_fu_26729_p2;
reg   [0:0] icmp_ln146_1_reg_29065;
wire   [11:0] val_V_fu_26758_p1;
reg   [11:0] val_V_reg_29075;
wire    ap_CS_fsm_state10;
wire   [20:0] trunc_ln144_fu_26793_p1;
reg   [20:0] trunc_ln144_reg_29083;
reg   [3:0] max_vals_V_addr_1_reg_29088;
wire    ap_CS_fsm_state11;
wire   [3:0] add_ln180_fu_26808_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state19_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln180_fu_26814_p2;
reg   [0:0] icmp_ln180_reg_29109;
wire   [63:0] i_4_cast_fu_26820_p1;
reg   [63:0] i_4_cast_reg_29113;
wire   [5:0] add_ln19_fu_26889_p2;
reg   [5:0] add_ln19_reg_29128;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln19_fu_26895_p1;
reg   [63:0] zext_ln19_reg_29133;
wire   [0:0] icmp_ln19_fu_26923_p2;
wire   [11:0] psd_amplitudes_V_q1;
reg   [11:0] psd_amplitudes_V_load_reg_29304;
wire    ap_CS_fsm_state24;
wire   [11:0] psd_amplitudes_V_q0;
reg   [11:0] psd_amplitudes_V_load_1_reg_29309;
wire   [20:0] psd_max_val_times_q1;
reg   [20:0] psd_max_val_times_load_reg_29324;
wire   [20:0] psd_max_val_times_q0;
reg   [20:0] psd_max_val_times_load_1_reg_29329;
reg   [11:0] psd_amplitudes_V_load_2_reg_29344;
wire    ap_CS_fsm_state25;
reg   [11:0] psd_amplitudes_V_load_3_reg_29349;
reg   [20:0] psd_max_val_times_load_2_reg_29364;
reg   [20:0] psd_max_val_times_load_3_reg_29369;
reg   [11:0] psd_amplitudes_V_load_4_reg_29384;
wire    ap_CS_fsm_state26;
reg   [11:0] psd_amplitudes_V_load_5_reg_29389;
reg   [20:0] psd_max_val_times_load_4_reg_29404;
reg   [20:0] psd_max_val_times_load_5_reg_29409;
reg   [11:0] psd_amplitudes_V_load_6_reg_29424;
wire    ap_CS_fsm_state27;
reg   [11:0] psd_amplitudes_V_load_7_reg_29429;
reg   [20:0] psd_max_val_times_load_6_reg_29444;
reg   [20:0] psd_max_val_times_load_7_reg_29449;
reg   [11:0] psd_amplitudes_V_load_8_reg_29464;
wire    ap_CS_fsm_state28;
reg   [11:0] psd_amplitudes_V_load_9_reg_29469;
reg   [20:0] psd_max_val_times_load_8_reg_29484;
reg   [20:0] psd_max_val_times_load_9_reg_29489;
reg   [11:0] psd_amplitudes_V_load_10_reg_29504;
wire    ap_CS_fsm_state29;
reg   [11:0] psd_amplitudes_V_load_11_reg_29509;
reg   [20:0] psd_max_val_times_load_10_reg_29514;
reg   [20:0] psd_max_val_times_load_11_reg_29519;
reg   [31:0] sine_data_sliding_window_size_load_reg_29524;
wire   [0:0] icmp_ln52_fu_26932_p2;
reg   [0:0] icmp_ln52_reg_29530;
wire   [4:0] grp_fu_26952_p2;
reg   [4:0] new_front_ptr_reg_29539;
wire    ap_CS_fsm_state38;
wire   [4:0] trunc_ln61_fu_26992_p1;
reg   [4:0] trunc_ln61_reg_29544;
wire   [0:0] icmp_ln63_fu_27000_p2;
reg   [0:0] icmp_ln63_reg_29549;
wire    ap_CS_fsm_state46;
wire   [11:0] sample_period_samples_0_sample_V_q1;
reg   [11:0] sample_period_samples_0_sample_V_load_reg_29801;
wire    ap_CS_fsm_state47;
wire   [11:0] sample_period_samples_1_sample_V_q1;
reg   [11:0] sample_period_samples_1_sample_V_load_reg_29806;
wire   [11:0] sample_period_samples_2_sample_V_q1;
reg   [11:0] sample_period_samples_2_sample_V_load_reg_29811;
wire   [11:0] sample_period_samples_3_sample_V_q1;
reg   [11:0] sample_period_samples_3_sample_V_load_reg_29816;
wire   [11:0] sample_period_samples_4_sample_V_q1;
reg   [11:0] sample_period_samples_4_sample_V_load_reg_29821;
wire   [11:0] sample_period_samples_5_sample_V_q1;
reg   [11:0] sample_period_samples_5_sample_V_load_reg_29826;
wire   [11:0] sample_period_samples_6_sample_V_q1;
reg   [11:0] sample_period_samples_6_sample_V_load_reg_29831;
wire   [11:0] sample_period_samples_7_sample_V_q1;
reg   [11:0] sample_period_samples_7_sample_V_load_reg_29836;
wire   [11:0] sample_period_samples_8_sample_V_q1;
reg   [11:0] sample_period_samples_8_sample_V_load_reg_29841;
wire   [11:0] sample_period_samples_9_sample_V_q1;
reg   [11:0] sample_period_samples_9_sample_V_load_reg_29846;
wire   [11:0] sample_period_samples_10_sample_V_q1;
reg   [11:0] sample_period_samples_10_sample_V_load_reg_29851;
wire   [11:0] sample_period_samples_11_sample_V_q1;
reg   [11:0] sample_period_samples_11_sample_V_load_reg_29856;
wire   [19:0] sample_period_samples_0_timestamp_V_q1;
reg   [19:0] sample_period_samples_0_timestamp_V_load_reg_29861;
wire   [19:0] sample_period_samples_1_timestamp_V_q1;
reg   [19:0] sample_period_samples_1_timestamp_V_load_reg_29866;
wire   [19:0] sample_period_samples_2_timestamp_V_q1;
reg   [19:0] sample_period_samples_2_timestamp_V_load_reg_29871;
wire   [19:0] sample_period_samples_3_timestamp_V_q1;
reg   [19:0] sample_period_samples_3_timestamp_V_load_reg_29876;
wire   [19:0] sample_period_samples_4_timestamp_V_q1;
reg   [19:0] sample_period_samples_4_timestamp_V_load_reg_29881;
wire   [19:0] sample_period_samples_5_timestamp_V_q1;
reg   [19:0] sample_period_samples_5_timestamp_V_load_reg_29886;
wire   [19:0] sample_period_samples_6_timestamp_V_q1;
reg   [19:0] sample_period_samples_6_timestamp_V_load_reg_29891;
wire   [19:0] sample_period_samples_7_timestamp_V_q1;
reg   [19:0] sample_period_samples_7_timestamp_V_load_reg_29896;
wire   [19:0] sample_period_samples_8_timestamp_V_q1;
reg   [19:0] sample_period_samples_8_timestamp_V_load_reg_29901;
wire   [19:0] sample_period_samples_9_timestamp_V_q1;
reg   [19:0] sample_period_samples_9_timestamp_V_load_reg_29906;
wire   [19:0] sample_period_samples_10_timestamp_V_q1;
reg   [19:0] sample_period_samples_10_timestamp_V_load_reg_29911;
wire   [19:0] sample_period_samples_11_timestamp_V_q1;
reg   [19:0] sample_period_samples_11_timestamp_V_load_reg_29916;
wire   [11:0] sample_period_samples_0_sample_V_q0;
reg   [11:0] sample_period_samples_0_sample_V_load_1_reg_29921;
wire   [11:0] sample_period_samples_1_sample_V_q0;
reg   [11:0] sample_period_samples_1_sample_V_load_1_reg_29926;
wire   [11:0] sample_period_samples_2_sample_V_q0;
reg   [11:0] sample_period_samples_2_sample_V_load_1_reg_29931;
wire   [11:0] sample_period_samples_3_sample_V_q0;
reg   [11:0] sample_period_samples_3_sample_V_load_1_reg_29936;
wire   [11:0] sample_period_samples_4_sample_V_q0;
reg   [11:0] sample_period_samples_4_sample_V_load_1_reg_29941;
wire   [11:0] sample_period_samples_5_sample_V_q0;
reg   [11:0] sample_period_samples_5_sample_V_load_1_reg_29946;
wire   [11:0] sample_period_samples_6_sample_V_q0;
reg   [11:0] sample_period_samples_6_sample_V_load_1_reg_29951;
wire   [11:0] sample_period_samples_7_sample_V_q0;
reg   [11:0] sample_period_samples_7_sample_V_load_1_reg_29956;
wire   [11:0] sample_period_samples_8_sample_V_q0;
reg   [11:0] sample_period_samples_8_sample_V_load_1_reg_29961;
wire   [11:0] sample_period_samples_9_sample_V_q0;
reg   [11:0] sample_period_samples_9_sample_V_load_1_reg_29966;
wire   [11:0] sample_period_samples_10_sample_V_q0;
reg   [11:0] sample_period_samples_10_sample_V_load_1_reg_29971;
wire   [11:0] sample_period_samples_11_sample_V_q0;
reg   [11:0] sample_period_samples_11_sample_V_load_1_reg_29976;
wire   [19:0] sample_period_samples_0_timestamp_V_q0;
reg   [19:0] sample_period_samples_0_timestamp_V_load_1_reg_29981;
wire   [19:0] sample_period_samples_1_timestamp_V_q0;
reg   [19:0] sample_period_samples_1_timestamp_V_load_1_reg_29986;
wire   [19:0] sample_period_samples_2_timestamp_V_q0;
reg   [19:0] sample_period_samples_2_timestamp_V_load_1_reg_29991;
wire   [19:0] sample_period_samples_3_timestamp_V_q0;
reg   [19:0] sample_period_samples_3_timestamp_V_load_1_reg_29996;
wire   [19:0] sample_period_samples_4_timestamp_V_q0;
reg   [19:0] sample_period_samples_4_timestamp_V_load_1_reg_30001;
wire   [19:0] sample_period_samples_5_timestamp_V_q0;
reg   [19:0] sample_period_samples_5_timestamp_V_load_1_reg_30006;
wire   [19:0] sample_period_samples_6_timestamp_V_q0;
reg   [19:0] sample_period_samples_6_timestamp_V_load_1_reg_30011;
wire   [19:0] sample_period_samples_7_timestamp_V_q0;
reg   [19:0] sample_period_samples_7_timestamp_V_load_1_reg_30016;
wire   [19:0] sample_period_samples_8_timestamp_V_q0;
reg   [19:0] sample_period_samples_8_timestamp_V_load_1_reg_30021;
wire   [19:0] sample_period_samples_9_timestamp_V_q0;
reg   [19:0] sample_period_samples_9_timestamp_V_load_1_reg_30026;
wire   [19:0] sample_period_samples_10_timestamp_V_q0;
reg   [19:0] sample_period_samples_10_timestamp_V_load_1_reg_30031;
wire   [19:0] sample_period_samples_11_timestamp_V_q0;
reg   [19:0] sample_period_samples_11_timestamp_V_load_1_reg_30036;
reg   [11:0] sample_period_samples_0_sample_V_load_2_reg_30281;
wire    ap_CS_fsm_state48;
reg   [11:0] sample_period_samples_1_sample_V_load_2_reg_30286;
reg   [11:0] sample_period_samples_2_sample_V_load_2_reg_30291;
reg   [11:0] sample_period_samples_3_sample_V_load_2_reg_30296;
reg   [11:0] sample_period_samples_4_sample_V_load_2_reg_30301;
reg   [11:0] sample_period_samples_5_sample_V_load_2_reg_30306;
reg   [11:0] sample_period_samples_6_sample_V_load_2_reg_30311;
reg   [11:0] sample_period_samples_7_sample_V_load_2_reg_30316;
reg   [11:0] sample_period_samples_8_sample_V_load_2_reg_30321;
reg   [11:0] sample_period_samples_9_sample_V_load_2_reg_30326;
reg   [11:0] sample_period_samples_10_sample_V_load_2_reg_30331;
reg   [11:0] sample_period_samples_11_sample_V_load_2_reg_30336;
reg   [19:0] sample_period_samples_0_timestamp_V_load_2_reg_30341;
reg   [19:0] sample_period_samples_1_timestamp_V_load_2_reg_30346;
reg   [19:0] sample_period_samples_2_timestamp_V_load_2_reg_30351;
reg   [19:0] sample_period_samples_3_timestamp_V_load_2_reg_30356;
reg   [19:0] sample_period_samples_4_timestamp_V_load_2_reg_30361;
reg   [19:0] sample_period_samples_5_timestamp_V_load_2_reg_30366;
reg   [19:0] sample_period_samples_6_timestamp_V_load_2_reg_30371;
reg   [19:0] sample_period_samples_7_timestamp_V_load_2_reg_30376;
reg   [19:0] sample_period_samples_8_timestamp_V_load_2_reg_30381;
reg   [19:0] sample_period_samples_9_timestamp_V_load_2_reg_30386;
reg   [19:0] sample_period_samples_10_timestamp_V_load_2_reg_30391;
reg   [19:0] sample_period_samples_11_timestamp_V_load_2_reg_30396;
reg   [11:0] sample_period_samples_0_sample_V_load_3_reg_30401;
reg   [11:0] sample_period_samples_1_sample_V_load_3_reg_30406;
reg   [11:0] sample_period_samples_2_sample_V_load_3_reg_30411;
reg   [11:0] sample_period_samples_3_sample_V_load_3_reg_30416;
reg   [11:0] sample_period_samples_4_sample_V_load_3_reg_30421;
reg   [11:0] sample_period_samples_5_sample_V_load_3_reg_30426;
reg   [11:0] sample_period_samples_6_sample_V_load_3_reg_30431;
reg   [11:0] sample_period_samples_7_sample_V_load_3_reg_30436;
reg   [11:0] sample_period_samples_8_sample_V_load_3_reg_30441;
reg   [11:0] sample_period_samples_9_sample_V_load_3_reg_30446;
reg   [11:0] sample_period_samples_10_sample_V_load_3_reg_30451;
reg   [11:0] sample_period_samples_11_sample_V_load_3_reg_30456;
reg   [19:0] sample_period_samples_0_timestamp_V_load_3_reg_30461;
reg   [19:0] sample_period_samples_1_timestamp_V_load_3_reg_30466;
reg   [19:0] sample_period_samples_2_timestamp_V_load_3_reg_30471;
reg   [19:0] sample_period_samples_3_timestamp_V_load_3_reg_30476;
reg   [19:0] sample_period_samples_4_timestamp_V_load_3_reg_30481;
reg   [19:0] sample_period_samples_5_timestamp_V_load_3_reg_30486;
reg   [19:0] sample_period_samples_6_timestamp_V_load_3_reg_30491;
reg   [19:0] sample_period_samples_7_timestamp_V_load_3_reg_30496;
reg   [19:0] sample_period_samples_8_timestamp_V_load_3_reg_30501;
reg   [19:0] sample_period_samples_9_timestamp_V_load_3_reg_30506;
reg   [19:0] sample_period_samples_10_timestamp_V_load_3_reg_30511;
reg   [19:0] sample_period_samples_11_timestamp_V_load_3_reg_30516;
reg   [11:0] sample_period_samples_0_sample_V_load_4_reg_30761;
wire    ap_CS_fsm_state49;
reg   [11:0] sample_period_samples_1_sample_V_load_4_reg_30766;
reg   [11:0] sample_period_samples_2_sample_V_load_4_reg_30771;
reg   [11:0] sample_period_samples_3_sample_V_load_4_reg_30776;
reg   [11:0] sample_period_samples_4_sample_V_load_4_reg_30781;
reg   [11:0] sample_period_samples_5_sample_V_load_4_reg_30786;
reg   [11:0] sample_period_samples_6_sample_V_load_4_reg_30791;
reg   [11:0] sample_period_samples_7_sample_V_load_4_reg_30796;
reg   [11:0] sample_period_samples_8_sample_V_load_4_reg_30801;
reg   [11:0] sample_period_samples_9_sample_V_load_4_reg_30806;
reg   [11:0] sample_period_samples_10_sample_V_load_4_reg_30811;
reg   [11:0] sample_period_samples_11_sample_V_load_4_reg_30816;
reg   [19:0] sample_period_samples_0_timestamp_V_load_4_reg_30821;
reg   [19:0] sample_period_samples_1_timestamp_V_load_4_reg_30826;
reg   [19:0] sample_period_samples_2_timestamp_V_load_4_reg_30831;
reg   [19:0] sample_period_samples_3_timestamp_V_load_4_reg_30836;
reg   [19:0] sample_period_samples_4_timestamp_V_load_4_reg_30841;
reg   [19:0] sample_period_samples_5_timestamp_V_load_4_reg_30846;
reg   [19:0] sample_period_samples_6_timestamp_V_load_4_reg_30851;
reg   [19:0] sample_period_samples_7_timestamp_V_load_4_reg_30856;
reg   [19:0] sample_period_samples_8_timestamp_V_load_4_reg_30861;
reg   [19:0] sample_period_samples_9_timestamp_V_load_4_reg_30866;
reg   [19:0] sample_period_samples_10_timestamp_V_load_4_reg_30871;
reg   [19:0] sample_period_samples_11_timestamp_V_load_4_reg_30876;
reg   [11:0] sample_period_samples_0_sample_V_load_5_reg_30881;
reg   [11:0] sample_period_samples_1_sample_V_load_5_reg_30886;
reg   [11:0] sample_period_samples_2_sample_V_load_5_reg_30891;
reg   [11:0] sample_period_samples_3_sample_V_load_5_reg_30896;
reg   [11:0] sample_period_samples_4_sample_V_load_5_reg_30901;
reg   [11:0] sample_period_samples_5_sample_V_load_5_reg_30906;
reg   [11:0] sample_period_samples_6_sample_V_load_5_reg_30911;
reg   [11:0] sample_period_samples_7_sample_V_load_5_reg_30916;
reg   [11:0] sample_period_samples_8_sample_V_load_5_reg_30921;
reg   [11:0] sample_period_samples_9_sample_V_load_5_reg_30926;
reg   [11:0] sample_period_samples_10_sample_V_load_5_reg_30931;
reg   [11:0] sample_period_samples_11_sample_V_load_5_reg_30936;
reg   [19:0] sample_period_samples_0_timestamp_V_load_5_reg_30941;
reg   [19:0] sample_period_samples_1_timestamp_V_load_5_reg_30946;
reg   [19:0] sample_period_samples_2_timestamp_V_load_5_reg_30951;
reg   [19:0] sample_period_samples_3_timestamp_V_load_5_reg_30956;
reg   [19:0] sample_period_samples_4_timestamp_V_load_5_reg_30961;
reg   [19:0] sample_period_samples_5_timestamp_V_load_5_reg_30966;
reg   [19:0] sample_period_samples_6_timestamp_V_load_5_reg_30971;
reg   [19:0] sample_period_samples_7_timestamp_V_load_5_reg_30976;
reg   [19:0] sample_period_samples_8_timestamp_V_load_5_reg_30981;
reg   [19:0] sample_period_samples_9_timestamp_V_load_5_reg_30986;
reg   [19:0] sample_period_samples_10_timestamp_V_load_5_reg_30991;
reg   [19:0] sample_period_samples_11_timestamp_V_load_5_reg_30996;
reg   [11:0] sample_period_samples_0_sample_V_load_6_reg_31241;
wire    ap_CS_fsm_state50;
reg   [11:0] sample_period_samples_1_sample_V_load_6_reg_31246;
reg   [11:0] sample_period_samples_2_sample_V_load_6_reg_31251;
reg   [11:0] sample_period_samples_3_sample_V_load_6_reg_31256;
reg   [11:0] sample_period_samples_4_sample_V_load_6_reg_31261;
reg   [11:0] sample_period_samples_5_sample_V_load_6_reg_31266;
reg   [11:0] sample_period_samples_6_sample_V_load_6_reg_31271;
reg   [11:0] sample_period_samples_7_sample_V_load_6_reg_31276;
reg   [11:0] sample_period_samples_8_sample_V_load_6_reg_31281;
reg   [11:0] sample_period_samples_9_sample_V_load_6_reg_31286;
reg   [11:0] sample_period_samples_10_sample_V_load_6_reg_31291;
reg   [11:0] sample_period_samples_11_sample_V_load_6_reg_31296;
reg   [19:0] sample_period_samples_0_timestamp_V_load_6_reg_31301;
reg   [19:0] sample_period_samples_1_timestamp_V_load_6_reg_31306;
reg   [19:0] sample_period_samples_2_timestamp_V_load_6_reg_31311;
reg   [19:0] sample_period_samples_3_timestamp_V_load_6_reg_31316;
reg   [19:0] sample_period_samples_4_timestamp_V_load_6_reg_31321;
reg   [19:0] sample_period_samples_5_timestamp_V_load_6_reg_31326;
reg   [19:0] sample_period_samples_6_timestamp_V_load_6_reg_31331;
reg   [19:0] sample_period_samples_7_timestamp_V_load_6_reg_31336;
reg   [19:0] sample_period_samples_8_timestamp_V_load_6_reg_31341;
reg   [19:0] sample_period_samples_9_timestamp_V_load_6_reg_31346;
reg   [19:0] sample_period_samples_10_timestamp_V_load_6_reg_31351;
reg   [19:0] sample_period_samples_11_timestamp_V_load_6_reg_31356;
reg   [11:0] sample_period_samples_0_sample_V_load_7_reg_31361;
reg   [11:0] sample_period_samples_1_sample_V_load_7_reg_31366;
reg   [11:0] sample_period_samples_2_sample_V_load_7_reg_31371;
reg   [11:0] sample_period_samples_3_sample_V_load_7_reg_31376;
reg   [11:0] sample_period_samples_4_sample_V_load_7_reg_31381;
reg   [11:0] sample_period_samples_5_sample_V_load_7_reg_31386;
reg   [11:0] sample_period_samples_6_sample_V_load_7_reg_31391;
reg   [11:0] sample_period_samples_7_sample_V_load_7_reg_31396;
reg   [11:0] sample_period_samples_8_sample_V_load_7_reg_31401;
reg   [11:0] sample_period_samples_9_sample_V_load_7_reg_31406;
reg   [11:0] sample_period_samples_10_sample_V_load_7_reg_31411;
reg   [11:0] sample_period_samples_11_sample_V_load_7_reg_31416;
reg   [19:0] sample_period_samples_0_timestamp_V_load_7_reg_31421;
reg   [19:0] sample_period_samples_1_timestamp_V_load_7_reg_31426;
reg   [19:0] sample_period_samples_2_timestamp_V_load_7_reg_31431;
reg   [19:0] sample_period_samples_3_timestamp_V_load_7_reg_31436;
reg   [19:0] sample_period_samples_4_timestamp_V_load_7_reg_31441;
reg   [19:0] sample_period_samples_5_timestamp_V_load_7_reg_31446;
reg   [19:0] sample_period_samples_6_timestamp_V_load_7_reg_31451;
reg   [19:0] sample_period_samples_7_timestamp_V_load_7_reg_31456;
reg   [19:0] sample_period_samples_8_timestamp_V_load_7_reg_31461;
reg   [19:0] sample_period_samples_9_timestamp_V_load_7_reg_31466;
reg   [19:0] sample_period_samples_10_timestamp_V_load_7_reg_31471;
reg   [19:0] sample_period_samples_11_timestamp_V_load_7_reg_31476;
reg   [11:0] sample_period_samples_0_sample_V_load_8_reg_31721;
wire    ap_CS_fsm_state51;
reg   [11:0] sample_period_samples_1_sample_V_load_8_reg_31726;
reg   [11:0] sample_period_samples_2_sample_V_load_8_reg_31731;
reg   [11:0] sample_period_samples_3_sample_V_load_8_reg_31736;
reg   [11:0] sample_period_samples_4_sample_V_load_8_reg_31741;
reg   [11:0] sample_period_samples_5_sample_V_load_8_reg_31746;
reg   [11:0] sample_period_samples_6_sample_V_load_8_reg_31751;
reg   [11:0] sample_period_samples_7_sample_V_load_8_reg_31756;
reg   [11:0] sample_period_samples_8_sample_V_load_8_reg_31761;
reg   [11:0] sample_period_samples_9_sample_V_load_8_reg_31766;
reg   [11:0] sample_period_samples_10_sample_V_load_8_reg_31771;
reg   [11:0] sample_period_samples_11_sample_V_load_8_reg_31776;
reg   [19:0] sample_period_samples_0_timestamp_V_load_8_reg_31781;
reg   [19:0] sample_period_samples_1_timestamp_V_load_8_reg_31786;
reg   [19:0] sample_period_samples_2_timestamp_V_load_8_reg_31791;
reg   [19:0] sample_period_samples_3_timestamp_V_load_8_reg_31796;
reg   [19:0] sample_period_samples_4_timestamp_V_load_8_reg_31801;
reg   [19:0] sample_period_samples_5_timestamp_V_load_8_reg_31806;
reg   [19:0] sample_period_samples_6_timestamp_V_load_8_reg_31811;
reg   [19:0] sample_period_samples_7_timestamp_V_load_8_reg_31816;
reg   [19:0] sample_period_samples_8_timestamp_V_load_8_reg_31821;
reg   [19:0] sample_period_samples_9_timestamp_V_load_8_reg_31826;
reg   [19:0] sample_period_samples_10_timestamp_V_load_8_reg_31831;
reg   [19:0] sample_period_samples_11_timestamp_V_load_8_reg_31836;
reg   [11:0] sample_period_samples_0_sample_V_load_9_reg_31841;
reg   [11:0] sample_period_samples_1_sample_V_load_9_reg_31846;
reg   [11:0] sample_period_samples_2_sample_V_load_9_reg_31851;
reg   [11:0] sample_period_samples_3_sample_V_load_9_reg_31856;
reg   [11:0] sample_period_samples_4_sample_V_load_9_reg_31861;
reg   [11:0] sample_period_samples_5_sample_V_load_9_reg_31866;
reg   [11:0] sample_period_samples_6_sample_V_load_9_reg_31871;
reg   [11:0] sample_period_samples_7_sample_V_load_9_reg_31876;
reg   [11:0] sample_period_samples_8_sample_V_load_9_reg_31881;
reg   [11:0] sample_period_samples_9_sample_V_load_9_reg_31886;
reg   [11:0] sample_period_samples_10_sample_V_load_9_reg_31891;
reg   [11:0] sample_period_samples_11_sample_V_load_9_reg_31896;
reg   [19:0] sample_period_samples_0_timestamp_V_load_9_reg_31901;
reg   [19:0] sample_period_samples_1_timestamp_V_load_9_reg_31906;
reg   [19:0] sample_period_samples_2_timestamp_V_load_9_reg_31911;
reg   [19:0] sample_period_samples_3_timestamp_V_load_9_reg_31916;
reg   [19:0] sample_period_samples_4_timestamp_V_load_9_reg_31921;
reg   [19:0] sample_period_samples_5_timestamp_V_load_9_reg_31926;
reg   [19:0] sample_period_samples_6_timestamp_V_load_9_reg_31931;
reg   [19:0] sample_period_samples_7_timestamp_V_load_9_reg_31936;
reg   [19:0] sample_period_samples_8_timestamp_V_load_9_reg_31941;
reg   [19:0] sample_period_samples_9_timestamp_V_load_9_reg_31946;
reg   [19:0] sample_period_samples_10_timestamp_V_load_9_reg_31951;
reg   [19:0] sample_period_samples_11_timestamp_V_load_9_reg_31956;
reg   [11:0] sample_period_samples_0_sample_V_load_10_reg_32201;
wire    ap_CS_fsm_state52;
reg   [11:0] sample_period_samples_1_sample_V_load_10_reg_32206;
reg   [11:0] sample_period_samples_2_sample_V_load_10_reg_32211;
reg   [11:0] sample_period_samples_3_sample_V_load_10_reg_32216;
reg   [11:0] sample_period_samples_4_sample_V_load_10_reg_32221;
reg   [11:0] sample_period_samples_5_sample_V_load_10_reg_32226;
reg   [11:0] sample_period_samples_6_sample_V_load_10_reg_32231;
reg   [11:0] sample_period_samples_7_sample_V_load_10_reg_32236;
reg   [11:0] sample_period_samples_8_sample_V_load_10_reg_32241;
reg   [11:0] sample_period_samples_9_sample_V_load_10_reg_32246;
reg   [11:0] sample_period_samples_10_sample_V_load_10_reg_32251;
reg   [11:0] sample_period_samples_11_sample_V_load_10_reg_32256;
reg   [19:0] sample_period_samples_0_timestamp_V_load_10_reg_32261;
reg   [19:0] sample_period_samples_1_timestamp_V_load_10_reg_32266;
reg   [19:0] sample_period_samples_2_timestamp_V_load_10_reg_32271;
reg   [19:0] sample_period_samples_3_timestamp_V_load_10_reg_32276;
reg   [19:0] sample_period_samples_4_timestamp_V_load_10_reg_32281;
reg   [19:0] sample_period_samples_5_timestamp_V_load_10_reg_32286;
reg   [19:0] sample_period_samples_6_timestamp_V_load_10_reg_32291;
reg   [19:0] sample_period_samples_7_timestamp_V_load_10_reg_32296;
reg   [19:0] sample_period_samples_8_timestamp_V_load_10_reg_32301;
reg   [19:0] sample_period_samples_9_timestamp_V_load_10_reg_32306;
reg   [19:0] sample_period_samples_10_timestamp_V_load_10_reg_32311;
reg   [19:0] sample_period_samples_11_timestamp_V_load_10_reg_32316;
reg   [11:0] sample_period_samples_0_sample_V_load_11_reg_32321;
reg   [11:0] sample_period_samples_1_sample_V_load_11_reg_32326;
reg   [11:0] sample_period_samples_2_sample_V_load_11_reg_32331;
reg   [11:0] sample_period_samples_3_sample_V_load_11_reg_32336;
reg   [11:0] sample_period_samples_4_sample_V_load_11_reg_32341;
reg   [11:0] sample_period_samples_5_sample_V_load_11_reg_32346;
reg   [11:0] sample_period_samples_6_sample_V_load_11_reg_32351;
reg   [11:0] sample_period_samples_7_sample_V_load_11_reg_32356;
reg   [11:0] sample_period_samples_8_sample_V_load_11_reg_32361;
reg   [11:0] sample_period_samples_9_sample_V_load_11_reg_32366;
reg   [11:0] sample_period_samples_10_sample_V_load_11_reg_32371;
reg   [11:0] sample_period_samples_11_sample_V_load_11_reg_32376;
reg   [19:0] sample_period_samples_0_timestamp_V_load_11_reg_32381;
reg   [19:0] sample_period_samples_1_timestamp_V_load_11_reg_32386;
reg   [19:0] sample_period_samples_2_timestamp_V_load_11_reg_32391;
reg   [19:0] sample_period_samples_3_timestamp_V_load_11_reg_32396;
reg   [19:0] sample_period_samples_4_timestamp_V_load_11_reg_32401;
reg   [19:0] sample_period_samples_5_timestamp_V_load_11_reg_32406;
reg   [19:0] sample_period_samples_6_timestamp_V_load_11_reg_32411;
reg   [19:0] sample_period_samples_7_timestamp_V_load_11_reg_32416;
reg   [19:0] sample_period_samples_8_timestamp_V_load_11_reg_32421;
reg   [19:0] sample_period_samples_9_timestamp_V_load_11_reg_32426;
reg   [19:0] sample_period_samples_10_timestamp_V_load_11_reg_32431;
reg   [19:0] sample_period_samples_11_timestamp_V_load_11_reg_32436;
reg   [11:0] sample_period_samples_0_sample_V_load_12_reg_32681;
wire    ap_CS_fsm_state53;
reg   [11:0] sample_period_samples_1_sample_V_load_12_reg_32686;
reg   [11:0] sample_period_samples_2_sample_V_load_12_reg_32691;
reg   [11:0] sample_period_samples_3_sample_V_load_12_reg_32696;
reg   [11:0] sample_period_samples_4_sample_V_load_12_reg_32701;
reg   [11:0] sample_period_samples_5_sample_V_load_12_reg_32706;
reg   [11:0] sample_period_samples_6_sample_V_load_12_reg_32711;
reg   [11:0] sample_period_samples_7_sample_V_load_12_reg_32716;
reg   [11:0] sample_period_samples_8_sample_V_load_12_reg_32721;
reg   [11:0] sample_period_samples_9_sample_V_load_12_reg_32726;
reg   [11:0] sample_period_samples_10_sample_V_load_12_reg_32731;
reg   [11:0] sample_period_samples_11_sample_V_load_12_reg_32736;
reg   [19:0] sample_period_samples_0_timestamp_V_load_12_reg_32741;
reg   [19:0] sample_period_samples_1_timestamp_V_load_12_reg_32746;
reg   [19:0] sample_period_samples_2_timestamp_V_load_12_reg_32751;
reg   [19:0] sample_period_samples_3_timestamp_V_load_12_reg_32756;
reg   [19:0] sample_period_samples_4_timestamp_V_load_12_reg_32761;
reg   [19:0] sample_period_samples_5_timestamp_V_load_12_reg_32766;
reg   [19:0] sample_period_samples_6_timestamp_V_load_12_reg_32771;
reg   [19:0] sample_period_samples_7_timestamp_V_load_12_reg_32776;
reg   [19:0] sample_period_samples_8_timestamp_V_load_12_reg_32781;
reg   [19:0] sample_period_samples_9_timestamp_V_load_12_reg_32786;
reg   [19:0] sample_period_samples_10_timestamp_V_load_12_reg_32791;
reg   [19:0] sample_period_samples_11_timestamp_V_load_12_reg_32796;
reg   [11:0] sample_period_samples_0_sample_V_load_13_reg_32801;
reg   [11:0] sample_period_samples_1_sample_V_load_13_reg_32806;
reg   [11:0] sample_period_samples_2_sample_V_load_13_reg_32811;
reg   [11:0] sample_period_samples_3_sample_V_load_13_reg_32816;
reg   [11:0] sample_period_samples_4_sample_V_load_13_reg_32821;
reg   [11:0] sample_period_samples_5_sample_V_load_13_reg_32826;
reg   [11:0] sample_period_samples_6_sample_V_load_13_reg_32831;
reg   [11:0] sample_period_samples_7_sample_V_load_13_reg_32836;
reg   [11:0] sample_period_samples_8_sample_V_load_13_reg_32841;
reg   [11:0] sample_period_samples_9_sample_V_load_13_reg_32846;
reg   [11:0] sample_period_samples_10_sample_V_load_13_reg_32851;
reg   [11:0] sample_period_samples_11_sample_V_load_13_reg_32856;
reg   [19:0] sample_period_samples_0_timestamp_V_load_13_reg_32861;
reg   [19:0] sample_period_samples_1_timestamp_V_load_13_reg_32866;
reg   [19:0] sample_period_samples_2_timestamp_V_load_13_reg_32871;
reg   [19:0] sample_period_samples_3_timestamp_V_load_13_reg_32876;
reg   [19:0] sample_period_samples_4_timestamp_V_load_13_reg_32881;
reg   [19:0] sample_period_samples_5_timestamp_V_load_13_reg_32886;
reg   [19:0] sample_period_samples_6_timestamp_V_load_13_reg_32891;
reg   [19:0] sample_period_samples_7_timestamp_V_load_13_reg_32896;
reg   [19:0] sample_period_samples_8_timestamp_V_load_13_reg_32901;
reg   [19:0] sample_period_samples_9_timestamp_V_load_13_reg_32906;
reg   [19:0] sample_period_samples_10_timestamp_V_load_13_reg_32911;
reg   [19:0] sample_period_samples_11_timestamp_V_load_13_reg_32916;
reg   [11:0] sample_period_samples_0_sample_V_load_14_reg_33161;
wire    ap_CS_fsm_state54;
reg   [11:0] sample_period_samples_1_sample_V_load_14_reg_33166;
reg   [11:0] sample_period_samples_2_sample_V_load_14_reg_33171;
reg   [11:0] sample_period_samples_3_sample_V_load_14_reg_33176;
reg   [11:0] sample_period_samples_4_sample_V_load_14_reg_33181;
reg   [11:0] sample_period_samples_5_sample_V_load_14_reg_33186;
reg   [11:0] sample_period_samples_6_sample_V_load_14_reg_33191;
reg   [11:0] sample_period_samples_7_sample_V_load_14_reg_33196;
reg   [11:0] sample_period_samples_8_sample_V_load_14_reg_33201;
reg   [11:0] sample_period_samples_9_sample_V_load_14_reg_33206;
reg   [11:0] sample_period_samples_10_sample_V_load_14_reg_33211;
reg   [11:0] sample_period_samples_11_sample_V_load_14_reg_33216;
reg   [19:0] sample_period_samples_0_timestamp_V_load_14_reg_33221;
reg   [19:0] sample_period_samples_1_timestamp_V_load_14_reg_33226;
reg   [19:0] sample_period_samples_2_timestamp_V_load_14_reg_33231;
reg   [19:0] sample_period_samples_3_timestamp_V_load_14_reg_33236;
reg   [19:0] sample_period_samples_4_timestamp_V_load_14_reg_33241;
reg   [19:0] sample_period_samples_5_timestamp_V_load_14_reg_33246;
reg   [19:0] sample_period_samples_6_timestamp_V_load_14_reg_33251;
reg   [19:0] sample_period_samples_7_timestamp_V_load_14_reg_33256;
reg   [19:0] sample_period_samples_8_timestamp_V_load_14_reg_33261;
reg   [19:0] sample_period_samples_9_timestamp_V_load_14_reg_33266;
reg   [19:0] sample_period_samples_10_timestamp_V_load_14_reg_33271;
reg   [19:0] sample_period_samples_11_timestamp_V_load_14_reg_33276;
reg   [11:0] sample_period_samples_0_sample_V_load_15_reg_33281;
reg   [11:0] sample_period_samples_1_sample_V_load_15_reg_33286;
reg   [11:0] sample_period_samples_2_sample_V_load_15_reg_33291;
reg   [11:0] sample_period_samples_3_sample_V_load_15_reg_33296;
reg   [11:0] sample_period_samples_4_sample_V_load_15_reg_33301;
reg   [11:0] sample_period_samples_5_sample_V_load_15_reg_33306;
reg   [11:0] sample_period_samples_6_sample_V_load_15_reg_33311;
reg   [11:0] sample_period_samples_7_sample_V_load_15_reg_33316;
reg   [11:0] sample_period_samples_8_sample_V_load_15_reg_33321;
reg   [11:0] sample_period_samples_9_sample_V_load_15_reg_33326;
reg   [11:0] sample_period_samples_10_sample_V_load_15_reg_33331;
reg   [11:0] sample_period_samples_11_sample_V_load_15_reg_33336;
reg   [19:0] sample_period_samples_0_timestamp_V_load_15_reg_33341;
reg   [19:0] sample_period_samples_1_timestamp_V_load_15_reg_33346;
reg   [19:0] sample_period_samples_2_timestamp_V_load_15_reg_33351;
reg   [19:0] sample_period_samples_3_timestamp_V_load_15_reg_33356;
reg   [19:0] sample_period_samples_4_timestamp_V_load_15_reg_33361;
reg   [19:0] sample_period_samples_5_timestamp_V_load_15_reg_33366;
reg   [19:0] sample_period_samples_6_timestamp_V_load_15_reg_33371;
reg   [19:0] sample_period_samples_7_timestamp_V_load_15_reg_33376;
reg   [19:0] sample_period_samples_8_timestamp_V_load_15_reg_33381;
reg   [19:0] sample_period_samples_9_timestamp_V_load_15_reg_33386;
reg   [19:0] sample_period_samples_10_timestamp_V_load_15_reg_33391;
reg   [19:0] sample_period_samples_11_timestamp_V_load_15_reg_33396;
reg   [11:0] sample_period_samples_0_sample_V_load_16_reg_33641;
wire    ap_CS_fsm_state55;
reg   [11:0] sample_period_samples_1_sample_V_load_16_reg_33646;
reg   [11:0] sample_period_samples_2_sample_V_load_16_reg_33651;
reg   [11:0] sample_period_samples_3_sample_V_load_16_reg_33656;
reg   [11:0] sample_period_samples_4_sample_V_load_16_reg_33661;
reg   [11:0] sample_period_samples_5_sample_V_load_16_reg_33666;
reg   [11:0] sample_period_samples_6_sample_V_load_16_reg_33671;
reg   [11:0] sample_period_samples_7_sample_V_load_16_reg_33676;
reg   [11:0] sample_period_samples_8_sample_V_load_16_reg_33681;
reg   [11:0] sample_period_samples_9_sample_V_load_16_reg_33686;
reg   [11:0] sample_period_samples_10_sample_V_load_16_reg_33691;
reg   [11:0] sample_period_samples_11_sample_V_load_16_reg_33696;
reg   [19:0] sample_period_samples_0_timestamp_V_load_16_reg_33701;
reg   [19:0] sample_period_samples_1_timestamp_V_load_16_reg_33706;
reg   [19:0] sample_period_samples_2_timestamp_V_load_16_reg_33711;
reg   [19:0] sample_period_samples_3_timestamp_V_load_16_reg_33716;
reg   [19:0] sample_period_samples_4_timestamp_V_load_16_reg_33721;
reg   [19:0] sample_period_samples_5_timestamp_V_load_16_reg_33726;
reg   [19:0] sample_period_samples_6_timestamp_V_load_16_reg_33731;
reg   [19:0] sample_period_samples_7_timestamp_V_load_16_reg_33736;
reg   [19:0] sample_period_samples_8_timestamp_V_load_16_reg_33741;
reg   [19:0] sample_period_samples_9_timestamp_V_load_16_reg_33746;
reg   [19:0] sample_period_samples_10_timestamp_V_load_16_reg_33751;
reg   [19:0] sample_period_samples_11_timestamp_V_load_16_reg_33756;
reg   [11:0] sample_period_samples_0_sample_V_load_17_reg_33761;
reg   [11:0] sample_period_samples_1_sample_V_load_17_reg_33766;
reg   [11:0] sample_period_samples_2_sample_V_load_17_reg_33771;
reg   [11:0] sample_period_samples_3_sample_V_load_17_reg_33776;
reg   [11:0] sample_period_samples_4_sample_V_load_17_reg_33781;
reg   [11:0] sample_period_samples_5_sample_V_load_17_reg_33786;
reg   [11:0] sample_period_samples_6_sample_V_load_17_reg_33791;
reg   [11:0] sample_period_samples_7_sample_V_load_17_reg_33796;
reg   [11:0] sample_period_samples_8_sample_V_load_17_reg_33801;
reg   [11:0] sample_period_samples_9_sample_V_load_17_reg_33806;
reg   [11:0] sample_period_samples_10_sample_V_load_17_reg_33811;
reg   [11:0] sample_period_samples_11_sample_V_load_17_reg_33816;
reg   [19:0] sample_period_samples_0_timestamp_V_load_17_reg_33821;
reg   [19:0] sample_period_samples_1_timestamp_V_load_17_reg_33826;
reg   [19:0] sample_period_samples_2_timestamp_V_load_17_reg_33831;
reg   [19:0] sample_period_samples_3_timestamp_V_load_17_reg_33836;
reg   [19:0] sample_period_samples_4_timestamp_V_load_17_reg_33841;
reg   [19:0] sample_period_samples_5_timestamp_V_load_17_reg_33846;
reg   [19:0] sample_period_samples_6_timestamp_V_load_17_reg_33851;
reg   [19:0] sample_period_samples_7_timestamp_V_load_17_reg_33856;
reg   [19:0] sample_period_samples_8_timestamp_V_load_17_reg_33861;
reg   [19:0] sample_period_samples_9_timestamp_V_load_17_reg_33866;
reg   [19:0] sample_period_samples_10_timestamp_V_load_17_reg_33871;
reg   [19:0] sample_period_samples_11_timestamp_V_load_17_reg_33876;
reg   [11:0] sample_period_samples_0_sample_V_load_18_reg_34121;
wire    ap_CS_fsm_state56;
reg   [11:0] sample_period_samples_1_sample_V_load_18_reg_34126;
reg   [11:0] sample_period_samples_2_sample_V_load_18_reg_34131;
reg   [11:0] sample_period_samples_3_sample_V_load_18_reg_34136;
reg   [11:0] sample_period_samples_4_sample_V_load_18_reg_34141;
reg   [11:0] sample_period_samples_5_sample_V_load_18_reg_34146;
reg   [11:0] sample_period_samples_6_sample_V_load_18_reg_34151;
reg   [11:0] sample_period_samples_7_sample_V_load_18_reg_34156;
reg   [11:0] sample_period_samples_8_sample_V_load_18_reg_34161;
reg   [11:0] sample_period_samples_9_sample_V_load_18_reg_34166;
reg   [11:0] sample_period_samples_10_sample_V_load_18_reg_34171;
reg   [11:0] sample_period_samples_11_sample_V_load_18_reg_34176;
reg   [19:0] sample_period_samples_0_timestamp_V_load_18_reg_34181;
reg   [19:0] sample_period_samples_1_timestamp_V_load_18_reg_34186;
reg   [19:0] sample_period_samples_2_timestamp_V_load_18_reg_34191;
reg   [19:0] sample_period_samples_3_timestamp_V_load_18_reg_34196;
reg   [19:0] sample_period_samples_4_timestamp_V_load_18_reg_34201;
reg   [19:0] sample_period_samples_5_timestamp_V_load_18_reg_34206;
reg   [19:0] sample_period_samples_6_timestamp_V_load_18_reg_34211;
reg   [19:0] sample_period_samples_7_timestamp_V_load_18_reg_34216;
reg   [19:0] sample_period_samples_8_timestamp_V_load_18_reg_34221;
reg   [19:0] sample_period_samples_9_timestamp_V_load_18_reg_34226;
reg   [19:0] sample_period_samples_10_timestamp_V_load_18_reg_34231;
reg   [19:0] sample_period_samples_11_timestamp_V_load_18_reg_34236;
reg   [11:0] sample_period_samples_0_sample_V_load_19_reg_34241;
reg   [11:0] sample_period_samples_1_sample_V_load_19_reg_34246;
reg   [11:0] sample_period_samples_2_sample_V_load_19_reg_34251;
reg   [11:0] sample_period_samples_3_sample_V_load_19_reg_34256;
reg   [11:0] sample_period_samples_4_sample_V_load_19_reg_34261;
reg   [11:0] sample_period_samples_5_sample_V_load_19_reg_34266;
reg   [11:0] sample_period_samples_6_sample_V_load_19_reg_34271;
reg   [11:0] sample_period_samples_7_sample_V_load_19_reg_34276;
reg   [11:0] sample_period_samples_8_sample_V_load_19_reg_34281;
reg   [11:0] sample_period_samples_9_sample_V_load_19_reg_34286;
reg   [11:0] sample_period_samples_10_sample_V_load_19_reg_34291;
reg   [11:0] sample_period_samples_11_sample_V_load_19_reg_34296;
reg   [19:0] sample_period_samples_0_timestamp_V_load_19_reg_34301;
reg   [19:0] sample_period_samples_1_timestamp_V_load_19_reg_34306;
reg   [19:0] sample_period_samples_2_timestamp_V_load_19_reg_34311;
reg   [19:0] sample_period_samples_3_timestamp_V_load_19_reg_34316;
reg   [19:0] sample_period_samples_4_timestamp_V_load_19_reg_34321;
reg   [19:0] sample_period_samples_5_timestamp_V_load_19_reg_34326;
reg   [19:0] sample_period_samples_6_timestamp_V_load_19_reg_34331;
reg   [19:0] sample_period_samples_7_timestamp_V_load_19_reg_34336;
reg   [19:0] sample_period_samples_8_timestamp_V_load_19_reg_34341;
reg   [19:0] sample_period_samples_9_timestamp_V_load_19_reg_34346;
reg   [19:0] sample_period_samples_10_timestamp_V_load_19_reg_34351;
reg   [19:0] sample_period_samples_11_timestamp_V_load_19_reg_34356;
reg   [11:0] sample_period_samples_0_sample_V_load_20_reg_34601;
wire    ap_CS_fsm_state57;
reg   [11:0] sample_period_samples_1_sample_V_load_20_reg_34606;
reg   [11:0] sample_period_samples_2_sample_V_load_20_reg_34611;
reg   [11:0] sample_period_samples_3_sample_V_load_20_reg_34616;
reg   [11:0] sample_period_samples_4_sample_V_load_20_reg_34621;
reg   [11:0] sample_period_samples_5_sample_V_load_20_reg_34626;
reg   [11:0] sample_period_samples_6_sample_V_load_20_reg_34631;
reg   [11:0] sample_period_samples_7_sample_V_load_20_reg_34636;
reg   [11:0] sample_period_samples_8_sample_V_load_20_reg_34641;
reg   [11:0] sample_period_samples_9_sample_V_load_20_reg_34646;
reg   [11:0] sample_period_samples_10_sample_V_load_20_reg_34651;
reg   [11:0] sample_period_samples_11_sample_V_load_20_reg_34656;
reg   [19:0] sample_period_samples_0_timestamp_V_load_20_reg_34661;
reg   [19:0] sample_period_samples_1_timestamp_V_load_20_reg_34666;
reg   [19:0] sample_period_samples_2_timestamp_V_load_20_reg_34671;
reg   [19:0] sample_period_samples_3_timestamp_V_load_20_reg_34676;
reg   [19:0] sample_period_samples_4_timestamp_V_load_20_reg_34681;
reg   [19:0] sample_period_samples_5_timestamp_V_load_20_reg_34686;
reg   [19:0] sample_period_samples_6_timestamp_V_load_20_reg_34691;
reg   [19:0] sample_period_samples_7_timestamp_V_load_20_reg_34696;
reg   [19:0] sample_period_samples_8_timestamp_V_load_20_reg_34701;
reg   [19:0] sample_period_samples_9_timestamp_V_load_20_reg_34706;
reg   [19:0] sample_period_samples_10_timestamp_V_load_20_reg_34711;
reg   [19:0] sample_period_samples_11_timestamp_V_load_20_reg_34716;
reg   [11:0] sample_period_samples_0_sample_V_load_21_reg_34721;
reg   [11:0] sample_period_samples_1_sample_V_load_21_reg_34726;
reg   [11:0] sample_period_samples_2_sample_V_load_21_reg_34731;
reg   [11:0] sample_period_samples_3_sample_V_load_21_reg_34736;
reg   [11:0] sample_period_samples_4_sample_V_load_21_reg_34741;
reg   [11:0] sample_period_samples_5_sample_V_load_21_reg_34746;
reg   [11:0] sample_period_samples_6_sample_V_load_21_reg_34751;
reg   [11:0] sample_period_samples_7_sample_V_load_21_reg_34756;
reg   [11:0] sample_period_samples_8_sample_V_load_21_reg_34761;
reg   [11:0] sample_period_samples_9_sample_V_load_21_reg_34766;
reg   [11:0] sample_period_samples_10_sample_V_load_21_reg_34771;
reg   [11:0] sample_period_samples_11_sample_V_load_21_reg_34776;
reg   [19:0] sample_period_samples_0_timestamp_V_load_21_reg_34781;
reg   [19:0] sample_period_samples_1_timestamp_V_load_21_reg_34786;
reg   [19:0] sample_period_samples_2_timestamp_V_load_21_reg_34791;
reg   [19:0] sample_period_samples_3_timestamp_V_load_21_reg_34796;
reg   [19:0] sample_period_samples_4_timestamp_V_load_21_reg_34801;
reg   [19:0] sample_period_samples_5_timestamp_V_load_21_reg_34806;
reg   [19:0] sample_period_samples_6_timestamp_V_load_21_reg_34811;
reg   [19:0] sample_period_samples_7_timestamp_V_load_21_reg_34816;
reg   [19:0] sample_period_samples_8_timestamp_V_load_21_reg_34821;
reg   [19:0] sample_period_samples_9_timestamp_V_load_21_reg_34826;
reg   [19:0] sample_period_samples_10_timestamp_V_load_21_reg_34831;
reg   [19:0] sample_period_samples_11_timestamp_V_load_21_reg_34836;
reg   [11:0] sample_period_samples_0_sample_V_load_22_reg_35081;
wire    ap_CS_fsm_state58;
reg   [11:0] sample_period_samples_1_sample_V_load_22_reg_35086;
reg   [11:0] sample_period_samples_2_sample_V_load_22_reg_35091;
reg   [11:0] sample_period_samples_3_sample_V_load_22_reg_35096;
reg   [11:0] sample_period_samples_4_sample_V_load_22_reg_35101;
reg   [11:0] sample_period_samples_5_sample_V_load_22_reg_35106;
reg   [11:0] sample_period_samples_6_sample_V_load_22_reg_35111;
reg   [11:0] sample_period_samples_7_sample_V_load_22_reg_35116;
reg   [11:0] sample_period_samples_8_sample_V_load_22_reg_35121;
reg   [11:0] sample_period_samples_9_sample_V_load_22_reg_35126;
reg   [11:0] sample_period_samples_10_sample_V_load_22_reg_35131;
reg   [11:0] sample_period_samples_11_sample_V_load_22_reg_35136;
reg   [19:0] sample_period_samples_0_timestamp_V_load_22_reg_35141;
reg   [19:0] sample_period_samples_1_timestamp_V_load_22_reg_35146;
reg   [19:0] sample_period_samples_2_timestamp_V_load_22_reg_35151;
reg   [19:0] sample_period_samples_3_timestamp_V_load_22_reg_35156;
reg   [19:0] sample_period_samples_4_timestamp_V_load_22_reg_35161;
reg   [19:0] sample_period_samples_5_timestamp_V_load_22_reg_35166;
reg   [19:0] sample_period_samples_6_timestamp_V_load_22_reg_35171;
reg   [19:0] sample_period_samples_7_timestamp_V_load_22_reg_35176;
reg   [19:0] sample_period_samples_8_timestamp_V_load_22_reg_35181;
reg   [19:0] sample_period_samples_9_timestamp_V_load_22_reg_35186;
reg   [19:0] sample_period_samples_10_timestamp_V_load_22_reg_35191;
reg   [19:0] sample_period_samples_11_timestamp_V_load_22_reg_35196;
reg   [11:0] sample_period_samples_0_sample_V_load_23_reg_35201;
reg   [11:0] sample_period_samples_1_sample_V_load_23_reg_35206;
reg   [11:0] sample_period_samples_2_sample_V_load_23_reg_35211;
reg   [11:0] sample_period_samples_3_sample_V_load_23_reg_35216;
reg   [11:0] sample_period_samples_4_sample_V_load_23_reg_35221;
reg   [11:0] sample_period_samples_5_sample_V_load_23_reg_35226;
reg   [11:0] sample_period_samples_6_sample_V_load_23_reg_35231;
reg   [11:0] sample_period_samples_7_sample_V_load_23_reg_35236;
reg   [11:0] sample_period_samples_8_sample_V_load_23_reg_35241;
reg   [11:0] sample_period_samples_9_sample_V_load_23_reg_35246;
reg   [11:0] sample_period_samples_10_sample_V_load_23_reg_35251;
reg   [11:0] sample_period_samples_11_sample_V_load_23_reg_35256;
reg   [19:0] sample_period_samples_0_timestamp_V_load_23_reg_35261;
reg   [19:0] sample_period_samples_1_timestamp_V_load_23_reg_35266;
reg   [19:0] sample_period_samples_2_timestamp_V_load_23_reg_35271;
reg   [19:0] sample_period_samples_3_timestamp_V_load_23_reg_35276;
reg   [19:0] sample_period_samples_4_timestamp_V_load_23_reg_35281;
reg   [19:0] sample_period_samples_5_timestamp_V_load_23_reg_35286;
reg   [19:0] sample_period_samples_6_timestamp_V_load_23_reg_35291;
reg   [19:0] sample_period_samples_7_timestamp_V_load_23_reg_35296;
reg   [19:0] sample_period_samples_8_timestamp_V_load_23_reg_35301;
reg   [19:0] sample_period_samples_9_timestamp_V_load_23_reg_35306;
reg   [19:0] sample_period_samples_10_timestamp_V_load_23_reg_35311;
reg   [19:0] sample_period_samples_11_timestamp_V_load_23_reg_35316;
reg   [11:0] sample_period_samples_0_sample_V_load_24_reg_35561;
wire    ap_CS_fsm_state59;
reg   [11:0] sample_period_samples_1_sample_V_load_24_reg_35566;
reg   [11:0] sample_period_samples_2_sample_V_load_24_reg_35571;
reg   [11:0] sample_period_samples_3_sample_V_load_24_reg_35576;
reg   [11:0] sample_period_samples_4_sample_V_load_24_reg_35581;
reg   [11:0] sample_period_samples_5_sample_V_load_24_reg_35586;
reg   [11:0] sample_period_samples_6_sample_V_load_24_reg_35591;
reg   [11:0] sample_period_samples_7_sample_V_load_24_reg_35596;
reg   [11:0] sample_period_samples_8_sample_V_load_24_reg_35601;
reg   [11:0] sample_period_samples_9_sample_V_load_24_reg_35606;
reg   [11:0] sample_period_samples_10_sample_V_load_24_reg_35611;
reg   [11:0] sample_period_samples_11_sample_V_load_24_reg_35616;
reg   [19:0] sample_period_samples_0_timestamp_V_load_24_reg_35621;
reg   [19:0] sample_period_samples_1_timestamp_V_load_24_reg_35626;
reg   [19:0] sample_period_samples_2_timestamp_V_load_24_reg_35631;
reg   [19:0] sample_period_samples_3_timestamp_V_load_24_reg_35636;
reg   [19:0] sample_period_samples_4_timestamp_V_load_24_reg_35641;
reg   [19:0] sample_period_samples_5_timestamp_V_load_24_reg_35646;
reg   [19:0] sample_period_samples_6_timestamp_V_load_24_reg_35651;
reg   [19:0] sample_period_samples_7_timestamp_V_load_24_reg_35656;
reg   [19:0] sample_period_samples_8_timestamp_V_load_24_reg_35661;
reg   [19:0] sample_period_samples_9_timestamp_V_load_24_reg_35666;
reg   [19:0] sample_period_samples_10_timestamp_V_load_24_reg_35671;
reg   [19:0] sample_period_samples_11_timestamp_V_load_24_reg_35676;
reg   [11:0] sample_period_samples_0_sample_V_load_25_reg_35681;
reg   [11:0] sample_period_samples_1_sample_V_load_25_reg_35686;
reg   [11:0] sample_period_samples_2_sample_V_load_25_reg_35691;
reg   [11:0] sample_period_samples_3_sample_V_load_25_reg_35696;
reg   [11:0] sample_period_samples_4_sample_V_load_25_reg_35701;
reg   [11:0] sample_period_samples_5_sample_V_load_25_reg_35706;
reg   [11:0] sample_period_samples_6_sample_V_load_25_reg_35711;
reg   [11:0] sample_period_samples_7_sample_V_load_25_reg_35716;
reg   [11:0] sample_period_samples_8_sample_V_load_25_reg_35721;
reg   [11:0] sample_period_samples_9_sample_V_load_25_reg_35726;
reg   [11:0] sample_period_samples_10_sample_V_load_25_reg_35731;
reg   [11:0] sample_period_samples_11_sample_V_load_25_reg_35736;
reg   [19:0] sample_period_samples_0_timestamp_V_load_25_reg_35741;
reg   [19:0] sample_period_samples_1_timestamp_V_load_25_reg_35746;
reg   [19:0] sample_period_samples_2_timestamp_V_load_25_reg_35751;
reg   [19:0] sample_period_samples_3_timestamp_V_load_25_reg_35756;
reg   [19:0] sample_period_samples_4_timestamp_V_load_25_reg_35761;
reg   [19:0] sample_period_samples_5_timestamp_V_load_25_reg_35766;
reg   [19:0] sample_period_samples_6_timestamp_V_load_25_reg_35771;
reg   [19:0] sample_period_samples_7_timestamp_V_load_25_reg_35776;
reg   [19:0] sample_period_samples_8_timestamp_V_load_25_reg_35781;
reg   [19:0] sample_period_samples_9_timestamp_V_load_25_reg_35786;
reg   [19:0] sample_period_samples_10_timestamp_V_load_25_reg_35791;
reg   [19:0] sample_period_samples_11_timestamp_V_load_25_reg_35796;
reg   [11:0] sample_period_samples_0_sample_V_load_26_reg_36041;
wire    ap_CS_fsm_state60;
reg   [11:0] sample_period_samples_1_sample_V_load_26_reg_36046;
reg   [11:0] sample_period_samples_2_sample_V_load_26_reg_36051;
reg   [11:0] sample_period_samples_3_sample_V_load_26_reg_36056;
reg   [11:0] sample_period_samples_4_sample_V_load_26_reg_36061;
reg   [11:0] sample_period_samples_5_sample_V_load_26_reg_36066;
reg   [11:0] sample_period_samples_6_sample_V_load_26_reg_36071;
reg   [11:0] sample_period_samples_7_sample_V_load_26_reg_36076;
reg   [11:0] sample_period_samples_8_sample_V_load_26_reg_36081;
reg   [11:0] sample_period_samples_9_sample_V_load_26_reg_36086;
reg   [11:0] sample_period_samples_10_sample_V_load_26_reg_36091;
reg   [11:0] sample_period_samples_11_sample_V_load_26_reg_36096;
reg   [19:0] sample_period_samples_0_timestamp_V_load_26_reg_36101;
reg   [19:0] sample_period_samples_1_timestamp_V_load_26_reg_36106;
reg   [19:0] sample_period_samples_2_timestamp_V_load_26_reg_36111;
reg   [19:0] sample_period_samples_3_timestamp_V_load_26_reg_36116;
reg   [19:0] sample_period_samples_4_timestamp_V_load_26_reg_36121;
reg   [19:0] sample_period_samples_5_timestamp_V_load_26_reg_36126;
reg   [19:0] sample_period_samples_6_timestamp_V_load_26_reg_36131;
reg   [19:0] sample_period_samples_7_timestamp_V_load_26_reg_36136;
reg   [19:0] sample_period_samples_8_timestamp_V_load_26_reg_36141;
reg   [19:0] sample_period_samples_9_timestamp_V_load_26_reg_36146;
reg   [19:0] sample_period_samples_10_timestamp_V_load_26_reg_36151;
reg   [19:0] sample_period_samples_11_timestamp_V_load_26_reg_36156;
reg   [11:0] sample_period_samples_0_sample_V_load_27_reg_36161;
reg   [11:0] sample_period_samples_1_sample_V_load_27_reg_36166;
reg   [11:0] sample_period_samples_2_sample_V_load_27_reg_36171;
reg   [11:0] sample_period_samples_3_sample_V_load_27_reg_36176;
reg   [11:0] sample_period_samples_4_sample_V_load_27_reg_36181;
reg   [11:0] sample_period_samples_5_sample_V_load_27_reg_36186;
reg   [11:0] sample_period_samples_6_sample_V_load_27_reg_36191;
reg   [11:0] sample_period_samples_7_sample_V_load_27_reg_36196;
reg   [11:0] sample_period_samples_8_sample_V_load_27_reg_36201;
reg   [11:0] sample_period_samples_9_sample_V_load_27_reg_36206;
reg   [11:0] sample_period_samples_10_sample_V_load_27_reg_36211;
reg   [11:0] sample_period_samples_11_sample_V_load_27_reg_36216;
reg   [19:0] sample_period_samples_0_timestamp_V_load_27_reg_36221;
reg   [19:0] sample_period_samples_1_timestamp_V_load_27_reg_36226;
reg   [19:0] sample_period_samples_2_timestamp_V_load_27_reg_36231;
reg   [19:0] sample_period_samples_3_timestamp_V_load_27_reg_36236;
reg   [19:0] sample_period_samples_4_timestamp_V_load_27_reg_36241;
reg   [19:0] sample_period_samples_5_timestamp_V_load_27_reg_36246;
reg   [19:0] sample_period_samples_6_timestamp_V_load_27_reg_36251;
reg   [19:0] sample_period_samples_7_timestamp_V_load_27_reg_36256;
reg   [19:0] sample_period_samples_8_timestamp_V_load_27_reg_36261;
reg   [19:0] sample_period_samples_9_timestamp_V_load_27_reg_36266;
reg   [19:0] sample_period_samples_10_timestamp_V_load_27_reg_36271;
reg   [19:0] sample_period_samples_11_timestamp_V_load_27_reg_36276;
reg   [11:0] sample_period_samples_0_sample_V_load_28_reg_36521;
wire    ap_CS_fsm_state61;
reg   [11:0] sample_period_samples_1_sample_V_load_28_reg_36526;
reg   [11:0] sample_period_samples_2_sample_V_load_28_reg_36531;
reg   [11:0] sample_period_samples_3_sample_V_load_28_reg_36536;
reg   [11:0] sample_period_samples_4_sample_V_load_28_reg_36541;
reg   [11:0] sample_period_samples_5_sample_V_load_28_reg_36546;
reg   [11:0] sample_period_samples_6_sample_V_load_28_reg_36551;
reg   [11:0] sample_period_samples_7_sample_V_load_28_reg_36556;
reg   [11:0] sample_period_samples_8_sample_V_load_28_reg_36561;
reg   [11:0] sample_period_samples_9_sample_V_load_28_reg_36566;
reg   [11:0] sample_period_samples_10_sample_V_load_28_reg_36571;
reg   [11:0] sample_period_samples_11_sample_V_load_28_reg_36576;
reg   [19:0] sample_period_samples_0_timestamp_V_load_28_reg_36581;
reg   [19:0] sample_period_samples_1_timestamp_V_load_28_reg_36586;
reg   [19:0] sample_period_samples_2_timestamp_V_load_28_reg_36591;
reg   [19:0] sample_period_samples_3_timestamp_V_load_28_reg_36596;
reg   [19:0] sample_period_samples_4_timestamp_V_load_28_reg_36601;
reg   [19:0] sample_period_samples_5_timestamp_V_load_28_reg_36606;
reg   [19:0] sample_period_samples_6_timestamp_V_load_28_reg_36611;
reg   [19:0] sample_period_samples_7_timestamp_V_load_28_reg_36616;
reg   [19:0] sample_period_samples_8_timestamp_V_load_28_reg_36621;
reg   [19:0] sample_period_samples_9_timestamp_V_load_28_reg_36626;
reg   [19:0] sample_period_samples_10_timestamp_V_load_28_reg_36631;
reg   [19:0] sample_period_samples_11_timestamp_V_load_28_reg_36636;
reg   [11:0] sample_period_samples_0_sample_V_load_29_reg_36641;
reg   [11:0] sample_period_samples_1_sample_V_load_29_reg_36646;
reg   [11:0] sample_period_samples_2_sample_V_load_29_reg_36651;
reg   [11:0] sample_period_samples_3_sample_V_load_29_reg_36656;
reg   [11:0] sample_period_samples_4_sample_V_load_29_reg_36661;
reg   [11:0] sample_period_samples_5_sample_V_load_29_reg_36666;
reg   [11:0] sample_period_samples_6_sample_V_load_29_reg_36671;
reg   [11:0] sample_period_samples_7_sample_V_load_29_reg_36676;
reg   [11:0] sample_period_samples_8_sample_V_load_29_reg_36681;
reg   [11:0] sample_period_samples_9_sample_V_load_29_reg_36686;
reg   [11:0] sample_period_samples_10_sample_V_load_29_reg_36691;
reg   [11:0] sample_period_samples_11_sample_V_load_29_reg_36696;
reg   [19:0] sample_period_samples_0_timestamp_V_load_29_reg_36701;
reg   [19:0] sample_period_samples_1_timestamp_V_load_29_reg_36706;
reg   [19:0] sample_period_samples_2_timestamp_V_load_29_reg_36711;
reg   [19:0] sample_period_samples_3_timestamp_V_load_29_reg_36716;
reg   [19:0] sample_period_samples_4_timestamp_V_load_29_reg_36721;
reg   [19:0] sample_period_samples_5_timestamp_V_load_29_reg_36726;
reg   [19:0] sample_period_samples_6_timestamp_V_load_29_reg_36731;
reg   [19:0] sample_period_samples_7_timestamp_V_load_29_reg_36736;
reg   [19:0] sample_period_samples_8_timestamp_V_load_29_reg_36741;
reg   [19:0] sample_period_samples_9_timestamp_V_load_29_reg_36746;
reg   [19:0] sample_period_samples_10_timestamp_V_load_29_reg_36751;
reg   [19:0] sample_period_samples_11_timestamp_V_load_29_reg_36756;
reg   [11:0] sample_period_samples_0_sample_V_load_30_reg_37001;
wire    ap_CS_fsm_state62;
reg   [11:0] sample_period_samples_1_sample_V_load_30_reg_37006;
reg   [11:0] sample_period_samples_2_sample_V_load_30_reg_37011;
reg   [11:0] sample_period_samples_3_sample_V_load_30_reg_37016;
reg   [11:0] sample_period_samples_4_sample_V_load_30_reg_37021;
reg   [11:0] sample_period_samples_5_sample_V_load_30_reg_37026;
reg   [11:0] sample_period_samples_6_sample_V_load_30_reg_37031;
reg   [11:0] sample_period_samples_7_sample_V_load_30_reg_37036;
reg   [11:0] sample_period_samples_8_sample_V_load_30_reg_37041;
reg   [11:0] sample_period_samples_9_sample_V_load_30_reg_37046;
reg   [11:0] sample_period_samples_10_sample_V_load_30_reg_37051;
reg   [11:0] sample_period_samples_11_sample_V_load_30_reg_37056;
reg   [19:0] sample_period_samples_0_timestamp_V_load_30_reg_37061;
reg   [19:0] sample_period_samples_1_timestamp_V_load_30_reg_37066;
reg   [19:0] sample_period_samples_2_timestamp_V_load_30_reg_37071;
reg   [19:0] sample_period_samples_3_timestamp_V_load_30_reg_37076;
reg   [19:0] sample_period_samples_4_timestamp_V_load_30_reg_37081;
reg   [19:0] sample_period_samples_5_timestamp_V_load_30_reg_37086;
reg   [19:0] sample_period_samples_6_timestamp_V_load_30_reg_37091;
reg   [19:0] sample_period_samples_7_timestamp_V_load_30_reg_37096;
reg   [19:0] sample_period_samples_8_timestamp_V_load_30_reg_37101;
reg   [19:0] sample_period_samples_9_timestamp_V_load_30_reg_37106;
reg   [19:0] sample_period_samples_10_timestamp_V_load_30_reg_37111;
reg   [19:0] sample_period_samples_11_timestamp_V_load_30_reg_37116;
reg   [11:0] sample_period_samples_0_sample_V_load_31_reg_37121;
reg   [11:0] sample_period_samples_1_sample_V_load_31_reg_37126;
reg   [11:0] sample_period_samples_2_sample_V_load_31_reg_37131;
reg   [11:0] sample_period_samples_3_sample_V_load_31_reg_37136;
reg   [11:0] sample_period_samples_4_sample_V_load_31_reg_37141;
reg   [11:0] sample_period_samples_5_sample_V_load_31_reg_37146;
reg   [11:0] sample_period_samples_6_sample_V_load_31_reg_37151;
reg   [11:0] sample_period_samples_7_sample_V_load_31_reg_37156;
reg   [11:0] sample_period_samples_8_sample_V_load_31_reg_37161;
reg   [11:0] sample_period_samples_9_sample_V_load_31_reg_37166;
reg   [11:0] sample_period_samples_10_sample_V_load_31_reg_37171;
reg   [11:0] sample_period_samples_11_sample_V_load_31_reg_37176;
reg   [19:0] sample_period_samples_0_timestamp_V_load_31_reg_37181;
reg   [19:0] sample_period_samples_1_timestamp_V_load_31_reg_37186;
reg   [19:0] sample_period_samples_2_timestamp_V_load_31_reg_37191;
reg   [19:0] sample_period_samples_3_timestamp_V_load_31_reg_37196;
reg   [19:0] sample_period_samples_4_timestamp_V_load_31_reg_37201;
reg   [19:0] sample_period_samples_5_timestamp_V_load_31_reg_37206;
reg   [19:0] sample_period_samples_6_timestamp_V_load_31_reg_37211;
reg   [19:0] sample_period_samples_7_timestamp_V_load_31_reg_37216;
reg   [19:0] sample_period_samples_8_timestamp_V_load_31_reg_37221;
reg   [19:0] sample_period_samples_9_timestamp_V_load_31_reg_37226;
reg   [19:0] sample_period_samples_10_timestamp_V_load_31_reg_37231;
reg   [19:0] sample_period_samples_11_timestamp_V_load_31_reg_37236;
reg   [31:0] sample_sliding_window_size_load_reg_37241;
wire   [0:0] icmp_ln52_1_fu_27080_p2;
reg   [0:0] icmp_ln52_1_reg_37247;
wire   [5:0] grp_fu_27100_p2;
reg   [5:0] new_front_ptr_1_reg_37256;
wire    ap_CS_fsm_state72;
wire   [5:0] trunc_ln61_1_fu_27885_p1;
reg   [5:0] trunc_ln61_1_reg_37261;
wire   [0:0] icmp_ln63_1_fu_27893_p2;
reg   [0:0] icmp_ln63_1_reg_37266;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state19;
reg    ap_enable_reg_pp0_iter1;
reg   [4:0] samples_0_sample_V_address0;
reg    samples_0_sample_V_ce0;
reg    samples_0_sample_V_we0;
wire   [11:0] samples_0_sample_V_q0;
reg   [4:0] samples_1_sample_V_address0;
reg    samples_1_sample_V_ce0;
reg    samples_1_sample_V_we0;
wire   [11:0] samples_1_sample_V_q0;
reg   [4:0] samples_2_sample_V_address0;
reg    samples_2_sample_V_ce0;
reg    samples_2_sample_V_we0;
wire   [11:0] samples_2_sample_V_q0;
reg   [4:0] samples_3_sample_V_address0;
reg    samples_3_sample_V_ce0;
reg    samples_3_sample_V_we0;
wire   [11:0] samples_3_sample_V_q0;
reg   [4:0] samples_4_sample_V_address0;
reg    samples_4_sample_V_ce0;
reg    samples_4_sample_V_we0;
wire   [11:0] samples_4_sample_V_q0;
reg   [4:0] samples_5_sample_V_address0;
reg    samples_5_sample_V_ce0;
reg    samples_5_sample_V_we0;
wire   [11:0] samples_5_sample_V_q0;
reg   [4:0] samples_6_sample_V_address0;
reg    samples_6_sample_V_ce0;
reg    samples_6_sample_V_we0;
wire   [11:0] samples_6_sample_V_q0;
reg   [4:0] samples_7_sample_V_address0;
reg    samples_7_sample_V_ce0;
reg    samples_7_sample_V_we0;
wire   [11:0] samples_7_sample_V_q0;
reg   [4:0] samples_8_sample_V_address0;
reg    samples_8_sample_V_ce0;
reg    samples_8_sample_V_we0;
wire   [11:0] samples_8_sample_V_q0;
reg   [4:0] samples_9_sample_V_address0;
reg    samples_9_sample_V_ce0;
reg    samples_9_sample_V_we0;
wire   [11:0] samples_9_sample_V_q0;
reg   [4:0] samples_10_sample_V_address0;
reg    samples_10_sample_V_ce0;
reg    samples_10_sample_V_we0;
wire   [11:0] samples_10_sample_V_q0;
reg   [4:0] samples_11_sample_V_address0;
reg    samples_11_sample_V_ce0;
reg    samples_11_sample_V_we0;
wire   [11:0] samples_11_sample_V_q0;
reg   [4:0] samples_0_timestamp_V_address0;
reg    samples_0_timestamp_V_ce0;
reg    samples_0_timestamp_V_we0;
wire   [19:0] samples_0_timestamp_V_q0;
reg   [4:0] samples_1_timestamp_V_address0;
reg    samples_1_timestamp_V_ce0;
reg    samples_1_timestamp_V_we0;
wire   [19:0] samples_1_timestamp_V_q0;
reg   [4:0] samples_2_timestamp_V_address0;
reg    samples_2_timestamp_V_ce0;
reg    samples_2_timestamp_V_we0;
wire   [19:0] samples_2_timestamp_V_q0;
reg   [4:0] samples_3_timestamp_V_address0;
reg    samples_3_timestamp_V_ce0;
reg    samples_3_timestamp_V_we0;
wire   [19:0] samples_3_timestamp_V_q0;
reg   [4:0] samples_4_timestamp_V_address0;
reg    samples_4_timestamp_V_ce0;
reg    samples_4_timestamp_V_we0;
wire   [19:0] samples_4_timestamp_V_q0;
reg   [4:0] samples_5_timestamp_V_address0;
reg    samples_5_timestamp_V_ce0;
reg    samples_5_timestamp_V_we0;
wire   [19:0] samples_5_timestamp_V_q0;
reg   [4:0] samples_6_timestamp_V_address0;
reg    samples_6_timestamp_V_ce0;
reg    samples_6_timestamp_V_we0;
wire   [19:0] samples_6_timestamp_V_q0;
reg   [4:0] samples_7_timestamp_V_address0;
reg    samples_7_timestamp_V_ce0;
reg    samples_7_timestamp_V_we0;
wire   [19:0] samples_7_timestamp_V_q0;
reg   [4:0] samples_8_timestamp_V_address0;
reg    samples_8_timestamp_V_ce0;
reg    samples_8_timestamp_V_we0;
wire   [19:0] samples_8_timestamp_V_q0;
reg   [4:0] samples_9_timestamp_V_address0;
reg    samples_9_timestamp_V_ce0;
reg    samples_9_timestamp_V_we0;
wire   [19:0] samples_9_timestamp_V_q0;
reg   [4:0] samples_10_timestamp_V_address0;
reg    samples_10_timestamp_V_ce0;
reg    samples_10_timestamp_V_we0;
wire   [19:0] samples_10_timestamp_V_q0;
reg   [4:0] samples_11_timestamp_V_address0;
reg    samples_11_timestamp_V_ce0;
reg    samples_11_timestamp_V_we0;
wire   [19:0] samples_11_timestamp_V_q0;
reg   [8:0] times_address0;
reg    times_ce0;
reg    times_we0;
wire   [31:0] times_q0;
reg   [3:0] max_vals_V_address0;
reg    max_vals_V_ce0;
reg    max_vals_V_we0;
reg   [11:0] max_vals_V_d0;
wire   [11:0] max_vals_V_q0;
reg   [3:0] min_vals_V_address0;
reg    min_vals_V_ce0;
reg    min_vals_V_we0;
wire   [11:0] min_vals_V_q0;
reg   [3:0] psd_amplitudes_V_address0;
reg    psd_amplitudes_V_ce0;
reg    psd_amplitudes_V_we0;
wire   [11:0] psd_amplitudes_V_d0;
reg   [3:0] psd_amplitudes_V_address1;
reg    psd_amplitudes_V_ce1;
reg   [3:0] psd_max_val_times_address0;
reg    psd_max_val_times_ce0;
reg    psd_max_val_times_we0;
reg   [20:0] psd_max_val_times_d0;
reg   [3:0] psd_max_val_times_address1;
reg    psd_max_val_times_ce1;
reg   [3:0] sample_values_address0;
reg    sample_values_ce0;
reg    sample_values_we0;
reg   [31:0] sample_values_d0;
wire   [31:0] sample_values_q0;
reg   [3:0] sample_values_address1;
reg    sample_values_ce1;
reg    sample_values_we1;
reg   [31:0] sample_values_d1;
reg   [3:0] sample_sample_V_address0;
reg    sample_sample_V_ce0;
reg    sample_sample_V_we0;
wire   [11:0] sample_sample_V_d0;
wire   [11:0] sample_sample_V_q0;
reg   [3:0] sample_sample_V_address1;
reg    sample_sample_V_ce1;
wire   [11:0] sample_sample_V_q1;
reg   [3:0] sample_timestamp_V_address0;
reg    sample_timestamp_V_ce0;
reg    sample_timestamp_V_we0;
wire   [19:0] sample_timestamp_V_d0;
wire   [19:0] sample_timestamp_V_q0;
reg   [3:0] sample_timestamp_V_address1;
reg    sample_timestamp_V_ce1;
wire   [19:0] sample_timestamp_V_q1;
reg   [4:0] sample_period_samples_0_sample_V_address0;
reg    sample_period_samples_0_sample_V_ce0;
reg    sample_period_samples_0_sample_V_we0;
reg   [4:0] sample_period_samples_0_sample_V_address1;
reg    sample_period_samples_0_sample_V_ce1;
reg   [4:0] sample_period_samples_1_sample_V_address0;
reg    sample_period_samples_1_sample_V_ce0;
reg    sample_period_samples_1_sample_V_we0;
reg   [4:0] sample_period_samples_1_sample_V_address1;
reg    sample_period_samples_1_sample_V_ce1;
reg   [4:0] sample_period_samples_2_sample_V_address0;
reg    sample_period_samples_2_sample_V_ce0;
reg    sample_period_samples_2_sample_V_we0;
reg   [4:0] sample_period_samples_2_sample_V_address1;
reg    sample_period_samples_2_sample_V_ce1;
reg   [4:0] sample_period_samples_3_sample_V_address0;
reg    sample_period_samples_3_sample_V_ce0;
reg    sample_period_samples_3_sample_V_we0;
reg   [4:0] sample_period_samples_3_sample_V_address1;
reg    sample_period_samples_3_sample_V_ce1;
reg   [4:0] sample_period_samples_4_sample_V_address0;
reg    sample_period_samples_4_sample_V_ce0;
reg    sample_period_samples_4_sample_V_we0;
reg   [4:0] sample_period_samples_4_sample_V_address1;
reg    sample_period_samples_4_sample_V_ce1;
reg   [4:0] sample_period_samples_5_sample_V_address0;
reg    sample_period_samples_5_sample_V_ce0;
reg    sample_period_samples_5_sample_V_we0;
reg   [4:0] sample_period_samples_5_sample_V_address1;
reg    sample_period_samples_5_sample_V_ce1;
reg   [4:0] sample_period_samples_6_sample_V_address0;
reg    sample_period_samples_6_sample_V_ce0;
reg    sample_period_samples_6_sample_V_we0;
reg   [4:0] sample_period_samples_6_sample_V_address1;
reg    sample_period_samples_6_sample_V_ce1;
reg   [4:0] sample_period_samples_7_sample_V_address0;
reg    sample_period_samples_7_sample_V_ce0;
reg    sample_period_samples_7_sample_V_we0;
reg   [4:0] sample_period_samples_7_sample_V_address1;
reg    sample_period_samples_7_sample_V_ce1;
reg   [4:0] sample_period_samples_8_sample_V_address0;
reg    sample_period_samples_8_sample_V_ce0;
reg    sample_period_samples_8_sample_V_we0;
reg   [4:0] sample_period_samples_8_sample_V_address1;
reg    sample_period_samples_8_sample_V_ce1;
reg   [4:0] sample_period_samples_9_sample_V_address0;
reg    sample_period_samples_9_sample_V_ce0;
reg    sample_period_samples_9_sample_V_we0;
reg   [4:0] sample_period_samples_9_sample_V_address1;
reg    sample_period_samples_9_sample_V_ce1;
reg   [4:0] sample_period_samples_10_sample_V_address0;
reg    sample_period_samples_10_sample_V_ce0;
reg    sample_period_samples_10_sample_V_we0;
reg   [4:0] sample_period_samples_10_sample_V_address1;
reg    sample_period_samples_10_sample_V_ce1;
reg   [4:0] sample_period_samples_11_sample_V_address0;
reg    sample_period_samples_11_sample_V_ce0;
reg    sample_period_samples_11_sample_V_we0;
reg   [4:0] sample_period_samples_11_sample_V_address1;
reg    sample_period_samples_11_sample_V_ce1;
reg   [4:0] sample_period_samples_0_timestamp_V_address0;
reg    sample_period_samples_0_timestamp_V_ce0;
reg    sample_period_samples_0_timestamp_V_we0;
reg   [4:0] sample_period_samples_0_timestamp_V_address1;
reg    sample_period_samples_0_timestamp_V_ce1;
reg   [4:0] sample_period_samples_1_timestamp_V_address0;
reg    sample_period_samples_1_timestamp_V_ce0;
reg    sample_period_samples_1_timestamp_V_we0;
reg   [4:0] sample_period_samples_1_timestamp_V_address1;
reg    sample_period_samples_1_timestamp_V_ce1;
reg   [4:0] sample_period_samples_2_timestamp_V_address0;
reg    sample_period_samples_2_timestamp_V_ce0;
reg    sample_period_samples_2_timestamp_V_we0;
reg   [4:0] sample_period_samples_2_timestamp_V_address1;
reg    sample_period_samples_2_timestamp_V_ce1;
reg   [4:0] sample_period_samples_3_timestamp_V_address0;
reg    sample_period_samples_3_timestamp_V_ce0;
reg    sample_period_samples_3_timestamp_V_we0;
reg   [4:0] sample_period_samples_3_timestamp_V_address1;
reg    sample_period_samples_3_timestamp_V_ce1;
reg   [4:0] sample_period_samples_4_timestamp_V_address0;
reg    sample_period_samples_4_timestamp_V_ce0;
reg    sample_period_samples_4_timestamp_V_we0;
reg   [4:0] sample_period_samples_4_timestamp_V_address1;
reg    sample_period_samples_4_timestamp_V_ce1;
reg   [4:0] sample_period_samples_5_timestamp_V_address0;
reg    sample_period_samples_5_timestamp_V_ce0;
reg    sample_period_samples_5_timestamp_V_we0;
reg   [4:0] sample_period_samples_5_timestamp_V_address1;
reg    sample_period_samples_5_timestamp_V_ce1;
reg   [4:0] sample_period_samples_6_timestamp_V_address0;
reg    sample_period_samples_6_timestamp_V_ce0;
reg    sample_period_samples_6_timestamp_V_we0;
reg   [4:0] sample_period_samples_6_timestamp_V_address1;
reg    sample_period_samples_6_timestamp_V_ce1;
reg   [4:0] sample_period_samples_7_timestamp_V_address0;
reg    sample_period_samples_7_timestamp_V_ce0;
reg    sample_period_samples_7_timestamp_V_we0;
reg   [4:0] sample_period_samples_7_timestamp_V_address1;
reg    sample_period_samples_7_timestamp_V_ce1;
reg   [4:0] sample_period_samples_8_timestamp_V_address0;
reg    sample_period_samples_8_timestamp_V_ce0;
reg    sample_period_samples_8_timestamp_V_we0;
reg   [4:0] sample_period_samples_8_timestamp_V_address1;
reg    sample_period_samples_8_timestamp_V_ce1;
reg   [4:0] sample_period_samples_9_timestamp_V_address0;
reg    sample_period_samples_9_timestamp_V_ce0;
reg    sample_period_samples_9_timestamp_V_we0;
reg   [4:0] sample_period_samples_9_timestamp_V_address1;
reg    sample_period_samples_9_timestamp_V_ce1;
reg   [4:0] sample_period_samples_10_timestamp_V_address0;
reg    sample_period_samples_10_timestamp_V_ce0;
reg    sample_period_samples_10_timestamp_V_we0;
reg   [4:0] sample_period_samples_10_timestamp_V_address1;
reg    sample_period_samples_10_timestamp_V_ce1;
reg   [4:0] sample_period_samples_11_timestamp_V_address0;
reg    sample_period_samples_11_timestamp_V_ce0;
reg    sample_period_samples_11_timestamp_V_we0;
reg   [4:0] sample_period_samples_11_timestamp_V_address1;
reg    sample_period_samples_11_timestamp_V_ce1;
reg   [5:0] i_reg_26551;
wire    ap_CS_fsm_state18;
reg   [3:0] j_reg_26563;
wire    ap_CS_fsm_state12;
reg   [5:0] i_5_reg_26585;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln160_fu_26691_p1;
wire  signed [63:0] select_ln146_cast_fu_26753_p1;
wire   [3:0] psd_max_val_times_addr_13_gep_fu_2562_p3;
wire   [0:0] icmp_ln886_1_fu_26798_p2;
wire   [3:0] min_vals_V_addr_2_gep_fu_2581_p3;
wire   [0:0] icmp_ln878_1_fu_26803_p2;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln54_fu_26958_p1;
wire   [63:0] zext_ln75_fu_27043_p1;
wire   [63:0] zext_ln54_1_fu_27106_p1;
wire   [63:0] zext_ln75_1_fu_27936_p1;
wire    ap_CS_fsm_state81;
wire   [31:0] add_ln71_fu_27029_p2;
wire   [0:0] icmp_ln69_fu_27024_p2;
wire   [4:0] grp_fu_27012_p2;
wire   [31:0] add_ln71_1_fu_27922_p2;
wire   [0:0] icmp_ln69_1_fu_27917_p2;
wire   [5:0] grp_fu_27905_p2;
wire   [31:0] time_1_fu_26785_p3;
wire   [19:0] timestamp_V_fu_26764_p4;
wire   [0:0] icmp_ln886_fu_26600_p2;
wire   [5:0] empty_fu_26596_p1;
wire   [4:0] trunc_ln117_fu_26637_p1;
wire   [5:0] empty_42_fu_26653_p2;
wire   [8:0] tmp_fu_26678_p3;
wire   [8:0] add_ln160_fu_26686_p2;
wire   [0:0] tmp_80_fu_26713_p3;
wire   [3:0] or_ln146_fu_26708_p2;
wire   [4:0] or_ln_fu_26721_p3;
wire   [0:0] icmp_ln146_fu_26702_p2;
wire   [0:0] xor_ln146_fu_26735_p2;
wire   [0:0] and_ln146_fu_26741_p2;
wire   [6:0] select_ln146_fu_26747_p3;
wire   [31:0] zext_ln1346_fu_26775_p1;
wire   [31:0] time_fu_26779_p2;
wire   [12:0] zext_ln215_fu_26826_p1;
wire   [12:0] zext_ln215_1_fu_26830_p1;
wire   [12:0] ret_fu_26834_p2;
wire   [12:0] sub_ln1364_fu_26848_p2;
wire   [11:0] trunc_ln1364_1_fu_26854_p4;
wire   [0:0] tmp_79_fu_26840_p3;
wire   [11:0] sub_ln1364_1_fu_26874_p2;
wire   [11:0] trunc_ln1364_2_fu_26864_p4;
wire  signed [4:0] sext_ln52_fu_26942_p0;
wire  signed [5:0] sext_ln52_fu_26942_p1;
wire   [5:0] grp_fu_26952_p0;
wire   [4:0] grp_fu_26952_p1;
wire  signed [4:0] zext_ln54_fu_26958_p0;
wire   [4:0] grp_fu_27012_p0;
wire   [3:0] trunc_ln75_fu_27040_p1;
wire  signed [5:0] sext_ln52_1_fu_27090_p0;
wire  signed [6:0] sext_ln52_1_fu_27090_p1;
wire   [6:0] grp_fu_27100_p0;
wire   [5:0] grp_fu_27100_p1;
wire  signed [5:0] zext_ln54_1_fu_27106_p0;
wire   [5:0] grp_fu_27905_p0;
wire   [4:0] trunc_ln75_1_fu_27933_p1;
reg    grp_fu_26952_ap_start;
wire    grp_fu_26952_ap_done;
reg    grp_fu_27012_ap_start;
wire    grp_fu_27012_ap_done;
reg    grp_fu_27100_ap_start;
wire    grp_fu_27100_ap_done;
reg    grp_fu_27905_ap_start;
wire    grp_fu_27905_ap_done;
reg   [79:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 80'd1;
#0 sample_sliding_window_size_s = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_0_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_0_sample_V_address0),
    .ce0(samples_0_sample_V_ce0),
    .we0(samples_0_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_0_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_1_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_1_sample_V_address0),
    .ce0(samples_1_sample_V_ce0),
    .we0(samples_1_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_1_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_2_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_2_sample_V_address0),
    .ce0(samples_2_sample_V_ce0),
    .we0(samples_2_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_2_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_3_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_3_sample_V_address0),
    .ce0(samples_3_sample_V_ce0),
    .we0(samples_3_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_3_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_4_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_4_sample_V_address0),
    .ce0(samples_4_sample_V_ce0),
    .we0(samples_4_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_4_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_5_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_5_sample_V_address0),
    .ce0(samples_5_sample_V_ce0),
    .we0(samples_5_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_5_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_6_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_6_sample_V_address0),
    .ce0(samples_6_sample_V_ce0),
    .we0(samples_6_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_6_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_7_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_7_sample_V_address0),
    .ce0(samples_7_sample_V_ce0),
    .we0(samples_7_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_7_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_8_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_8_sample_V_address0),
    .ce0(samples_8_sample_V_ce0),
    .we0(samples_8_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_8_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_9_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_9_sample_V_address0),
    .ce0(samples_9_sample_V_ce0),
    .we0(samples_9_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_9_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_10_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_10_sample_V_address0),
    .ce0(samples_10_sample_V_ce0),
    .we0(samples_10_sample_V_we0),
    .d0(sample_sample_V_q0),
    .q0(samples_10_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_11_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_11_sample_V_address0),
    .ce0(samples_11_sample_V_ce0),
    .we0(samples_11_sample_V_we0),
    .d0(sample_sample_V_q1),
    .q0(samples_11_sample_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_0_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_0_timestamp_V_address0),
    .ce0(samples_0_timestamp_V_ce0),
    .we0(samples_0_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_0_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_1_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_1_timestamp_V_address0),
    .ce0(samples_1_timestamp_V_ce0),
    .we0(samples_1_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_1_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_2_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_2_timestamp_V_address0),
    .ce0(samples_2_timestamp_V_ce0),
    .we0(samples_2_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_2_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_3_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_3_timestamp_V_address0),
    .ce0(samples_3_timestamp_V_ce0),
    .we0(samples_3_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_3_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_4_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_4_timestamp_V_address0),
    .ce0(samples_4_timestamp_V_ce0),
    .we0(samples_4_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_4_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_5_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_5_timestamp_V_address0),
    .ce0(samples_5_timestamp_V_ce0),
    .we0(samples_5_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_5_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_6_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_6_timestamp_V_address0),
    .ce0(samples_6_timestamp_V_ce0),
    .we0(samples_6_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_6_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_7_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_7_timestamp_V_address0),
    .ce0(samples_7_timestamp_V_ce0),
    .we0(samples_7_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_7_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_8_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_8_timestamp_V_address0),
    .ce0(samples_8_timestamp_V_ce0),
    .we0(samples_8_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_8_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_9_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_9_timestamp_V_address0),
    .ce0(samples_9_timestamp_V_ce0),
    .we0(samples_9_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_9_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_10_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_10_timestamp_V_address0),
    .ce0(samples_10_timestamp_V_ce0),
    .we0(samples_10_timestamp_V_we0),
    .d0(sample_timestamp_V_q0),
    .q0(samples_10_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
samples_11_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_11_timestamp_V_address0),
    .ce0(samples_11_timestamp_V_ce0),
    .we0(samples_11_timestamp_V_we0),
    .d0(sample_timestamp_V_q1),
    .q0(samples_11_timestamp_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_times #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
times_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(times_address0),
    .ce0(times_ce0),
    .we0(times_we0),
    .d0(time_1_fu_26785_p3),
    .q0(times_q0)
);

SimpleSineReconstruction_loadSlidingWindows_max_vals_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
max_vals_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_vals_V_address0),
    .ce0(max_vals_V_ce0),
    .we0(max_vals_V_we0),
    .d0(max_vals_V_d0),
    .q0(max_vals_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_max_vals_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
min_vals_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(min_vals_V_address0),
    .ce0(min_vals_V_ce0),
    .we0(min_vals_V_we0),
    .d0(val_V_reg_29075),
    .q0(min_vals_V_q0)
);

SimpleSineReconstruction_loadSlidingWindows_psd_amplitudes_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
psd_amplitudes_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psd_amplitudes_V_address0),
    .ce0(psd_amplitudes_V_ce0),
    .we0(psd_amplitudes_V_we0),
    .d0(psd_amplitudes_V_d0),
    .q0(psd_amplitudes_V_q0),
    .address1(psd_amplitudes_V_address1),
    .ce1(psd_amplitudes_V_ce1),
    .q1(psd_amplitudes_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_psd_max_val_times #(
    .DataWidth( 21 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
psd_max_val_times_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psd_max_val_times_address0),
    .ce0(psd_max_val_times_ce0),
    .we0(psd_max_val_times_we0),
    .d0(psd_max_val_times_d0),
    .q0(psd_max_val_times_q0),
    .address1(psd_max_val_times_address1),
    .ce1(psd_max_val_times_ce1),
    .q1(psd_max_val_times_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_values #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
sample_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_values_address0),
    .ce0(sample_values_ce0),
    .we0(sample_values_we0),
    .d0(sample_values_d0),
    .q0(sample_values_q0),
    .address1(sample_values_address1),
    .ce1(sample_values_ce1),
    .we1(sample_values_we1),
    .d1(sample_values_d1)
);

SimpleSineReconstruction_loadSlidingWindows_psd_amplitudes_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
sample_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_sample_V_address0),
    .ce0(sample_sample_V_ce0),
    .we0(sample_sample_V_we0),
    .d0(sample_sample_V_d0),
    .q0(sample_sample_V_q0),
    .address1(sample_sample_V_address1),
    .ce1(sample_sample_V_ce1),
    .q1(sample_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
sample_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_timestamp_V_address0),
    .ce0(sample_timestamp_V_ce0),
    .we0(sample_timestamp_V_we0),
    .d0(sample_timestamp_V_d0),
    .q0(sample_timestamp_V_q0),
    .address1(sample_timestamp_V_address1),
    .ce1(sample_timestamp_V_ce1),
    .q1(sample_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_0_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_0_sample_V_address0),
    .ce0(sample_period_samples_0_sample_V_ce0),
    .we0(sample_period_samples_0_sample_V_we0),
    .d0(samples_0_sample_V_q0),
    .q0(sample_period_samples_0_sample_V_q0),
    .address1(sample_period_samples_0_sample_V_address1),
    .ce1(sample_period_samples_0_sample_V_ce1),
    .q1(sample_period_samples_0_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_1_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_1_sample_V_address0),
    .ce0(sample_period_samples_1_sample_V_ce0),
    .we0(sample_period_samples_1_sample_V_we0),
    .d0(samples_1_sample_V_q0),
    .q0(sample_period_samples_1_sample_V_q0),
    .address1(sample_period_samples_1_sample_V_address1),
    .ce1(sample_period_samples_1_sample_V_ce1),
    .q1(sample_period_samples_1_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_2_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_2_sample_V_address0),
    .ce0(sample_period_samples_2_sample_V_ce0),
    .we0(sample_period_samples_2_sample_V_we0),
    .d0(samples_2_sample_V_q0),
    .q0(sample_period_samples_2_sample_V_q0),
    .address1(sample_period_samples_2_sample_V_address1),
    .ce1(sample_period_samples_2_sample_V_ce1),
    .q1(sample_period_samples_2_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_3_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_3_sample_V_address0),
    .ce0(sample_period_samples_3_sample_V_ce0),
    .we0(sample_period_samples_3_sample_V_we0),
    .d0(samples_3_sample_V_q0),
    .q0(sample_period_samples_3_sample_V_q0),
    .address1(sample_period_samples_3_sample_V_address1),
    .ce1(sample_period_samples_3_sample_V_ce1),
    .q1(sample_period_samples_3_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_4_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_4_sample_V_address0),
    .ce0(sample_period_samples_4_sample_V_ce0),
    .we0(sample_period_samples_4_sample_V_we0),
    .d0(samples_4_sample_V_q0),
    .q0(sample_period_samples_4_sample_V_q0),
    .address1(sample_period_samples_4_sample_V_address1),
    .ce1(sample_period_samples_4_sample_V_ce1),
    .q1(sample_period_samples_4_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_5_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_5_sample_V_address0),
    .ce0(sample_period_samples_5_sample_V_ce0),
    .we0(sample_period_samples_5_sample_V_we0),
    .d0(samples_5_sample_V_q0),
    .q0(sample_period_samples_5_sample_V_q0),
    .address1(sample_period_samples_5_sample_V_address1),
    .ce1(sample_period_samples_5_sample_V_ce1),
    .q1(sample_period_samples_5_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_6_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_6_sample_V_address0),
    .ce0(sample_period_samples_6_sample_V_ce0),
    .we0(sample_period_samples_6_sample_V_we0),
    .d0(samples_6_sample_V_q0),
    .q0(sample_period_samples_6_sample_V_q0),
    .address1(sample_period_samples_6_sample_V_address1),
    .ce1(sample_period_samples_6_sample_V_ce1),
    .q1(sample_period_samples_6_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_7_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_7_sample_V_address0),
    .ce0(sample_period_samples_7_sample_V_ce0),
    .we0(sample_period_samples_7_sample_V_we0),
    .d0(samples_7_sample_V_q0),
    .q0(sample_period_samples_7_sample_V_q0),
    .address1(sample_period_samples_7_sample_V_address1),
    .ce1(sample_period_samples_7_sample_V_ce1),
    .q1(sample_period_samples_7_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_8_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_8_sample_V_address0),
    .ce0(sample_period_samples_8_sample_V_ce0),
    .we0(sample_period_samples_8_sample_V_we0),
    .d0(samples_8_sample_V_q0),
    .q0(sample_period_samples_8_sample_V_q0),
    .address1(sample_period_samples_8_sample_V_address1),
    .ce1(sample_period_samples_8_sample_V_ce1),
    .q1(sample_period_samples_8_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_9_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_9_sample_V_address0),
    .ce0(sample_period_samples_9_sample_V_ce0),
    .we0(sample_period_samples_9_sample_V_we0),
    .d0(samples_9_sample_V_q0),
    .q0(sample_period_samples_9_sample_V_q0),
    .address1(sample_period_samples_9_sample_V_address1),
    .ce1(sample_period_samples_9_sample_V_ce1),
    .q1(sample_period_samples_9_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_10_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_10_sample_V_address0),
    .ce0(sample_period_samples_10_sample_V_ce0),
    .we0(sample_period_samples_10_sample_V_we0),
    .d0(samples_10_sample_V_q0),
    .q0(sample_period_samples_10_sample_V_q0),
    .address1(sample_period_samples_10_sample_V_address1),
    .ce1(sample_period_samples_10_sample_V_ce1),
    .q1(sample_period_samples_10_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_11_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_11_sample_V_address0),
    .ce0(sample_period_samples_11_sample_V_ce0),
    .we0(sample_period_samples_11_sample_V_we0),
    .d0(samples_11_sample_V_q0),
    .q0(sample_period_samples_11_sample_V_q0),
    .address1(sample_period_samples_11_sample_V_address1),
    .ce1(sample_period_samples_11_sample_V_ce1),
    .q1(sample_period_samples_11_sample_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_0_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_0_timestamp_V_address0),
    .ce0(sample_period_samples_0_timestamp_V_ce0),
    .we0(sample_period_samples_0_timestamp_V_we0),
    .d0(samples_0_timestamp_V_q0),
    .q0(sample_period_samples_0_timestamp_V_q0),
    .address1(sample_period_samples_0_timestamp_V_address1),
    .ce1(sample_period_samples_0_timestamp_V_ce1),
    .q1(sample_period_samples_0_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_1_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_1_timestamp_V_address0),
    .ce0(sample_period_samples_1_timestamp_V_ce0),
    .we0(sample_period_samples_1_timestamp_V_we0),
    .d0(samples_1_timestamp_V_q0),
    .q0(sample_period_samples_1_timestamp_V_q0),
    .address1(sample_period_samples_1_timestamp_V_address1),
    .ce1(sample_period_samples_1_timestamp_V_ce1),
    .q1(sample_period_samples_1_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_2_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_2_timestamp_V_address0),
    .ce0(sample_period_samples_2_timestamp_V_ce0),
    .we0(sample_period_samples_2_timestamp_V_we0),
    .d0(samples_2_timestamp_V_q0),
    .q0(sample_period_samples_2_timestamp_V_q0),
    .address1(sample_period_samples_2_timestamp_V_address1),
    .ce1(sample_period_samples_2_timestamp_V_ce1),
    .q1(sample_period_samples_2_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_3_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_3_timestamp_V_address0),
    .ce0(sample_period_samples_3_timestamp_V_ce0),
    .we0(sample_period_samples_3_timestamp_V_we0),
    .d0(samples_3_timestamp_V_q0),
    .q0(sample_period_samples_3_timestamp_V_q0),
    .address1(sample_period_samples_3_timestamp_V_address1),
    .ce1(sample_period_samples_3_timestamp_V_ce1),
    .q1(sample_period_samples_3_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_4_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_4_timestamp_V_address0),
    .ce0(sample_period_samples_4_timestamp_V_ce0),
    .we0(sample_period_samples_4_timestamp_V_we0),
    .d0(samples_4_timestamp_V_q0),
    .q0(sample_period_samples_4_timestamp_V_q0),
    .address1(sample_period_samples_4_timestamp_V_address1),
    .ce1(sample_period_samples_4_timestamp_V_ce1),
    .q1(sample_period_samples_4_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_5_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_5_timestamp_V_address0),
    .ce0(sample_period_samples_5_timestamp_V_ce0),
    .we0(sample_period_samples_5_timestamp_V_we0),
    .d0(samples_5_timestamp_V_q0),
    .q0(sample_period_samples_5_timestamp_V_q0),
    .address1(sample_period_samples_5_timestamp_V_address1),
    .ce1(sample_period_samples_5_timestamp_V_ce1),
    .q1(sample_period_samples_5_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_6_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_6_timestamp_V_address0),
    .ce0(sample_period_samples_6_timestamp_V_ce0),
    .we0(sample_period_samples_6_timestamp_V_we0),
    .d0(samples_6_timestamp_V_q0),
    .q0(sample_period_samples_6_timestamp_V_q0),
    .address1(sample_period_samples_6_timestamp_V_address1),
    .ce1(sample_period_samples_6_timestamp_V_ce1),
    .q1(sample_period_samples_6_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_7_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_7_timestamp_V_address0),
    .ce0(sample_period_samples_7_timestamp_V_ce0),
    .we0(sample_period_samples_7_timestamp_V_we0),
    .d0(samples_7_timestamp_V_q0),
    .q0(sample_period_samples_7_timestamp_V_q0),
    .address1(sample_period_samples_7_timestamp_V_address1),
    .ce1(sample_period_samples_7_timestamp_V_ce1),
    .q1(sample_period_samples_7_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_8_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_8_timestamp_V_address0),
    .ce0(sample_period_samples_8_timestamp_V_ce0),
    .we0(sample_period_samples_8_timestamp_V_we0),
    .d0(samples_8_timestamp_V_q0),
    .q0(sample_period_samples_8_timestamp_V_q0),
    .address1(sample_period_samples_8_timestamp_V_address1),
    .ce1(sample_period_samples_8_timestamp_V_ce1),
    .q1(sample_period_samples_8_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_9_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_9_timestamp_V_address0),
    .ce0(sample_period_samples_9_timestamp_V_ce0),
    .we0(sample_period_samples_9_timestamp_V_we0),
    .d0(samples_9_timestamp_V_q0),
    .q0(sample_period_samples_9_timestamp_V_q0),
    .address1(sample_period_samples_9_timestamp_V_address1),
    .ce1(sample_period_samples_9_timestamp_V_ce1),
    .q1(sample_period_samples_9_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_10_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_10_timestamp_V_address0),
    .ce0(sample_period_samples_10_timestamp_V_ce0),
    .we0(sample_period_samples_10_timestamp_V_we0),
    .d0(samples_10_timestamp_V_q0),
    .q0(sample_period_samples_10_timestamp_V_q0),
    .address1(sample_period_samples_10_timestamp_V_address1),
    .ce1(sample_period_samples_10_timestamp_V_ce1),
    .q1(sample_period_samples_10_timestamp_V_q1)
);

SimpleSineReconstruction_loadSlidingWindows_sample_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
sample_period_samples_11_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_period_samples_11_timestamp_V_address0),
    .ce0(sample_period_samples_11_timestamp_V_ce0),
    .we0(sample_period_samples_11_timestamp_V_we0),
    .d0(samples_11_timestamp_V_q0),
    .q0(sample_period_samples_11_timestamp_V_q0),
    .address1(sample_period_samples_11_timestamp_V_address1),
    .ce1(sample_period_samples_11_timestamp_V_ce1),
    .q1(sample_period_samples_11_timestamp_V_q1)
);

SimpleSineReconstruction_srem_6ns_5ns_5_10_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_6ns_5ns_5_10_seq_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_26952_ap_start),
    .done(grp_fu_26952_ap_done),
    .din0(grp_fu_26952_p0),
    .din1(grp_fu_26952_p1),
    .ce(1'b1),
    .dout(grp_fu_26952_p2)
);

SimpleSineReconstruction_srem_5ns_5ns_5_9_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_5ns_5ns_5_9_seq_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_27012_ap_start),
    .done(grp_fu_27012_ap_done),
    .din0(grp_fu_27012_p0),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_27012_p2)
);

SimpleSineReconstruction_srem_7ns_6ns_6_11_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
srem_7ns_6ns_6_11_seq_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_27100_ap_start),
    .done(grp_fu_27100_ap_done),
    .din0(grp_fu_27100_p0),
    .din1(grp_fu_27100_p1),
    .ce(1'b1),
    .dout(grp_fu_27100_p2)
);

SimpleSineReconstruction_srem_6ns_6ns_6_10_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
srem_6ns_6ns_6_10_seq_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_27905_ap_start),
    .done(grp_fu_27905_ap_done),
    .din0(grp_fu_27905_p0),
    .din1(6'd20),
    .ce(1'b1),
    .dout(grp_fu_27905_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln878_fu_26632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state19))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state19);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln878_fu_26632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_26632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_4_reg_26574 <= 4'd0;
    end else if (((icmp_ln180_fu_26814_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_26574 <= add_ln180_fu_26808_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_5_reg_26585 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_5_reg_26585 <= add_ln19_reg_29128;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_26551 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        i_reg_26551 <= add_ln113_reg_28901;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        j_reg_26563 <= add_ln134_reg_29036;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_26563 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        sample_sliding_window_size_s <= 32'd1;
    end else if (((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81) & (icmp_ln69_1_fu_27917_p2 == 1'd1))) begin
        sample_sliding_window_size_s <= add_ln71_1_fu_27922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln113_reg_28901 <= add_ln113_fu_26614_p2;
        zext_ln878_1_reg_28934[5 : 0] <= zext_ln878_1_fu_26624_p1[5 : 0];
        zext_ln878_2_reg_28939[5 : 0] <= zext_ln878_2_fu_26628_p1[5 : 0];
        zext_ln878_reg_28906[5 : 0] <= zext_ln878_fu_26620_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln134_reg_29036 <= add_ln134_fu_26667_p2;
        times_addr_1_reg_29052 <= zext_ln160_fu_26691_p1;
        zext_ln134_reg_29041[3 : 0] <= zext_ln134_fu_26673_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln19_reg_29128 <= add_ln19_fu_26889_p2;
        zext_ln19_reg_29133[5 : 0] <= zext_ln19_fu_26895_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        cmp53_reg_29022 <= cmp53_fu_26647_p2;
        sext_ln146_reg_29026 <= sext_ln146_fu_26659_p1;
        trunc_ln146_reg_29031 <= trunc_ln146_fu_26663_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln180_fu_26814_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_cast_reg_29113[3 : 0] <= i_4_cast_fu_26820_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_26696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        icmp_ln146_1_reg_29065 <= icmp_ln146_1_fu_26729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln180_reg_29109 <= icmp_ln180_fu_26814_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        icmp_ln52_1_reg_37247 <= icmp_ln52_1_fu_27080_p2;
        sample_period_samples_0_sample_V_load_30_reg_37001 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_31_reg_37121 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_30_reg_37061 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_31_reg_37181 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_30_reg_37051 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_31_reg_37171 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_30_reg_37111 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_31_reg_37231 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_30_reg_37056 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_31_reg_37176 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_30_reg_37116 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_31_reg_37236 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_30_reg_37006 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_31_reg_37126 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_30_reg_37066 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_31_reg_37186 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_30_reg_37011 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_31_reg_37131 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_30_reg_37071 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_31_reg_37191 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_30_reg_37016 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_31_reg_37136 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_30_reg_37076 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_31_reg_37196 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_30_reg_37021 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_31_reg_37141 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_30_reg_37081 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_31_reg_37201 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_30_reg_37026 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_31_reg_37146 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_30_reg_37086 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_31_reg_37206 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_30_reg_37031 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_31_reg_37151 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_30_reg_37091 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_31_reg_37211 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_30_reg_37036 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_31_reg_37156 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_30_reg_37096 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_31_reg_37216 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_30_reg_37041 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_31_reg_37161 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_30_reg_37101 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_31_reg_37221 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_30_reg_37046 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_31_reg_37166 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_30_reg_37106 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_31_reg_37226 <= sample_period_samples_9_timestamp_V_q1;
        sample_sliding_window_size_load_reg_37241 <= sample_sliding_window_size_s;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp_ln52_reg_29530 <= icmp_ln52_fu_26932_p2;
        psd_amplitudes_V_load_10_reg_29504 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_11_reg_29509 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_10_reg_29514 <= psd_max_val_times_q0;
        psd_max_val_times_load_11_reg_29519 <= psd_max_val_times_q1;
        sine_data_sliding_window_size_load_reg_29524 <= sine_data_sliding_window_size_s_i;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        icmp_ln63_1_reg_37266 <= icmp_ln63_1_fu_27893_p2;
        new_front_ptr_1_reg_37256 <= grp_fu_27100_p2;
        trunc_ln61_1_reg_37261 <= trunc_ln61_1_fu_27885_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        icmp_ln63_reg_29549 <= icmp_ln63_fu_27000_p2;
        new_front_ptr_reg_29539 <= grp_fu_26952_p2;
        trunc_ln61_reg_29544 <= trunc_ln61_fu_26992_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_vals_V_addr_1_reg_29088 <= zext_ln134_reg_29041;
        trunc_ln144_reg_29083 <= trunc_ln144_fu_26793_p1;
        val_V_reg_29075 <= val_V_fu_26758_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        psd_amplitudes_V_load_1_reg_29309 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_reg_29304 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_1_reg_29329 <= psd_max_val_times_q0;
        psd_max_val_times_load_reg_29324 <= psd_max_val_times_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        psd_amplitudes_V_load_2_reg_29344 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_3_reg_29349 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_2_reg_29364 <= psd_max_val_times_q0;
        psd_max_val_times_load_3_reg_29369 <= psd_max_val_times_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        psd_amplitudes_V_load_4_reg_29384 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_5_reg_29389 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_4_reg_29404 <= psd_max_val_times_q0;
        psd_max_val_times_load_5_reg_29409 <= psd_max_val_times_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        psd_amplitudes_V_load_6_reg_29424 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_7_reg_29429 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_6_reg_29444 <= psd_max_val_times_q0;
        psd_max_val_times_load_7_reg_29449 <= psd_max_val_times_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        psd_amplitudes_V_load_8_reg_29464 <= psd_amplitudes_V_q0;
        psd_amplitudes_V_load_9_reg_29469 <= psd_amplitudes_V_q1;
        psd_max_val_times_load_8_reg_29484 <= psd_max_val_times_q0;
        psd_max_val_times_load_9_reg_29489 <= psd_max_val_times_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sample_period_count_s_reg_28714 <= sample_period_count_s_fu_26606_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_0_sample_V_load_10_reg_32201 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_11_reg_32321 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_10_reg_32261 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_11_reg_32381 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_10_reg_32251 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_11_reg_32371 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_10_reg_32311 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_11_reg_32431 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_10_reg_32256 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_11_reg_32376 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_10_reg_32316 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_11_reg_32436 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_10_reg_32206 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_11_reg_32326 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_10_reg_32266 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_11_reg_32386 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_10_reg_32211 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_11_reg_32331 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_10_reg_32271 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_11_reg_32391 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_10_reg_32216 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_11_reg_32336 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_10_reg_32276 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_11_reg_32396 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_10_reg_32221 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_11_reg_32341 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_10_reg_32281 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_11_reg_32401 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_10_reg_32226 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_11_reg_32346 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_10_reg_32286 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_11_reg_32406 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_10_reg_32231 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_11_reg_32351 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_10_reg_32291 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_11_reg_32411 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_10_reg_32236 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_11_reg_32356 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_10_reg_32296 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_11_reg_32416 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_10_reg_32241 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_11_reg_32361 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_10_reg_32301 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_11_reg_32421 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_10_reg_32246 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_11_reg_32366 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_10_reg_32306 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_11_reg_32426 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_0_sample_V_load_12_reg_32681 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_13_reg_32801 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_12_reg_32741 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_13_reg_32861 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_12_reg_32731 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_13_reg_32851 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_12_reg_32791 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_13_reg_32911 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_12_reg_32736 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_13_reg_32856 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_12_reg_32796 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_13_reg_32916 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_12_reg_32686 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_13_reg_32806 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_12_reg_32746 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_13_reg_32866 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_12_reg_32691 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_13_reg_32811 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_12_reg_32751 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_13_reg_32871 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_12_reg_32696 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_13_reg_32816 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_12_reg_32756 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_13_reg_32876 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_12_reg_32701 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_13_reg_32821 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_12_reg_32761 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_13_reg_32881 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_12_reg_32706 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_13_reg_32826 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_12_reg_32766 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_13_reg_32886 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_12_reg_32711 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_13_reg_32831 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_12_reg_32771 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_13_reg_32891 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_12_reg_32716 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_13_reg_32836 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_12_reg_32776 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_13_reg_32896 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_12_reg_32721 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_13_reg_32841 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_12_reg_32781 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_13_reg_32901 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_12_reg_32726 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_13_reg_32846 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_12_reg_32786 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_13_reg_32906 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_0_sample_V_load_14_reg_33161 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_15_reg_33281 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_14_reg_33221 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_15_reg_33341 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_14_reg_33211 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_15_reg_33331 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_14_reg_33271 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_15_reg_33391 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_14_reg_33216 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_15_reg_33336 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_14_reg_33276 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_15_reg_33396 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_14_reg_33166 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_15_reg_33286 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_14_reg_33226 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_15_reg_33346 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_14_reg_33171 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_15_reg_33291 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_14_reg_33231 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_15_reg_33351 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_14_reg_33176 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_15_reg_33296 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_14_reg_33236 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_15_reg_33356 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_14_reg_33181 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_15_reg_33301 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_14_reg_33241 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_15_reg_33361 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_14_reg_33186 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_15_reg_33306 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_14_reg_33246 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_15_reg_33366 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_14_reg_33191 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_15_reg_33311 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_14_reg_33251 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_15_reg_33371 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_14_reg_33196 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_15_reg_33316 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_14_reg_33256 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_15_reg_33376 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_14_reg_33201 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_15_reg_33321 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_14_reg_33261 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_15_reg_33381 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_14_reg_33206 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_15_reg_33326 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_14_reg_33266 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_15_reg_33386 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_0_sample_V_load_16_reg_33641 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_17_reg_33761 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_16_reg_33701 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_17_reg_33821 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_16_reg_33691 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_17_reg_33811 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_16_reg_33751 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_17_reg_33871 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_16_reg_33696 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_17_reg_33816 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_16_reg_33756 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_17_reg_33876 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_16_reg_33646 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_17_reg_33766 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_16_reg_33706 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_17_reg_33826 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_16_reg_33651 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_17_reg_33771 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_16_reg_33711 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_17_reg_33831 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_16_reg_33656 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_17_reg_33776 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_16_reg_33716 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_17_reg_33836 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_16_reg_33661 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_17_reg_33781 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_16_reg_33721 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_17_reg_33841 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_16_reg_33666 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_17_reg_33786 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_16_reg_33726 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_17_reg_33846 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_16_reg_33671 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_17_reg_33791 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_16_reg_33731 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_17_reg_33851 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_16_reg_33676 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_17_reg_33796 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_16_reg_33736 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_17_reg_33856 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_16_reg_33681 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_17_reg_33801 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_16_reg_33741 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_17_reg_33861 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_16_reg_33686 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_17_reg_33806 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_16_reg_33746 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_17_reg_33866 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_0_sample_V_load_18_reg_34121 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_19_reg_34241 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_18_reg_34181 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_19_reg_34301 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_18_reg_34171 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_19_reg_34291 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_18_reg_34231 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_19_reg_34351 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_18_reg_34176 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_19_reg_34296 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_18_reg_34236 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_19_reg_34356 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_18_reg_34126 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_19_reg_34246 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_18_reg_34186 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_19_reg_34306 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_18_reg_34131 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_19_reg_34251 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_18_reg_34191 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_19_reg_34311 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_18_reg_34136 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_19_reg_34256 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_18_reg_34196 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_19_reg_34316 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_18_reg_34141 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_19_reg_34261 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_18_reg_34201 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_19_reg_34321 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_18_reg_34146 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_19_reg_34266 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_18_reg_34206 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_19_reg_34326 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_18_reg_34151 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_19_reg_34271 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_18_reg_34211 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_19_reg_34331 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_18_reg_34156 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_19_reg_34276 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_18_reg_34216 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_19_reg_34336 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_18_reg_34161 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_19_reg_34281 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_18_reg_34221 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_19_reg_34341 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_18_reg_34166 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_19_reg_34286 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_18_reg_34226 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_19_reg_34346 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_0_sample_V_load_1_reg_29921 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_reg_29801 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_1_reg_29981 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_reg_29861 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_1_reg_29971 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_reg_29851 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_1_reg_30031 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_reg_29911 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_1_reg_29976 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_reg_29856 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_1_reg_30036 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_reg_29916 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_1_reg_29926 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_reg_29806 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_1_reg_29986 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_reg_29866 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_1_reg_29931 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_reg_29811 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_1_reg_29991 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_reg_29871 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_1_reg_29936 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_reg_29816 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_1_reg_29996 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_reg_29876 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_1_reg_29941 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_reg_29821 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_1_reg_30001 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_reg_29881 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_1_reg_29946 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_reg_29826 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_1_reg_30006 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_reg_29886 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_1_reg_29951 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_reg_29831 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_1_reg_30011 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_reg_29891 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_1_reg_29956 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_reg_29836 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_1_reg_30016 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_reg_29896 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_1_reg_29961 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_reg_29841 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_1_reg_30021 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_reg_29901 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_1_reg_29966 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_reg_29846 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_1_reg_30026 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_reg_29906 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_0_sample_V_load_20_reg_34601 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_21_reg_34721 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_20_reg_34661 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_21_reg_34781 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_20_reg_34651 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_21_reg_34771 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_20_reg_34711 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_21_reg_34831 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_20_reg_34656 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_21_reg_34776 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_20_reg_34716 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_21_reg_34836 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_20_reg_34606 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_21_reg_34726 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_20_reg_34666 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_21_reg_34786 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_20_reg_34611 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_21_reg_34731 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_20_reg_34671 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_21_reg_34791 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_20_reg_34616 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_21_reg_34736 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_20_reg_34676 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_21_reg_34796 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_20_reg_34621 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_21_reg_34741 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_20_reg_34681 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_21_reg_34801 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_20_reg_34626 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_21_reg_34746 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_20_reg_34686 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_21_reg_34806 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_20_reg_34631 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_21_reg_34751 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_20_reg_34691 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_21_reg_34811 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_20_reg_34636 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_21_reg_34756 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_20_reg_34696 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_21_reg_34816 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_20_reg_34641 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_21_reg_34761 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_20_reg_34701 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_21_reg_34821 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_20_reg_34646 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_21_reg_34766 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_20_reg_34706 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_21_reg_34826 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_0_sample_V_load_22_reg_35081 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_23_reg_35201 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_22_reg_35141 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_23_reg_35261 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_22_reg_35131 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_23_reg_35251 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_22_reg_35191 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_23_reg_35311 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_22_reg_35136 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_23_reg_35256 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_22_reg_35196 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_23_reg_35316 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_22_reg_35086 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_23_reg_35206 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_22_reg_35146 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_23_reg_35266 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_22_reg_35091 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_23_reg_35211 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_22_reg_35151 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_23_reg_35271 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_22_reg_35096 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_23_reg_35216 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_22_reg_35156 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_23_reg_35276 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_22_reg_35101 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_23_reg_35221 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_22_reg_35161 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_23_reg_35281 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_22_reg_35106 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_23_reg_35226 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_22_reg_35166 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_23_reg_35286 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_22_reg_35111 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_23_reg_35231 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_22_reg_35171 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_23_reg_35291 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_22_reg_35116 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_23_reg_35236 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_22_reg_35176 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_23_reg_35296 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_22_reg_35121 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_23_reg_35241 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_22_reg_35181 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_23_reg_35301 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_22_reg_35126 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_23_reg_35246 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_22_reg_35186 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_23_reg_35306 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_0_sample_V_load_24_reg_35561 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_25_reg_35681 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_24_reg_35621 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_25_reg_35741 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_24_reg_35611 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_25_reg_35731 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_24_reg_35671 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_25_reg_35791 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_24_reg_35616 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_25_reg_35736 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_24_reg_35676 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_25_reg_35796 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_24_reg_35566 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_25_reg_35686 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_24_reg_35626 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_25_reg_35746 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_24_reg_35571 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_25_reg_35691 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_24_reg_35631 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_25_reg_35751 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_24_reg_35576 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_25_reg_35696 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_24_reg_35636 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_25_reg_35756 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_24_reg_35581 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_25_reg_35701 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_24_reg_35641 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_25_reg_35761 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_24_reg_35586 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_25_reg_35706 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_24_reg_35646 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_25_reg_35766 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_24_reg_35591 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_25_reg_35711 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_24_reg_35651 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_25_reg_35771 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_24_reg_35596 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_25_reg_35716 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_24_reg_35656 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_25_reg_35776 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_24_reg_35601 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_25_reg_35721 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_24_reg_35661 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_25_reg_35781 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_24_reg_35606 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_25_reg_35726 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_24_reg_35666 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_25_reg_35786 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_0_sample_V_load_26_reg_36041 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_27_reg_36161 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_26_reg_36101 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_27_reg_36221 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_26_reg_36091 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_27_reg_36211 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_26_reg_36151 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_27_reg_36271 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_26_reg_36096 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_27_reg_36216 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_26_reg_36156 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_27_reg_36276 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_26_reg_36046 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_27_reg_36166 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_26_reg_36106 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_27_reg_36226 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_26_reg_36051 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_27_reg_36171 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_26_reg_36111 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_27_reg_36231 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_26_reg_36056 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_27_reg_36176 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_26_reg_36116 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_27_reg_36236 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_26_reg_36061 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_27_reg_36181 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_26_reg_36121 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_27_reg_36241 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_26_reg_36066 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_27_reg_36186 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_26_reg_36126 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_27_reg_36246 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_26_reg_36071 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_27_reg_36191 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_26_reg_36131 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_27_reg_36251 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_26_reg_36076 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_27_reg_36196 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_26_reg_36136 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_27_reg_36256 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_26_reg_36081 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_27_reg_36201 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_26_reg_36141 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_27_reg_36261 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_26_reg_36086 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_27_reg_36206 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_26_reg_36146 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_27_reg_36266 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_0_sample_V_load_28_reg_36521 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_29_reg_36641 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_28_reg_36581 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_29_reg_36701 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_28_reg_36571 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_29_reg_36691 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_28_reg_36631 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_29_reg_36751 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_28_reg_36576 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_29_reg_36696 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_28_reg_36636 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_29_reg_36756 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_28_reg_36526 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_29_reg_36646 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_28_reg_36586 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_29_reg_36706 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_28_reg_36531 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_29_reg_36651 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_28_reg_36591 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_29_reg_36711 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_28_reg_36536 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_29_reg_36656 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_28_reg_36596 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_29_reg_36716 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_28_reg_36541 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_29_reg_36661 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_28_reg_36601 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_29_reg_36721 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_28_reg_36546 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_29_reg_36666 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_28_reg_36606 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_29_reg_36726 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_28_reg_36551 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_29_reg_36671 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_28_reg_36611 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_29_reg_36731 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_28_reg_36556 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_29_reg_36676 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_28_reg_36616 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_29_reg_36736 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_28_reg_36561 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_29_reg_36681 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_28_reg_36621 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_29_reg_36741 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_28_reg_36566 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_29_reg_36686 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_28_reg_36626 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_29_reg_36746 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_0_sample_V_load_2_reg_30281 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_3_reg_30401 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_2_reg_30341 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_3_reg_30461 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_2_reg_30331 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_3_reg_30451 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_2_reg_30391 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_3_reg_30511 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_2_reg_30336 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_3_reg_30456 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_2_reg_30396 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_3_reg_30516 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_2_reg_30286 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_3_reg_30406 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_2_reg_30346 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_3_reg_30466 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_2_reg_30291 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_3_reg_30411 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_2_reg_30351 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_3_reg_30471 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_2_reg_30296 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_3_reg_30416 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_2_reg_30356 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_3_reg_30476 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_2_reg_30301 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_3_reg_30421 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_2_reg_30361 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_3_reg_30481 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_2_reg_30306 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_3_reg_30426 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_2_reg_30366 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_3_reg_30486 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_2_reg_30311 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_3_reg_30431 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_2_reg_30371 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_3_reg_30491 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_2_reg_30316 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_3_reg_30436 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_2_reg_30376 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_3_reg_30496 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_2_reg_30321 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_3_reg_30441 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_2_reg_30381 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_3_reg_30501 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_2_reg_30326 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_3_reg_30446 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_2_reg_30386 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_3_reg_30506 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_0_sample_V_load_4_reg_30761 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_5_reg_30881 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_4_reg_30821 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_5_reg_30941 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_4_reg_30811 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_5_reg_30931 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_4_reg_30871 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_5_reg_30991 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_4_reg_30816 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_5_reg_30936 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_4_reg_30876 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_5_reg_30996 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_4_reg_30766 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_5_reg_30886 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_4_reg_30826 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_5_reg_30946 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_4_reg_30771 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_5_reg_30891 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_4_reg_30831 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_5_reg_30951 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_4_reg_30776 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_5_reg_30896 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_4_reg_30836 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_5_reg_30956 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_4_reg_30781 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_5_reg_30901 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_4_reg_30841 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_5_reg_30961 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_4_reg_30786 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_5_reg_30906 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_4_reg_30846 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_5_reg_30966 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_4_reg_30791 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_5_reg_30911 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_4_reg_30851 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_5_reg_30971 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_4_reg_30796 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_5_reg_30916 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_4_reg_30856 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_5_reg_30976 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_4_reg_30801 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_5_reg_30921 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_4_reg_30861 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_5_reg_30981 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_4_reg_30806 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_5_reg_30926 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_4_reg_30866 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_5_reg_30986 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_0_sample_V_load_6_reg_31241 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_7_reg_31361 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_6_reg_31301 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_7_reg_31421 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_6_reg_31291 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_7_reg_31411 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_6_reg_31351 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_7_reg_31471 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_6_reg_31296 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_7_reg_31416 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_6_reg_31356 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_7_reg_31476 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_6_reg_31246 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_7_reg_31366 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_6_reg_31306 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_7_reg_31426 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_6_reg_31251 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_7_reg_31371 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_6_reg_31311 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_7_reg_31431 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_6_reg_31256 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_7_reg_31376 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_6_reg_31316 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_7_reg_31436 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_6_reg_31261 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_7_reg_31381 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_6_reg_31321 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_7_reg_31441 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_6_reg_31266 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_7_reg_31386 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_6_reg_31326 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_7_reg_31446 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_6_reg_31271 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_7_reg_31391 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_6_reg_31331 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_7_reg_31451 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_6_reg_31276 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_7_reg_31396 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_6_reg_31336 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_7_reg_31456 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_6_reg_31281 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_7_reg_31401 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_6_reg_31341 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_7_reg_31461 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_6_reg_31286 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_7_reg_31406 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_6_reg_31346 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_7_reg_31466 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_0_sample_V_load_8_reg_31721 <= sample_period_samples_0_sample_V_q0;
        sample_period_samples_0_sample_V_load_9_reg_31841 <= sample_period_samples_0_sample_V_q1;
        sample_period_samples_0_timestamp_V_load_8_reg_31781 <= sample_period_samples_0_timestamp_V_q0;
        sample_period_samples_0_timestamp_V_load_9_reg_31901 <= sample_period_samples_0_timestamp_V_q1;
        sample_period_samples_10_sample_V_load_8_reg_31771 <= sample_period_samples_10_sample_V_q0;
        sample_period_samples_10_sample_V_load_9_reg_31891 <= sample_period_samples_10_sample_V_q1;
        sample_period_samples_10_timestamp_V_load_8_reg_31831 <= sample_period_samples_10_timestamp_V_q0;
        sample_period_samples_10_timestamp_V_load_9_reg_31951 <= sample_period_samples_10_timestamp_V_q1;
        sample_period_samples_11_sample_V_load_8_reg_31776 <= sample_period_samples_11_sample_V_q0;
        sample_period_samples_11_sample_V_load_9_reg_31896 <= sample_period_samples_11_sample_V_q1;
        sample_period_samples_11_timestamp_V_load_8_reg_31836 <= sample_period_samples_11_timestamp_V_q0;
        sample_period_samples_11_timestamp_V_load_9_reg_31956 <= sample_period_samples_11_timestamp_V_q1;
        sample_period_samples_1_sample_V_load_8_reg_31726 <= sample_period_samples_1_sample_V_q0;
        sample_period_samples_1_sample_V_load_9_reg_31846 <= sample_period_samples_1_sample_V_q1;
        sample_period_samples_1_timestamp_V_load_8_reg_31786 <= sample_period_samples_1_timestamp_V_q0;
        sample_period_samples_1_timestamp_V_load_9_reg_31906 <= sample_period_samples_1_timestamp_V_q1;
        sample_period_samples_2_sample_V_load_8_reg_31731 <= sample_period_samples_2_sample_V_q0;
        sample_period_samples_2_sample_V_load_9_reg_31851 <= sample_period_samples_2_sample_V_q1;
        sample_period_samples_2_timestamp_V_load_8_reg_31791 <= sample_period_samples_2_timestamp_V_q0;
        sample_period_samples_2_timestamp_V_load_9_reg_31911 <= sample_period_samples_2_timestamp_V_q1;
        sample_period_samples_3_sample_V_load_8_reg_31736 <= sample_period_samples_3_sample_V_q0;
        sample_period_samples_3_sample_V_load_9_reg_31856 <= sample_period_samples_3_sample_V_q1;
        sample_period_samples_3_timestamp_V_load_8_reg_31796 <= sample_period_samples_3_timestamp_V_q0;
        sample_period_samples_3_timestamp_V_load_9_reg_31916 <= sample_period_samples_3_timestamp_V_q1;
        sample_period_samples_4_sample_V_load_8_reg_31741 <= sample_period_samples_4_sample_V_q0;
        sample_period_samples_4_sample_V_load_9_reg_31861 <= sample_period_samples_4_sample_V_q1;
        sample_period_samples_4_timestamp_V_load_8_reg_31801 <= sample_period_samples_4_timestamp_V_q0;
        sample_period_samples_4_timestamp_V_load_9_reg_31921 <= sample_period_samples_4_timestamp_V_q1;
        sample_period_samples_5_sample_V_load_8_reg_31746 <= sample_period_samples_5_sample_V_q0;
        sample_period_samples_5_sample_V_load_9_reg_31866 <= sample_period_samples_5_sample_V_q1;
        sample_period_samples_5_timestamp_V_load_8_reg_31806 <= sample_period_samples_5_timestamp_V_q0;
        sample_period_samples_5_timestamp_V_load_9_reg_31926 <= sample_period_samples_5_timestamp_V_q1;
        sample_period_samples_6_sample_V_load_8_reg_31751 <= sample_period_samples_6_sample_V_q0;
        sample_period_samples_6_sample_V_load_9_reg_31871 <= sample_period_samples_6_sample_V_q1;
        sample_period_samples_6_timestamp_V_load_8_reg_31811 <= sample_period_samples_6_timestamp_V_q0;
        sample_period_samples_6_timestamp_V_load_9_reg_31931 <= sample_period_samples_6_timestamp_V_q1;
        sample_period_samples_7_sample_V_load_8_reg_31756 <= sample_period_samples_7_sample_V_q0;
        sample_period_samples_7_sample_V_load_9_reg_31876 <= sample_period_samples_7_sample_V_q1;
        sample_period_samples_7_timestamp_V_load_8_reg_31816 <= sample_period_samples_7_timestamp_V_q0;
        sample_period_samples_7_timestamp_V_load_9_reg_31936 <= sample_period_samples_7_timestamp_V_q1;
        sample_period_samples_8_sample_V_load_8_reg_31761 <= sample_period_samples_8_sample_V_q0;
        sample_period_samples_8_sample_V_load_9_reg_31881 <= sample_period_samples_8_sample_V_q1;
        sample_period_samples_8_timestamp_V_load_8_reg_31821 <= sample_period_samples_8_timestamp_V_q0;
        sample_period_samples_8_timestamp_V_load_9_reg_31941 <= sample_period_samples_8_timestamp_V_q1;
        sample_period_samples_9_sample_V_load_8_reg_31766 <= sample_period_samples_9_sample_V_q0;
        sample_period_samples_9_sample_V_load_9_reg_31886 <= sample_period_samples_9_sample_V_q1;
        sample_period_samples_9_timestamp_V_load_8_reg_31826 <= sample_period_samples_9_timestamp_V_q0;
        sample_period_samples_9_timestamp_V_load_9_reg_31946 <= sample_period_samples_9_timestamp_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_26632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln117_reg_28948[4 : 0] <= zext_ln117_fu_26641_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln180_fu_26814_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buffer_in_0_ce0 = 1'b1;
    end else begin
        buffer_in_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buffer_in_10_ce0 = 1'b1;
    end else begin
        buffer_in_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buffer_in_11_ce0 = 1'b1;
    end else begin
        buffer_in_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buffer_in_1_ce0 = 1'b1;
    end else begin
        buffer_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buffer_in_2_ce0 = 1'b1;
    end else begin
        buffer_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buffer_in_3_ce0 = 1'b1;
    end else begin
        buffer_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buffer_in_4_ce0 = 1'b1;
    end else begin
        buffer_in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buffer_in_5_ce0 = 1'b1;
    end else begin
        buffer_in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buffer_in_6_ce0 = 1'b1;
    end else begin
        buffer_in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buffer_in_7_ce0 = 1'b1;
    end else begin
        buffer_in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_in_8_ce0 = 1'b1;
    end else begin
        buffer_in_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_in_9_ce0 = 1'b1;
    end else begin
        buffer_in_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_26932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_26952_ap_start = 1'b1;
    end else begin
        grp_fu_26952_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln63_fu_27000_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        grp_fu_27012_ap_start = 1'b1;
    end else begin
        grp_fu_27012_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_1_fu_27080_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        grp_fu_27100_ap_start = 1'b1;
    end else begin
        grp_fu_27100_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln63_1_fu_27893_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_27905_ap_start = 1'b1;
    end else begin
        grp_fu_27905_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_vals_V_address0 = i_4_cast_fu_26820_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_vals_V_address0 = max_vals_V_addr_1_reg_29088;
    end else if ((((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((cmp53_reg_29022 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        max_vals_V_address0 = zext_ln134_reg_29041;
    end else begin
        max_vals_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmp53_reg_29022 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        max_vals_V_ce0 = 1'b1;
    end else begin
        max_vals_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_vals_V_d0 = val_V_reg_29075;
    end else if (((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        max_vals_V_d0 = val_V_fu_26758_p1;
    end else begin
        max_vals_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln886_1_fu_26798_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        max_vals_V_we0 = 1'b1;
    end else begin
        max_vals_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        min_vals_V_address0 = i_4_cast_fu_26820_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        min_vals_V_address0 = min_vals_V_addr_2_gep_fu_2581_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        min_vals_V_address0 = zext_ln134_reg_29041;
    end else begin
        min_vals_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        min_vals_V_ce0 = 1'b1;
    end else begin
        min_vals_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln878_1_fu_26803_p2 == 1'd1) | (cmp53_reg_29022 == 1'd1)))) begin
        min_vals_V_we0 = 1'b1;
    end else begin
        min_vals_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        psd_amplitudes_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        psd_amplitudes_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        psd_amplitudes_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        psd_amplitudes_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        psd_amplitudes_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        psd_amplitudes_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        psd_amplitudes_V_address0 = i_4_cast_reg_29113;
    end else begin
        psd_amplitudes_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        psd_amplitudes_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        psd_amplitudes_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        psd_amplitudes_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        psd_amplitudes_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        psd_amplitudes_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        psd_amplitudes_V_address1 = 64'd0;
    end else begin
        psd_amplitudes_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        psd_amplitudes_V_ce0 = 1'b1;
    end else begin
        psd_amplitudes_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        psd_amplitudes_V_ce1 = 1'b1;
    end else begin
        psd_amplitudes_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln180_reg_29109 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        psd_amplitudes_V_we0 = 1'b1;
    end else begin
        psd_amplitudes_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        psd_max_val_times_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        psd_max_val_times_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        psd_max_val_times_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        psd_max_val_times_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        psd_max_val_times_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        psd_max_val_times_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        psd_max_val_times_address0 = psd_max_val_times_addr_13_gep_fu_2562_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_address0 = zext_ln134_reg_29041;
    end else begin
        psd_max_val_times_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        psd_max_val_times_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        psd_max_val_times_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        psd_max_val_times_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        psd_max_val_times_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        psd_max_val_times_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        psd_max_val_times_address1 = 64'd0;
    end else begin
        psd_max_val_times_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        psd_max_val_times_ce0 = 1'b1;
    end else begin
        psd_max_val_times_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        psd_max_val_times_ce1 = 1'b1;
    end else begin
        psd_max_val_times_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        psd_max_val_times_d0 = trunc_ln144_reg_29083;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        psd_max_val_times_d0 = trunc_ln144_fu_26793_p1;
    end else begin
        psd_max_val_times_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln886_1_fu_26798_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        psd_max_val_times_we0 = 1'b1;
    end else begin
        psd_max_val_times_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_0_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_0_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_0_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_0_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_0_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_0_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_0_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_0_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_0_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_0_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_0_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_0_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_0_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_0_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_0_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_0_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_0_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_0_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_0_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_0_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_0_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_0_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_0_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_0_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_0_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_0_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_0_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_0_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_0_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_0_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_0_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_0_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_0_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_0_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_0_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_0_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_0_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_0_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_0_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_0_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_0_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_0_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_0_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_0_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_0_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_0_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_0_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_0_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_0_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_0_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_0_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_0_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_10_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_10_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_10_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_10_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_10_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_10_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_10_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_10_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_10_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_10_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_10_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_10_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_10_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_10_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_10_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_10_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_10_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_10_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_10_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_10_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_10_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_10_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_10_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_10_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_10_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_10_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_10_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_10_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_10_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_10_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_10_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_10_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_10_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_10_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_10_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_10_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_10_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_10_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_10_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_10_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_10_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_10_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_10_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_10_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_10_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_10_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_10_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_10_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_10_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_10_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_10_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_10_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_11_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_11_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_11_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_11_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_11_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_11_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_11_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_11_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_11_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_11_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_11_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_11_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_11_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_11_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_11_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_11_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_11_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_11_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_11_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_11_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_11_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_11_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_11_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_11_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_11_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_11_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_11_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_11_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_11_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_11_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_11_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_11_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_11_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_11_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_11_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_11_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_11_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_11_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_11_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_11_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_11_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_11_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_11_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_11_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_11_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_11_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_11_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_11_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_11_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_11_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_11_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_11_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_1_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_1_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_1_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_1_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_1_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_1_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_1_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_1_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_1_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_1_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_1_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_1_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_1_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_1_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_1_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_1_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_1_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_1_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_1_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_1_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_1_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_1_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_1_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_1_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_1_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_1_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_1_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_1_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_1_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_1_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_1_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_1_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_1_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_1_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_1_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_1_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_1_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_1_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_1_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_1_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_1_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_1_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_1_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_1_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_1_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_1_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_1_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_1_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_1_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_1_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_1_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_1_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_2_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_2_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_2_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_2_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_2_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_2_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_2_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_2_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_2_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_2_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_2_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_2_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_2_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_2_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_2_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_2_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_2_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_2_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_2_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_2_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_2_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_2_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_2_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_2_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_2_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_2_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_2_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_2_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_2_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_2_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_2_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_2_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_2_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_2_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_2_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_2_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_2_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_2_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_2_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_2_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_2_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_2_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_2_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_2_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_2_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_2_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_2_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_2_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_2_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_2_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_2_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_2_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_3_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_3_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_3_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_3_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_3_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_3_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_3_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_3_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_3_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_3_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_3_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_3_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_3_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_3_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_3_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_3_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_3_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_3_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_3_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_3_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_3_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_3_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_3_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_3_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_3_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_3_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_3_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_3_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_3_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_3_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_3_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_3_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_3_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_3_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_3_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_3_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_3_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_3_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_3_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_3_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_3_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_3_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_3_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_3_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_3_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_3_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_3_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_3_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_3_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_3_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_3_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_3_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_4_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_4_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_4_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_4_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_4_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_4_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_4_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_4_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_4_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_4_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_4_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_4_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_4_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_4_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_4_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_4_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_4_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_4_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_4_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_4_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_4_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_4_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_4_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_4_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_4_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_4_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_4_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_4_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_4_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_4_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_4_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_4_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_4_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_4_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_4_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_4_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_4_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_4_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_4_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_4_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_4_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_4_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_4_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_4_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_4_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_4_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_4_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_4_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_4_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_4_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_4_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_4_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_5_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_5_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_5_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_5_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_5_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_5_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_5_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_5_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_5_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_5_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_5_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_5_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_5_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_5_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_5_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_5_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_5_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_5_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_5_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_5_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_5_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_5_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_5_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_5_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_5_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_5_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_5_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_5_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_5_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_5_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_5_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_5_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_5_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_5_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_5_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_5_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_5_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_5_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_5_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_5_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_5_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_5_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_5_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_5_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_5_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_5_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_5_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_5_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_5_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_5_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_5_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_5_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_6_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_6_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_6_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_6_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_6_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_6_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_6_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_6_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_6_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_6_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_6_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_6_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_6_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_6_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_6_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_6_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_6_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_6_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_6_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_6_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_6_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_6_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_6_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_6_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_6_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_6_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_6_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_6_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_6_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_6_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_6_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_6_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_6_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_6_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_6_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_6_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_6_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_6_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_6_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_6_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_6_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_6_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_6_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_6_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_6_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_6_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_6_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_6_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_6_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_6_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_6_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_6_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_7_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_7_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_7_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_7_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_7_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_7_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_7_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_7_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_7_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_7_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_7_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_7_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_7_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_7_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_7_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_7_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_7_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_7_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_7_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_7_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_7_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_7_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_7_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_7_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_7_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_7_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_7_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_7_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_7_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_7_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_7_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_7_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_7_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_7_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_7_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_7_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_7_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_7_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_7_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_7_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_7_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_7_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_7_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_7_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_7_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_7_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_7_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_7_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_7_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_7_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_7_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_7_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_8_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_8_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_8_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_8_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_8_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_8_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_8_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_8_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_8_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_8_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_8_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_8_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_8_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_8_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_8_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_8_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_8_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_8_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_8_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_8_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_8_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_8_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_8_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_8_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_8_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_8_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_8_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_8_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_8_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_8_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_8_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_8_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_8_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_8_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_8_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_8_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_8_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_8_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_8_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_8_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_8_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_8_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_8_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_8_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_8_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_8_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_8_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_8_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_8_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_8_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_8_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_8_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_9_sample_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_9_sample_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_9_sample_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_9_sample_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_9_sample_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_9_sample_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_9_sample_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_9_sample_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_9_sample_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_9_sample_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_9_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_9_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_9_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_9_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_9_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_9_sample_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_9_sample_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_9_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_9_sample_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_9_sample_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_9_sample_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_9_sample_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_9_sample_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_9_sample_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_9_sample_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_9_sample_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_9_sample_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_9_sample_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_9_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_9_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_9_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_9_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_9_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_9_sample_V_address1 = 64'd0;
    end else begin
        sample_period_samples_9_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_9_sample_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_9_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_9_sample_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_9_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_9_sample_V_we0 = 1'b1;
    end else begin
        sample_period_samples_9_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_9_timestamp_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_9_timestamp_V_address0 = zext_ln19_reg_29133;
    end else begin
        sample_period_samples_9_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        sample_period_samples_9_timestamp_V_address1 = 64'd0;
    end else begin
        sample_period_samples_9_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_9_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_period_samples_9_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        sample_period_samples_9_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_period_samples_9_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_period_samples_9_timestamp_V_we0 = 1'b1;
    end else begin
        sample_period_samples_9_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sample_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sample_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sample_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sample_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sample_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sample_V_address0 = zext_ln134_reg_29041;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sample_V_address0 = 64'd1;
    end else begin
        sample_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sample_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sample_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sample_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sample_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sample_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sample_V_address1 = 64'd0;
    end else begin
        sample_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        sample_sample_V_ce0 = 1'b1;
    end else begin
        sample_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        sample_sample_V_ce1 = 1'b1;
    end else begin
        sample_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sample_V_we0 = 1'b1;
    end else begin
        sample_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln63_1_reg_37266 == 1'd1) & (icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_back_ptr_s_o = grp_fu_27905_p2;
    end else begin
        sample_sliding_window_back_ptr_s_o = sample_sliding_window_back_ptr_s_i;
    end
end

always @ (*) begin
    if (((icmp_ln63_1_reg_37266 == 1'd1) & (icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_back_ptr_s_o_ap_vld = 1'b1;
    end else begin
        sample_sliding_window_back_ptr_s_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_count_s_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_count_s_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_count_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_count_s_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_count_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_count_s_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_count_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_0_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_0_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_0_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_10_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_10_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_10_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_11_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_11_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_11_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_12_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_12_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_12_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_13_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_13_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_13_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_14_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_14_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_14_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_15_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_15_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_15_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_16_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_16_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_16_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_17_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_17_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_17_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_18_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_18_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_18_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_19_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_19_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_19_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_1_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_1_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_1_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_20_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_20_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_20_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_21_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_21_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_21_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_22_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_22_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_22_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_23_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_23_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_23_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_24_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_24_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_24_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_25_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_25_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_25_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_26_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_26_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_26_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_27_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_27_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_27_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_28_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_28_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_28_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_29_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_29_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_29_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_2_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_2_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_2_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_d0 = sample_period_samples_0_sample_V_load_30_reg_37001;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_d0 = sample_period_samples_0_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_d0 = sample_period_samples_10_sample_V_load_30_reg_37051;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_d0 = sample_period_samples_10_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_d0 = sample_period_samples_11_sample_V_load_30_reg_37056;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_d0 = sample_period_samples_11_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_d0 = sample_period_samples_1_sample_V_load_30_reg_37006;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_d0 = sample_period_samples_1_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_d0 = sample_period_samples_2_sample_V_load_30_reg_37011;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_d0 = sample_period_samples_2_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_d0 = sample_period_samples_3_sample_V_load_30_reg_37016;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_d0 = sample_period_samples_3_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_d0 = sample_period_samples_4_sample_V_load_30_reg_37021;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_d0 = sample_period_samples_4_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_d0 = sample_period_samples_5_sample_V_load_30_reg_37026;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_d0 = sample_period_samples_5_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_d0 = sample_period_samples_6_sample_V_load_30_reg_37031;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_d0 = sample_period_samples_6_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_d0 = sample_period_samples_7_sample_V_load_30_reg_37036;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_d0 = sample_period_samples_7_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_d0 = sample_period_samples_8_sample_V_load_30_reg_37041;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_d0 = sample_period_samples_8_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_d0 = sample_period_samples_9_sample_V_load_30_reg_37046;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_d0 = sample_period_samples_9_sample_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_d0 = sample_period_samples_0_sample_V_load_31_reg_37121;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_d0 = sample_period_samples_0_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_d0 = sample_period_samples_10_sample_V_load_31_reg_37171;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_d0 = sample_period_samples_10_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_d0 = sample_period_samples_11_sample_V_load_31_reg_37176;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_d0 = sample_period_samples_11_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_d0 = sample_period_samples_1_sample_V_load_31_reg_37126;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_d0 = sample_period_samples_1_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_d0 = sample_period_samples_2_sample_V_load_31_reg_37131;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_d0 = sample_period_samples_2_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_d0 = sample_period_samples_3_sample_V_load_31_reg_37136;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_d0 = sample_period_samples_3_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_d0 = sample_period_samples_4_sample_V_load_31_reg_37141;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_d0 = sample_period_samples_4_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_d0 = sample_period_samples_5_sample_V_load_31_reg_37146;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_d0 = sample_period_samples_5_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_d0 = sample_period_samples_6_sample_V_load_31_reg_37151;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_d0 = sample_period_samples_6_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_d0 = sample_period_samples_7_sample_V_load_31_reg_37156;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_d0 = sample_period_samples_7_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_d0 = sample_period_samples_8_sample_V_load_31_reg_37161;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_d0 = sample_period_samples_8_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_d0 = sample_period_samples_9_sample_V_load_31_reg_37166;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_d0 = sample_period_samples_9_sample_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_3_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_3_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_3_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_4_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_4_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_4_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_5_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_5_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_5_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_6_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_6_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_6_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_7_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_7_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_7_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_8_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_8_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_8_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_sample_V_9_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_sample_V_9_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_sample_V_9_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_d0 = sample_period_samples_0_timestamp_V_load_30_reg_37061;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_d0 = sample_period_samples_0_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_d0 = sample_period_samples_10_timestamp_V_load_30_reg_37111;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_d0 = sample_period_samples_10_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_d0 = sample_period_samples_11_timestamp_V_load_30_reg_37116;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_d0 = sample_period_samples_11_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_d0 = sample_period_samples_1_timestamp_V_load_30_reg_37066;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_d0 = sample_period_samples_1_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_d0 = sample_period_samples_2_timestamp_V_load_30_reg_37071;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_d0 = sample_period_samples_2_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_d0 = sample_period_samples_3_timestamp_V_load_30_reg_37076;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_d0 = sample_period_samples_3_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_d0 = sample_period_samples_4_timestamp_V_load_30_reg_37081;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_d0 = sample_period_samples_4_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_d0 = sample_period_samples_5_timestamp_V_load_30_reg_37086;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_d0 = sample_period_samples_5_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_d0 = sample_period_samples_6_timestamp_V_load_30_reg_37091;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_d0 = sample_period_samples_6_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_d0 = sample_period_samples_7_timestamp_V_load_30_reg_37096;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_d0 = sample_period_samples_7_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_d0 = sample_period_samples_8_timestamp_V_load_30_reg_37101;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_d0 = sample_period_samples_8_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_d0 = sample_period_samples_9_timestamp_V_load_30_reg_37106;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_d0 = sample_period_samples_9_timestamp_V_q0;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_d0 = sample_period_samples_0_timestamp_V_load_31_reg_37181;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_d0 = sample_period_samples_0_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_d0 = sample_period_samples_10_timestamp_V_load_31_reg_37231;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_d0 = sample_period_samples_10_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_d0 = sample_period_samples_11_timestamp_V_load_31_reg_37236;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_d0 = sample_period_samples_11_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_d0 = sample_period_samples_1_timestamp_V_load_31_reg_37186;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_d0 = sample_period_samples_1_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_d0 = sample_period_samples_2_timestamp_V_load_31_reg_37191;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_d0 = sample_period_samples_2_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_d0 = sample_period_samples_3_timestamp_V_load_31_reg_37196;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_d0 = sample_period_samples_3_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_d0 = sample_period_samples_4_timestamp_V_load_31_reg_37201;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_d0 = sample_period_samples_4_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_d0 = sample_period_samples_5_timestamp_V_load_31_reg_37206;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_d0 = sample_period_samples_5_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_d0 = sample_period_samples_6_timestamp_V_load_31_reg_37211;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_d0 = sample_period_samples_6_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_d0 = sample_period_samples_7_timestamp_V_load_31_reg_37216;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_d0 = sample_period_samples_7_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_d0 = sample_period_samples_8_timestamp_V_load_31_reg_37221;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_d0 = sample_period_samples_8_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_d0 = sample_period_samples_9_timestamp_V_load_31_reg_37226;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_d0 = sample_period_samples_9_timestamp_V_q1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_address0 = zext_ln75_1_fu_27936_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_address0 = zext_ln54_1_fu_27106_p1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81)))) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_we0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_front_ptr_s_o = trunc_ln61_1_reg_37261;
    end else begin
        sample_sliding_window_front_ptr_s_o = sample_sliding_window_front_ptr_s_i;
    end
end

always @ (*) begin
    if (((icmp_ln52_1_reg_37247 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        sample_sliding_window_front_ptr_s_o_ap_vld = 1'b1;
    end else begin
        sample_sliding_window_front_ptr_s_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_timestamp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_timestamp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_timestamp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_timestamp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_timestamp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_timestamp_V_address0 = zext_ln134_reg_29041;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_timestamp_V_address0 = 64'd1;
    end else begin
        sample_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_timestamp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_timestamp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_timestamp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_timestamp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_timestamp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_timestamp_V_address1 = 64'd0;
    end else begin
        sample_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        sample_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        sample_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_timestamp_V_we0 = 1'b1;
    end else begin
        sample_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_values_address0 = zext_ln134_fu_26673_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_values_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_values_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_values_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_values_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_values_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_values_address0 = 64'd1;
    end else begin
        sample_values_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_values_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_values_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_values_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_values_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_values_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_values_address1 = 64'd0;
    end else begin
        sample_values_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        sample_values_ce0 = 1'b1;
    end else begin
        sample_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        sample_values_ce1 = 1'b1;
    end else begin
        sample_values_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_values_d0 = buffer_in_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_values_d0 = buffer_in_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_values_d0 = buffer_in_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_values_d0 = buffer_in_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_values_d0 = buffer_in_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_values_d0 = buffer_in_1_q0;
    end else begin
        sample_values_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_values_d1 = buffer_in_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_values_d1 = buffer_in_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_values_d1 = buffer_in_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_values_d1 = buffer_in_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_values_d1 = buffer_in_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_values_d1 = buffer_in_0_q0;
    end else begin
        sample_values_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        sample_values_we0 = 1'b1;
    end else begin
        sample_values_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        sample_values_we1 = 1'b1;
    end else begin
        sample_values_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_0_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_0_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_0_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_0_sample_V_ce0 = 1'b1;
    end else begin
        samples_0_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_0_sample_V_we0 = 1'b1;
    end else begin
        samples_0_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_0_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_0_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_0_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_0_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_0_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_0_timestamp_V_we0 = 1'b1;
    end else begin
        samples_0_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_10_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_10_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_10_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_10_sample_V_ce0 = 1'b1;
    end else begin
        samples_10_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_10_sample_V_we0 = 1'b1;
    end else begin
        samples_10_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_10_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_10_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_10_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_10_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_10_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_10_timestamp_V_we0 = 1'b1;
    end else begin
        samples_10_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_11_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_11_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_11_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_11_sample_V_ce0 = 1'b1;
    end else begin
        samples_11_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_11_sample_V_we0 = 1'b1;
    end else begin
        samples_11_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_11_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_11_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_11_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_11_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_11_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        samples_11_timestamp_V_we0 = 1'b1;
    end else begin
        samples_11_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_1_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_1_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_1_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_1_sample_V_ce0 = 1'b1;
    end else begin
        samples_1_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_1_sample_V_we0 = 1'b1;
    end else begin
        samples_1_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_1_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_1_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_1_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_1_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_1_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        samples_1_timestamp_V_we0 = 1'b1;
    end else begin
        samples_1_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_2_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_2_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_2_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_2_sample_V_ce0 = 1'b1;
    end else begin
        samples_2_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_2_sample_V_we0 = 1'b1;
    end else begin
        samples_2_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_2_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_2_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_2_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_2_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_2_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_2_timestamp_V_we0 = 1'b1;
    end else begin
        samples_2_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_3_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_3_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_3_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_3_sample_V_ce0 = 1'b1;
    end else begin
        samples_3_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_3_sample_V_we0 = 1'b1;
    end else begin
        samples_3_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_3_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_3_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_3_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_3_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_3_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        samples_3_timestamp_V_we0 = 1'b1;
    end else begin
        samples_3_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_4_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_4_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_4_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_4_sample_V_ce0 = 1'b1;
    end else begin
        samples_4_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_4_sample_V_we0 = 1'b1;
    end else begin
        samples_4_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_4_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_4_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_4_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_4_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_4_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_4_timestamp_V_we0 = 1'b1;
    end else begin
        samples_4_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_5_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_5_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_5_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_5_sample_V_ce0 = 1'b1;
    end else begin
        samples_5_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_5_sample_V_we0 = 1'b1;
    end else begin
        samples_5_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_5_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_5_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_5_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_5_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_5_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        samples_5_timestamp_V_we0 = 1'b1;
    end else begin
        samples_5_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_6_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_6_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_6_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_6_sample_V_ce0 = 1'b1;
    end else begin
        samples_6_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_6_sample_V_we0 = 1'b1;
    end else begin
        samples_6_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_6_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_6_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_6_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_6_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_6_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_6_timestamp_V_we0 = 1'b1;
    end else begin
        samples_6_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_7_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_7_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_7_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_7_sample_V_ce0 = 1'b1;
    end else begin
        samples_7_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_7_sample_V_we0 = 1'b1;
    end else begin
        samples_7_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_7_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_7_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_7_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_7_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_7_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        samples_7_timestamp_V_we0 = 1'b1;
    end else begin
        samples_7_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_8_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_8_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_8_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_8_sample_V_ce0 = 1'b1;
    end else begin
        samples_8_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_8_sample_V_we0 = 1'b1;
    end else begin
        samples_8_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_8_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_8_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_8_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_8_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_8_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_8_timestamp_V_we0 = 1'b1;
    end else begin
        samples_8_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_9_sample_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_9_sample_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_9_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_9_sample_V_ce0 = 1'b1;
    end else begin
        samples_9_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_9_sample_V_we0 = 1'b1;
    end else begin
        samples_9_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        samples_9_timestamp_V_address0 = zext_ln19_fu_26895_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_9_timestamp_V_address0 = zext_ln878_reg_28906;
    end else begin
        samples_9_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22))) begin
        samples_9_timestamp_V_ce0 = 1'b1;
    end else begin
        samples_9_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        samples_9_timestamp_V_we0 = 1'b1;
    end else begin
        samples_9_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln63_reg_29549 == 1'd1) & (icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        sine_data_sliding_window_back_ptr_s_o = grp_fu_27012_p2;
    end else begin
        sine_data_sliding_window_back_ptr_s_o = sine_data_sliding_window_back_ptr_s_i;
    end
end

always @ (*) begin
    if (((icmp_ln63_reg_29549 == 1'd1) & (icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        sine_data_sliding_window_back_ptr_s_o_ap_vld = 1'b1;
    end else begin
        sine_data_sliding_window_back_ptr_s_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_0_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_0_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_0_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_d0 = psd_amplitudes_V_load_10_reg_29504;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_d0 = psd_amplitudes_V_q0;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_10_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_d0 = psd_amplitudes_V_load_11_reg_29509;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_d0 = psd_amplitudes_V_q1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_11_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_1_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_1_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_1_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_2_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_2_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_2_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_3_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_3_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_3_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_4_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_4_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_4_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_5_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_5_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_5_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_6_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_6_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_6_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_7_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_7_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_7_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_8_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_8_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_8_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_amplitudes_V_9_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_amplitudes_V_9_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_amplitudes_V_9_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_amplitudes_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_0_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_0_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_0_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_0_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_10_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_10_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_10_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_10_d0 = psd_max_val_times_load_10_reg_29514;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_10_d0 = psd_max_val_times_q0;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_10_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_11_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_11_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_11_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_11_d0 = psd_max_val_times_load_11_reg_29519;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_11_d0 = psd_max_val_times_q1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_11_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_1_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_1_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_1_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_1_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_2_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_2_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_2_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_2_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_3_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_3_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_3_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_3_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_4_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_4_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_4_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_4_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_5_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_5_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_5_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_5_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_6_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_6_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_6_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_6_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_7_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_7_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_7_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_7_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_8_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_8_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_8_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_8_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sine_data_sliding_window_buffer_max_val_times_9_address0 = zext_ln75_fu_27043_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sine_data_sliding_window_buffer_max_val_times_9_address0 = zext_ln54_fu_26958_p1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_buffer_max_val_times_9_ce0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_buffer_max_val_times_9_we0 = 1'b1;
    end else begin
        sine_data_sliding_window_buffer_max_val_times_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        sine_data_sliding_window_front_ptr_s_o = trunc_ln61_reg_29544;
    end else begin
        sine_data_sliding_window_front_ptr_s_o = sine_data_sliding_window_front_ptr_s_i;
    end
end

always @ (*) begin
    if (((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        sine_data_sliding_window_front_ptr_s_o_ap_vld = 1'b1;
    end else begin
        sine_data_sliding_window_front_ptr_s_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        sine_data_sliding_window_size_s_o = 32'd1;
    end else if (((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln69_fu_27024_p2 == 1'd1))) begin
        sine_data_sliding_window_size_s_o = add_ln71_fu_27029_p2;
    end else begin
        sine_data_sliding_window_size_s_o = sine_data_sliding_window_size_s_i;
    end
end

always @ (*) begin
    if ((((icmp_ln52_reg_29530 == 1'd0) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln69_fu_27024_p2 == 1'd1)) | ((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        sine_data_sliding_window_size_s_o_ap_vld = 1'b1;
    end else begin
        sine_data_sliding_window_size_s_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        times_address0 = times_addr_1_reg_29052;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        times_address0 = select_ln146_cast_fu_26753_p1;
    end else begin
        times_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        times_ce0 = 1'b1;
    end else begin
        times_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        times_we0 = 1'b1;
    end else begin
        times_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln878_fu_26632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln134_fu_26696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((cmp53_reg_29022 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln180_fu_26814_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln180_fu_26814_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln19_fu_26923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln52_fu_26932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln63_fu_27000_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((icmp_ln52_1_fu_27080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((icmp_ln63_1_fu_27893_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_fu_26614_p2 = (i_reg_26551 + 6'd1);

assign add_ln134_fu_26667_p2 = (j_reg_26563 + 4'd1);

assign add_ln160_fu_26686_p2 = (tmp_fu_26678_p3 + zext_ln878_2_reg_28939);

assign add_ln180_fu_26808_p2 = (i_4_reg_26574 + 4'd1);

assign add_ln19_fu_26889_p2 = (i_5_reg_26585 + 6'd1);

assign add_ln71_1_fu_27922_p2 = (sample_sliding_window_size_load_reg_37241 + 32'd1);

assign add_ln71_fu_27029_p2 = (sine_data_sliding_window_size_load_reg_29524 + 32'd1);

assign and_ln146_fu_26741_p2 = (xor_ln146_fu_26735_p2 & icmp_ln146_fu_26702_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buffer_in_0_address0 = zext_ln117_fu_26641_p1;

assign buffer_in_10_address0 = zext_ln117_reg_28948;

assign buffer_in_11_address0 = zext_ln117_reg_28948;

assign buffer_in_1_address0 = zext_ln117_fu_26641_p1;

assign buffer_in_2_address0 = zext_ln117_reg_28948;

assign buffer_in_3_address0 = zext_ln117_reg_28948;

assign buffer_in_4_address0 = zext_ln117_reg_28948;

assign buffer_in_5_address0 = zext_ln117_reg_28948;

assign buffer_in_6_address0 = zext_ln117_reg_28948;

assign buffer_in_7_address0 = zext_ln117_reg_28948;

assign buffer_in_8_address0 = zext_ln117_reg_28948;

assign buffer_in_9_address0 = zext_ln117_reg_28948;

assign cmp53_fu_26647_p2 = ((i_reg_26551 == 6'd0) ? 1'b1 : 1'b0);

assign empty_42_fu_26653_p2 = ($signed(i_reg_26551) + $signed(6'd63));

assign empty_fu_26596_p1 = n_samples[5:0];

assign grp_fu_26952_p0 = ($signed(sext_ln52_fu_26942_p1) + $signed(6'd1));

assign grp_fu_26952_p1 = 6'd10;

assign grp_fu_27012_p0 = (trunc_ln61_fu_26992_p1 + 5'd1);

assign grp_fu_27100_p0 = ($signed(sext_ln52_1_fu_27090_p1) + $signed(7'd1));

assign grp_fu_27100_p1 = 7'd20;

assign grp_fu_27905_p0 = (trunc_ln61_1_fu_27885_p1 + 6'd1);

assign i_4_cast_fu_26820_p1 = i_4_reg_26574;

assign icmp_ln134_fu_26696_p2 = ((j_reg_26563 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln146_1_fu_26729_p2 = ((or_ln_fu_26721_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_26702_p2 = ((j_reg_26563 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_26814_p2 = ((i_4_reg_26574 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_26923_p2 = ((i_5_reg_26585 == sample_period_count_s_reg_28714) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_27080_p2 = ((sample_sliding_window_size_s == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_26932_p2 = ((sine_data_sliding_window_size_s_i == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_1_fu_27893_p2 = ((trunc_ln61_1_fu_27885_p1 == sample_sliding_window_back_ptr_s_i) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_27000_p2 = ((trunc_ln61_fu_26992_p1 == sine_data_sliding_window_back_ptr_s_i) ? 1'b1 : 1'b0);

assign icmp_ln69_1_fu_27917_p2 = (($signed(sample_sliding_window_size_load_reg_37241) < $signed(32'd20)) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_27024_p2 = (($signed(sine_data_sliding_window_size_load_reg_29524) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_26803_p2 = ((val_V_reg_29075 < min_vals_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_26632_p2 = ((i_reg_26551 == sample_period_count_s_reg_28714) ? 1'b1 : 1'b0);

assign icmp_ln886_1_fu_26798_p2 = ((val_V_reg_29075 > max_vals_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_26600_p2 = ((n_samples > 8'd32) ? 1'b1 : 1'b0);

assign min_vals_V_addr_2_gep_fu_2581_p3 = zext_ln134_reg_29041;

assign or_ln146_fu_26708_p2 = (trunc_ln146_reg_29031 | j_reg_26563);

assign or_ln_fu_26721_p3 = {{tmp_80_fu_26713_p3}, {or_ln146_fu_26708_p2}};

assign psd_amplitudes_V_d0 = ((tmp_79_fu_26840_p3[0:0] == 1'b1) ? sub_ln1364_1_fu_26874_p2 : trunc_ln1364_2_fu_26864_p4);

assign psd_max_val_times_addr_13_gep_fu_2562_p3 = zext_ln134_reg_29041;

assign ret_fu_26834_p2 = (zext_ln215_fu_26826_p1 - zext_ln215_1_fu_26830_p1);

assign sample_period_count_s_fu_26606_p3 = ((icmp_ln886_fu_26600_p2[0:0] == 1'b1) ? 6'd32 : empty_fu_26596_p1);

assign sample_sample_V_d0 = sample_values_q0[11:0];

assign sample_sliding_window_buffer_count_s_d0 = sample_period_count_s_reg_28714;

assign sample_sliding_window_buffer_samples_sample_V_0_0_d0 = sample_period_samples_0_sample_V_load_reg_29801;

assign sample_sliding_window_buffer_samples_sample_V_0_10_d0 = sample_period_samples_10_sample_V_load_reg_29851;

assign sample_sliding_window_buffer_samples_sample_V_0_11_d0 = sample_period_samples_11_sample_V_load_reg_29856;

assign sample_sliding_window_buffer_samples_sample_V_0_1_d0 = sample_period_samples_1_sample_V_load_reg_29806;

assign sample_sliding_window_buffer_samples_sample_V_0_2_d0 = sample_period_samples_2_sample_V_load_reg_29811;

assign sample_sliding_window_buffer_samples_sample_V_0_3_d0 = sample_period_samples_3_sample_V_load_reg_29816;

assign sample_sliding_window_buffer_samples_sample_V_0_4_d0 = sample_period_samples_4_sample_V_load_reg_29821;

assign sample_sliding_window_buffer_samples_sample_V_0_5_d0 = sample_period_samples_5_sample_V_load_reg_29826;

assign sample_sliding_window_buffer_samples_sample_V_0_6_d0 = sample_period_samples_6_sample_V_load_reg_29831;

assign sample_sliding_window_buffer_samples_sample_V_0_7_d0 = sample_period_samples_7_sample_V_load_reg_29836;

assign sample_sliding_window_buffer_samples_sample_V_0_8_d0 = sample_period_samples_8_sample_V_load_reg_29841;

assign sample_sliding_window_buffer_samples_sample_V_0_9_d0 = sample_period_samples_9_sample_V_load_reg_29846;

assign sample_sliding_window_buffer_samples_sample_V_10_0_d0 = sample_period_samples_0_sample_V_load_10_reg_32201;

assign sample_sliding_window_buffer_samples_sample_V_10_10_d0 = sample_period_samples_10_sample_V_load_10_reg_32251;

assign sample_sliding_window_buffer_samples_sample_V_10_11_d0 = sample_period_samples_11_sample_V_load_10_reg_32256;

assign sample_sliding_window_buffer_samples_sample_V_10_1_d0 = sample_period_samples_1_sample_V_load_10_reg_32206;

assign sample_sliding_window_buffer_samples_sample_V_10_2_d0 = sample_period_samples_2_sample_V_load_10_reg_32211;

assign sample_sliding_window_buffer_samples_sample_V_10_3_d0 = sample_period_samples_3_sample_V_load_10_reg_32216;

assign sample_sliding_window_buffer_samples_sample_V_10_4_d0 = sample_period_samples_4_sample_V_load_10_reg_32221;

assign sample_sliding_window_buffer_samples_sample_V_10_5_d0 = sample_period_samples_5_sample_V_load_10_reg_32226;

assign sample_sliding_window_buffer_samples_sample_V_10_6_d0 = sample_period_samples_6_sample_V_load_10_reg_32231;

assign sample_sliding_window_buffer_samples_sample_V_10_7_d0 = sample_period_samples_7_sample_V_load_10_reg_32236;

assign sample_sliding_window_buffer_samples_sample_V_10_8_d0 = sample_period_samples_8_sample_V_load_10_reg_32241;

assign sample_sliding_window_buffer_samples_sample_V_10_9_d0 = sample_period_samples_9_sample_V_load_10_reg_32246;

assign sample_sliding_window_buffer_samples_sample_V_11_0_d0 = sample_period_samples_0_sample_V_load_11_reg_32321;

assign sample_sliding_window_buffer_samples_sample_V_11_10_d0 = sample_period_samples_10_sample_V_load_11_reg_32371;

assign sample_sliding_window_buffer_samples_sample_V_11_11_d0 = sample_period_samples_11_sample_V_load_11_reg_32376;

assign sample_sliding_window_buffer_samples_sample_V_11_1_d0 = sample_period_samples_1_sample_V_load_11_reg_32326;

assign sample_sliding_window_buffer_samples_sample_V_11_2_d0 = sample_period_samples_2_sample_V_load_11_reg_32331;

assign sample_sliding_window_buffer_samples_sample_V_11_3_d0 = sample_period_samples_3_sample_V_load_11_reg_32336;

assign sample_sliding_window_buffer_samples_sample_V_11_4_d0 = sample_period_samples_4_sample_V_load_11_reg_32341;

assign sample_sliding_window_buffer_samples_sample_V_11_5_d0 = sample_period_samples_5_sample_V_load_11_reg_32346;

assign sample_sliding_window_buffer_samples_sample_V_11_6_d0 = sample_period_samples_6_sample_V_load_11_reg_32351;

assign sample_sliding_window_buffer_samples_sample_V_11_7_d0 = sample_period_samples_7_sample_V_load_11_reg_32356;

assign sample_sliding_window_buffer_samples_sample_V_11_8_d0 = sample_period_samples_8_sample_V_load_11_reg_32361;

assign sample_sliding_window_buffer_samples_sample_V_11_9_d0 = sample_period_samples_9_sample_V_load_11_reg_32366;

assign sample_sliding_window_buffer_samples_sample_V_12_0_d0 = sample_period_samples_0_sample_V_load_12_reg_32681;

assign sample_sliding_window_buffer_samples_sample_V_12_10_d0 = sample_period_samples_10_sample_V_load_12_reg_32731;

assign sample_sliding_window_buffer_samples_sample_V_12_11_d0 = sample_period_samples_11_sample_V_load_12_reg_32736;

assign sample_sliding_window_buffer_samples_sample_V_12_1_d0 = sample_period_samples_1_sample_V_load_12_reg_32686;

assign sample_sliding_window_buffer_samples_sample_V_12_2_d0 = sample_period_samples_2_sample_V_load_12_reg_32691;

assign sample_sliding_window_buffer_samples_sample_V_12_3_d0 = sample_period_samples_3_sample_V_load_12_reg_32696;

assign sample_sliding_window_buffer_samples_sample_V_12_4_d0 = sample_period_samples_4_sample_V_load_12_reg_32701;

assign sample_sliding_window_buffer_samples_sample_V_12_5_d0 = sample_period_samples_5_sample_V_load_12_reg_32706;

assign sample_sliding_window_buffer_samples_sample_V_12_6_d0 = sample_period_samples_6_sample_V_load_12_reg_32711;

assign sample_sliding_window_buffer_samples_sample_V_12_7_d0 = sample_period_samples_7_sample_V_load_12_reg_32716;

assign sample_sliding_window_buffer_samples_sample_V_12_8_d0 = sample_period_samples_8_sample_V_load_12_reg_32721;

assign sample_sliding_window_buffer_samples_sample_V_12_9_d0 = sample_period_samples_9_sample_V_load_12_reg_32726;

assign sample_sliding_window_buffer_samples_sample_V_13_0_d0 = sample_period_samples_0_sample_V_load_13_reg_32801;

assign sample_sliding_window_buffer_samples_sample_V_13_10_d0 = sample_period_samples_10_sample_V_load_13_reg_32851;

assign sample_sliding_window_buffer_samples_sample_V_13_11_d0 = sample_period_samples_11_sample_V_load_13_reg_32856;

assign sample_sliding_window_buffer_samples_sample_V_13_1_d0 = sample_period_samples_1_sample_V_load_13_reg_32806;

assign sample_sliding_window_buffer_samples_sample_V_13_2_d0 = sample_period_samples_2_sample_V_load_13_reg_32811;

assign sample_sliding_window_buffer_samples_sample_V_13_3_d0 = sample_period_samples_3_sample_V_load_13_reg_32816;

assign sample_sliding_window_buffer_samples_sample_V_13_4_d0 = sample_period_samples_4_sample_V_load_13_reg_32821;

assign sample_sliding_window_buffer_samples_sample_V_13_5_d0 = sample_period_samples_5_sample_V_load_13_reg_32826;

assign sample_sliding_window_buffer_samples_sample_V_13_6_d0 = sample_period_samples_6_sample_V_load_13_reg_32831;

assign sample_sliding_window_buffer_samples_sample_V_13_7_d0 = sample_period_samples_7_sample_V_load_13_reg_32836;

assign sample_sliding_window_buffer_samples_sample_V_13_8_d0 = sample_period_samples_8_sample_V_load_13_reg_32841;

assign sample_sliding_window_buffer_samples_sample_V_13_9_d0 = sample_period_samples_9_sample_V_load_13_reg_32846;

assign sample_sliding_window_buffer_samples_sample_V_14_0_d0 = sample_period_samples_0_sample_V_load_14_reg_33161;

assign sample_sliding_window_buffer_samples_sample_V_14_10_d0 = sample_period_samples_10_sample_V_load_14_reg_33211;

assign sample_sliding_window_buffer_samples_sample_V_14_11_d0 = sample_period_samples_11_sample_V_load_14_reg_33216;

assign sample_sliding_window_buffer_samples_sample_V_14_1_d0 = sample_period_samples_1_sample_V_load_14_reg_33166;

assign sample_sliding_window_buffer_samples_sample_V_14_2_d0 = sample_period_samples_2_sample_V_load_14_reg_33171;

assign sample_sliding_window_buffer_samples_sample_V_14_3_d0 = sample_period_samples_3_sample_V_load_14_reg_33176;

assign sample_sliding_window_buffer_samples_sample_V_14_4_d0 = sample_period_samples_4_sample_V_load_14_reg_33181;

assign sample_sliding_window_buffer_samples_sample_V_14_5_d0 = sample_period_samples_5_sample_V_load_14_reg_33186;

assign sample_sliding_window_buffer_samples_sample_V_14_6_d0 = sample_period_samples_6_sample_V_load_14_reg_33191;

assign sample_sliding_window_buffer_samples_sample_V_14_7_d0 = sample_period_samples_7_sample_V_load_14_reg_33196;

assign sample_sliding_window_buffer_samples_sample_V_14_8_d0 = sample_period_samples_8_sample_V_load_14_reg_33201;

assign sample_sliding_window_buffer_samples_sample_V_14_9_d0 = sample_period_samples_9_sample_V_load_14_reg_33206;

assign sample_sliding_window_buffer_samples_sample_V_15_0_d0 = sample_period_samples_0_sample_V_load_15_reg_33281;

assign sample_sliding_window_buffer_samples_sample_V_15_10_d0 = sample_period_samples_10_sample_V_load_15_reg_33331;

assign sample_sliding_window_buffer_samples_sample_V_15_11_d0 = sample_period_samples_11_sample_V_load_15_reg_33336;

assign sample_sliding_window_buffer_samples_sample_V_15_1_d0 = sample_period_samples_1_sample_V_load_15_reg_33286;

assign sample_sliding_window_buffer_samples_sample_V_15_2_d0 = sample_period_samples_2_sample_V_load_15_reg_33291;

assign sample_sliding_window_buffer_samples_sample_V_15_3_d0 = sample_period_samples_3_sample_V_load_15_reg_33296;

assign sample_sliding_window_buffer_samples_sample_V_15_4_d0 = sample_period_samples_4_sample_V_load_15_reg_33301;

assign sample_sliding_window_buffer_samples_sample_V_15_5_d0 = sample_period_samples_5_sample_V_load_15_reg_33306;

assign sample_sliding_window_buffer_samples_sample_V_15_6_d0 = sample_period_samples_6_sample_V_load_15_reg_33311;

assign sample_sliding_window_buffer_samples_sample_V_15_7_d0 = sample_period_samples_7_sample_V_load_15_reg_33316;

assign sample_sliding_window_buffer_samples_sample_V_15_8_d0 = sample_period_samples_8_sample_V_load_15_reg_33321;

assign sample_sliding_window_buffer_samples_sample_V_15_9_d0 = sample_period_samples_9_sample_V_load_15_reg_33326;

assign sample_sliding_window_buffer_samples_sample_V_16_0_d0 = sample_period_samples_0_sample_V_load_16_reg_33641;

assign sample_sliding_window_buffer_samples_sample_V_16_10_d0 = sample_period_samples_10_sample_V_load_16_reg_33691;

assign sample_sliding_window_buffer_samples_sample_V_16_11_d0 = sample_period_samples_11_sample_V_load_16_reg_33696;

assign sample_sliding_window_buffer_samples_sample_V_16_1_d0 = sample_period_samples_1_sample_V_load_16_reg_33646;

assign sample_sliding_window_buffer_samples_sample_V_16_2_d0 = sample_period_samples_2_sample_V_load_16_reg_33651;

assign sample_sliding_window_buffer_samples_sample_V_16_3_d0 = sample_period_samples_3_sample_V_load_16_reg_33656;

assign sample_sliding_window_buffer_samples_sample_V_16_4_d0 = sample_period_samples_4_sample_V_load_16_reg_33661;

assign sample_sliding_window_buffer_samples_sample_V_16_5_d0 = sample_period_samples_5_sample_V_load_16_reg_33666;

assign sample_sliding_window_buffer_samples_sample_V_16_6_d0 = sample_period_samples_6_sample_V_load_16_reg_33671;

assign sample_sliding_window_buffer_samples_sample_V_16_7_d0 = sample_period_samples_7_sample_V_load_16_reg_33676;

assign sample_sliding_window_buffer_samples_sample_V_16_8_d0 = sample_period_samples_8_sample_V_load_16_reg_33681;

assign sample_sliding_window_buffer_samples_sample_V_16_9_d0 = sample_period_samples_9_sample_V_load_16_reg_33686;

assign sample_sliding_window_buffer_samples_sample_V_17_0_d0 = sample_period_samples_0_sample_V_load_17_reg_33761;

assign sample_sliding_window_buffer_samples_sample_V_17_10_d0 = sample_period_samples_10_sample_V_load_17_reg_33811;

assign sample_sliding_window_buffer_samples_sample_V_17_11_d0 = sample_period_samples_11_sample_V_load_17_reg_33816;

assign sample_sliding_window_buffer_samples_sample_V_17_1_d0 = sample_period_samples_1_sample_V_load_17_reg_33766;

assign sample_sliding_window_buffer_samples_sample_V_17_2_d0 = sample_period_samples_2_sample_V_load_17_reg_33771;

assign sample_sliding_window_buffer_samples_sample_V_17_3_d0 = sample_period_samples_3_sample_V_load_17_reg_33776;

assign sample_sliding_window_buffer_samples_sample_V_17_4_d0 = sample_period_samples_4_sample_V_load_17_reg_33781;

assign sample_sliding_window_buffer_samples_sample_V_17_5_d0 = sample_period_samples_5_sample_V_load_17_reg_33786;

assign sample_sliding_window_buffer_samples_sample_V_17_6_d0 = sample_period_samples_6_sample_V_load_17_reg_33791;

assign sample_sliding_window_buffer_samples_sample_V_17_7_d0 = sample_period_samples_7_sample_V_load_17_reg_33796;

assign sample_sliding_window_buffer_samples_sample_V_17_8_d0 = sample_period_samples_8_sample_V_load_17_reg_33801;

assign sample_sliding_window_buffer_samples_sample_V_17_9_d0 = sample_period_samples_9_sample_V_load_17_reg_33806;

assign sample_sliding_window_buffer_samples_sample_V_18_0_d0 = sample_period_samples_0_sample_V_load_18_reg_34121;

assign sample_sliding_window_buffer_samples_sample_V_18_10_d0 = sample_period_samples_10_sample_V_load_18_reg_34171;

assign sample_sliding_window_buffer_samples_sample_V_18_11_d0 = sample_period_samples_11_sample_V_load_18_reg_34176;

assign sample_sliding_window_buffer_samples_sample_V_18_1_d0 = sample_period_samples_1_sample_V_load_18_reg_34126;

assign sample_sliding_window_buffer_samples_sample_V_18_2_d0 = sample_period_samples_2_sample_V_load_18_reg_34131;

assign sample_sliding_window_buffer_samples_sample_V_18_3_d0 = sample_period_samples_3_sample_V_load_18_reg_34136;

assign sample_sliding_window_buffer_samples_sample_V_18_4_d0 = sample_period_samples_4_sample_V_load_18_reg_34141;

assign sample_sliding_window_buffer_samples_sample_V_18_5_d0 = sample_period_samples_5_sample_V_load_18_reg_34146;

assign sample_sliding_window_buffer_samples_sample_V_18_6_d0 = sample_period_samples_6_sample_V_load_18_reg_34151;

assign sample_sliding_window_buffer_samples_sample_V_18_7_d0 = sample_period_samples_7_sample_V_load_18_reg_34156;

assign sample_sliding_window_buffer_samples_sample_V_18_8_d0 = sample_period_samples_8_sample_V_load_18_reg_34161;

assign sample_sliding_window_buffer_samples_sample_V_18_9_d0 = sample_period_samples_9_sample_V_load_18_reg_34166;

assign sample_sliding_window_buffer_samples_sample_V_19_0_d0 = sample_period_samples_0_sample_V_load_19_reg_34241;

assign sample_sliding_window_buffer_samples_sample_V_19_10_d0 = sample_period_samples_10_sample_V_load_19_reg_34291;

assign sample_sliding_window_buffer_samples_sample_V_19_11_d0 = sample_period_samples_11_sample_V_load_19_reg_34296;

assign sample_sliding_window_buffer_samples_sample_V_19_1_d0 = sample_period_samples_1_sample_V_load_19_reg_34246;

assign sample_sliding_window_buffer_samples_sample_V_19_2_d0 = sample_period_samples_2_sample_V_load_19_reg_34251;

assign sample_sliding_window_buffer_samples_sample_V_19_3_d0 = sample_period_samples_3_sample_V_load_19_reg_34256;

assign sample_sliding_window_buffer_samples_sample_V_19_4_d0 = sample_period_samples_4_sample_V_load_19_reg_34261;

assign sample_sliding_window_buffer_samples_sample_V_19_5_d0 = sample_period_samples_5_sample_V_load_19_reg_34266;

assign sample_sliding_window_buffer_samples_sample_V_19_6_d0 = sample_period_samples_6_sample_V_load_19_reg_34271;

assign sample_sliding_window_buffer_samples_sample_V_19_7_d0 = sample_period_samples_7_sample_V_load_19_reg_34276;

assign sample_sliding_window_buffer_samples_sample_V_19_8_d0 = sample_period_samples_8_sample_V_load_19_reg_34281;

assign sample_sliding_window_buffer_samples_sample_V_19_9_d0 = sample_period_samples_9_sample_V_load_19_reg_34286;

assign sample_sliding_window_buffer_samples_sample_V_1_0_d0 = sample_period_samples_0_sample_V_load_1_reg_29921;

assign sample_sliding_window_buffer_samples_sample_V_1_10_d0 = sample_period_samples_10_sample_V_load_1_reg_29971;

assign sample_sliding_window_buffer_samples_sample_V_1_11_d0 = sample_period_samples_11_sample_V_load_1_reg_29976;

assign sample_sliding_window_buffer_samples_sample_V_1_1_d0 = sample_period_samples_1_sample_V_load_1_reg_29926;

assign sample_sliding_window_buffer_samples_sample_V_1_2_d0 = sample_period_samples_2_sample_V_load_1_reg_29931;

assign sample_sliding_window_buffer_samples_sample_V_1_3_d0 = sample_period_samples_3_sample_V_load_1_reg_29936;

assign sample_sliding_window_buffer_samples_sample_V_1_4_d0 = sample_period_samples_4_sample_V_load_1_reg_29941;

assign sample_sliding_window_buffer_samples_sample_V_1_5_d0 = sample_period_samples_5_sample_V_load_1_reg_29946;

assign sample_sliding_window_buffer_samples_sample_V_1_6_d0 = sample_period_samples_6_sample_V_load_1_reg_29951;

assign sample_sliding_window_buffer_samples_sample_V_1_7_d0 = sample_period_samples_7_sample_V_load_1_reg_29956;

assign sample_sliding_window_buffer_samples_sample_V_1_8_d0 = sample_period_samples_8_sample_V_load_1_reg_29961;

assign sample_sliding_window_buffer_samples_sample_V_1_9_d0 = sample_period_samples_9_sample_V_load_1_reg_29966;

assign sample_sliding_window_buffer_samples_sample_V_20_0_d0 = sample_period_samples_0_sample_V_load_20_reg_34601;

assign sample_sliding_window_buffer_samples_sample_V_20_10_d0 = sample_period_samples_10_sample_V_load_20_reg_34651;

assign sample_sliding_window_buffer_samples_sample_V_20_11_d0 = sample_period_samples_11_sample_V_load_20_reg_34656;

assign sample_sliding_window_buffer_samples_sample_V_20_1_d0 = sample_period_samples_1_sample_V_load_20_reg_34606;

assign sample_sliding_window_buffer_samples_sample_V_20_2_d0 = sample_period_samples_2_sample_V_load_20_reg_34611;

assign sample_sliding_window_buffer_samples_sample_V_20_3_d0 = sample_period_samples_3_sample_V_load_20_reg_34616;

assign sample_sliding_window_buffer_samples_sample_V_20_4_d0 = sample_period_samples_4_sample_V_load_20_reg_34621;

assign sample_sliding_window_buffer_samples_sample_V_20_5_d0 = sample_period_samples_5_sample_V_load_20_reg_34626;

assign sample_sliding_window_buffer_samples_sample_V_20_6_d0 = sample_period_samples_6_sample_V_load_20_reg_34631;

assign sample_sliding_window_buffer_samples_sample_V_20_7_d0 = sample_period_samples_7_sample_V_load_20_reg_34636;

assign sample_sliding_window_buffer_samples_sample_V_20_8_d0 = sample_period_samples_8_sample_V_load_20_reg_34641;

assign sample_sliding_window_buffer_samples_sample_V_20_9_d0 = sample_period_samples_9_sample_V_load_20_reg_34646;

assign sample_sliding_window_buffer_samples_sample_V_21_0_d0 = sample_period_samples_0_sample_V_load_21_reg_34721;

assign sample_sliding_window_buffer_samples_sample_V_21_10_d0 = sample_period_samples_10_sample_V_load_21_reg_34771;

assign sample_sliding_window_buffer_samples_sample_V_21_11_d0 = sample_period_samples_11_sample_V_load_21_reg_34776;

assign sample_sliding_window_buffer_samples_sample_V_21_1_d0 = sample_period_samples_1_sample_V_load_21_reg_34726;

assign sample_sliding_window_buffer_samples_sample_V_21_2_d0 = sample_period_samples_2_sample_V_load_21_reg_34731;

assign sample_sliding_window_buffer_samples_sample_V_21_3_d0 = sample_period_samples_3_sample_V_load_21_reg_34736;

assign sample_sliding_window_buffer_samples_sample_V_21_4_d0 = sample_period_samples_4_sample_V_load_21_reg_34741;

assign sample_sliding_window_buffer_samples_sample_V_21_5_d0 = sample_period_samples_5_sample_V_load_21_reg_34746;

assign sample_sliding_window_buffer_samples_sample_V_21_6_d0 = sample_period_samples_6_sample_V_load_21_reg_34751;

assign sample_sliding_window_buffer_samples_sample_V_21_7_d0 = sample_period_samples_7_sample_V_load_21_reg_34756;

assign sample_sliding_window_buffer_samples_sample_V_21_8_d0 = sample_period_samples_8_sample_V_load_21_reg_34761;

assign sample_sliding_window_buffer_samples_sample_V_21_9_d0 = sample_period_samples_9_sample_V_load_21_reg_34766;

assign sample_sliding_window_buffer_samples_sample_V_22_0_d0 = sample_period_samples_0_sample_V_load_22_reg_35081;

assign sample_sliding_window_buffer_samples_sample_V_22_10_d0 = sample_period_samples_10_sample_V_load_22_reg_35131;

assign sample_sliding_window_buffer_samples_sample_V_22_11_d0 = sample_period_samples_11_sample_V_load_22_reg_35136;

assign sample_sliding_window_buffer_samples_sample_V_22_1_d0 = sample_period_samples_1_sample_V_load_22_reg_35086;

assign sample_sliding_window_buffer_samples_sample_V_22_2_d0 = sample_period_samples_2_sample_V_load_22_reg_35091;

assign sample_sliding_window_buffer_samples_sample_V_22_3_d0 = sample_period_samples_3_sample_V_load_22_reg_35096;

assign sample_sliding_window_buffer_samples_sample_V_22_4_d0 = sample_period_samples_4_sample_V_load_22_reg_35101;

assign sample_sliding_window_buffer_samples_sample_V_22_5_d0 = sample_period_samples_5_sample_V_load_22_reg_35106;

assign sample_sliding_window_buffer_samples_sample_V_22_6_d0 = sample_period_samples_6_sample_V_load_22_reg_35111;

assign sample_sliding_window_buffer_samples_sample_V_22_7_d0 = sample_period_samples_7_sample_V_load_22_reg_35116;

assign sample_sliding_window_buffer_samples_sample_V_22_8_d0 = sample_period_samples_8_sample_V_load_22_reg_35121;

assign sample_sliding_window_buffer_samples_sample_V_22_9_d0 = sample_period_samples_9_sample_V_load_22_reg_35126;

assign sample_sliding_window_buffer_samples_sample_V_23_0_d0 = sample_period_samples_0_sample_V_load_23_reg_35201;

assign sample_sliding_window_buffer_samples_sample_V_23_10_d0 = sample_period_samples_10_sample_V_load_23_reg_35251;

assign sample_sliding_window_buffer_samples_sample_V_23_11_d0 = sample_period_samples_11_sample_V_load_23_reg_35256;

assign sample_sliding_window_buffer_samples_sample_V_23_1_d0 = sample_period_samples_1_sample_V_load_23_reg_35206;

assign sample_sliding_window_buffer_samples_sample_V_23_2_d0 = sample_period_samples_2_sample_V_load_23_reg_35211;

assign sample_sliding_window_buffer_samples_sample_V_23_3_d0 = sample_period_samples_3_sample_V_load_23_reg_35216;

assign sample_sliding_window_buffer_samples_sample_V_23_4_d0 = sample_period_samples_4_sample_V_load_23_reg_35221;

assign sample_sliding_window_buffer_samples_sample_V_23_5_d0 = sample_period_samples_5_sample_V_load_23_reg_35226;

assign sample_sliding_window_buffer_samples_sample_V_23_6_d0 = sample_period_samples_6_sample_V_load_23_reg_35231;

assign sample_sliding_window_buffer_samples_sample_V_23_7_d0 = sample_period_samples_7_sample_V_load_23_reg_35236;

assign sample_sliding_window_buffer_samples_sample_V_23_8_d0 = sample_period_samples_8_sample_V_load_23_reg_35241;

assign sample_sliding_window_buffer_samples_sample_V_23_9_d0 = sample_period_samples_9_sample_V_load_23_reg_35246;

assign sample_sliding_window_buffer_samples_sample_V_24_0_d0 = sample_period_samples_0_sample_V_load_24_reg_35561;

assign sample_sliding_window_buffer_samples_sample_V_24_10_d0 = sample_period_samples_10_sample_V_load_24_reg_35611;

assign sample_sliding_window_buffer_samples_sample_V_24_11_d0 = sample_period_samples_11_sample_V_load_24_reg_35616;

assign sample_sliding_window_buffer_samples_sample_V_24_1_d0 = sample_period_samples_1_sample_V_load_24_reg_35566;

assign sample_sliding_window_buffer_samples_sample_V_24_2_d0 = sample_period_samples_2_sample_V_load_24_reg_35571;

assign sample_sliding_window_buffer_samples_sample_V_24_3_d0 = sample_period_samples_3_sample_V_load_24_reg_35576;

assign sample_sliding_window_buffer_samples_sample_V_24_4_d0 = sample_period_samples_4_sample_V_load_24_reg_35581;

assign sample_sliding_window_buffer_samples_sample_V_24_5_d0 = sample_period_samples_5_sample_V_load_24_reg_35586;

assign sample_sliding_window_buffer_samples_sample_V_24_6_d0 = sample_period_samples_6_sample_V_load_24_reg_35591;

assign sample_sliding_window_buffer_samples_sample_V_24_7_d0 = sample_period_samples_7_sample_V_load_24_reg_35596;

assign sample_sliding_window_buffer_samples_sample_V_24_8_d0 = sample_period_samples_8_sample_V_load_24_reg_35601;

assign sample_sliding_window_buffer_samples_sample_V_24_9_d0 = sample_period_samples_9_sample_V_load_24_reg_35606;

assign sample_sliding_window_buffer_samples_sample_V_25_0_d0 = sample_period_samples_0_sample_V_load_25_reg_35681;

assign sample_sliding_window_buffer_samples_sample_V_25_10_d0 = sample_period_samples_10_sample_V_load_25_reg_35731;

assign sample_sliding_window_buffer_samples_sample_V_25_11_d0 = sample_period_samples_11_sample_V_load_25_reg_35736;

assign sample_sliding_window_buffer_samples_sample_V_25_1_d0 = sample_period_samples_1_sample_V_load_25_reg_35686;

assign sample_sliding_window_buffer_samples_sample_V_25_2_d0 = sample_period_samples_2_sample_V_load_25_reg_35691;

assign sample_sliding_window_buffer_samples_sample_V_25_3_d0 = sample_period_samples_3_sample_V_load_25_reg_35696;

assign sample_sliding_window_buffer_samples_sample_V_25_4_d0 = sample_period_samples_4_sample_V_load_25_reg_35701;

assign sample_sliding_window_buffer_samples_sample_V_25_5_d0 = sample_period_samples_5_sample_V_load_25_reg_35706;

assign sample_sliding_window_buffer_samples_sample_V_25_6_d0 = sample_period_samples_6_sample_V_load_25_reg_35711;

assign sample_sliding_window_buffer_samples_sample_V_25_7_d0 = sample_period_samples_7_sample_V_load_25_reg_35716;

assign sample_sliding_window_buffer_samples_sample_V_25_8_d0 = sample_period_samples_8_sample_V_load_25_reg_35721;

assign sample_sliding_window_buffer_samples_sample_V_25_9_d0 = sample_period_samples_9_sample_V_load_25_reg_35726;

assign sample_sliding_window_buffer_samples_sample_V_26_0_d0 = sample_period_samples_0_sample_V_load_26_reg_36041;

assign sample_sliding_window_buffer_samples_sample_V_26_10_d0 = sample_period_samples_10_sample_V_load_26_reg_36091;

assign sample_sliding_window_buffer_samples_sample_V_26_11_d0 = sample_period_samples_11_sample_V_load_26_reg_36096;

assign sample_sliding_window_buffer_samples_sample_V_26_1_d0 = sample_period_samples_1_sample_V_load_26_reg_36046;

assign sample_sliding_window_buffer_samples_sample_V_26_2_d0 = sample_period_samples_2_sample_V_load_26_reg_36051;

assign sample_sliding_window_buffer_samples_sample_V_26_3_d0 = sample_period_samples_3_sample_V_load_26_reg_36056;

assign sample_sliding_window_buffer_samples_sample_V_26_4_d0 = sample_period_samples_4_sample_V_load_26_reg_36061;

assign sample_sliding_window_buffer_samples_sample_V_26_5_d0 = sample_period_samples_5_sample_V_load_26_reg_36066;

assign sample_sliding_window_buffer_samples_sample_V_26_6_d0 = sample_period_samples_6_sample_V_load_26_reg_36071;

assign sample_sliding_window_buffer_samples_sample_V_26_7_d0 = sample_period_samples_7_sample_V_load_26_reg_36076;

assign sample_sliding_window_buffer_samples_sample_V_26_8_d0 = sample_period_samples_8_sample_V_load_26_reg_36081;

assign sample_sliding_window_buffer_samples_sample_V_26_9_d0 = sample_period_samples_9_sample_V_load_26_reg_36086;

assign sample_sliding_window_buffer_samples_sample_V_27_0_d0 = sample_period_samples_0_sample_V_load_27_reg_36161;

assign sample_sliding_window_buffer_samples_sample_V_27_10_d0 = sample_period_samples_10_sample_V_load_27_reg_36211;

assign sample_sliding_window_buffer_samples_sample_V_27_11_d0 = sample_period_samples_11_sample_V_load_27_reg_36216;

assign sample_sliding_window_buffer_samples_sample_V_27_1_d0 = sample_period_samples_1_sample_V_load_27_reg_36166;

assign sample_sliding_window_buffer_samples_sample_V_27_2_d0 = sample_period_samples_2_sample_V_load_27_reg_36171;

assign sample_sliding_window_buffer_samples_sample_V_27_3_d0 = sample_period_samples_3_sample_V_load_27_reg_36176;

assign sample_sliding_window_buffer_samples_sample_V_27_4_d0 = sample_period_samples_4_sample_V_load_27_reg_36181;

assign sample_sliding_window_buffer_samples_sample_V_27_5_d0 = sample_period_samples_5_sample_V_load_27_reg_36186;

assign sample_sliding_window_buffer_samples_sample_V_27_6_d0 = sample_period_samples_6_sample_V_load_27_reg_36191;

assign sample_sliding_window_buffer_samples_sample_V_27_7_d0 = sample_period_samples_7_sample_V_load_27_reg_36196;

assign sample_sliding_window_buffer_samples_sample_V_27_8_d0 = sample_period_samples_8_sample_V_load_27_reg_36201;

assign sample_sliding_window_buffer_samples_sample_V_27_9_d0 = sample_period_samples_9_sample_V_load_27_reg_36206;

assign sample_sliding_window_buffer_samples_sample_V_28_0_d0 = sample_period_samples_0_sample_V_load_28_reg_36521;

assign sample_sliding_window_buffer_samples_sample_V_28_10_d0 = sample_period_samples_10_sample_V_load_28_reg_36571;

assign sample_sliding_window_buffer_samples_sample_V_28_11_d0 = sample_period_samples_11_sample_V_load_28_reg_36576;

assign sample_sliding_window_buffer_samples_sample_V_28_1_d0 = sample_period_samples_1_sample_V_load_28_reg_36526;

assign sample_sliding_window_buffer_samples_sample_V_28_2_d0 = sample_period_samples_2_sample_V_load_28_reg_36531;

assign sample_sliding_window_buffer_samples_sample_V_28_3_d0 = sample_period_samples_3_sample_V_load_28_reg_36536;

assign sample_sliding_window_buffer_samples_sample_V_28_4_d0 = sample_period_samples_4_sample_V_load_28_reg_36541;

assign sample_sliding_window_buffer_samples_sample_V_28_5_d0 = sample_period_samples_5_sample_V_load_28_reg_36546;

assign sample_sliding_window_buffer_samples_sample_V_28_6_d0 = sample_period_samples_6_sample_V_load_28_reg_36551;

assign sample_sliding_window_buffer_samples_sample_V_28_7_d0 = sample_period_samples_7_sample_V_load_28_reg_36556;

assign sample_sliding_window_buffer_samples_sample_V_28_8_d0 = sample_period_samples_8_sample_V_load_28_reg_36561;

assign sample_sliding_window_buffer_samples_sample_V_28_9_d0 = sample_period_samples_9_sample_V_load_28_reg_36566;

assign sample_sliding_window_buffer_samples_sample_V_29_0_d0 = sample_period_samples_0_sample_V_load_29_reg_36641;

assign sample_sliding_window_buffer_samples_sample_V_29_10_d0 = sample_period_samples_10_sample_V_load_29_reg_36691;

assign sample_sliding_window_buffer_samples_sample_V_29_11_d0 = sample_period_samples_11_sample_V_load_29_reg_36696;

assign sample_sliding_window_buffer_samples_sample_V_29_1_d0 = sample_period_samples_1_sample_V_load_29_reg_36646;

assign sample_sliding_window_buffer_samples_sample_V_29_2_d0 = sample_period_samples_2_sample_V_load_29_reg_36651;

assign sample_sliding_window_buffer_samples_sample_V_29_3_d0 = sample_period_samples_3_sample_V_load_29_reg_36656;

assign sample_sliding_window_buffer_samples_sample_V_29_4_d0 = sample_period_samples_4_sample_V_load_29_reg_36661;

assign sample_sliding_window_buffer_samples_sample_V_29_5_d0 = sample_period_samples_5_sample_V_load_29_reg_36666;

assign sample_sliding_window_buffer_samples_sample_V_29_6_d0 = sample_period_samples_6_sample_V_load_29_reg_36671;

assign sample_sliding_window_buffer_samples_sample_V_29_7_d0 = sample_period_samples_7_sample_V_load_29_reg_36676;

assign sample_sliding_window_buffer_samples_sample_V_29_8_d0 = sample_period_samples_8_sample_V_load_29_reg_36681;

assign sample_sliding_window_buffer_samples_sample_V_29_9_d0 = sample_period_samples_9_sample_V_load_29_reg_36686;

assign sample_sliding_window_buffer_samples_sample_V_2_0_d0 = sample_period_samples_0_sample_V_load_2_reg_30281;

assign sample_sliding_window_buffer_samples_sample_V_2_10_d0 = sample_period_samples_10_sample_V_load_2_reg_30331;

assign sample_sliding_window_buffer_samples_sample_V_2_11_d0 = sample_period_samples_11_sample_V_load_2_reg_30336;

assign sample_sliding_window_buffer_samples_sample_V_2_1_d0 = sample_period_samples_1_sample_V_load_2_reg_30286;

assign sample_sliding_window_buffer_samples_sample_V_2_2_d0 = sample_period_samples_2_sample_V_load_2_reg_30291;

assign sample_sliding_window_buffer_samples_sample_V_2_3_d0 = sample_period_samples_3_sample_V_load_2_reg_30296;

assign sample_sliding_window_buffer_samples_sample_V_2_4_d0 = sample_period_samples_4_sample_V_load_2_reg_30301;

assign sample_sliding_window_buffer_samples_sample_V_2_5_d0 = sample_period_samples_5_sample_V_load_2_reg_30306;

assign sample_sliding_window_buffer_samples_sample_V_2_6_d0 = sample_period_samples_6_sample_V_load_2_reg_30311;

assign sample_sliding_window_buffer_samples_sample_V_2_7_d0 = sample_period_samples_7_sample_V_load_2_reg_30316;

assign sample_sliding_window_buffer_samples_sample_V_2_8_d0 = sample_period_samples_8_sample_V_load_2_reg_30321;

assign sample_sliding_window_buffer_samples_sample_V_2_9_d0 = sample_period_samples_9_sample_V_load_2_reg_30326;

assign sample_sliding_window_buffer_samples_sample_V_3_0_d0 = sample_period_samples_0_sample_V_load_3_reg_30401;

assign sample_sliding_window_buffer_samples_sample_V_3_10_d0 = sample_period_samples_10_sample_V_load_3_reg_30451;

assign sample_sliding_window_buffer_samples_sample_V_3_11_d0 = sample_period_samples_11_sample_V_load_3_reg_30456;

assign sample_sliding_window_buffer_samples_sample_V_3_1_d0 = sample_period_samples_1_sample_V_load_3_reg_30406;

assign sample_sliding_window_buffer_samples_sample_V_3_2_d0 = sample_period_samples_2_sample_V_load_3_reg_30411;

assign sample_sliding_window_buffer_samples_sample_V_3_3_d0 = sample_period_samples_3_sample_V_load_3_reg_30416;

assign sample_sliding_window_buffer_samples_sample_V_3_4_d0 = sample_period_samples_4_sample_V_load_3_reg_30421;

assign sample_sliding_window_buffer_samples_sample_V_3_5_d0 = sample_period_samples_5_sample_V_load_3_reg_30426;

assign sample_sliding_window_buffer_samples_sample_V_3_6_d0 = sample_period_samples_6_sample_V_load_3_reg_30431;

assign sample_sliding_window_buffer_samples_sample_V_3_7_d0 = sample_period_samples_7_sample_V_load_3_reg_30436;

assign sample_sliding_window_buffer_samples_sample_V_3_8_d0 = sample_period_samples_8_sample_V_load_3_reg_30441;

assign sample_sliding_window_buffer_samples_sample_V_3_9_d0 = sample_period_samples_9_sample_V_load_3_reg_30446;

assign sample_sliding_window_buffer_samples_sample_V_4_0_d0 = sample_period_samples_0_sample_V_load_4_reg_30761;

assign sample_sliding_window_buffer_samples_sample_V_4_10_d0 = sample_period_samples_10_sample_V_load_4_reg_30811;

assign sample_sliding_window_buffer_samples_sample_V_4_11_d0 = sample_period_samples_11_sample_V_load_4_reg_30816;

assign sample_sliding_window_buffer_samples_sample_V_4_1_d0 = sample_period_samples_1_sample_V_load_4_reg_30766;

assign sample_sliding_window_buffer_samples_sample_V_4_2_d0 = sample_period_samples_2_sample_V_load_4_reg_30771;

assign sample_sliding_window_buffer_samples_sample_V_4_3_d0 = sample_period_samples_3_sample_V_load_4_reg_30776;

assign sample_sliding_window_buffer_samples_sample_V_4_4_d0 = sample_period_samples_4_sample_V_load_4_reg_30781;

assign sample_sliding_window_buffer_samples_sample_V_4_5_d0 = sample_period_samples_5_sample_V_load_4_reg_30786;

assign sample_sliding_window_buffer_samples_sample_V_4_6_d0 = sample_period_samples_6_sample_V_load_4_reg_30791;

assign sample_sliding_window_buffer_samples_sample_V_4_7_d0 = sample_period_samples_7_sample_V_load_4_reg_30796;

assign sample_sliding_window_buffer_samples_sample_V_4_8_d0 = sample_period_samples_8_sample_V_load_4_reg_30801;

assign sample_sliding_window_buffer_samples_sample_V_4_9_d0 = sample_period_samples_9_sample_V_load_4_reg_30806;

assign sample_sliding_window_buffer_samples_sample_V_5_0_d0 = sample_period_samples_0_sample_V_load_5_reg_30881;

assign sample_sliding_window_buffer_samples_sample_V_5_10_d0 = sample_period_samples_10_sample_V_load_5_reg_30931;

assign sample_sliding_window_buffer_samples_sample_V_5_11_d0 = sample_period_samples_11_sample_V_load_5_reg_30936;

assign sample_sliding_window_buffer_samples_sample_V_5_1_d0 = sample_period_samples_1_sample_V_load_5_reg_30886;

assign sample_sliding_window_buffer_samples_sample_V_5_2_d0 = sample_period_samples_2_sample_V_load_5_reg_30891;

assign sample_sliding_window_buffer_samples_sample_V_5_3_d0 = sample_period_samples_3_sample_V_load_5_reg_30896;

assign sample_sliding_window_buffer_samples_sample_V_5_4_d0 = sample_period_samples_4_sample_V_load_5_reg_30901;

assign sample_sliding_window_buffer_samples_sample_V_5_5_d0 = sample_period_samples_5_sample_V_load_5_reg_30906;

assign sample_sliding_window_buffer_samples_sample_V_5_6_d0 = sample_period_samples_6_sample_V_load_5_reg_30911;

assign sample_sliding_window_buffer_samples_sample_V_5_7_d0 = sample_period_samples_7_sample_V_load_5_reg_30916;

assign sample_sliding_window_buffer_samples_sample_V_5_8_d0 = sample_period_samples_8_sample_V_load_5_reg_30921;

assign sample_sliding_window_buffer_samples_sample_V_5_9_d0 = sample_period_samples_9_sample_V_load_5_reg_30926;

assign sample_sliding_window_buffer_samples_sample_V_6_0_d0 = sample_period_samples_0_sample_V_load_6_reg_31241;

assign sample_sliding_window_buffer_samples_sample_V_6_10_d0 = sample_period_samples_10_sample_V_load_6_reg_31291;

assign sample_sliding_window_buffer_samples_sample_V_6_11_d0 = sample_period_samples_11_sample_V_load_6_reg_31296;

assign sample_sliding_window_buffer_samples_sample_V_6_1_d0 = sample_period_samples_1_sample_V_load_6_reg_31246;

assign sample_sliding_window_buffer_samples_sample_V_6_2_d0 = sample_period_samples_2_sample_V_load_6_reg_31251;

assign sample_sliding_window_buffer_samples_sample_V_6_3_d0 = sample_period_samples_3_sample_V_load_6_reg_31256;

assign sample_sliding_window_buffer_samples_sample_V_6_4_d0 = sample_period_samples_4_sample_V_load_6_reg_31261;

assign sample_sliding_window_buffer_samples_sample_V_6_5_d0 = sample_period_samples_5_sample_V_load_6_reg_31266;

assign sample_sliding_window_buffer_samples_sample_V_6_6_d0 = sample_period_samples_6_sample_V_load_6_reg_31271;

assign sample_sliding_window_buffer_samples_sample_V_6_7_d0 = sample_period_samples_7_sample_V_load_6_reg_31276;

assign sample_sliding_window_buffer_samples_sample_V_6_8_d0 = sample_period_samples_8_sample_V_load_6_reg_31281;

assign sample_sliding_window_buffer_samples_sample_V_6_9_d0 = sample_period_samples_9_sample_V_load_6_reg_31286;

assign sample_sliding_window_buffer_samples_sample_V_7_0_d0 = sample_period_samples_0_sample_V_load_7_reg_31361;

assign sample_sliding_window_buffer_samples_sample_V_7_10_d0 = sample_period_samples_10_sample_V_load_7_reg_31411;

assign sample_sliding_window_buffer_samples_sample_V_7_11_d0 = sample_period_samples_11_sample_V_load_7_reg_31416;

assign sample_sliding_window_buffer_samples_sample_V_7_1_d0 = sample_period_samples_1_sample_V_load_7_reg_31366;

assign sample_sliding_window_buffer_samples_sample_V_7_2_d0 = sample_period_samples_2_sample_V_load_7_reg_31371;

assign sample_sliding_window_buffer_samples_sample_V_7_3_d0 = sample_period_samples_3_sample_V_load_7_reg_31376;

assign sample_sliding_window_buffer_samples_sample_V_7_4_d0 = sample_period_samples_4_sample_V_load_7_reg_31381;

assign sample_sliding_window_buffer_samples_sample_V_7_5_d0 = sample_period_samples_5_sample_V_load_7_reg_31386;

assign sample_sliding_window_buffer_samples_sample_V_7_6_d0 = sample_period_samples_6_sample_V_load_7_reg_31391;

assign sample_sliding_window_buffer_samples_sample_V_7_7_d0 = sample_period_samples_7_sample_V_load_7_reg_31396;

assign sample_sliding_window_buffer_samples_sample_V_7_8_d0 = sample_period_samples_8_sample_V_load_7_reg_31401;

assign sample_sliding_window_buffer_samples_sample_V_7_9_d0 = sample_period_samples_9_sample_V_load_7_reg_31406;

assign sample_sliding_window_buffer_samples_sample_V_8_0_d0 = sample_period_samples_0_sample_V_load_8_reg_31721;

assign sample_sliding_window_buffer_samples_sample_V_8_10_d0 = sample_period_samples_10_sample_V_load_8_reg_31771;

assign sample_sliding_window_buffer_samples_sample_V_8_11_d0 = sample_period_samples_11_sample_V_load_8_reg_31776;

assign sample_sliding_window_buffer_samples_sample_V_8_1_d0 = sample_period_samples_1_sample_V_load_8_reg_31726;

assign sample_sliding_window_buffer_samples_sample_V_8_2_d0 = sample_period_samples_2_sample_V_load_8_reg_31731;

assign sample_sliding_window_buffer_samples_sample_V_8_3_d0 = sample_period_samples_3_sample_V_load_8_reg_31736;

assign sample_sliding_window_buffer_samples_sample_V_8_4_d0 = sample_period_samples_4_sample_V_load_8_reg_31741;

assign sample_sliding_window_buffer_samples_sample_V_8_5_d0 = sample_period_samples_5_sample_V_load_8_reg_31746;

assign sample_sliding_window_buffer_samples_sample_V_8_6_d0 = sample_period_samples_6_sample_V_load_8_reg_31751;

assign sample_sliding_window_buffer_samples_sample_V_8_7_d0 = sample_period_samples_7_sample_V_load_8_reg_31756;

assign sample_sliding_window_buffer_samples_sample_V_8_8_d0 = sample_period_samples_8_sample_V_load_8_reg_31761;

assign sample_sliding_window_buffer_samples_sample_V_8_9_d0 = sample_period_samples_9_sample_V_load_8_reg_31766;

assign sample_sliding_window_buffer_samples_sample_V_9_0_d0 = sample_period_samples_0_sample_V_load_9_reg_31841;

assign sample_sliding_window_buffer_samples_sample_V_9_10_d0 = sample_period_samples_10_sample_V_load_9_reg_31891;

assign sample_sliding_window_buffer_samples_sample_V_9_11_d0 = sample_period_samples_11_sample_V_load_9_reg_31896;

assign sample_sliding_window_buffer_samples_sample_V_9_1_d0 = sample_period_samples_1_sample_V_load_9_reg_31846;

assign sample_sliding_window_buffer_samples_sample_V_9_2_d0 = sample_period_samples_2_sample_V_load_9_reg_31851;

assign sample_sliding_window_buffer_samples_sample_V_9_3_d0 = sample_period_samples_3_sample_V_load_9_reg_31856;

assign sample_sliding_window_buffer_samples_sample_V_9_4_d0 = sample_period_samples_4_sample_V_load_9_reg_31861;

assign sample_sliding_window_buffer_samples_sample_V_9_5_d0 = sample_period_samples_5_sample_V_load_9_reg_31866;

assign sample_sliding_window_buffer_samples_sample_V_9_6_d0 = sample_period_samples_6_sample_V_load_9_reg_31871;

assign sample_sliding_window_buffer_samples_sample_V_9_7_d0 = sample_period_samples_7_sample_V_load_9_reg_31876;

assign sample_sliding_window_buffer_samples_sample_V_9_8_d0 = sample_period_samples_8_sample_V_load_9_reg_31881;

assign sample_sliding_window_buffer_samples_sample_V_9_9_d0 = sample_period_samples_9_sample_V_load_9_reg_31886;

assign sample_sliding_window_buffer_samples_timestamp_V_0_0_d0 = sample_period_samples_0_timestamp_V_load_reg_29861;

assign sample_sliding_window_buffer_samples_timestamp_V_0_10_d0 = sample_period_samples_10_timestamp_V_load_reg_29911;

assign sample_sliding_window_buffer_samples_timestamp_V_0_11_d0 = sample_period_samples_11_timestamp_V_load_reg_29916;

assign sample_sliding_window_buffer_samples_timestamp_V_0_1_d0 = sample_period_samples_1_timestamp_V_load_reg_29866;

assign sample_sliding_window_buffer_samples_timestamp_V_0_2_d0 = sample_period_samples_2_timestamp_V_load_reg_29871;

assign sample_sliding_window_buffer_samples_timestamp_V_0_3_d0 = sample_period_samples_3_timestamp_V_load_reg_29876;

assign sample_sliding_window_buffer_samples_timestamp_V_0_4_d0 = sample_period_samples_4_timestamp_V_load_reg_29881;

assign sample_sliding_window_buffer_samples_timestamp_V_0_5_d0 = sample_period_samples_5_timestamp_V_load_reg_29886;

assign sample_sliding_window_buffer_samples_timestamp_V_0_6_d0 = sample_period_samples_6_timestamp_V_load_reg_29891;

assign sample_sliding_window_buffer_samples_timestamp_V_0_7_d0 = sample_period_samples_7_timestamp_V_load_reg_29896;

assign sample_sliding_window_buffer_samples_timestamp_V_0_8_d0 = sample_period_samples_8_timestamp_V_load_reg_29901;

assign sample_sliding_window_buffer_samples_timestamp_V_0_9_d0 = sample_period_samples_9_timestamp_V_load_reg_29906;

assign sample_sliding_window_buffer_samples_timestamp_V_10_0_d0 = sample_period_samples_0_timestamp_V_load_10_reg_32261;

assign sample_sliding_window_buffer_samples_timestamp_V_10_10_d0 = sample_period_samples_10_timestamp_V_load_10_reg_32311;

assign sample_sliding_window_buffer_samples_timestamp_V_10_11_d0 = sample_period_samples_11_timestamp_V_load_10_reg_32316;

assign sample_sliding_window_buffer_samples_timestamp_V_10_1_d0 = sample_period_samples_1_timestamp_V_load_10_reg_32266;

assign sample_sliding_window_buffer_samples_timestamp_V_10_2_d0 = sample_period_samples_2_timestamp_V_load_10_reg_32271;

assign sample_sliding_window_buffer_samples_timestamp_V_10_3_d0 = sample_period_samples_3_timestamp_V_load_10_reg_32276;

assign sample_sliding_window_buffer_samples_timestamp_V_10_4_d0 = sample_period_samples_4_timestamp_V_load_10_reg_32281;

assign sample_sliding_window_buffer_samples_timestamp_V_10_5_d0 = sample_period_samples_5_timestamp_V_load_10_reg_32286;

assign sample_sliding_window_buffer_samples_timestamp_V_10_6_d0 = sample_period_samples_6_timestamp_V_load_10_reg_32291;

assign sample_sliding_window_buffer_samples_timestamp_V_10_7_d0 = sample_period_samples_7_timestamp_V_load_10_reg_32296;

assign sample_sliding_window_buffer_samples_timestamp_V_10_8_d0 = sample_period_samples_8_timestamp_V_load_10_reg_32301;

assign sample_sliding_window_buffer_samples_timestamp_V_10_9_d0 = sample_period_samples_9_timestamp_V_load_10_reg_32306;

assign sample_sliding_window_buffer_samples_timestamp_V_11_0_d0 = sample_period_samples_0_timestamp_V_load_11_reg_32381;

assign sample_sliding_window_buffer_samples_timestamp_V_11_10_d0 = sample_period_samples_10_timestamp_V_load_11_reg_32431;

assign sample_sliding_window_buffer_samples_timestamp_V_11_11_d0 = sample_period_samples_11_timestamp_V_load_11_reg_32436;

assign sample_sliding_window_buffer_samples_timestamp_V_11_1_d0 = sample_period_samples_1_timestamp_V_load_11_reg_32386;

assign sample_sliding_window_buffer_samples_timestamp_V_11_2_d0 = sample_period_samples_2_timestamp_V_load_11_reg_32391;

assign sample_sliding_window_buffer_samples_timestamp_V_11_3_d0 = sample_period_samples_3_timestamp_V_load_11_reg_32396;

assign sample_sliding_window_buffer_samples_timestamp_V_11_4_d0 = sample_period_samples_4_timestamp_V_load_11_reg_32401;

assign sample_sliding_window_buffer_samples_timestamp_V_11_5_d0 = sample_period_samples_5_timestamp_V_load_11_reg_32406;

assign sample_sliding_window_buffer_samples_timestamp_V_11_6_d0 = sample_period_samples_6_timestamp_V_load_11_reg_32411;

assign sample_sliding_window_buffer_samples_timestamp_V_11_7_d0 = sample_period_samples_7_timestamp_V_load_11_reg_32416;

assign sample_sliding_window_buffer_samples_timestamp_V_11_8_d0 = sample_period_samples_8_timestamp_V_load_11_reg_32421;

assign sample_sliding_window_buffer_samples_timestamp_V_11_9_d0 = sample_period_samples_9_timestamp_V_load_11_reg_32426;

assign sample_sliding_window_buffer_samples_timestamp_V_12_0_d0 = sample_period_samples_0_timestamp_V_load_12_reg_32741;

assign sample_sliding_window_buffer_samples_timestamp_V_12_10_d0 = sample_period_samples_10_timestamp_V_load_12_reg_32791;

assign sample_sliding_window_buffer_samples_timestamp_V_12_11_d0 = sample_period_samples_11_timestamp_V_load_12_reg_32796;

assign sample_sliding_window_buffer_samples_timestamp_V_12_1_d0 = sample_period_samples_1_timestamp_V_load_12_reg_32746;

assign sample_sliding_window_buffer_samples_timestamp_V_12_2_d0 = sample_period_samples_2_timestamp_V_load_12_reg_32751;

assign sample_sliding_window_buffer_samples_timestamp_V_12_3_d0 = sample_period_samples_3_timestamp_V_load_12_reg_32756;

assign sample_sliding_window_buffer_samples_timestamp_V_12_4_d0 = sample_period_samples_4_timestamp_V_load_12_reg_32761;

assign sample_sliding_window_buffer_samples_timestamp_V_12_5_d0 = sample_period_samples_5_timestamp_V_load_12_reg_32766;

assign sample_sliding_window_buffer_samples_timestamp_V_12_6_d0 = sample_period_samples_6_timestamp_V_load_12_reg_32771;

assign sample_sliding_window_buffer_samples_timestamp_V_12_7_d0 = sample_period_samples_7_timestamp_V_load_12_reg_32776;

assign sample_sliding_window_buffer_samples_timestamp_V_12_8_d0 = sample_period_samples_8_timestamp_V_load_12_reg_32781;

assign sample_sliding_window_buffer_samples_timestamp_V_12_9_d0 = sample_period_samples_9_timestamp_V_load_12_reg_32786;

assign sample_sliding_window_buffer_samples_timestamp_V_13_0_d0 = sample_period_samples_0_timestamp_V_load_13_reg_32861;

assign sample_sliding_window_buffer_samples_timestamp_V_13_10_d0 = sample_period_samples_10_timestamp_V_load_13_reg_32911;

assign sample_sliding_window_buffer_samples_timestamp_V_13_11_d0 = sample_period_samples_11_timestamp_V_load_13_reg_32916;

assign sample_sliding_window_buffer_samples_timestamp_V_13_1_d0 = sample_period_samples_1_timestamp_V_load_13_reg_32866;

assign sample_sliding_window_buffer_samples_timestamp_V_13_2_d0 = sample_period_samples_2_timestamp_V_load_13_reg_32871;

assign sample_sliding_window_buffer_samples_timestamp_V_13_3_d0 = sample_period_samples_3_timestamp_V_load_13_reg_32876;

assign sample_sliding_window_buffer_samples_timestamp_V_13_4_d0 = sample_period_samples_4_timestamp_V_load_13_reg_32881;

assign sample_sliding_window_buffer_samples_timestamp_V_13_5_d0 = sample_period_samples_5_timestamp_V_load_13_reg_32886;

assign sample_sliding_window_buffer_samples_timestamp_V_13_6_d0 = sample_period_samples_6_timestamp_V_load_13_reg_32891;

assign sample_sliding_window_buffer_samples_timestamp_V_13_7_d0 = sample_period_samples_7_timestamp_V_load_13_reg_32896;

assign sample_sliding_window_buffer_samples_timestamp_V_13_8_d0 = sample_period_samples_8_timestamp_V_load_13_reg_32901;

assign sample_sliding_window_buffer_samples_timestamp_V_13_9_d0 = sample_period_samples_9_timestamp_V_load_13_reg_32906;

assign sample_sliding_window_buffer_samples_timestamp_V_14_0_d0 = sample_period_samples_0_timestamp_V_load_14_reg_33221;

assign sample_sliding_window_buffer_samples_timestamp_V_14_10_d0 = sample_period_samples_10_timestamp_V_load_14_reg_33271;

assign sample_sliding_window_buffer_samples_timestamp_V_14_11_d0 = sample_period_samples_11_timestamp_V_load_14_reg_33276;

assign sample_sliding_window_buffer_samples_timestamp_V_14_1_d0 = sample_period_samples_1_timestamp_V_load_14_reg_33226;

assign sample_sliding_window_buffer_samples_timestamp_V_14_2_d0 = sample_period_samples_2_timestamp_V_load_14_reg_33231;

assign sample_sliding_window_buffer_samples_timestamp_V_14_3_d0 = sample_period_samples_3_timestamp_V_load_14_reg_33236;

assign sample_sliding_window_buffer_samples_timestamp_V_14_4_d0 = sample_period_samples_4_timestamp_V_load_14_reg_33241;

assign sample_sliding_window_buffer_samples_timestamp_V_14_5_d0 = sample_period_samples_5_timestamp_V_load_14_reg_33246;

assign sample_sliding_window_buffer_samples_timestamp_V_14_6_d0 = sample_period_samples_6_timestamp_V_load_14_reg_33251;

assign sample_sliding_window_buffer_samples_timestamp_V_14_7_d0 = sample_period_samples_7_timestamp_V_load_14_reg_33256;

assign sample_sliding_window_buffer_samples_timestamp_V_14_8_d0 = sample_period_samples_8_timestamp_V_load_14_reg_33261;

assign sample_sliding_window_buffer_samples_timestamp_V_14_9_d0 = sample_period_samples_9_timestamp_V_load_14_reg_33266;

assign sample_sliding_window_buffer_samples_timestamp_V_15_0_d0 = sample_period_samples_0_timestamp_V_load_15_reg_33341;

assign sample_sliding_window_buffer_samples_timestamp_V_15_10_d0 = sample_period_samples_10_timestamp_V_load_15_reg_33391;

assign sample_sliding_window_buffer_samples_timestamp_V_15_11_d0 = sample_period_samples_11_timestamp_V_load_15_reg_33396;

assign sample_sliding_window_buffer_samples_timestamp_V_15_1_d0 = sample_period_samples_1_timestamp_V_load_15_reg_33346;

assign sample_sliding_window_buffer_samples_timestamp_V_15_2_d0 = sample_period_samples_2_timestamp_V_load_15_reg_33351;

assign sample_sliding_window_buffer_samples_timestamp_V_15_3_d0 = sample_period_samples_3_timestamp_V_load_15_reg_33356;

assign sample_sliding_window_buffer_samples_timestamp_V_15_4_d0 = sample_period_samples_4_timestamp_V_load_15_reg_33361;

assign sample_sliding_window_buffer_samples_timestamp_V_15_5_d0 = sample_period_samples_5_timestamp_V_load_15_reg_33366;

assign sample_sliding_window_buffer_samples_timestamp_V_15_6_d0 = sample_period_samples_6_timestamp_V_load_15_reg_33371;

assign sample_sliding_window_buffer_samples_timestamp_V_15_7_d0 = sample_period_samples_7_timestamp_V_load_15_reg_33376;

assign sample_sliding_window_buffer_samples_timestamp_V_15_8_d0 = sample_period_samples_8_timestamp_V_load_15_reg_33381;

assign sample_sliding_window_buffer_samples_timestamp_V_15_9_d0 = sample_period_samples_9_timestamp_V_load_15_reg_33386;

assign sample_sliding_window_buffer_samples_timestamp_V_16_0_d0 = sample_period_samples_0_timestamp_V_load_16_reg_33701;

assign sample_sliding_window_buffer_samples_timestamp_V_16_10_d0 = sample_period_samples_10_timestamp_V_load_16_reg_33751;

assign sample_sliding_window_buffer_samples_timestamp_V_16_11_d0 = sample_period_samples_11_timestamp_V_load_16_reg_33756;

assign sample_sliding_window_buffer_samples_timestamp_V_16_1_d0 = sample_period_samples_1_timestamp_V_load_16_reg_33706;

assign sample_sliding_window_buffer_samples_timestamp_V_16_2_d0 = sample_period_samples_2_timestamp_V_load_16_reg_33711;

assign sample_sliding_window_buffer_samples_timestamp_V_16_3_d0 = sample_period_samples_3_timestamp_V_load_16_reg_33716;

assign sample_sliding_window_buffer_samples_timestamp_V_16_4_d0 = sample_period_samples_4_timestamp_V_load_16_reg_33721;

assign sample_sliding_window_buffer_samples_timestamp_V_16_5_d0 = sample_period_samples_5_timestamp_V_load_16_reg_33726;

assign sample_sliding_window_buffer_samples_timestamp_V_16_6_d0 = sample_period_samples_6_timestamp_V_load_16_reg_33731;

assign sample_sliding_window_buffer_samples_timestamp_V_16_7_d0 = sample_period_samples_7_timestamp_V_load_16_reg_33736;

assign sample_sliding_window_buffer_samples_timestamp_V_16_8_d0 = sample_period_samples_8_timestamp_V_load_16_reg_33741;

assign sample_sliding_window_buffer_samples_timestamp_V_16_9_d0 = sample_period_samples_9_timestamp_V_load_16_reg_33746;

assign sample_sliding_window_buffer_samples_timestamp_V_17_0_d0 = sample_period_samples_0_timestamp_V_load_17_reg_33821;

assign sample_sliding_window_buffer_samples_timestamp_V_17_10_d0 = sample_period_samples_10_timestamp_V_load_17_reg_33871;

assign sample_sliding_window_buffer_samples_timestamp_V_17_11_d0 = sample_period_samples_11_timestamp_V_load_17_reg_33876;

assign sample_sliding_window_buffer_samples_timestamp_V_17_1_d0 = sample_period_samples_1_timestamp_V_load_17_reg_33826;

assign sample_sliding_window_buffer_samples_timestamp_V_17_2_d0 = sample_period_samples_2_timestamp_V_load_17_reg_33831;

assign sample_sliding_window_buffer_samples_timestamp_V_17_3_d0 = sample_period_samples_3_timestamp_V_load_17_reg_33836;

assign sample_sliding_window_buffer_samples_timestamp_V_17_4_d0 = sample_period_samples_4_timestamp_V_load_17_reg_33841;

assign sample_sliding_window_buffer_samples_timestamp_V_17_5_d0 = sample_period_samples_5_timestamp_V_load_17_reg_33846;

assign sample_sliding_window_buffer_samples_timestamp_V_17_6_d0 = sample_period_samples_6_timestamp_V_load_17_reg_33851;

assign sample_sliding_window_buffer_samples_timestamp_V_17_7_d0 = sample_period_samples_7_timestamp_V_load_17_reg_33856;

assign sample_sliding_window_buffer_samples_timestamp_V_17_8_d0 = sample_period_samples_8_timestamp_V_load_17_reg_33861;

assign sample_sliding_window_buffer_samples_timestamp_V_17_9_d0 = sample_period_samples_9_timestamp_V_load_17_reg_33866;

assign sample_sliding_window_buffer_samples_timestamp_V_18_0_d0 = sample_period_samples_0_timestamp_V_load_18_reg_34181;

assign sample_sliding_window_buffer_samples_timestamp_V_18_10_d0 = sample_period_samples_10_timestamp_V_load_18_reg_34231;

assign sample_sliding_window_buffer_samples_timestamp_V_18_11_d0 = sample_period_samples_11_timestamp_V_load_18_reg_34236;

assign sample_sliding_window_buffer_samples_timestamp_V_18_1_d0 = sample_period_samples_1_timestamp_V_load_18_reg_34186;

assign sample_sliding_window_buffer_samples_timestamp_V_18_2_d0 = sample_period_samples_2_timestamp_V_load_18_reg_34191;

assign sample_sliding_window_buffer_samples_timestamp_V_18_3_d0 = sample_period_samples_3_timestamp_V_load_18_reg_34196;

assign sample_sliding_window_buffer_samples_timestamp_V_18_4_d0 = sample_period_samples_4_timestamp_V_load_18_reg_34201;

assign sample_sliding_window_buffer_samples_timestamp_V_18_5_d0 = sample_period_samples_5_timestamp_V_load_18_reg_34206;

assign sample_sliding_window_buffer_samples_timestamp_V_18_6_d0 = sample_period_samples_6_timestamp_V_load_18_reg_34211;

assign sample_sliding_window_buffer_samples_timestamp_V_18_7_d0 = sample_period_samples_7_timestamp_V_load_18_reg_34216;

assign sample_sliding_window_buffer_samples_timestamp_V_18_8_d0 = sample_period_samples_8_timestamp_V_load_18_reg_34221;

assign sample_sliding_window_buffer_samples_timestamp_V_18_9_d0 = sample_period_samples_9_timestamp_V_load_18_reg_34226;

assign sample_sliding_window_buffer_samples_timestamp_V_19_0_d0 = sample_period_samples_0_timestamp_V_load_19_reg_34301;

assign sample_sliding_window_buffer_samples_timestamp_V_19_10_d0 = sample_period_samples_10_timestamp_V_load_19_reg_34351;

assign sample_sliding_window_buffer_samples_timestamp_V_19_11_d0 = sample_period_samples_11_timestamp_V_load_19_reg_34356;

assign sample_sliding_window_buffer_samples_timestamp_V_19_1_d0 = sample_period_samples_1_timestamp_V_load_19_reg_34306;

assign sample_sliding_window_buffer_samples_timestamp_V_19_2_d0 = sample_period_samples_2_timestamp_V_load_19_reg_34311;

assign sample_sliding_window_buffer_samples_timestamp_V_19_3_d0 = sample_period_samples_3_timestamp_V_load_19_reg_34316;

assign sample_sliding_window_buffer_samples_timestamp_V_19_4_d0 = sample_period_samples_4_timestamp_V_load_19_reg_34321;

assign sample_sliding_window_buffer_samples_timestamp_V_19_5_d0 = sample_period_samples_5_timestamp_V_load_19_reg_34326;

assign sample_sliding_window_buffer_samples_timestamp_V_19_6_d0 = sample_period_samples_6_timestamp_V_load_19_reg_34331;

assign sample_sliding_window_buffer_samples_timestamp_V_19_7_d0 = sample_period_samples_7_timestamp_V_load_19_reg_34336;

assign sample_sliding_window_buffer_samples_timestamp_V_19_8_d0 = sample_period_samples_8_timestamp_V_load_19_reg_34341;

assign sample_sliding_window_buffer_samples_timestamp_V_19_9_d0 = sample_period_samples_9_timestamp_V_load_19_reg_34346;

assign sample_sliding_window_buffer_samples_timestamp_V_1_0_d0 = sample_period_samples_0_timestamp_V_load_1_reg_29981;

assign sample_sliding_window_buffer_samples_timestamp_V_1_10_d0 = sample_period_samples_10_timestamp_V_load_1_reg_30031;

assign sample_sliding_window_buffer_samples_timestamp_V_1_11_d0 = sample_period_samples_11_timestamp_V_load_1_reg_30036;

assign sample_sliding_window_buffer_samples_timestamp_V_1_1_d0 = sample_period_samples_1_timestamp_V_load_1_reg_29986;

assign sample_sliding_window_buffer_samples_timestamp_V_1_2_d0 = sample_period_samples_2_timestamp_V_load_1_reg_29991;

assign sample_sliding_window_buffer_samples_timestamp_V_1_3_d0 = sample_period_samples_3_timestamp_V_load_1_reg_29996;

assign sample_sliding_window_buffer_samples_timestamp_V_1_4_d0 = sample_period_samples_4_timestamp_V_load_1_reg_30001;

assign sample_sliding_window_buffer_samples_timestamp_V_1_5_d0 = sample_period_samples_5_timestamp_V_load_1_reg_30006;

assign sample_sliding_window_buffer_samples_timestamp_V_1_6_d0 = sample_period_samples_6_timestamp_V_load_1_reg_30011;

assign sample_sliding_window_buffer_samples_timestamp_V_1_7_d0 = sample_period_samples_7_timestamp_V_load_1_reg_30016;

assign sample_sliding_window_buffer_samples_timestamp_V_1_8_d0 = sample_period_samples_8_timestamp_V_load_1_reg_30021;

assign sample_sliding_window_buffer_samples_timestamp_V_1_9_d0 = sample_period_samples_9_timestamp_V_load_1_reg_30026;

assign sample_sliding_window_buffer_samples_timestamp_V_20_0_d0 = sample_period_samples_0_timestamp_V_load_20_reg_34661;

assign sample_sliding_window_buffer_samples_timestamp_V_20_10_d0 = sample_period_samples_10_timestamp_V_load_20_reg_34711;

assign sample_sliding_window_buffer_samples_timestamp_V_20_11_d0 = sample_period_samples_11_timestamp_V_load_20_reg_34716;

assign sample_sliding_window_buffer_samples_timestamp_V_20_1_d0 = sample_period_samples_1_timestamp_V_load_20_reg_34666;

assign sample_sliding_window_buffer_samples_timestamp_V_20_2_d0 = sample_period_samples_2_timestamp_V_load_20_reg_34671;

assign sample_sliding_window_buffer_samples_timestamp_V_20_3_d0 = sample_period_samples_3_timestamp_V_load_20_reg_34676;

assign sample_sliding_window_buffer_samples_timestamp_V_20_4_d0 = sample_period_samples_4_timestamp_V_load_20_reg_34681;

assign sample_sliding_window_buffer_samples_timestamp_V_20_5_d0 = sample_period_samples_5_timestamp_V_load_20_reg_34686;

assign sample_sliding_window_buffer_samples_timestamp_V_20_6_d0 = sample_period_samples_6_timestamp_V_load_20_reg_34691;

assign sample_sliding_window_buffer_samples_timestamp_V_20_7_d0 = sample_period_samples_7_timestamp_V_load_20_reg_34696;

assign sample_sliding_window_buffer_samples_timestamp_V_20_8_d0 = sample_period_samples_8_timestamp_V_load_20_reg_34701;

assign sample_sliding_window_buffer_samples_timestamp_V_20_9_d0 = sample_period_samples_9_timestamp_V_load_20_reg_34706;

assign sample_sliding_window_buffer_samples_timestamp_V_21_0_d0 = sample_period_samples_0_timestamp_V_load_21_reg_34781;

assign sample_sliding_window_buffer_samples_timestamp_V_21_10_d0 = sample_period_samples_10_timestamp_V_load_21_reg_34831;

assign sample_sliding_window_buffer_samples_timestamp_V_21_11_d0 = sample_period_samples_11_timestamp_V_load_21_reg_34836;

assign sample_sliding_window_buffer_samples_timestamp_V_21_1_d0 = sample_period_samples_1_timestamp_V_load_21_reg_34786;

assign sample_sliding_window_buffer_samples_timestamp_V_21_2_d0 = sample_period_samples_2_timestamp_V_load_21_reg_34791;

assign sample_sliding_window_buffer_samples_timestamp_V_21_3_d0 = sample_period_samples_3_timestamp_V_load_21_reg_34796;

assign sample_sliding_window_buffer_samples_timestamp_V_21_4_d0 = sample_period_samples_4_timestamp_V_load_21_reg_34801;

assign sample_sliding_window_buffer_samples_timestamp_V_21_5_d0 = sample_period_samples_5_timestamp_V_load_21_reg_34806;

assign sample_sliding_window_buffer_samples_timestamp_V_21_6_d0 = sample_period_samples_6_timestamp_V_load_21_reg_34811;

assign sample_sliding_window_buffer_samples_timestamp_V_21_7_d0 = sample_period_samples_7_timestamp_V_load_21_reg_34816;

assign sample_sliding_window_buffer_samples_timestamp_V_21_8_d0 = sample_period_samples_8_timestamp_V_load_21_reg_34821;

assign sample_sliding_window_buffer_samples_timestamp_V_21_9_d0 = sample_period_samples_9_timestamp_V_load_21_reg_34826;

assign sample_sliding_window_buffer_samples_timestamp_V_22_0_d0 = sample_period_samples_0_timestamp_V_load_22_reg_35141;

assign sample_sliding_window_buffer_samples_timestamp_V_22_10_d0 = sample_period_samples_10_timestamp_V_load_22_reg_35191;

assign sample_sliding_window_buffer_samples_timestamp_V_22_11_d0 = sample_period_samples_11_timestamp_V_load_22_reg_35196;

assign sample_sliding_window_buffer_samples_timestamp_V_22_1_d0 = sample_period_samples_1_timestamp_V_load_22_reg_35146;

assign sample_sliding_window_buffer_samples_timestamp_V_22_2_d0 = sample_period_samples_2_timestamp_V_load_22_reg_35151;

assign sample_sliding_window_buffer_samples_timestamp_V_22_3_d0 = sample_period_samples_3_timestamp_V_load_22_reg_35156;

assign sample_sliding_window_buffer_samples_timestamp_V_22_4_d0 = sample_period_samples_4_timestamp_V_load_22_reg_35161;

assign sample_sliding_window_buffer_samples_timestamp_V_22_5_d0 = sample_period_samples_5_timestamp_V_load_22_reg_35166;

assign sample_sliding_window_buffer_samples_timestamp_V_22_6_d0 = sample_period_samples_6_timestamp_V_load_22_reg_35171;

assign sample_sliding_window_buffer_samples_timestamp_V_22_7_d0 = sample_period_samples_7_timestamp_V_load_22_reg_35176;

assign sample_sliding_window_buffer_samples_timestamp_V_22_8_d0 = sample_period_samples_8_timestamp_V_load_22_reg_35181;

assign sample_sliding_window_buffer_samples_timestamp_V_22_9_d0 = sample_period_samples_9_timestamp_V_load_22_reg_35186;

assign sample_sliding_window_buffer_samples_timestamp_V_23_0_d0 = sample_period_samples_0_timestamp_V_load_23_reg_35261;

assign sample_sliding_window_buffer_samples_timestamp_V_23_10_d0 = sample_period_samples_10_timestamp_V_load_23_reg_35311;

assign sample_sliding_window_buffer_samples_timestamp_V_23_11_d0 = sample_period_samples_11_timestamp_V_load_23_reg_35316;

assign sample_sliding_window_buffer_samples_timestamp_V_23_1_d0 = sample_period_samples_1_timestamp_V_load_23_reg_35266;

assign sample_sliding_window_buffer_samples_timestamp_V_23_2_d0 = sample_period_samples_2_timestamp_V_load_23_reg_35271;

assign sample_sliding_window_buffer_samples_timestamp_V_23_3_d0 = sample_period_samples_3_timestamp_V_load_23_reg_35276;

assign sample_sliding_window_buffer_samples_timestamp_V_23_4_d0 = sample_period_samples_4_timestamp_V_load_23_reg_35281;

assign sample_sliding_window_buffer_samples_timestamp_V_23_5_d0 = sample_period_samples_5_timestamp_V_load_23_reg_35286;

assign sample_sliding_window_buffer_samples_timestamp_V_23_6_d0 = sample_period_samples_6_timestamp_V_load_23_reg_35291;

assign sample_sliding_window_buffer_samples_timestamp_V_23_7_d0 = sample_period_samples_7_timestamp_V_load_23_reg_35296;

assign sample_sliding_window_buffer_samples_timestamp_V_23_8_d0 = sample_period_samples_8_timestamp_V_load_23_reg_35301;

assign sample_sliding_window_buffer_samples_timestamp_V_23_9_d0 = sample_period_samples_9_timestamp_V_load_23_reg_35306;

assign sample_sliding_window_buffer_samples_timestamp_V_24_0_d0 = sample_period_samples_0_timestamp_V_load_24_reg_35621;

assign sample_sliding_window_buffer_samples_timestamp_V_24_10_d0 = sample_period_samples_10_timestamp_V_load_24_reg_35671;

assign sample_sliding_window_buffer_samples_timestamp_V_24_11_d0 = sample_period_samples_11_timestamp_V_load_24_reg_35676;

assign sample_sliding_window_buffer_samples_timestamp_V_24_1_d0 = sample_period_samples_1_timestamp_V_load_24_reg_35626;

assign sample_sliding_window_buffer_samples_timestamp_V_24_2_d0 = sample_period_samples_2_timestamp_V_load_24_reg_35631;

assign sample_sliding_window_buffer_samples_timestamp_V_24_3_d0 = sample_period_samples_3_timestamp_V_load_24_reg_35636;

assign sample_sliding_window_buffer_samples_timestamp_V_24_4_d0 = sample_period_samples_4_timestamp_V_load_24_reg_35641;

assign sample_sliding_window_buffer_samples_timestamp_V_24_5_d0 = sample_period_samples_5_timestamp_V_load_24_reg_35646;

assign sample_sliding_window_buffer_samples_timestamp_V_24_6_d0 = sample_period_samples_6_timestamp_V_load_24_reg_35651;

assign sample_sliding_window_buffer_samples_timestamp_V_24_7_d0 = sample_period_samples_7_timestamp_V_load_24_reg_35656;

assign sample_sliding_window_buffer_samples_timestamp_V_24_8_d0 = sample_period_samples_8_timestamp_V_load_24_reg_35661;

assign sample_sliding_window_buffer_samples_timestamp_V_24_9_d0 = sample_period_samples_9_timestamp_V_load_24_reg_35666;

assign sample_sliding_window_buffer_samples_timestamp_V_25_0_d0 = sample_period_samples_0_timestamp_V_load_25_reg_35741;

assign sample_sliding_window_buffer_samples_timestamp_V_25_10_d0 = sample_period_samples_10_timestamp_V_load_25_reg_35791;

assign sample_sliding_window_buffer_samples_timestamp_V_25_11_d0 = sample_period_samples_11_timestamp_V_load_25_reg_35796;

assign sample_sliding_window_buffer_samples_timestamp_V_25_1_d0 = sample_period_samples_1_timestamp_V_load_25_reg_35746;

assign sample_sliding_window_buffer_samples_timestamp_V_25_2_d0 = sample_period_samples_2_timestamp_V_load_25_reg_35751;

assign sample_sliding_window_buffer_samples_timestamp_V_25_3_d0 = sample_period_samples_3_timestamp_V_load_25_reg_35756;

assign sample_sliding_window_buffer_samples_timestamp_V_25_4_d0 = sample_period_samples_4_timestamp_V_load_25_reg_35761;

assign sample_sliding_window_buffer_samples_timestamp_V_25_5_d0 = sample_period_samples_5_timestamp_V_load_25_reg_35766;

assign sample_sliding_window_buffer_samples_timestamp_V_25_6_d0 = sample_period_samples_6_timestamp_V_load_25_reg_35771;

assign sample_sliding_window_buffer_samples_timestamp_V_25_7_d0 = sample_period_samples_7_timestamp_V_load_25_reg_35776;

assign sample_sliding_window_buffer_samples_timestamp_V_25_8_d0 = sample_period_samples_8_timestamp_V_load_25_reg_35781;

assign sample_sliding_window_buffer_samples_timestamp_V_25_9_d0 = sample_period_samples_9_timestamp_V_load_25_reg_35786;

assign sample_sliding_window_buffer_samples_timestamp_V_26_0_d0 = sample_period_samples_0_timestamp_V_load_26_reg_36101;

assign sample_sliding_window_buffer_samples_timestamp_V_26_10_d0 = sample_period_samples_10_timestamp_V_load_26_reg_36151;

assign sample_sliding_window_buffer_samples_timestamp_V_26_11_d0 = sample_period_samples_11_timestamp_V_load_26_reg_36156;

assign sample_sliding_window_buffer_samples_timestamp_V_26_1_d0 = sample_period_samples_1_timestamp_V_load_26_reg_36106;

assign sample_sliding_window_buffer_samples_timestamp_V_26_2_d0 = sample_period_samples_2_timestamp_V_load_26_reg_36111;

assign sample_sliding_window_buffer_samples_timestamp_V_26_3_d0 = sample_period_samples_3_timestamp_V_load_26_reg_36116;

assign sample_sliding_window_buffer_samples_timestamp_V_26_4_d0 = sample_period_samples_4_timestamp_V_load_26_reg_36121;

assign sample_sliding_window_buffer_samples_timestamp_V_26_5_d0 = sample_period_samples_5_timestamp_V_load_26_reg_36126;

assign sample_sliding_window_buffer_samples_timestamp_V_26_6_d0 = sample_period_samples_6_timestamp_V_load_26_reg_36131;

assign sample_sliding_window_buffer_samples_timestamp_V_26_7_d0 = sample_period_samples_7_timestamp_V_load_26_reg_36136;

assign sample_sliding_window_buffer_samples_timestamp_V_26_8_d0 = sample_period_samples_8_timestamp_V_load_26_reg_36141;

assign sample_sliding_window_buffer_samples_timestamp_V_26_9_d0 = sample_period_samples_9_timestamp_V_load_26_reg_36146;

assign sample_sliding_window_buffer_samples_timestamp_V_27_0_d0 = sample_period_samples_0_timestamp_V_load_27_reg_36221;

assign sample_sliding_window_buffer_samples_timestamp_V_27_10_d0 = sample_period_samples_10_timestamp_V_load_27_reg_36271;

assign sample_sliding_window_buffer_samples_timestamp_V_27_11_d0 = sample_period_samples_11_timestamp_V_load_27_reg_36276;

assign sample_sliding_window_buffer_samples_timestamp_V_27_1_d0 = sample_period_samples_1_timestamp_V_load_27_reg_36226;

assign sample_sliding_window_buffer_samples_timestamp_V_27_2_d0 = sample_period_samples_2_timestamp_V_load_27_reg_36231;

assign sample_sliding_window_buffer_samples_timestamp_V_27_3_d0 = sample_period_samples_3_timestamp_V_load_27_reg_36236;

assign sample_sliding_window_buffer_samples_timestamp_V_27_4_d0 = sample_period_samples_4_timestamp_V_load_27_reg_36241;

assign sample_sliding_window_buffer_samples_timestamp_V_27_5_d0 = sample_period_samples_5_timestamp_V_load_27_reg_36246;

assign sample_sliding_window_buffer_samples_timestamp_V_27_6_d0 = sample_period_samples_6_timestamp_V_load_27_reg_36251;

assign sample_sliding_window_buffer_samples_timestamp_V_27_7_d0 = sample_period_samples_7_timestamp_V_load_27_reg_36256;

assign sample_sliding_window_buffer_samples_timestamp_V_27_8_d0 = sample_period_samples_8_timestamp_V_load_27_reg_36261;

assign sample_sliding_window_buffer_samples_timestamp_V_27_9_d0 = sample_period_samples_9_timestamp_V_load_27_reg_36266;

assign sample_sliding_window_buffer_samples_timestamp_V_28_0_d0 = sample_period_samples_0_timestamp_V_load_28_reg_36581;

assign sample_sliding_window_buffer_samples_timestamp_V_28_10_d0 = sample_period_samples_10_timestamp_V_load_28_reg_36631;

assign sample_sliding_window_buffer_samples_timestamp_V_28_11_d0 = sample_period_samples_11_timestamp_V_load_28_reg_36636;

assign sample_sliding_window_buffer_samples_timestamp_V_28_1_d0 = sample_period_samples_1_timestamp_V_load_28_reg_36586;

assign sample_sliding_window_buffer_samples_timestamp_V_28_2_d0 = sample_period_samples_2_timestamp_V_load_28_reg_36591;

assign sample_sliding_window_buffer_samples_timestamp_V_28_3_d0 = sample_period_samples_3_timestamp_V_load_28_reg_36596;

assign sample_sliding_window_buffer_samples_timestamp_V_28_4_d0 = sample_period_samples_4_timestamp_V_load_28_reg_36601;

assign sample_sliding_window_buffer_samples_timestamp_V_28_5_d0 = sample_period_samples_5_timestamp_V_load_28_reg_36606;

assign sample_sliding_window_buffer_samples_timestamp_V_28_6_d0 = sample_period_samples_6_timestamp_V_load_28_reg_36611;

assign sample_sliding_window_buffer_samples_timestamp_V_28_7_d0 = sample_period_samples_7_timestamp_V_load_28_reg_36616;

assign sample_sliding_window_buffer_samples_timestamp_V_28_8_d0 = sample_period_samples_8_timestamp_V_load_28_reg_36621;

assign sample_sliding_window_buffer_samples_timestamp_V_28_9_d0 = sample_period_samples_9_timestamp_V_load_28_reg_36626;

assign sample_sliding_window_buffer_samples_timestamp_V_29_0_d0 = sample_period_samples_0_timestamp_V_load_29_reg_36701;

assign sample_sliding_window_buffer_samples_timestamp_V_29_10_d0 = sample_period_samples_10_timestamp_V_load_29_reg_36751;

assign sample_sliding_window_buffer_samples_timestamp_V_29_11_d0 = sample_period_samples_11_timestamp_V_load_29_reg_36756;

assign sample_sliding_window_buffer_samples_timestamp_V_29_1_d0 = sample_period_samples_1_timestamp_V_load_29_reg_36706;

assign sample_sliding_window_buffer_samples_timestamp_V_29_2_d0 = sample_period_samples_2_timestamp_V_load_29_reg_36711;

assign sample_sliding_window_buffer_samples_timestamp_V_29_3_d0 = sample_period_samples_3_timestamp_V_load_29_reg_36716;

assign sample_sliding_window_buffer_samples_timestamp_V_29_4_d0 = sample_period_samples_4_timestamp_V_load_29_reg_36721;

assign sample_sliding_window_buffer_samples_timestamp_V_29_5_d0 = sample_period_samples_5_timestamp_V_load_29_reg_36726;

assign sample_sliding_window_buffer_samples_timestamp_V_29_6_d0 = sample_period_samples_6_timestamp_V_load_29_reg_36731;

assign sample_sliding_window_buffer_samples_timestamp_V_29_7_d0 = sample_period_samples_7_timestamp_V_load_29_reg_36736;

assign sample_sliding_window_buffer_samples_timestamp_V_29_8_d0 = sample_period_samples_8_timestamp_V_load_29_reg_36741;

assign sample_sliding_window_buffer_samples_timestamp_V_29_9_d0 = sample_period_samples_9_timestamp_V_load_29_reg_36746;

assign sample_sliding_window_buffer_samples_timestamp_V_2_0_d0 = sample_period_samples_0_timestamp_V_load_2_reg_30341;

assign sample_sliding_window_buffer_samples_timestamp_V_2_10_d0 = sample_period_samples_10_timestamp_V_load_2_reg_30391;

assign sample_sliding_window_buffer_samples_timestamp_V_2_11_d0 = sample_period_samples_11_timestamp_V_load_2_reg_30396;

assign sample_sliding_window_buffer_samples_timestamp_V_2_1_d0 = sample_period_samples_1_timestamp_V_load_2_reg_30346;

assign sample_sliding_window_buffer_samples_timestamp_V_2_2_d0 = sample_period_samples_2_timestamp_V_load_2_reg_30351;

assign sample_sliding_window_buffer_samples_timestamp_V_2_3_d0 = sample_period_samples_3_timestamp_V_load_2_reg_30356;

assign sample_sliding_window_buffer_samples_timestamp_V_2_4_d0 = sample_period_samples_4_timestamp_V_load_2_reg_30361;

assign sample_sliding_window_buffer_samples_timestamp_V_2_5_d0 = sample_period_samples_5_timestamp_V_load_2_reg_30366;

assign sample_sliding_window_buffer_samples_timestamp_V_2_6_d0 = sample_period_samples_6_timestamp_V_load_2_reg_30371;

assign sample_sliding_window_buffer_samples_timestamp_V_2_7_d0 = sample_period_samples_7_timestamp_V_load_2_reg_30376;

assign sample_sliding_window_buffer_samples_timestamp_V_2_8_d0 = sample_period_samples_8_timestamp_V_load_2_reg_30381;

assign sample_sliding_window_buffer_samples_timestamp_V_2_9_d0 = sample_period_samples_9_timestamp_V_load_2_reg_30386;

assign sample_sliding_window_buffer_samples_timestamp_V_3_0_d0 = sample_period_samples_0_timestamp_V_load_3_reg_30461;

assign sample_sliding_window_buffer_samples_timestamp_V_3_10_d0 = sample_period_samples_10_timestamp_V_load_3_reg_30511;

assign sample_sliding_window_buffer_samples_timestamp_V_3_11_d0 = sample_period_samples_11_timestamp_V_load_3_reg_30516;

assign sample_sliding_window_buffer_samples_timestamp_V_3_1_d0 = sample_period_samples_1_timestamp_V_load_3_reg_30466;

assign sample_sliding_window_buffer_samples_timestamp_V_3_2_d0 = sample_period_samples_2_timestamp_V_load_3_reg_30471;

assign sample_sliding_window_buffer_samples_timestamp_V_3_3_d0 = sample_period_samples_3_timestamp_V_load_3_reg_30476;

assign sample_sliding_window_buffer_samples_timestamp_V_3_4_d0 = sample_period_samples_4_timestamp_V_load_3_reg_30481;

assign sample_sliding_window_buffer_samples_timestamp_V_3_5_d0 = sample_period_samples_5_timestamp_V_load_3_reg_30486;

assign sample_sliding_window_buffer_samples_timestamp_V_3_6_d0 = sample_period_samples_6_timestamp_V_load_3_reg_30491;

assign sample_sliding_window_buffer_samples_timestamp_V_3_7_d0 = sample_period_samples_7_timestamp_V_load_3_reg_30496;

assign sample_sliding_window_buffer_samples_timestamp_V_3_8_d0 = sample_period_samples_8_timestamp_V_load_3_reg_30501;

assign sample_sliding_window_buffer_samples_timestamp_V_3_9_d0 = sample_period_samples_9_timestamp_V_load_3_reg_30506;

assign sample_sliding_window_buffer_samples_timestamp_V_4_0_d0 = sample_period_samples_0_timestamp_V_load_4_reg_30821;

assign sample_sliding_window_buffer_samples_timestamp_V_4_10_d0 = sample_period_samples_10_timestamp_V_load_4_reg_30871;

assign sample_sliding_window_buffer_samples_timestamp_V_4_11_d0 = sample_period_samples_11_timestamp_V_load_4_reg_30876;

assign sample_sliding_window_buffer_samples_timestamp_V_4_1_d0 = sample_period_samples_1_timestamp_V_load_4_reg_30826;

assign sample_sliding_window_buffer_samples_timestamp_V_4_2_d0 = sample_period_samples_2_timestamp_V_load_4_reg_30831;

assign sample_sliding_window_buffer_samples_timestamp_V_4_3_d0 = sample_period_samples_3_timestamp_V_load_4_reg_30836;

assign sample_sliding_window_buffer_samples_timestamp_V_4_4_d0 = sample_period_samples_4_timestamp_V_load_4_reg_30841;

assign sample_sliding_window_buffer_samples_timestamp_V_4_5_d0 = sample_period_samples_5_timestamp_V_load_4_reg_30846;

assign sample_sliding_window_buffer_samples_timestamp_V_4_6_d0 = sample_period_samples_6_timestamp_V_load_4_reg_30851;

assign sample_sliding_window_buffer_samples_timestamp_V_4_7_d0 = sample_period_samples_7_timestamp_V_load_4_reg_30856;

assign sample_sliding_window_buffer_samples_timestamp_V_4_8_d0 = sample_period_samples_8_timestamp_V_load_4_reg_30861;

assign sample_sliding_window_buffer_samples_timestamp_V_4_9_d0 = sample_period_samples_9_timestamp_V_load_4_reg_30866;

assign sample_sliding_window_buffer_samples_timestamp_V_5_0_d0 = sample_period_samples_0_timestamp_V_load_5_reg_30941;

assign sample_sliding_window_buffer_samples_timestamp_V_5_10_d0 = sample_period_samples_10_timestamp_V_load_5_reg_30991;

assign sample_sliding_window_buffer_samples_timestamp_V_5_11_d0 = sample_period_samples_11_timestamp_V_load_5_reg_30996;

assign sample_sliding_window_buffer_samples_timestamp_V_5_1_d0 = sample_period_samples_1_timestamp_V_load_5_reg_30946;

assign sample_sliding_window_buffer_samples_timestamp_V_5_2_d0 = sample_period_samples_2_timestamp_V_load_5_reg_30951;

assign sample_sliding_window_buffer_samples_timestamp_V_5_3_d0 = sample_period_samples_3_timestamp_V_load_5_reg_30956;

assign sample_sliding_window_buffer_samples_timestamp_V_5_4_d0 = sample_period_samples_4_timestamp_V_load_5_reg_30961;

assign sample_sliding_window_buffer_samples_timestamp_V_5_5_d0 = sample_period_samples_5_timestamp_V_load_5_reg_30966;

assign sample_sliding_window_buffer_samples_timestamp_V_5_6_d0 = sample_period_samples_6_timestamp_V_load_5_reg_30971;

assign sample_sliding_window_buffer_samples_timestamp_V_5_7_d0 = sample_period_samples_7_timestamp_V_load_5_reg_30976;

assign sample_sliding_window_buffer_samples_timestamp_V_5_8_d0 = sample_period_samples_8_timestamp_V_load_5_reg_30981;

assign sample_sliding_window_buffer_samples_timestamp_V_5_9_d0 = sample_period_samples_9_timestamp_V_load_5_reg_30986;

assign sample_sliding_window_buffer_samples_timestamp_V_6_0_d0 = sample_period_samples_0_timestamp_V_load_6_reg_31301;

assign sample_sliding_window_buffer_samples_timestamp_V_6_10_d0 = sample_period_samples_10_timestamp_V_load_6_reg_31351;

assign sample_sliding_window_buffer_samples_timestamp_V_6_11_d0 = sample_period_samples_11_timestamp_V_load_6_reg_31356;

assign sample_sliding_window_buffer_samples_timestamp_V_6_1_d0 = sample_period_samples_1_timestamp_V_load_6_reg_31306;

assign sample_sliding_window_buffer_samples_timestamp_V_6_2_d0 = sample_period_samples_2_timestamp_V_load_6_reg_31311;

assign sample_sliding_window_buffer_samples_timestamp_V_6_3_d0 = sample_period_samples_3_timestamp_V_load_6_reg_31316;

assign sample_sliding_window_buffer_samples_timestamp_V_6_4_d0 = sample_period_samples_4_timestamp_V_load_6_reg_31321;

assign sample_sliding_window_buffer_samples_timestamp_V_6_5_d0 = sample_period_samples_5_timestamp_V_load_6_reg_31326;

assign sample_sliding_window_buffer_samples_timestamp_V_6_6_d0 = sample_period_samples_6_timestamp_V_load_6_reg_31331;

assign sample_sliding_window_buffer_samples_timestamp_V_6_7_d0 = sample_period_samples_7_timestamp_V_load_6_reg_31336;

assign sample_sliding_window_buffer_samples_timestamp_V_6_8_d0 = sample_period_samples_8_timestamp_V_load_6_reg_31341;

assign sample_sliding_window_buffer_samples_timestamp_V_6_9_d0 = sample_period_samples_9_timestamp_V_load_6_reg_31346;

assign sample_sliding_window_buffer_samples_timestamp_V_7_0_d0 = sample_period_samples_0_timestamp_V_load_7_reg_31421;

assign sample_sliding_window_buffer_samples_timestamp_V_7_10_d0 = sample_period_samples_10_timestamp_V_load_7_reg_31471;

assign sample_sliding_window_buffer_samples_timestamp_V_7_11_d0 = sample_period_samples_11_timestamp_V_load_7_reg_31476;

assign sample_sliding_window_buffer_samples_timestamp_V_7_1_d0 = sample_period_samples_1_timestamp_V_load_7_reg_31426;

assign sample_sliding_window_buffer_samples_timestamp_V_7_2_d0 = sample_period_samples_2_timestamp_V_load_7_reg_31431;

assign sample_sliding_window_buffer_samples_timestamp_V_7_3_d0 = sample_period_samples_3_timestamp_V_load_7_reg_31436;

assign sample_sliding_window_buffer_samples_timestamp_V_7_4_d0 = sample_period_samples_4_timestamp_V_load_7_reg_31441;

assign sample_sliding_window_buffer_samples_timestamp_V_7_5_d0 = sample_period_samples_5_timestamp_V_load_7_reg_31446;

assign sample_sliding_window_buffer_samples_timestamp_V_7_6_d0 = sample_period_samples_6_timestamp_V_load_7_reg_31451;

assign sample_sliding_window_buffer_samples_timestamp_V_7_7_d0 = sample_period_samples_7_timestamp_V_load_7_reg_31456;

assign sample_sliding_window_buffer_samples_timestamp_V_7_8_d0 = sample_period_samples_8_timestamp_V_load_7_reg_31461;

assign sample_sliding_window_buffer_samples_timestamp_V_7_9_d0 = sample_period_samples_9_timestamp_V_load_7_reg_31466;

assign sample_sliding_window_buffer_samples_timestamp_V_8_0_d0 = sample_period_samples_0_timestamp_V_load_8_reg_31781;

assign sample_sliding_window_buffer_samples_timestamp_V_8_10_d0 = sample_period_samples_10_timestamp_V_load_8_reg_31831;

assign sample_sliding_window_buffer_samples_timestamp_V_8_11_d0 = sample_period_samples_11_timestamp_V_load_8_reg_31836;

assign sample_sliding_window_buffer_samples_timestamp_V_8_1_d0 = sample_period_samples_1_timestamp_V_load_8_reg_31786;

assign sample_sliding_window_buffer_samples_timestamp_V_8_2_d0 = sample_period_samples_2_timestamp_V_load_8_reg_31791;

assign sample_sliding_window_buffer_samples_timestamp_V_8_3_d0 = sample_period_samples_3_timestamp_V_load_8_reg_31796;

assign sample_sliding_window_buffer_samples_timestamp_V_8_4_d0 = sample_period_samples_4_timestamp_V_load_8_reg_31801;

assign sample_sliding_window_buffer_samples_timestamp_V_8_5_d0 = sample_period_samples_5_timestamp_V_load_8_reg_31806;

assign sample_sliding_window_buffer_samples_timestamp_V_8_6_d0 = sample_period_samples_6_timestamp_V_load_8_reg_31811;

assign sample_sliding_window_buffer_samples_timestamp_V_8_7_d0 = sample_period_samples_7_timestamp_V_load_8_reg_31816;

assign sample_sliding_window_buffer_samples_timestamp_V_8_8_d0 = sample_period_samples_8_timestamp_V_load_8_reg_31821;

assign sample_sliding_window_buffer_samples_timestamp_V_8_9_d0 = sample_period_samples_9_timestamp_V_load_8_reg_31826;

assign sample_sliding_window_buffer_samples_timestamp_V_9_0_d0 = sample_period_samples_0_timestamp_V_load_9_reg_31901;

assign sample_sliding_window_buffer_samples_timestamp_V_9_10_d0 = sample_period_samples_10_timestamp_V_load_9_reg_31951;

assign sample_sliding_window_buffer_samples_timestamp_V_9_11_d0 = sample_period_samples_11_timestamp_V_load_9_reg_31956;

assign sample_sliding_window_buffer_samples_timestamp_V_9_1_d0 = sample_period_samples_1_timestamp_V_load_9_reg_31906;

assign sample_sliding_window_buffer_samples_timestamp_V_9_2_d0 = sample_period_samples_2_timestamp_V_load_9_reg_31911;

assign sample_sliding_window_buffer_samples_timestamp_V_9_3_d0 = sample_period_samples_3_timestamp_V_load_9_reg_31916;

assign sample_sliding_window_buffer_samples_timestamp_V_9_4_d0 = sample_period_samples_4_timestamp_V_load_9_reg_31921;

assign sample_sliding_window_buffer_samples_timestamp_V_9_5_d0 = sample_period_samples_5_timestamp_V_load_9_reg_31926;

assign sample_sliding_window_buffer_samples_timestamp_V_9_6_d0 = sample_period_samples_6_timestamp_V_load_9_reg_31931;

assign sample_sliding_window_buffer_samples_timestamp_V_9_7_d0 = sample_period_samples_7_timestamp_V_load_9_reg_31936;

assign sample_sliding_window_buffer_samples_timestamp_V_9_8_d0 = sample_period_samples_8_timestamp_V_load_9_reg_31941;

assign sample_sliding_window_buffer_samples_timestamp_V_9_9_d0 = sample_period_samples_9_timestamp_V_load_9_reg_31946;

assign sample_timestamp_V_d0 = {{sample_values_q0[31:12]}};

assign select_ln146_cast_fu_26753_p1 = $signed(select_ln146_fu_26747_p3);

assign select_ln146_fu_26747_p3 = ((and_ln146_fu_26741_p2[0:0] == 1'b1) ? sext_ln146_reg_29026 : zext_ln878_1_reg_28934);

assign sext_ln146_fu_26659_p1 = $signed(empty_42_fu_26653_p2);

assign sext_ln52_1_fu_27090_p0 = sample_sliding_window_front_ptr_s_i;

assign sext_ln52_1_fu_27090_p1 = sext_ln52_1_fu_27090_p0;

assign sext_ln52_fu_26942_p0 = sine_data_sliding_window_front_ptr_s_i;

assign sext_ln52_fu_26942_p1 = sext_ln52_fu_26942_p0;

assign sine_data_sliding_window_buffer_amplitudes_V_0_d0 = psd_amplitudes_V_load_reg_29304;

assign sine_data_sliding_window_buffer_amplitudes_V_1_d0 = psd_amplitudes_V_load_1_reg_29309;

assign sine_data_sliding_window_buffer_amplitudes_V_2_d0 = psd_amplitudes_V_load_2_reg_29344;

assign sine_data_sliding_window_buffer_amplitudes_V_3_d0 = psd_amplitudes_V_load_3_reg_29349;

assign sine_data_sliding_window_buffer_amplitudes_V_4_d0 = psd_amplitudes_V_load_4_reg_29384;

assign sine_data_sliding_window_buffer_amplitudes_V_5_d0 = psd_amplitudes_V_load_5_reg_29389;

assign sine_data_sliding_window_buffer_amplitudes_V_6_d0 = psd_amplitudes_V_load_6_reg_29424;

assign sine_data_sliding_window_buffer_amplitudes_V_7_d0 = psd_amplitudes_V_load_7_reg_29429;

assign sine_data_sliding_window_buffer_amplitudes_V_8_d0 = psd_amplitudes_V_load_8_reg_29464;

assign sine_data_sliding_window_buffer_amplitudes_V_9_d0 = psd_amplitudes_V_load_9_reg_29469;

assign sine_data_sliding_window_buffer_max_val_times_0_d0 = psd_max_val_times_load_reg_29324;

assign sine_data_sliding_window_buffer_max_val_times_1_d0 = psd_max_val_times_load_1_reg_29329;

assign sine_data_sliding_window_buffer_max_val_times_2_d0 = psd_max_val_times_load_2_reg_29364;

assign sine_data_sliding_window_buffer_max_val_times_3_d0 = psd_max_val_times_load_3_reg_29369;

assign sine_data_sliding_window_buffer_max_val_times_4_d0 = psd_max_val_times_load_4_reg_29404;

assign sine_data_sliding_window_buffer_max_val_times_5_d0 = psd_max_val_times_load_5_reg_29409;

assign sine_data_sliding_window_buffer_max_val_times_6_d0 = psd_max_val_times_load_6_reg_29444;

assign sine_data_sliding_window_buffer_max_val_times_7_d0 = psd_max_val_times_load_7_reg_29449;

assign sine_data_sliding_window_buffer_max_val_times_8_d0 = psd_max_val_times_load_8_reg_29484;

assign sine_data_sliding_window_buffer_max_val_times_9_d0 = psd_max_val_times_load_9_reg_29489;

assign sub_ln1364_1_fu_26874_p2 = (12'd0 - trunc_ln1364_1_fu_26854_p4);

assign sub_ln1364_fu_26848_p2 = (13'd0 - ret_fu_26834_p2);

assign time_1_fu_26785_p3 = ((icmp_ln146_1_reg_29065[0:0] == 1'b1) ? 32'd0 : time_fu_26779_p2);

assign time_fu_26779_p2 = (times_q0 + zext_ln1346_fu_26775_p1);

assign timestamp_V_fu_26764_p4 = {{sample_values_q0[31:12]}};

assign tmp_79_fu_26840_p3 = ret_fu_26834_p2[32'd12];

assign tmp_80_fu_26713_p3 = i_reg_26551[32'd4];

assign tmp_fu_26678_p3 = {{j_reg_26563}, {5'd0}};

assign trunc_ln117_fu_26637_p1 = i_reg_26551[4:0];

assign trunc_ln1364_1_fu_26854_p4 = {{sub_ln1364_fu_26848_p2[12:1]}};

assign trunc_ln1364_2_fu_26864_p4 = {{ret_fu_26834_p2[12:1]}};

assign trunc_ln144_fu_26793_p1 = time_1_fu_26785_p3[20:0];

assign trunc_ln146_fu_26663_p1 = i_reg_26551[3:0];

assign trunc_ln61_1_fu_27885_p1 = grp_fu_27100_p2[5:0];

assign trunc_ln61_fu_26992_p1 = grp_fu_26952_p2[4:0];

assign trunc_ln75_1_fu_27933_p1 = new_front_ptr_1_reg_37256[4:0];

assign trunc_ln75_fu_27040_p1 = new_front_ptr_reg_29539[3:0];

assign val_V_fu_26758_p1 = sample_values_q0[11:0];

assign xor_ln146_fu_26735_p2 = (icmp_ln146_1_fu_26729_p2 ^ 1'd1);

assign zext_ln117_fu_26641_p1 = trunc_ln117_fu_26637_p1;

assign zext_ln1346_fu_26775_p1 = timestamp_V_fu_26764_p4;

assign zext_ln134_fu_26673_p1 = j_reg_26563;

assign zext_ln160_fu_26691_p1 = add_ln160_fu_26686_p2;

assign zext_ln19_fu_26895_p1 = i_5_reg_26585;

assign zext_ln215_1_fu_26830_p1 = min_vals_V_q0;

assign zext_ln215_fu_26826_p1 = max_vals_V_q0;

assign zext_ln54_1_fu_27106_p0 = sample_sliding_window_front_ptr_s_i;

assign zext_ln54_1_fu_27106_p1 = $unsigned(zext_ln54_1_fu_27106_p0);

assign zext_ln54_fu_26958_p0 = sine_data_sliding_window_front_ptr_s_i;

assign zext_ln54_fu_26958_p1 = $unsigned(zext_ln54_fu_26958_p0);

assign zext_ln75_1_fu_27936_p1 = trunc_ln75_1_fu_27933_p1;

assign zext_ln75_fu_27043_p1 = trunc_ln75_fu_27040_p1;

assign zext_ln878_1_fu_26624_p1 = i_reg_26551;

assign zext_ln878_2_fu_26628_p1 = i_reg_26551;

assign zext_ln878_fu_26620_p1 = i_reg_26551;

always @ (posedge ap_clk) begin
    zext_ln878_reg_28906[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln878_1_reg_28934[6] <= 1'b0;
    zext_ln878_2_reg_28939[8:6] <= 3'b000;
    zext_ln117_reg_28948[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_29041[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_4_cast_reg_29113[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_29133[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //SimpleSineReconstruction_loadSlidingWindows
