/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:04 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_fmm_dp_ctrl0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:45p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_DP_CTRL0_H__
#define BCHP_AUD_FMM_DP_CTRL0_H__

/***************************************************************************
 *AUD_FMM_DP_CTRL0 - FMM-DP Control 0
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA   0x00614000 /* Mixer output enable */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG 0x00614004 /* Mixer0 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG 0x00614008 /* Mixer0 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG 0x0061400c /* Mixer0 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG 0x00614010 /* Mixer0 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG      0x00614014 /* Mixer 0 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG 0x00614018 /* Mixer1 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG 0x0061401c /* Mixer1 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG 0x00614020 /* Mixer1 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG 0x00614024 /* Mixer1 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG      0x00614028 /* Mixer 1 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG 0x0061402c /* Mixer2 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG 0x00614030 /* Mixer2 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG 0x00614034 /* Mixer2 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG 0x00614038 /* Mixer2 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG      0x0061403c /* Mixer 2 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG 0x00614040 /* Mixer3 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG 0x00614044 /* Mixer3 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG 0x00614048 /* Mixer3 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG 0x0061404c /* Mixer3 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG      0x00614050 /* Mixer 3 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG 0x00614054 /* Mixer4 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG 0x00614058 /* Mixer4 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG 0x0061405c /* Mixer4 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG 0x00614060 /* Mixer4 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG      0x00614064 /* Mixer 4 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG 0x00614068 /* Mixer5 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG 0x0061406c /* Mixer5 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG 0x00614070 /* Mixer5 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG 0x00614074 /* Mixer5 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG      0x00614078 /* Mixer 5 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG 0x0061407c /* Mixer6 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG 0x00614080 /* Mixer6 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG 0x00614084 /* Mixer6 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG 0x00614088 /* Mixer6 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG      0x0061408c /* Mixer 6 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG 0x00614090 /* Mixer7 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG 0x00614094 /* Mixer7 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG 0x00614098 /* Mixer7 input45 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG 0x0061409c /* Mixer7 input67 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG      0x006140a0 /* Mixer 7 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS         0x00614124 /* ESR status */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0 0x00614128 /* Volume ramp status for mixers output 0 (FCI ID lsb = 0) */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1 0x0061412c /* Volume ramp status for mixers output 1 (FCI ID lsb = 1) */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP   0x00614130 /* Volume ramp step */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL       0x00614134 /* DP misc control */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM              0x00614138 /* DP state machine values */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL 0x00615800 /* Mixer00 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL 0x00615804 /* Mixer00 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL 0x00615808 /* Mixer10 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL 0x0061580c /* Mixer10 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL 0x00615810 /* Mixer20 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL 0x00615814 /* Mixer20 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL 0x00615818 /* Mixer30 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL 0x0061581c /* Mixer30 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL 0x00615820 /* Mixer40 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL 0x00615824 /* Mixer40 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL 0x00615828 /* Mixer50 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL 0x0061582c /* Mixer50 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_LT_VOL_LEVEL 0x00615830 /* Mixer60 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_RT_VOL_LEVEL 0x00615834 /* Mixer60 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_LT_VOL_LEVEL 0x00615838 /* Mixer70 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_RT_VOL_LEVEL 0x0061583c /* Mixer70 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL 0x00615840 /* Mixer01 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL 0x00615844 /* Mixer01 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL 0x00615848 /* Mixer11 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL 0x0061584c /* Mixer11 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL 0x00615850 /* Mixer21 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL 0x00615854 /* Mixer21 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL 0x00615858 /* Mixer31 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL 0x0061585c /* Mixer31 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL 0x00615860 /* Mixer41 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL 0x00615864 /* Mixer41 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL 0x00615868 /* Mixer51 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL 0x0061586c /* Mixer51 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_LT_VOL_LEVEL 0x00615870 /* Mixer61 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_RT_VOL_LEVEL 0x00615874 /* Mixer61 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_LT_VOL_LEVEL 0x00615878 /* Mixer71 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_RT_VOL_LEVEL 0x0061587c /* Mixer71 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA         0x006158c0 /* Soft limiting coefa */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB         0x006158c4 /* Soft limiting coefb */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD         0x006158c8 /* Soft limiting coefd */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE         0x006158cc /* Soft limiting coefe */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF         0x006158d0 /* Soft limiting coeff */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5      0x006158d4 /* Soft limiting 0.5 */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8      0x006158d8 /* Soft limiting 0.8 */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25     0x006158dc /* Soft limiting 1.25 */

/***************************************************************************
 *MIXER_OUTPUT_ENA - Mixer output enable
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER7_HIGH_PRIORITY [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_HIGH_PRIORITY_MASK 0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_HIGH_PRIORITY_SHIFT 31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER6_HIGH_PRIORITY [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_HIGH_PRIORITY_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_HIGH_PRIORITY_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_HIGH_PRIORITY [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_HIGH_PRIORITY [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_HIGH_PRIORITY [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_MASK 0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_SHIFT 27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_HIGH_PRIORITY [26:26] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_MASK 0x04000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_SHIFT 26
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_HIGH_PRIORITY [25:25] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_MASK 0x02000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_SHIFT 25
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_HIGH_PRIORITY [24:24] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_MASK 0x01000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_SHIFT 24
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: reserved_for_eco0 [23:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved_for_eco0_MASK 0x00ff0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved_for_eco0_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER7_OUTPUT1_ENA [15:15] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT1_ENA_MASK 0x00008000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT1_ENA_SHIFT 15
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER6_OUTPUT1_ENA [14:14] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT1_ENA_MASK 0x00004000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT1_ENA_SHIFT 14
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_OUTPUT1_ENA [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_SHIFT 13
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_OUTPUT1_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_OUTPUT1_ENA [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_SHIFT 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_OUTPUT1_ENA [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_SHIFT 10
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_OUTPUT1_ENA [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_SHIFT 9
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_OUTPUT1_ENA [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_SHIFT 8
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER7_OUTPUT0_ENA [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT0_ENA_MASK 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT0_ENA_SHIFT 7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER7_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER6_OUTPUT0_ENA [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT0_ENA_MASK 0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT0_ENA_SHIFT 6
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER6_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_OUTPUT0_ENA [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_SHIFT 5
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_OUTPUT0_ENA [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_SHIFT 4
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_OUTPUT0_ENA [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_SHIFT 3
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_OUTPUT0_ENA [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_SHIFT 2
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_OUTPUT0_ENA [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_OUTPUT0_ENA [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_Disable 0

/***************************************************************************
 *MIXER0_INPUT10_CONFIG - Mixer0 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_INPUT32_CONFIG - Mixer0 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_INPUT54_CONFIG - Mixer0 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_INPUT76_CONFIG - Mixer0 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_CONFIG - Mixer 0 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER1_INPUT10_CONFIG - Mixer1 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_INPUT32_CONFIG - Mixer1 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_INPUT54_CONFIG - Mixer1 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_INPUT76_CONFIG - Mixer1 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_CONFIG - Mixer 1 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER2_INPUT10_CONFIG - Mixer2 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_INPUT32_CONFIG - Mixer2 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_INPUT54_CONFIG - Mixer2 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_INPUT76_CONFIG - Mixer2 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_CONFIG - Mixer 2 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER3_INPUT10_CONFIG - Mixer3 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_INPUT32_CONFIG - Mixer3 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_INPUT54_CONFIG - Mixer3 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_INPUT76_CONFIG - Mixer3 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_CONFIG - Mixer 3 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER4_INPUT10_CONFIG - Mixer4 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_INPUT32_CONFIG - Mixer4 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_INPUT54_CONFIG - Mixer4 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_INPUT76_CONFIG - Mixer4 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_CONFIG - Mixer 4 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER5_INPUT10_CONFIG - Mixer5 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_INPUT32_CONFIG - Mixer5 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_INPUT54_CONFIG - Mixer5 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_INPUT76_CONFIG - Mixer5 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_CONFIG - Mixer 5 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER6_INPUT10_CONFIG - Mixer6 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER6_INPUT32_CONFIG - Mixer6 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER6_INPUT54_CONFIG - Mixer6 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER6_INPUT76_CONFIG - Mixer6 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER6_CONFIG - Mixer 6 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER6_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *MIXER7_INPUT10_CONFIG - Mixer7 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER7_INPUT32_CONFIG - Mixer7 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER7_INPUT54_CONFIG - Mixer7 input45 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: MIXER_INPUT5_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: MIXER_INPUT5_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT5_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: MIXER_INPUT4_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT54_CONFIG :: MIXER_INPUT4_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT54_CONFIG_MIXER_INPUT4_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER7_INPUT76_CONFIG - Mixer7 input67 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: MIXER_INPUT7_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: reserved1 [27:21] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved1_MASK 0x0fe00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved1_SHIFT 21

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: MIXER_INPUT7_PB_NUMBER [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_MASK 0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT7_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: MIXER_INPUT6_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: reserved3 [11:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved3_MASK 0x00000fe0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_reserved3_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT76_CONFIG :: MIXER_INPUT6_PB_NUMBER [04:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_MASK 0x0000001f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT76_CONFIG_MIXER_INPUT6_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER7_CONFIG - Mixer 7 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: reserved0 [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved0_MASK         0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: reserved1 [26:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved1_MASK         0x07800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved1_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER7_CONFIG :: reserved2 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved2_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_CONFIG_reserved2_SHIFT        0

/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_BASE                0x006140a4
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_START               0
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_END                 31
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: reserved0 [31:10] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_MASK            0xfffffc00
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_SHIFT           10

/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: PB_NUMBER_FCI_ID [09:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_MASK     0x000003ff
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_SHIFT    0


/***************************************************************************
 *ESR_STATUS - ESR status
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER7_INPUT_NOT_KEEPUP [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER7_INPUT_NOT_KEEPUP_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER7_INPUT_NOT_KEEPUP_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER6_INPUT_NOT_KEEPUP [28:26] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER6_INPUT_NOT_KEEPUP_MASK 0x1c000000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER6_INPUT_NOT_KEEPUP_SHIFT 26

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER5_INPUT_NOT_KEEPUP [25:23] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_INPUT_NOT_KEEPUP_MASK 0x03800000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_INPUT_NOT_KEEPUP_SHIFT 23

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER4_INPUT_NOT_KEEPUP [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_INPUT_NOT_KEEPUP_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_INPUT_NOT_KEEPUP_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER3_INPUT_NOT_KEEPUP [19:17] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_INPUT_NOT_KEEPUP_MASK 0x000e0000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_INPUT_NOT_KEEPUP_SHIFT 17

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER2_INPUT_NOT_KEEPUP [16:14] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_INPUT_NOT_KEEPUP_MASK 0x0001c000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_INPUT_NOT_KEEPUP_SHIFT 14

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER1_INPUT_NOT_KEEPUP [13:11] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_INPUT_NOT_KEEPUP_MASK 0x00003800
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_INPUT_NOT_KEEPUP_SHIFT 11

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER0_INPUT_NOT_KEEPUP [10:08] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_INPUT_NOT_KEEPUP_MASK 0x00000700
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_INPUT_NOT_KEEPUP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER7_OUTPUT_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER7_OUTPUT_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER7_OUTPUT_UNDERFLOW_SHIFT 7

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER6_OUTPUT_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER6_OUTPUT_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER6_OUTPUT_UNDERFLOW_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER5_OUTPUT_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_OUTPUT_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_OUTPUT_UNDERFLOW_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER4_OUTPUT_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_OUTPUT_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_OUTPUT_UNDERFLOW_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER3_OUTPUT_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_OUTPUT_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_OUTPUT_UNDERFLOW_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER2_OUTPUT_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_OUTPUT_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_OUTPUT_UNDERFLOW_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER1_OUTPUT_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_OUTPUT_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_OUTPUT_UNDERFLOW_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER0_OUTPUT_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_OUTPUT_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_OUTPUT_UNDERFLOW_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STATUS0 - Volume ramp status for mixers output 0 (FCI ID lsb = 0)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved0_MASK   0xffff0000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved0_SHIFT  16

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER7_RIGHT_VOLUME_RAMP [15:15] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER7_RIGHT_VOLUME_RAMP_MASK 0x00008000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER7_RIGHT_VOLUME_RAMP_SHIFT 15

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER6_RIGHT_VOLUME_RAMP [14:14] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER6_RIGHT_VOLUME_RAMP_MASK 0x00004000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER6_RIGHT_VOLUME_RAMP_SHIFT 14

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER5_RIGHT_VOLUME_RAMP [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_RIGHT_VOLUME_RAMP_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_RIGHT_VOLUME_RAMP_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER4_RIGHT_VOLUME_RAMP [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_RIGHT_VOLUME_RAMP_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_RIGHT_VOLUME_RAMP_SHIFT 12

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER3_RIGHT_VOLUME_RAMP [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_RIGHT_VOLUME_RAMP_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_RIGHT_VOLUME_RAMP_SHIFT 11

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER2_RIGHT_VOLUME_RAMP [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_RIGHT_VOLUME_RAMP_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_RIGHT_VOLUME_RAMP_SHIFT 10

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER1_RIGHT_VOLUME_RAMP [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_RIGHT_VOLUME_RAMP_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_RIGHT_VOLUME_RAMP_SHIFT 9

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER0_RIGHT_VOLUME_RAMP [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_RIGHT_VOLUME_RAMP_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_RIGHT_VOLUME_RAMP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER7_LEFT_VOLUME_RAMP [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER7_LEFT_VOLUME_RAMP_MASK 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER7_LEFT_VOLUME_RAMP_SHIFT 7

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER6_LEFT_VOLUME_RAMP [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER6_LEFT_VOLUME_RAMP_MASK 0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER6_LEFT_VOLUME_RAMP_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER5_LEFT_VOLUME_RAMP [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_LEFT_VOLUME_RAMP_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_LEFT_VOLUME_RAMP_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER4_LEFT_VOLUME_RAMP [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_LEFT_VOLUME_RAMP_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_LEFT_VOLUME_RAMP_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER3_LEFT_VOLUME_RAMP [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_LEFT_VOLUME_RAMP_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_LEFT_VOLUME_RAMP_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER2_LEFT_VOLUME_RAMP [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_LEFT_VOLUME_RAMP_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_LEFT_VOLUME_RAMP_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER1_LEFT_VOLUME_RAMP [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_LEFT_VOLUME_RAMP_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_LEFT_VOLUME_RAMP_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER0_LEFT_VOLUME_RAMP [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_LEFT_VOLUME_RAMP_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_LEFT_VOLUME_RAMP_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STATUS1 - Volume ramp status for mixers output 1 (FCI ID lsb = 1)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved0_MASK   0xffff0000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved0_SHIFT  16

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER7_RIGHT_VOLUME_RAMP [15:15] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER7_RIGHT_VOLUME_RAMP_MASK 0x00008000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER7_RIGHT_VOLUME_RAMP_SHIFT 15

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER6_RIGHT_VOLUME_RAMP [14:14] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER6_RIGHT_VOLUME_RAMP_MASK 0x00004000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER6_RIGHT_VOLUME_RAMP_SHIFT 14

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER5_RIGHT_VOLUME_RAMP [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_RIGHT_VOLUME_RAMP_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_RIGHT_VOLUME_RAMP_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER4_RIGHT_VOLUME_RAMP [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_RIGHT_VOLUME_RAMP_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_RIGHT_VOLUME_RAMP_SHIFT 12

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER3_RIGHT_VOLUME_RAMP [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_RIGHT_VOLUME_RAMP_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_RIGHT_VOLUME_RAMP_SHIFT 11

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER2_RIGHT_VOLUME_RAMP [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_RIGHT_VOLUME_RAMP_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_RIGHT_VOLUME_RAMP_SHIFT 10

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER1_RIGHT_VOLUME_RAMP [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_RIGHT_VOLUME_RAMP_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_RIGHT_VOLUME_RAMP_SHIFT 9

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER0_RIGHT_VOLUME_RAMP [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_RIGHT_VOLUME_RAMP_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_RIGHT_VOLUME_RAMP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER7_LEFT_VOLUME_RAMP [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER7_LEFT_VOLUME_RAMP_MASK 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER7_LEFT_VOLUME_RAMP_SHIFT 7

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER6_LEFT_VOLUME_RAMP [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER6_LEFT_VOLUME_RAMP_MASK 0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER6_LEFT_VOLUME_RAMP_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER5_LEFT_VOLUME_RAMP [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_LEFT_VOLUME_RAMP_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_LEFT_VOLUME_RAMP_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER4_LEFT_VOLUME_RAMP [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_LEFT_VOLUME_RAMP_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_LEFT_VOLUME_RAMP_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER3_LEFT_VOLUME_RAMP [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_LEFT_VOLUME_RAMP_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_LEFT_VOLUME_RAMP_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER2_LEFT_VOLUME_RAMP [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_LEFT_VOLUME_RAMP_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_LEFT_VOLUME_RAMP_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER1_LEFT_VOLUME_RAMP [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_LEFT_VOLUME_RAMP_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_LEFT_VOLUME_RAMP_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER0_LEFT_VOLUME_RAMP [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_LEFT_VOLUME_RAMP_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_LEFT_VOLUME_RAMP_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STEP - Volume ramp step
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STEP :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_reserved0_MASK      0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_reserved0_SHIFT     28

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STEP :: VOLUME_RAMP_STEP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_VOLUME_RAMP_STEP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_VOLUME_RAMP_STEP_SHIFT 0

/***************************************************************************
 *DP_MISC_CTRL - DP misc control
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved0 [31:16] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_MASK          0xffff0000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_SHIFT         16

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved_for_eco1 [15:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_MASK  0x0000ff80
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_SHIFT 7

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: DP_PACING_FIX [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_MASK      0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_SHIFT     6
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Enable    1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Disable   0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: CLEAR_ESR_STATUS [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_MASK   0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_SHIFT  5
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Reset  1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_OFIFO_SM [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_MASK  0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_SHIFT 4
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_VOL_SM [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_MASK    0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_SHIFT   3
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Reset   1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_SOFT_SM [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_MASK   0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_SHIFT  2
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_Reset  1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_MIXER_SM [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_MASK  0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_IFIFO_SM [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_MASK  0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Unreset 0

/***************************************************************************
 *DP_SM - DP state machine values
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_OFIFO_SM [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_MASK               0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_SHIFT              28

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved0 [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_MASK                 0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_SHIFT                27

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_VOL_SM [26:24] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_MASK                 0x07000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_SHIFT                24

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved1 [23:21] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_MASK                 0x00e00000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_SHIFT                21

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_SOFT_SM [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_SOFT_SM_MASK                0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_SOFT_SM_SHIFT               16

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_MASK                 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_SHIFT                13

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_MIXER_SM [12:08] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_MASK               0x00001f00
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_SHIFT              8

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved3 [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_MASK                 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_SHIFT                7

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_RD_SM [06:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_MASK            0x00000070
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_SHIFT           4

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved4 [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved4_MASK                 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved4_SHIFT                3

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_WR_SM [02:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_MASK            0x00000007
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_SHIFT           0

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-7 input scaling coefficients (Ping coefficient buffer, MI=even)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_BASE        0x00614800
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_START       0
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_END         255
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-7 input scaling coefficients (Ping coefficient buffer, MI=even)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_SHIFT   28

/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: COEFFICIENTS [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_SHIFT 0


/***************************************************************************
 *PONG_COEFFICIENTS%i - MIXER 0-7 input coefficients (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_BASE        0x00614c00
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_START       0
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_END         255
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PONG_COEFFICIENTS%i - MIXER 0-7 input coefficients (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PONG_COEFFICIENTSi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_reserved0_SHIFT   28

/* AUD_FMM_DP_CTRL0 :: PONG_COEFFICIENTSi :: COEFFICIENTS [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_COEFFICIENTS_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_COEFFICIENTS_SHIFT 0


/***************************************************************************
 *PING_COEFF_RAMP_STEP%i - MIXER 0-7 input coefficients ramp step (Ping coefficient buffer, MI=even)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_BASE     0x00615000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_END      255
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_COEFF_RAMP_STEP%i - MIXER 0-7 input coefficients ramp step (Ping coefficient buffer, MI=even)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEPi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEPi :: COEFFICIENT_RAMP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_SHIFT 0


/***************************************************************************
 *PONG_COEFF_RAMP_STEP%i - MIXER 0-7 input coefficients ramp step (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_BASE     0x00615400
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_END      255
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PONG_COEFF_RAMP_STEP%i - MIXER 0-7 input coefficients ramp step (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PONG_COEFF_RAMP_STEPi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: PONG_COEFF_RAMP_STEPi :: COEFFICIENT_RAMP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_SHIFT 0


/***************************************************************************
 *MIXER00_LT_VOL_LEVEL - Mixer00 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER00_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER00_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER00_RT_VOL_LEVEL - Mixer00 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER00_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER00_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER10_LT_VOL_LEVEL - Mixer10 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER10_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER10_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER10_RT_VOL_LEVEL - Mixer10 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER10_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER10_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER20_LT_VOL_LEVEL - Mixer20 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER20_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER20_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER20_RT_VOL_LEVEL - Mixer20 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER20_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER20_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER30_LT_VOL_LEVEL - Mixer30 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER30_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER30_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER30_RT_VOL_LEVEL - Mixer30 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER30_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER30_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER40_LT_VOL_LEVEL - Mixer40 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER40_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER40_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER40_RT_VOL_LEVEL - Mixer40 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER40_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER40_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER50_LT_VOL_LEVEL - Mixer50 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER50_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER50_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER50_RT_VOL_LEVEL - Mixer50 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER50_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER50_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER60_LT_VOL_LEVEL - Mixer60 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER60_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER60_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER60_RT_VOL_LEVEL - Mixer60 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER60_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER60_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER60_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER70_LT_VOL_LEVEL - Mixer70 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER70_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER70_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER70_RT_VOL_LEVEL - Mixer70 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER70_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER70_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER70_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER01_LT_VOL_LEVEL - Mixer01 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER01_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER01_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER01_RT_VOL_LEVEL - Mixer01 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER01_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER01_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER11_LT_VOL_LEVEL - Mixer11 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER11_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER11_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER11_RT_VOL_LEVEL - Mixer11 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER11_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER11_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER21_LT_VOL_LEVEL - Mixer21 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER21_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER21_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER21_RT_VOL_LEVEL - Mixer21 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER21_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER21_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER31_LT_VOL_LEVEL - Mixer31 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER31_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER31_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER31_RT_VOL_LEVEL - Mixer31 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER31_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER31_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER41_LT_VOL_LEVEL - Mixer41 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER41_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER41_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER41_RT_VOL_LEVEL - Mixer41 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER41_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER41_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER51_LT_VOL_LEVEL - Mixer51 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER51_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER51_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER51_RT_VOL_LEVEL - Mixer51 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER51_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER51_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER61_LT_VOL_LEVEL - Mixer61 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER61_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER61_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER61_RT_VOL_LEVEL - Mixer61 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER61_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER61_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER61_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER71_LT_VOL_LEVEL - Mixer71 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER71_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER71_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER71_RT_VOL_LEVEL - Mixer71 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER71_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER71_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER71_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *SOFT_COEFC%i - Soft limiting coefc, array of 16 number
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_BASE               0x00615880
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_START              0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_END                15
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SOFT_COEFC%i - Soft limiting coefc, array of 16 number
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFCi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_reserved0_MASK           0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_reserved0_SHIFT          28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFCi :: SOFT_COEF_C [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_SOFT_COEF_C_MASK         0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_SOFT_COEF_C_SHIFT        0


/***************************************************************************
 *SOFT_COEFA - Soft limiting coefa
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFA :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFA :: SOFT_COEF_A [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_SOFT_COEF_A_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_SOFT_COEF_A_SHIFT         0

/***************************************************************************
 *SOFT_COEFB - Soft limiting coefb
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFB :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFB :: SOFT_COEF_B [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_SOFT_COEF_B_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_SOFT_COEF_B_SHIFT         0

/***************************************************************************
 *SOFT_COEFD - Soft limiting coefd
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFD :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFD :: SOFT_COEF_D [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_SOFT_COEF_D_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_SOFT_COEF_D_SHIFT         0

/***************************************************************************
 *SOFT_COEFE - Soft limiting coefe
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFE :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFE :: SOFT_COEF_E [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_SOFT_COEF_E_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_SOFT_COEF_E_SHIFT         0

/***************************************************************************
 *SOFT_COEFF - Soft limiting coeff
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFF :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFF :: SOFT_COEF_F [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_SOFT_COEF_F_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_SOFT_COEF_F_SHIFT         0

/***************************************************************************
 *SOFT_COEF_0_5 - Soft limiting 0.5
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_5 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_reserved0_MASK         0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_5 :: SOFT_COEF_0_5 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_SOFT_COEF_0_5_MASK     0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_SOFT_COEF_0_5_SHIFT    0

/***************************************************************************
 *SOFT_COEF_0_8 - Soft limiting 0.8
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_8 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_reserved0_MASK         0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_8 :: SOFT_COEF_0_8 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_SOFT_COEF_0_8_MASK     0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_SOFT_COEF_0_8_SHIFT    0

/***************************************************************************
 *SOFT_COEF_1_25 - Soft limiting 1.25
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_1_25 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_reserved0_MASK        0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_reserved0_SHIFT       28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_1_25 :: SOFT_COEF_1_25 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_SOFT_COEF_1_25_MASK   0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_SOFT_COEF_1_25_SHIFT  0

/***************************************************************************
 *SOFT_RESERVED_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_BASE           0x006158e0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_START          0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_END            3
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *SOFT_RESERVED_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_RESERVED_i :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved0_MASK       0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved0_SHIFT      28

/* AUD_FMM_DP_CTRL0 :: SOFT_RESERVED_i :: reserved_for_eco1 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved_for_eco1_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved_for_eco1_SHIFT 0


#endif /* #ifndef BCHP_AUD_FMM_DP_CTRL0_H__ */

/* End of File */
