{\small
\begin{tabbing}
\ \ \ \= \textbf{library} ieee\_proposed; \textbf{use} ieee\_proposed.electrical\_systems.\textbf{all}; \\ 
\ \ \ \= \textbf{entity} adc \textbf{is} \\
\> \ \ \ \ \ \ \ \ \= \textbf{port} ( \textbf{quantity} gain : \textbf{in} voltage; \\
\> \> \ \ \ \ \ \ \ \ \ \ \ \= \textbf{terminal} a : electrical; \\
\> \> \ \ \ \ \ \ \ \ \ \ \ \= \textbf{signal} clk : \textbf{in} bit; \\
\> \> \ \ \ \ \ \ \ \ \ \ \ \= \textbf{signal} d\_out : \textbf{out} bit ); \\
\ \ \ \= \textbf{end entity} adc;
\ \ \ \     \\
\ \ \ \     \\
\ \ \ \ Figure 1. An \ent body for A/D converter.
\end{tabbing}
%\vspace{-18pt}
}

