#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* PWM1 */
#define PWM1__0__DM__MASK 0x38u
#define PWM1__0__DM__SHIFT 3
#define PWM1__0__DR CYREG_PRT1_DR
#define PWM1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM1__0__HSIOM_MASK 0x000000F0u
#define PWM1__0__HSIOM_SHIFT 4u
#define PWM1__0__INTCFG CYREG_PRT1_INTCFG
#define PWM1__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM1__0__MASK 0x02u
#define PWM1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM1__0__OUT_SEL_SHIFT 2u
#define PWM1__0__OUT_SEL_VAL 2u
#define PWM1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM1__0__PC CYREG_PRT1_PC
#define PWM1__0__PC2 CYREG_PRT1_PC2
#define PWM1__0__PORT 1u
#define PWM1__0__PS CYREG_PRT1_PS
#define PWM1__0__SHIFT 1
#define PWM1__DR CYREG_PRT1_DR
#define PWM1__INTCFG CYREG_PRT1_INTCFG
#define PWM1__INTSTAT CYREG_PRT1_INTSTAT
#define PWM1__MASK 0x02u
#define PWM1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM1__PC CYREG_PRT1_PC
#define PWM1__PC2 CYREG_PRT1_PC2
#define PWM1__PORT 1u
#define PWM1__PS CYREG_PRT1_PS
#define PWM1__SHIFT 1

/* PWM2 */
#define PWM2__0__DM__MASK 0x1C0u
#define PWM2__0__DM__SHIFT 6
#define PWM2__0__DR CYREG_PRT1_DR
#define PWM2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM2__0__HSIOM_MASK 0x00000F00u
#define PWM2__0__HSIOM_SHIFT 8u
#define PWM2__0__INTCFG CYREG_PRT1_INTCFG
#define PWM2__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM2__0__MASK 0x04u
#define PWM2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM2__0__OUT_SEL_SHIFT 4u
#define PWM2__0__OUT_SEL_VAL -1u
#define PWM2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM2__0__PC CYREG_PRT1_PC
#define PWM2__0__PC2 CYREG_PRT1_PC2
#define PWM2__0__PORT 1u
#define PWM2__0__PS CYREG_PRT1_PS
#define PWM2__0__SHIFT 2
#define PWM2__DR CYREG_PRT1_DR
#define PWM2__INTCFG CYREG_PRT1_INTCFG
#define PWM2__INTSTAT CYREG_PRT1_INTSTAT
#define PWM2__MASK 0x04u
#define PWM2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM2__PC CYREG_PRT1_PC
#define PWM2__PC2 CYREG_PRT1_PC2
#define PWM2__PORT 1u
#define PWM2__PS CYREG_PRT1_PS
#define PWM2__SHIFT 2

/* PWM3 */
#define PWM3__0__DM__MASK 0xE00u
#define PWM3__0__DM__SHIFT 9
#define PWM3__0__DR CYREG_PRT1_DR
#define PWM3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM3__0__HSIOM_MASK 0x0000F000u
#define PWM3__0__HSIOM_SHIFT 12u
#define PWM3__0__INTCFG CYREG_PRT1_INTCFG
#define PWM3__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM3__0__MASK 0x08u
#define PWM3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM3__0__OUT_SEL_SHIFT 6u
#define PWM3__0__OUT_SEL_VAL 0u
#define PWM3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM3__0__PC CYREG_PRT1_PC
#define PWM3__0__PC2 CYREG_PRT1_PC2
#define PWM3__0__PORT 1u
#define PWM3__0__PS CYREG_PRT1_PS
#define PWM3__0__SHIFT 3
#define PWM3__DR CYREG_PRT1_DR
#define PWM3__INTCFG CYREG_PRT1_INTCFG
#define PWM3__INTSTAT CYREG_PRT1_INTSTAT
#define PWM3__MASK 0x08u
#define PWM3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM3__PC CYREG_PRT1_PC
#define PWM3__PC2 CYREG_PRT1_PC2
#define PWM3__PORT 1u
#define PWM3__PS CYREG_PRT1_PS
#define PWM3__SHIFT 3

/* PWM_1_cy_m0s8_tcpwm_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_3_cy_m0s8_tcpwm_1 */
#define PWM_3_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_3_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_3_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_3_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_3_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_3_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_3_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_3_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_3_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* TIM_4_cy_m0s8_tcpwm_1 */
#define TIM_4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define TIM_4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define TIM_4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define TIM_4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define TIM_4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define TIM_4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define TIM_4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define TIM_4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define TIM_4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define TIM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define TIM_4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define TIM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define TIM_4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define TIM_4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define TIM_4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_A00

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_4 */
#define Clock_4__DIVIDER_MASK 0x0000FFFFu
#define Clock_4__ENABLE CYREG_CLK_DIVIDER_A01
#define Clock_4__ENABLE_MASK 0x80000000u
#define Clock_4__MASK 0x80000000u
#define Clock_4__REGISTER CYREG_CLK_DIVIDER_A01

/* TC1_ISR */
#define TC1_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TC1_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TC1_ISR__INTC_MASK 0x10000u
#define TC1_ISR__INTC_NUMBER 16u
#define TC1_ISR__INTC_PRIOR_MASK 0xC0u
#define TC1_ISR__INTC_PRIOR_NUM 3u
#define TC1_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TC1_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TC1_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TC2_ISR */
#define TC2_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TC2_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TC2_ISR__INTC_MASK 0x80000u
#define TC2_ISR__INTC_NUMBER 19u
#define TC2_ISR__INTC_PRIOR_MASK 0xC0000000u
#define TC2_ISR__INTC_PRIOR_NUM 3u
#define TC2_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TC2_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TC2_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TC3_ISR */
#define TC3_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TC3_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TC3_ISR__INTC_MASK 0x20000u
#define TC3_ISR__INTC_NUMBER 17u
#define TC3_ISR__INTC_PRIOR_MASK 0xC000u
#define TC3_ISR__INTC_PRIOR_NUM 3u
#define TC3_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TC3_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TC3_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TC4_ISR */
#define TC4_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TC4_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TC4_ISR__INTC_MASK 0x40000u
#define TC4_ISR__INTC_NUMBER 18u
#define TC4_ISR__INTC_PRIOR_MASK 0xC00000u
#define TC4_ISR__INTC_PRIOR_NUM 3u
#define TC4_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TC4_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TC4_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__DM__MASK 0x07u
#define LCD_Char_1_LCDPort__0__DM__SHIFT 0
#define LCD_Char_1_LCDPort__0__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_Char_1_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_Char_1_LCDPort__0__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__0__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__0__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__0__PORT 0u
#define LCD_Char_1_LCDPort__0__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__DM__MASK 0x38u
#define LCD_Char_1_LCDPort__1__DM__SHIFT 3
#define LCD_Char_1_LCDPort__1__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_Char_1_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_Char_1_LCDPort__1__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__1__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__1__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__1__PORT 0u
#define LCD_Char_1_LCDPort__1__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__DM__MASK 0x1C0u
#define LCD_Char_1_LCDPort__2__DM__SHIFT 6
#define LCD_Char_1_LCDPort__2__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_Char_1_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_Char_1_LCDPort__2__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__2__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__2__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__2__PORT 0u
#define LCD_Char_1_LCDPort__2__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__DM__MASK 0xE00u
#define LCD_Char_1_LCDPort__3__DM__SHIFT 9
#define LCD_Char_1_LCDPort__3__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_Char_1_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_Char_1_LCDPort__3__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__3__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__3__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__3__PORT 0u
#define LCD_Char_1_LCDPort__3__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__DM__MASK 0x7000u
#define LCD_Char_1_LCDPort__4__DM__SHIFT 12
#define LCD_Char_1_LCDPort__4__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_Char_1_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_Char_1_LCDPort__4__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__4__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__4__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__4__PORT 0u
#define LCD_Char_1_LCDPort__4__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__DM__MASK 0x38000u
#define LCD_Char_1_LCDPort__5__DM__SHIFT 15
#define LCD_Char_1_LCDPort__5__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_Char_1_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_Char_1_LCDPort__5__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__5__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__5__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__5__PORT 0u
#define LCD_Char_1_LCDPort__5__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__DM__MASK 0x1C0000u
#define LCD_Char_1_LCDPort__6__DM__SHIFT 18
#define LCD_Char_1_LCDPort__6__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_1_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_Char_1_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_Char_1_LCDPort__6__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__6__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__6__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__6__PORT 0u
#define LCD_Char_1_LCDPort__6__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__INTCFG CYREG_PRT0_INTCFG
#define LCD_Char_1_LCDPort__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_1_LCDPort__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_1_LCDPort__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_1_LCDPort__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_1_LCDPort__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_1_LCDPort__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_1_LCDPort__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_1_LCDPort__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_1_LCDPort__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_1_LCDPort__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_1_LCDPort__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_1_LCDPort__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_1_LCDPort__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_1_LCDPort__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_1_LCDPort__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_1_LCDPort__PC CYREG_PRT0_PC
#define LCD_Char_1_LCDPort__PC2 CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__PORT 0u
#define LCD_Char_1_LCDPort__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__SHIFT 0

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04161193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
