//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	find_reduce_point

.visible .entry find_reduce_point(
	.param .u64 find_reduce_point_param_0,
	.param .u32 find_reduce_point_param_1,
	.param .u32 find_reduce_point_param_2,
	.param .u32 find_reduce_point_param_3,
	.param .u32 find_reduce_point_param_4,
	.param .u64 find_reduce_point_param_5
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd3, [find_reduce_point_param_0];
	ld.param.u32 	%r15, [find_reduce_point_param_1];
	ld.param.u32 	%r16, [find_reduce_point_param_2];
	ld.param.u32 	%r17, [find_reduce_point_param_3];
	ld.param.u32 	%r18, [find_reduce_point_param_4];
	ld.param.u64 	%rd2, [find_reduce_point_param_5];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r36, %r19, %r17, %r20;
	setp.ge.s32	%p1, %r36, %r16;
	@%p1 bra 	BB0_11;

BB0_1:
	mul.lo.s32 	%r50, %r36, 11;
	cvt.s64.s32	%rd4, %r50;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.u8 	%rs2, [%rd5];
	setp.ne.s16	%p2, %rs2, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r36, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mov.u32 	%r21, 0;
	st.global.u32 	[%rd8], %r21;

BB0_3:
	add.s32 	%r23, %r36, %r16;
	mul.lo.s32 	%r51, %r23, 11;
	mul.lo.s32 	%r24, %r16, %r15;
	mul.lo.s32 	%r25, %r24, 11;
	mov.u32 	%r40, 0;
	setp.ge.s32	%p3, %r51, %r25;
	@%p3 bra 	BB0_10;

BB0_4:
	mov.u32 	%r43, %r51;
	mov.u32 	%r45, %r50;
	mov.u32 	%r49, %r45;
	mov.u32 	%r5, %r43;
	mov.u32 	%r38, %r40;
	mov.u32 	%r41, %r38;
	cvt.s64.s32	%rd9, %r5;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u8 	%rs1, [%rd10];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	add.s32 	%r42, %r41, 1;
	mov.u32 	%r46, %r49;
	mov.u32 	%r48, %r46;
	bra.uni 	BB0_7;

BB0_5:
	setp.eq.s16	%p5, %rs1, 1;
	mov.u32 	%r42, 0;
	mov.u32 	%r48, %r5;
	@%p5 bra 	BB0_7;
	bra.uni 	BB0_8;

BB0_7:
	mov.u32 	%r44, %r48;
	mov.u32 	%r49, %r44;
	mov.u32 	%r41, %r42;
	add.s32 	%r27, %r49, 2;
	cvt.s64.s32	%rd11, %r27;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.s8 	%r28, [%rd12];
	setp.eq.s32	%p6, %r41, %r28;
	@%p6 bra 	BB0_9;

BB0_8:
	mov.u32 	%r50, %r49;
	mov.u32 	%r40, %r41;
	mul.lo.s32 	%r29, %r16, 11;
	add.s32 	%r51, %r5, %r29;
	mul.lo.s32 	%r30, %r29, %r15;
	setp.lt.s32	%p7, %r51, %r30;
	@%p7 bra 	BB0_4;
	bra.uni 	BB0_10;

BB0_9:
	mul.hi.s32 	%r31, %r49, 780903145;
	shr.u32 	%r32, %r31, 31;
	shr.s32 	%r33, %r31, 1;
	add.s32 	%r34, %r33, %r32;
	div.s32 	%r35, %r34, %r16;
	cvta.to.global.u64 	%rd13, %rd2;
	mul.wide.s32 	%rd14, %r36, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u32 	[%rd15], %r35;

BB0_10:
	mad.lo.s32 	%r36, %r18, %r17, %r36;
	setp.lt.s32	%p8, %r36, %r16;
	@%p8 bra 	BB0_1;

BB0_11:
	bar.sync 	0;
	ret;
}


