/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RGB_B */
#define RGB_B__0__INTTYPE CYREG_PICU2_INTTYPE3
#define RGB_B__0__MASK 0x08u
#define RGB_B__0__PC CYREG_PRT2_PC3
#define RGB_B__0__PORT 2u
#define RGB_B__0__SHIFT 3u
#define RGB_B__AG CYREG_PRT2_AG
#define RGB_B__AMUX CYREG_PRT2_AMUX
#define RGB_B__BIE CYREG_PRT2_BIE
#define RGB_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB_B__BYP CYREG_PRT2_BYP
#define RGB_B__CTL CYREG_PRT2_CTL
#define RGB_B__DM0 CYREG_PRT2_DM0
#define RGB_B__DM1 CYREG_PRT2_DM1
#define RGB_B__DM2 CYREG_PRT2_DM2
#define RGB_B__DR CYREG_PRT2_DR
#define RGB_B__INP_DIS CYREG_PRT2_INP_DIS
#define RGB_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB_B__LCD_EN CYREG_PRT2_LCD_EN
#define RGB_B__MASK 0x08u
#define RGB_B__PORT 2u
#define RGB_B__PRT CYREG_PRT2_PRT
#define RGB_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB_B__PS CYREG_PRT2_PS
#define RGB_B__SHIFT 3u
#define RGB_B__SLW CYREG_PRT2_SLW

/* RGB_G */
#define RGB_G__0__INTTYPE CYREG_PICU2_INTTYPE4
#define RGB_G__0__MASK 0x10u
#define RGB_G__0__PC CYREG_PRT2_PC4
#define RGB_G__0__PORT 2u
#define RGB_G__0__SHIFT 4u
#define RGB_G__AG CYREG_PRT2_AG
#define RGB_G__AMUX CYREG_PRT2_AMUX
#define RGB_G__BIE CYREG_PRT2_BIE
#define RGB_G__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB_G__BYP CYREG_PRT2_BYP
#define RGB_G__CTL CYREG_PRT2_CTL
#define RGB_G__DM0 CYREG_PRT2_DM0
#define RGB_G__DM1 CYREG_PRT2_DM1
#define RGB_G__DM2 CYREG_PRT2_DM2
#define RGB_G__DR CYREG_PRT2_DR
#define RGB_G__INP_DIS CYREG_PRT2_INP_DIS
#define RGB_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB_G__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB_G__LCD_EN CYREG_PRT2_LCD_EN
#define RGB_G__MASK 0x10u
#define RGB_G__PORT 2u
#define RGB_G__PRT CYREG_PRT2_PRT
#define RGB_G__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB_G__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB_G__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB_G__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB_G__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB_G__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB_G__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB_G__PS CYREG_PRT2_PS
#define RGB_G__SHIFT 4u
#define RGB_G__SLW CYREG_PRT2_SLW

/* RGB_R */
#define RGB_R__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RGB_R__0__MASK 0x20u
#define RGB_R__0__PC CYREG_PRT2_PC5
#define RGB_R__0__PORT 2u
#define RGB_R__0__SHIFT 5u
#define RGB_R__AG CYREG_PRT2_AG
#define RGB_R__AMUX CYREG_PRT2_AMUX
#define RGB_R__BIE CYREG_PRT2_BIE
#define RGB_R__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB_R__BYP CYREG_PRT2_BYP
#define RGB_R__CTL CYREG_PRT2_CTL
#define RGB_R__DM0 CYREG_PRT2_DM0
#define RGB_R__DM1 CYREG_PRT2_DM1
#define RGB_R__DM2 CYREG_PRT2_DM2
#define RGB_R__DR CYREG_PRT2_DR
#define RGB_R__INP_DIS CYREG_PRT2_INP_DIS
#define RGB_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB_R__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB_R__LCD_EN CYREG_PRT2_LCD_EN
#define RGB_R__MASK 0x20u
#define RGB_R__PORT 2u
#define RGB_R__PRT CYREG_PRT2_PRT
#define RGB_R__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB_R__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB_R__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB_R__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB_R__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB_R__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB_R__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB_R__PS CYREG_PRT2_PS
#define RGB_R__SHIFT 5u
#define RGB_R__SLW CYREG_PRT2_SLW

/* LED_Red */
#define LED_Red__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED_Red__0__MASK 0x40u
#define LED_Red__0__PC CYREG_PRT0_PC6
#define LED_Red__0__PORT 0u
#define LED_Red__0__SHIFT 6u
#define LED_Red__AG CYREG_PRT0_AG
#define LED_Red__AMUX CYREG_PRT0_AMUX
#define LED_Red__BIE CYREG_PRT0_BIE
#define LED_Red__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_Red__BYP CYREG_PRT0_BYP
#define LED_Red__CTL CYREG_PRT0_CTL
#define LED_Red__DM0 CYREG_PRT0_DM0
#define LED_Red__DM1 CYREG_PRT0_DM1
#define LED_Red__DM2 CYREG_PRT0_DM2
#define LED_Red__DR CYREG_PRT0_DR
#define LED_Red__INP_DIS CYREG_PRT0_INP_DIS
#define LED_Red__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_Red__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_Red__LCD_EN CYREG_PRT0_LCD_EN
#define LED_Red__MASK 0x40u
#define LED_Red__PORT 0u
#define LED_Red__PRT CYREG_PRT0_PRT
#define LED_Red__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_Red__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_Red__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_Red__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_Red__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_Red__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_Red__PS CYREG_PRT0_PS
#define LED_Red__SHIFT 6u
#define LED_Red__SLW CYREG_PRT0_SLW

/* PWM_CLK */
#define PWM_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PWM_CLK__INDEX 0x00u
#define PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_CLK__PM_ACT_MSK 0x01u
#define PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_CLK__PM_STBY_MSK 0x01u

/* PWM_Red */
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_Red_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Red_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Red_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Red_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_Red_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Red_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Red_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Red_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Red_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_Red_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1

/* BUTTON_1 */
#define BUTTON_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define BUTTON_1__0__MASK 0x08u
#define BUTTON_1__0__PC CYREG_PRT0_PC3
#define BUTTON_1__0__PORT 0u
#define BUTTON_1__0__SHIFT 3u
#define BUTTON_1__AG CYREG_PRT0_AG
#define BUTTON_1__AMUX CYREG_PRT0_AMUX
#define BUTTON_1__BIE CYREG_PRT0_BIE
#define BUTTON_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define BUTTON_1__BYP CYREG_PRT0_BYP
#define BUTTON_1__CTL CYREG_PRT0_CTL
#define BUTTON_1__DM0 CYREG_PRT0_DM0
#define BUTTON_1__DM1 CYREG_PRT0_DM1
#define BUTTON_1__DM2 CYREG_PRT0_DM2
#define BUTTON_1__DR CYREG_PRT0_DR
#define BUTTON_1__INP_DIS CYREG_PRT0_INP_DIS
#define BUTTON_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define BUTTON_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BUTTON_1__LCD_EN CYREG_PRT0_LCD_EN
#define BUTTON_1__MASK 0x08u
#define BUTTON_1__PORT 0u
#define BUTTON_1__PRT CYREG_PRT0_PRT
#define BUTTON_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BUTTON_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BUTTON_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BUTTON_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BUTTON_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BUTTON_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BUTTON_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BUTTON_1__PS CYREG_PRT0_PS
#define BUTTON_1__SHIFT 3u
#define BUTTON_1__SLW CYREG_PRT0_SLW

/* BUTTON_2 */
#define BUTTON_2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define BUTTON_2__0__MASK 0x10u
#define BUTTON_2__0__PC CYREG_PRT0_PC4
#define BUTTON_2__0__PORT 0u
#define BUTTON_2__0__SHIFT 4u
#define BUTTON_2__AG CYREG_PRT0_AG
#define BUTTON_2__AMUX CYREG_PRT0_AMUX
#define BUTTON_2__BIE CYREG_PRT0_BIE
#define BUTTON_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define BUTTON_2__BYP CYREG_PRT0_BYP
#define BUTTON_2__CTL CYREG_PRT0_CTL
#define BUTTON_2__DM0 CYREG_PRT0_DM0
#define BUTTON_2__DM1 CYREG_PRT0_DM1
#define BUTTON_2__DM2 CYREG_PRT0_DM2
#define BUTTON_2__DR CYREG_PRT0_DR
#define BUTTON_2__INP_DIS CYREG_PRT0_INP_DIS
#define BUTTON_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define BUTTON_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BUTTON_2__LCD_EN CYREG_PRT0_LCD_EN
#define BUTTON_2__MASK 0x10u
#define BUTTON_2__PORT 0u
#define BUTTON_2__PRT CYREG_PRT0_PRT
#define BUTTON_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BUTTON_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BUTTON_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BUTTON_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BUTTON_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BUTTON_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BUTTON_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BUTTON_2__PS CYREG_PRT0_PS
#define BUTTON_2__SHIFT 4u
#define BUTTON_2__SLW CYREG_PRT0_SLW

/* PWM_Blue */
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define PWM_Blue_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Blue_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Blue_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Blue_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define PWM_Blue_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Blue_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Blue_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Blue_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Blue_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Blue_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Blue_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* UART_LOG */
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_LOG_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_LOG_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_LOG_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_LOG_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_LOG_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_LOG_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_LOG_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_LOG_BUART_sRX_RxSts__3__POS 3
#define UART_LOG_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_LOG_BUART_sRX_RxSts__4__POS 4
#define UART_LOG_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_LOG_BUART_sRX_RxSts__5__POS 5
#define UART_LOG_BUART_sRX_RxSts__MASK 0x38u
#define UART_LOG_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_LOG_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_LOG_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_LOG_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_LOG_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_LOG_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_LOG_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_LOG_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_LOG_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_LOG_BUART_sTX_TxSts__0__POS 0
#define UART_LOG_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_LOG_BUART_sTX_TxSts__1__POS 1
#define UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_LOG_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_LOG_BUART_sTX_TxSts__2__POS 2
#define UART_LOG_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_LOG_BUART_sTX_TxSts__3__POS 3
#define UART_LOG_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_LOG_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_LOG_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_LOG_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_LOG_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_LOG_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_LOG_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_LOG_IntClock__INDEX 0x01u
#define UART_LOG_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_LOG_IntClock__PM_ACT_MSK 0x02u
#define UART_LOG_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_LOG_IntClock__PM_STBY_MSK 0x02u
#define UART_LOG_Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define UART_LOG_Rx__0__MASK 0x40u
#define UART_LOG_Rx__0__PC CYREG_PRT12_PC6
#define UART_LOG_Rx__0__PORT 12u
#define UART_LOG_Rx__0__SHIFT 6u
#define UART_LOG_Rx__AG CYREG_PRT12_AG
#define UART_LOG_Rx__BIE CYREG_PRT12_BIE
#define UART_LOG_Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_LOG_Rx__BYP CYREG_PRT12_BYP
#define UART_LOG_Rx__DM0 CYREG_PRT12_DM0
#define UART_LOG_Rx__DM1 CYREG_PRT12_DM1
#define UART_LOG_Rx__DM2 CYREG_PRT12_DM2
#define UART_LOG_Rx__DR CYREG_PRT12_DR
#define UART_LOG_Rx__INP_DIS CYREG_PRT12_INP_DIS
#define UART_LOG_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_LOG_Rx__MASK 0x40u
#define UART_LOG_Rx__PORT 12u
#define UART_LOG_Rx__PRT CYREG_PRT12_PRT
#define UART_LOG_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_LOG_Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_LOG_Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_LOG_Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_LOG_Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_LOG_Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_LOG_Rx__PS CYREG_PRT12_PS
#define UART_LOG_Rx__SHIFT 6u
#define UART_LOG_Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_LOG_Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_LOG_Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_LOG_Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_LOG_Rx__SLW CYREG_PRT12_SLW
#define UART_LOG_Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define UART_LOG_Tx__0__MASK 0x80u
#define UART_LOG_Tx__0__PC CYREG_PRT12_PC7
#define UART_LOG_Tx__0__PORT 12u
#define UART_LOG_Tx__0__SHIFT 7u
#define UART_LOG_Tx__AG CYREG_PRT12_AG
#define UART_LOG_Tx__BIE CYREG_PRT12_BIE
#define UART_LOG_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_LOG_Tx__BYP CYREG_PRT12_BYP
#define UART_LOG_Tx__DM0 CYREG_PRT12_DM0
#define UART_LOG_Tx__DM1 CYREG_PRT12_DM1
#define UART_LOG_Tx__DM2 CYREG_PRT12_DM2
#define UART_LOG_Tx__DR CYREG_PRT12_DR
#define UART_LOG_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define UART_LOG_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_LOG_Tx__MASK 0x80u
#define UART_LOG_Tx__PORT 12u
#define UART_LOG_Tx__PRT CYREG_PRT12_PRT
#define UART_LOG_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_LOG_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_LOG_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_LOG_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_LOG_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_LOG_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_LOG_Tx__PS CYREG_PRT12_PS
#define UART_LOG_Tx__SHIFT 7u
#define UART_LOG_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_LOG_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_LOG_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_LOG_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_LOG_Tx__SLW CYREG_PRT12_SLW
#define UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_LOG_TXInternalInterrupt__INTC_MASK 0x01u
#define UART_LOG_TXInternalInterrupt__INTC_NUMBER 0u
#define UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_Green */
#define LED_Green__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED_Green__0__MASK 0x80u
#define LED_Green__0__PC CYREG_PRT0_PC7
#define LED_Green__0__PORT 0u
#define LED_Green__0__SHIFT 7u
#define LED_Green__AG CYREG_PRT0_AG
#define LED_Green__AMUX CYREG_PRT0_AMUX
#define LED_Green__BIE CYREG_PRT0_BIE
#define LED_Green__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_Green__BYP CYREG_PRT0_BYP
#define LED_Green__CTL CYREG_PRT0_CTL
#define LED_Green__DM0 CYREG_PRT0_DM0
#define LED_Green__DM1 CYREG_PRT0_DM1
#define LED_Green__DM2 CYREG_PRT0_DM2
#define LED_Green__DR CYREG_PRT0_DR
#define LED_Green__INP_DIS CYREG_PRT0_INP_DIS
#define LED_Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_Green__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_Green__LCD_EN CYREG_PRT0_LCD_EN
#define LED_Green__MASK 0x80u
#define LED_Green__PORT 0u
#define LED_Green__PRT CYREG_PRT0_PRT
#define LED_Green__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_Green__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_Green__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_Green__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_Green__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_Green__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_Green__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_Green__PS CYREG_PRT0_PS
#define LED_Green__SHIFT 7u
#define LED_Green__SLW CYREG_PRT0_SLW

/* PWM_Green */
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_Green_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Green_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_Green_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Green_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Green_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Green_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_Green_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Green_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Green_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Green_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Green_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Green_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Green_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_Green_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* LED_Yellow */
#define LED_Yellow__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LED_Yellow__0__MASK 0x01u
#define LED_Yellow__0__PC CYREG_PRT2_PC0
#define LED_Yellow__0__PORT 2u
#define LED_Yellow__0__SHIFT 0u
#define LED_Yellow__AG CYREG_PRT2_AG
#define LED_Yellow__AMUX CYREG_PRT2_AMUX
#define LED_Yellow__BIE CYREG_PRT2_BIE
#define LED_Yellow__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_Yellow__BYP CYREG_PRT2_BYP
#define LED_Yellow__CTL CYREG_PRT2_CTL
#define LED_Yellow__DM0 CYREG_PRT2_DM0
#define LED_Yellow__DM1 CYREG_PRT2_DM1
#define LED_Yellow__DM2 CYREG_PRT2_DM2
#define LED_Yellow__DR CYREG_PRT2_DR
#define LED_Yellow__INP_DIS CYREG_PRT2_INP_DIS
#define LED_Yellow__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_Yellow__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_Yellow__LCD_EN CYREG_PRT2_LCD_EN
#define LED_Yellow__MASK 0x01u
#define LED_Yellow__PORT 2u
#define LED_Yellow__PRT CYREG_PRT2_PRT
#define LED_Yellow__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_Yellow__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_Yellow__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_Yellow__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_Yellow__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_Yellow__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_Yellow__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_Yellow__PS CYREG_PRT2_PS
#define LED_Yellow__SHIFT 0u
#define LED_Yellow__SLW CYREG_PRT2_SLW

/* S7D_Select */
#define S7D_Select__0__INTTYPE CYREG_PICU3_INTTYPE5
#define S7D_Select__0__MASK 0x20u
#define S7D_Select__0__PC CYREG_PRT3_PC5
#define S7D_Select__0__PORT 3u
#define S7D_Select__0__SHIFT 5u
#define S7D_Select__AG CYREG_PRT3_AG
#define S7D_Select__AMUX CYREG_PRT3_AMUX
#define S7D_Select__BIE CYREG_PRT3_BIE
#define S7D_Select__BIT_MASK CYREG_PRT3_BIT_MASK
#define S7D_Select__BYP CYREG_PRT3_BYP
#define S7D_Select__CTL CYREG_PRT3_CTL
#define S7D_Select__DM0 CYREG_PRT3_DM0
#define S7D_Select__DM1 CYREG_PRT3_DM1
#define S7D_Select__DM2 CYREG_PRT3_DM2
#define S7D_Select__DR CYREG_PRT3_DR
#define S7D_Select__INP_DIS CYREG_PRT3_INP_DIS
#define S7D_Select__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define S7D_Select__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define S7D_Select__LCD_EN CYREG_PRT3_LCD_EN
#define S7D_Select__MASK 0x20u
#define S7D_Select__PORT 3u
#define S7D_Select__PRT CYREG_PRT3_PRT
#define S7D_Select__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define S7D_Select__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define S7D_Select__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define S7D_Select__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define S7D_Select__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define S7D_Select__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define S7D_Select__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define S7D_Select__PS CYREG_PRT3_PS
#define S7D_Select__SHIFT 5u
#define S7D_Select__SLW CYREG_PRT3_SLW

/* isr_BUTTON */
#define isr_BUTTON__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_BUTTON__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_BUTTON__INTC_MASK 0x02u
#define isr_BUTTON__INTC_NUMBER 1u
#define isr_BUTTON__INTC_PRIOR_NUM 7u
#define isr_BUTTON__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_BUTTON__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_BUTTON__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* S7D_Display */
#define S7D_Display__0__INTTYPE CYREG_PICU1_INTTYPE0
#define S7D_Display__0__MASK 0x01u
#define S7D_Display__0__PC CYREG_PRT1_PC0
#define S7D_Display__0__PORT 1u
#define S7D_Display__0__SHIFT 0u
#define S7D_Display__AG CYREG_PRT1_AG
#define S7D_Display__AMUX CYREG_PRT1_AMUX
#define S7D_Display__BIE CYREG_PRT1_BIE
#define S7D_Display__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_Display__BYP CYREG_PRT1_BYP
#define S7D_Display__CTL CYREG_PRT1_CTL
#define S7D_Display__DM0 CYREG_PRT1_DM0
#define S7D_Display__DM1 CYREG_PRT1_DM1
#define S7D_Display__DM2 CYREG_PRT1_DM2
#define S7D_Display__DR CYREG_PRT1_DR
#define S7D_Display__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_Display__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_Display__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_Display__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_Display__MASK 0x01u
#define S7D_Display__PORT 1u
#define S7D_Display__PRT CYREG_PRT1_PRT
#define S7D_Display__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_Display__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_Display__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_Display__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_Display__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_Display__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_Display__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_Display__PS CYREG_PRT1_PS
#define S7D_Display__SHIFT 0u
#define S7D_Display__SLW CYREG_PRT1_SLW

/* S7D_SegmentA */
#define S7D_SegmentA__0__INTTYPE CYREG_PICU1_INTTYPE7
#define S7D_SegmentA__0__MASK 0x80u
#define S7D_SegmentA__0__PC CYREG_PRT1_PC7
#define S7D_SegmentA__0__PORT 1u
#define S7D_SegmentA__0__SHIFT 7u
#define S7D_SegmentA__AG CYREG_PRT1_AG
#define S7D_SegmentA__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentA__BIE CYREG_PRT1_BIE
#define S7D_SegmentA__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentA__BYP CYREG_PRT1_BYP
#define S7D_SegmentA__CTL CYREG_PRT1_CTL
#define S7D_SegmentA__DM0 CYREG_PRT1_DM0
#define S7D_SegmentA__DM1 CYREG_PRT1_DM1
#define S7D_SegmentA__DM2 CYREG_PRT1_DM2
#define S7D_SegmentA__DR CYREG_PRT1_DR
#define S7D_SegmentA__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentA__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentA__MASK 0x80u
#define S7D_SegmentA__PORT 1u
#define S7D_SegmentA__PRT CYREG_PRT1_PRT
#define S7D_SegmentA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentA__PS CYREG_PRT1_PS
#define S7D_SegmentA__SHIFT 7u
#define S7D_SegmentA__SLW CYREG_PRT1_SLW

/* S7D_SegmentB */
#define S7D_SegmentB__0__INTTYPE CYREG_PICU1_INTTYPE6
#define S7D_SegmentB__0__MASK 0x40u
#define S7D_SegmentB__0__PC CYREG_PRT1_PC6
#define S7D_SegmentB__0__PORT 1u
#define S7D_SegmentB__0__SHIFT 6u
#define S7D_SegmentB__AG CYREG_PRT1_AG
#define S7D_SegmentB__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentB__BIE CYREG_PRT1_BIE
#define S7D_SegmentB__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentB__BYP CYREG_PRT1_BYP
#define S7D_SegmentB__CTL CYREG_PRT1_CTL
#define S7D_SegmentB__DM0 CYREG_PRT1_DM0
#define S7D_SegmentB__DM1 CYREG_PRT1_DM1
#define S7D_SegmentB__DM2 CYREG_PRT1_DM2
#define S7D_SegmentB__DR CYREG_PRT1_DR
#define S7D_SegmentB__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentB__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentB__MASK 0x40u
#define S7D_SegmentB__PORT 1u
#define S7D_SegmentB__PRT CYREG_PRT1_PRT
#define S7D_SegmentB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentB__PS CYREG_PRT1_PS
#define S7D_SegmentB__SHIFT 6u
#define S7D_SegmentB__SLW CYREG_PRT1_SLW

/* S7D_SegmentC */
#define S7D_SegmentC__0__INTTYPE CYREG_PICU1_INTTYPE5
#define S7D_SegmentC__0__MASK 0x20u
#define S7D_SegmentC__0__PC CYREG_PRT1_PC5
#define S7D_SegmentC__0__PORT 1u
#define S7D_SegmentC__0__SHIFT 5u
#define S7D_SegmentC__AG CYREG_PRT1_AG
#define S7D_SegmentC__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentC__BIE CYREG_PRT1_BIE
#define S7D_SegmentC__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentC__BYP CYREG_PRT1_BYP
#define S7D_SegmentC__CTL CYREG_PRT1_CTL
#define S7D_SegmentC__DM0 CYREG_PRT1_DM0
#define S7D_SegmentC__DM1 CYREG_PRT1_DM1
#define S7D_SegmentC__DM2 CYREG_PRT1_DM2
#define S7D_SegmentC__DR CYREG_PRT1_DR
#define S7D_SegmentC__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentC__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentC__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentC__MASK 0x20u
#define S7D_SegmentC__PORT 1u
#define S7D_SegmentC__PRT CYREG_PRT1_PRT
#define S7D_SegmentC__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentC__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentC__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentC__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentC__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentC__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentC__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentC__PS CYREG_PRT1_PS
#define S7D_SegmentC__SHIFT 5u
#define S7D_SegmentC__SLW CYREG_PRT1_SLW

/* S7D_SegmentD */
#define S7D_SegmentD__0__INTTYPE CYREG_PICU1_INTTYPE4
#define S7D_SegmentD__0__MASK 0x10u
#define S7D_SegmentD__0__PC CYREG_PRT1_PC4
#define S7D_SegmentD__0__PORT 1u
#define S7D_SegmentD__0__SHIFT 4u
#define S7D_SegmentD__AG CYREG_PRT1_AG
#define S7D_SegmentD__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentD__BIE CYREG_PRT1_BIE
#define S7D_SegmentD__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentD__BYP CYREG_PRT1_BYP
#define S7D_SegmentD__CTL CYREG_PRT1_CTL
#define S7D_SegmentD__DM0 CYREG_PRT1_DM0
#define S7D_SegmentD__DM1 CYREG_PRT1_DM1
#define S7D_SegmentD__DM2 CYREG_PRT1_DM2
#define S7D_SegmentD__DR CYREG_PRT1_DR
#define S7D_SegmentD__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentD__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentD__MASK 0x10u
#define S7D_SegmentD__PORT 1u
#define S7D_SegmentD__PRT CYREG_PRT1_PRT
#define S7D_SegmentD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentD__PS CYREG_PRT1_PS
#define S7D_SegmentD__SHIFT 4u
#define S7D_SegmentD__SLW CYREG_PRT1_SLW

/* S7D_SegmentE */
#define S7D_SegmentE__0__INTTYPE CYREG_PICU1_INTTYPE3
#define S7D_SegmentE__0__MASK 0x08u
#define S7D_SegmentE__0__PC CYREG_PRT1_PC3
#define S7D_SegmentE__0__PORT 1u
#define S7D_SegmentE__0__SHIFT 3u
#define S7D_SegmentE__AG CYREG_PRT1_AG
#define S7D_SegmentE__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentE__BIE CYREG_PRT1_BIE
#define S7D_SegmentE__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentE__BYP CYREG_PRT1_BYP
#define S7D_SegmentE__CTL CYREG_PRT1_CTL
#define S7D_SegmentE__DM0 CYREG_PRT1_DM0
#define S7D_SegmentE__DM1 CYREG_PRT1_DM1
#define S7D_SegmentE__DM2 CYREG_PRT1_DM2
#define S7D_SegmentE__DR CYREG_PRT1_DR
#define S7D_SegmentE__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentE__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentE__MASK 0x08u
#define S7D_SegmentE__PORT 1u
#define S7D_SegmentE__PRT CYREG_PRT1_PRT
#define S7D_SegmentE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentE__PS CYREG_PRT1_PS
#define S7D_SegmentE__SHIFT 3u
#define S7D_SegmentE__SLW CYREG_PRT1_SLW

/* S7D_SegmentF */
#define S7D_SegmentF__0__INTTYPE CYREG_PICU1_INTTYPE2
#define S7D_SegmentF__0__MASK 0x04u
#define S7D_SegmentF__0__PC CYREG_PRT1_PC2
#define S7D_SegmentF__0__PORT 1u
#define S7D_SegmentF__0__SHIFT 2u
#define S7D_SegmentF__AG CYREG_PRT1_AG
#define S7D_SegmentF__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentF__BIE CYREG_PRT1_BIE
#define S7D_SegmentF__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentF__BYP CYREG_PRT1_BYP
#define S7D_SegmentF__CTL CYREG_PRT1_CTL
#define S7D_SegmentF__DM0 CYREG_PRT1_DM0
#define S7D_SegmentF__DM1 CYREG_PRT1_DM1
#define S7D_SegmentF__DM2 CYREG_PRT1_DM2
#define S7D_SegmentF__DR CYREG_PRT1_DR
#define S7D_SegmentF__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentF__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentF__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentF__MASK 0x04u
#define S7D_SegmentF__PORT 1u
#define S7D_SegmentF__PRT CYREG_PRT1_PRT
#define S7D_SegmentF__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentF__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentF__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentF__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentF__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentF__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentF__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentF__PS CYREG_PRT1_PS
#define S7D_SegmentF__SHIFT 2u
#define S7D_SegmentF__SLW CYREG_PRT1_SLW

/* S7D_SegmentG */
#define S7D_SegmentG__0__INTTYPE CYREG_PICU1_INTTYPE1
#define S7D_SegmentG__0__MASK 0x02u
#define S7D_SegmentG__0__PC CYREG_PRT1_PC1
#define S7D_SegmentG__0__PORT 1u
#define S7D_SegmentG__0__SHIFT 1u
#define S7D_SegmentG__AG CYREG_PRT1_AG
#define S7D_SegmentG__AMUX CYREG_PRT1_AMUX
#define S7D_SegmentG__BIE CYREG_PRT1_BIE
#define S7D_SegmentG__BIT_MASK CYREG_PRT1_BIT_MASK
#define S7D_SegmentG__BYP CYREG_PRT1_BYP
#define S7D_SegmentG__CTL CYREG_PRT1_CTL
#define S7D_SegmentG__DM0 CYREG_PRT1_DM0
#define S7D_SegmentG__DM1 CYREG_PRT1_DM1
#define S7D_SegmentG__DM2 CYREG_PRT1_DM2
#define S7D_SegmentG__DR CYREG_PRT1_DR
#define S7D_SegmentG__INP_DIS CYREG_PRT1_INP_DIS
#define S7D_SegmentG__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S7D_SegmentG__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S7D_SegmentG__LCD_EN CYREG_PRT1_LCD_EN
#define S7D_SegmentG__MASK 0x02u
#define S7D_SegmentG__PORT 1u
#define S7D_SegmentG__PRT CYREG_PRT1_PRT
#define S7D_SegmentG__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S7D_SegmentG__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S7D_SegmentG__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S7D_SegmentG__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S7D_SegmentG__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S7D_SegmentG__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S7D_SegmentG__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S7D_SegmentG__PS CYREG_PRT1_PS
#define S7D_SegmentG__SHIFT 1u
#define S7D_SegmentG__SLW CYREG_PRT1_SLW

/* S7D_ControlReg */
#define S7D_ControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define S7D_ControlReg_Sync_ctrl_reg__0__POS 0
#define S7D_ControlReg_Sync_ctrl_reg__1__MASK 0x02u
#define S7D_ControlReg_Sync_ctrl_reg__1__POS 1
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define S7D_ControlReg_Sync_ctrl_reg__2__MASK 0x04u
#define S7D_ControlReg_Sync_ctrl_reg__2__POS 2
#define S7D_ControlReg_Sync_ctrl_reg__3__MASK 0x08u
#define S7D_ControlReg_Sync_ctrl_reg__3__POS 3
#define S7D_ControlReg_Sync_ctrl_reg__4__MASK 0x10u
#define S7D_ControlReg_Sync_ctrl_reg__4__POS 4
#define S7D_ControlReg_Sync_ctrl_reg__5__MASK 0x20u
#define S7D_ControlReg_Sync_ctrl_reg__5__POS 5
#define S7D_ControlReg_Sync_ctrl_reg__6__MASK 0x40u
#define S7D_ControlReg_Sync_ctrl_reg__6__POS 6
#define S7D_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define S7D_ControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define S7D_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define S7D_ControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define S7D_ControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define S7D_ControlReg_Sync_ctrl_reg__MASK 0x7Fu
#define S7D_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define S7D_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define S7D_ControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ReactionGame"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
