

================================================================
== Vitis HLS Report for 'compute_edge_embedding'
================================================================
* Date:           Mon Apr 12 19:27:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   600000|   600000|          1|          1|          1|  600000|       yes|
        |- VITIS_LOOP_217_1_VITIS_LOOP_218_2  |        ?|        ?|  308 ~ 310|          -|          -|       ?|        no|
        | + VITIS_LOOP_204_1                  |        0|        2|          2|          1|          1|   0 ~ 2|       yes|
        | + VITIS_LOOP_220_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      490|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       79|    -|
|Memory               |        0|     -|        4|        5|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|      294|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      298|      758|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_5ns_7_1_1_U19    |mul_3ns_5ns_7_1_1    |        0|   0|  0|  17|    0|
    |mul_7ns_10ns_15_1_1_U20  |mul_7ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  79|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_20s_10ns_20_4_1_U21  |mul_mul_20s_10ns_20_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ed_feature_table_1_U  |compute_edge_embedding_ed_feature_table_1  |        0|  4|   5|    0|     3|    3|     1|            9|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                           |        0|  4|   5|    0|     3|    3|     1|            9|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add3_fu_436_p2            |         +|   0|  0|  16|           7|           7|
    |add_ln204_fu_401_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln217_1_fu_287_p2     |         +|   0|  0|  41|          34|           1|
    |add_ln217_fu_320_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln218_fu_498_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln219_fu_386_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln220_fu_451_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln223_fu_481_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln703_7_fu_471_p2     |         +|   0|  0|  27|          20|          20|
    |add_ln703_fu_491_p2       |         +|   0|  0|  39|          32|          32|
    |addr_2_fu_421_p2          |         +|   0|  0|  12|           4|           4|
    |empty_91_fu_249_p2        |         +|   0|  0|  27|          20|           1|
    |tmp_fu_431_p2             |         +|   0|  0|  16|           7|           7|
    |bound_fu_281_p2           |         -|   0|  0|  41|          34|          34|
    |empty_94_fu_309_p2        |         -|   0|  0|  20|          13|          13|
    |p_mid1_fu_368_p2          |         -|   0|  0|  20|          13|          13|
    |exitcond728_fu_255_p2     |      icmp|   0|  0|  14|          20|          20|
    |icmp_ln204_fu_407_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln217_fu_315_p2      |      icmp|   0|  0|  20|          34|          34|
    |icmp_ln218_fu_326_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln220_fu_457_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln217_1_fu_340_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln217_2_fu_374_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln217_fu_332_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 490|         333|         283|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |addr_reg_222               |   9|          2|    4|          8|
    |ap_NS_fsm                  |  65|         12|    1|         12|
    |ap_enable_reg_pp1_iter1    |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1    |  14|          3|    1|          3|
    |dim_reg_234                |   9|          2|    9|         18|
    |e_reg_189                  |   9|          2|   32|         64|
    |edge_embedding_V_address1  |  14|          3|   20|         60|
    |edge_embedding_V_d1        |  14|          3|   32|         96|
    |ef_reg_200                 |   9|          2|    2|          4|
    |empty_reg_167              |   9|          2|   20|         40|
    |i_reg_211                  |   9|          2|    2|          4|
    |indvar_flatten_reg_178     |   9|          2|   34|         68|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 184|         38|  158|        380|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln217_1_reg_538              |  34|   0|   34|          0|
    |addr_reg_222                     |   4|   0|    4|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |bound_reg_533                    |  34|   0|   34|          0|
    |dim_reg_234                      |   9|   0|    9|          0|
    |e_reg_189                        |  32|   0|   32|          0|
    |edge_embedding_V_addr_1_reg_610  |  20|   0|   20|          0|
    |ef_reg_200                       |   2|   0|    2|          0|
    |empty_98_reg_567                 |   7|   0|    7|          0|
    |empty_reg_167                    |  20|   0|   20|          0|
    |i_reg_211                        |   2|   0|    2|          0|
    |icmp_ln204_reg_582               |   1|   0|    1|          0|
    |icmp_ln220_reg_606               |   1|   0|    1|          0|
    |indvar_flatten_reg_178           |  34|   0|   34|          0|
    |layer_cast_reg_515               |   3|   0|    7|          4|
    |mul_i_reg_528                    |   7|   0|    7|          0|
    |mul_ln220_reg_596                |  15|   0|   15|          0|
    |mul_ln703_reg_572                |  20|   0|   20|          0|
    |select_ln217_1_reg_552           |  32|   0|   32|          0|
    |select_ln217_reg_546             |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 294|   0|  298|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  compute_edge_embedding|  return value|
|num_of_edges                     |   in|   32|     ap_none|            num_of_edges|        scalar|
|layer                            |   in|    3|     ap_none|                   layer|        scalar|
|edge_embedding_V_address0        |  out|   20|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_ce0             |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_q0              |   in|   32|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_address1        |  out|   20|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_ce1             |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_we1             |  out|    1|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_V_d1              |  out|   32|   ap_memory|        edge_embedding_V|         array|
|edge_embedding_table_V_address0  |  out|   15|   ap_memory|  edge_embedding_table_V|         array|
|edge_embedding_table_V_ce0       |  out|    1|   ap_memory|  edge_embedding_table_V|         array|
|edge_embedding_table_V_q0        |   in|   32|   ap_memory|  edge_embedding_table_V|         array|
|edge_attr_address0               |  out|   13|   ap_memory|               edge_attr|         array|
|edge_attr_ce0                    |  out|    1|   ap_memory|               edge_attr|         array|
|edge_attr_q0                     |   in|   32|   ap_memory|               edge_attr|         array|
+---------------------------------+-----+-----+------------+------------------------+--------------+

