// Seed: 1618664219
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_1 = 32'd22,
    parameter id_5 = 32'd5
) (
    input wor _id_0,
    output wor _id_1
    , _id_5,
    output uwire id_2,
    input supply1 id_3
);
  supply1 [id_0 : id_0] id_6 = -1;
  wire id_7 = id_5;
  id_8 :
  assert property (@(1) id_7)
  else;
  logic [id_1 : id_5] id_9;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  localparam id_10 = 1;
  assign id_6 = id_6;
endmodule
