;buildInfoPackage: chisel3, version: 3.0.2, scalaVersion: 2.11.11, sbtVersion: 0.13.16, builtAtString: 2018-02-05 23:25:31.873, builtAtMillis: 1517873131873
circuit dspAlu : 
  module dspAlu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip in_rs1 : UInt<32>, flip in_rs2 : UInt<32>, out : UInt<32>}
    
    node _T_7 = bits(io.in_rs1, 7, 0) @[dspAlu.scala 18:40]
    node rs1_7d0 = cat(UInt<1>("h00"), _T_7) @[Cat.scala 30:58]
    node _T_9 = bits(io.in_rs2, 7, 0) @[dspAlu.scala 19:40]
    node rs2_7d0 = cat(UInt<1>("h00"), _T_9) @[Cat.scala 30:58]
    node _T_11 = bits(io.in_rs1, 15, 8) @[dspAlu.scala 20:40]
    node rs1_15d8 = cat(UInt<1>("h00"), _T_11) @[Cat.scala 30:58]
    node _T_13 = bits(io.in_rs2, 15, 8) @[dspAlu.scala 21:40]
    node rs2_15d8 = cat(UInt<1>("h00"), _T_13) @[Cat.scala 30:58]
    node _T_15 = bits(io.in_rs1, 23, 16) @[dspAlu.scala 22:40]
    node rs1_23d16 = cat(UInt<1>("h00"), _T_15) @[Cat.scala 30:58]
    node _T_17 = bits(io.in_rs2, 23, 16) @[dspAlu.scala 23:40]
    node rs2_23d16 = cat(UInt<1>("h00"), _T_17) @[Cat.scala 30:58]
    node _T_19 = bits(io.in_rs1, 31, 24) @[dspAlu.scala 24:40]
    node rs1_31d24 = cat(UInt<1>("h00"), _T_19) @[Cat.scala 30:58]
    node _T_21 = bits(io.in_rs2, 31, 24) @[dspAlu.scala 25:40]
    node rs2_31d24 = cat(UInt<1>("h00"), _T_21) @[Cat.scala 30:58]
    node _T_33 = asSInt(rs1_7d0) @[dspAlu.scala 29:45]
    node _T_34 = asSInt(rs2_7d0) @[dspAlu.scala 29:60]
    node _T_35 = add(_T_33, _T_34) @[dspAlu.scala 29:51]
    node _T_36 = tail(_T_35, 1) @[dspAlu.scala 29:51]
    node _T_37 = asSInt(_T_36) @[dspAlu.scala 29:51]
    node _T_38 = asUInt(_T_37) @[dspAlu.scala 29:68]
    node _T_39 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 30:44]
    node _T_40 = tail(_T_39, 1) @[dspAlu.scala 30:44]
    node _T_41 = asSInt(rs1_7d0) @[dspAlu.scala 31:45]
    node _T_42 = asSInt(rs2_7d0) @[dspAlu.scala 31:60]
    node _T_43 = add(_T_41, _T_42) @[dspAlu.scala 31:51]
    node _T_44 = tail(_T_43, 1) @[dspAlu.scala 31:51]
    node _T_45 = asSInt(_T_44) @[dspAlu.scala 31:51]
    node _T_46 = asUInt(_T_45) @[dspAlu.scala 31:68]
    node _T_47 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 32:44]
    node _T_48 = tail(_T_47, 1) @[dspAlu.scala 32:44]
    node _T_49 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 33:44]
    node _T_50 = tail(_T_49, 1) @[dspAlu.scala 33:44]
    node _T_51 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 34:44]
    node _T_52 = tail(_T_51, 1) @[dspAlu.scala 34:44]
    node _T_53 = eq(UInt<7>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_54 = mux(_T_53, _T_52, UInt<9>("h00")) @[Mux.scala 46:16]
    node _T_55 = eq(UInt<7>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_56 = mux(_T_55, _T_50, _T_54) @[Mux.scala 46:16]
    node _T_57 = eq(UInt<7>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_58 = mux(_T_57, _T_48, _T_56) @[Mux.scala 46:16]
    node _T_59 = eq(UInt<7>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_60 = mux(_T_59, _T_46, _T_58) @[Mux.scala 46:16]
    node _T_61 = eq(UInt<7>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_62 = mux(_T_61, _T_40, _T_60) @[Mux.scala 46:16]
    node _T_63 = eq(UInt<7>("h00"), io.opcode) @[Mux.scala 46:19]
    node add1 = mux(_T_63, _T_38, _T_62) @[Mux.scala 46:16]
    node _T_65 = asSInt(rs1_15d8) @[dspAlu.scala 41:50]
    node _T_66 = asSInt(rs2_15d8) @[dspAlu.scala 41:66]
    node _T_67 = add(_T_65, _T_66) @[dspAlu.scala 41:56]
    node _T_68 = tail(_T_67, 1) @[dspAlu.scala 41:56]
    node _T_69 = asSInt(_T_68) @[dspAlu.scala 41:56]
    node _T_70 = asUInt(_T_69) @[dspAlu.scala 41:74]
    node _T_72 = cat(_T_70, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_73 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 42:48]
    node _T_74 = tail(_T_73, 1) @[dspAlu.scala 42:48]
    node _T_76 = cat(_T_74, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_77 = asSInt(rs1_15d8) @[dspAlu.scala 43:50]
    node _T_78 = asSInt(rs2_15d8) @[dspAlu.scala 43:66]
    node _T_79 = add(_T_77, _T_78) @[dspAlu.scala 43:56]
    node _T_80 = tail(_T_79, 1) @[dspAlu.scala 43:56]
    node _T_81 = asSInt(_T_80) @[dspAlu.scala 43:56]
    node _T_82 = asUInt(_T_81) @[dspAlu.scala 43:74]
    node _T_84 = cat(_T_82, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_85 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 44:48]
    node _T_86 = tail(_T_85, 1) @[dspAlu.scala 44:48]
    node _T_88 = cat(_T_86, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_89 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 45:48]
    node _T_90 = tail(_T_89, 1) @[dspAlu.scala 45:48]
    node _T_92 = cat(_T_90, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_93 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 46:48]
    node _T_94 = tail(_T_93, 1) @[dspAlu.scala 46:48]
    node _T_96 = cat(_T_94, UInt<8>("h00")) @[Cat.scala 30:58]
    node _T_97 = eq(UInt<7>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_98 = mux(_T_97, _T_96, UInt<17>("h00")) @[Mux.scala 46:16]
    node _T_99 = eq(UInt<7>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_100 = mux(_T_99, _T_92, _T_98) @[Mux.scala 46:16]
    node _T_101 = eq(UInt<7>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_102 = mux(_T_101, _T_88, _T_100) @[Mux.scala 46:16]
    node _T_103 = eq(UInt<7>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_104 = mux(_T_103, _T_84, _T_102) @[Mux.scala 46:16]
    node _T_105 = eq(UInt<7>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_106 = mux(_T_105, _T_76, _T_104) @[Mux.scala 46:16]
    node _T_107 = eq(UInt<7>("h00"), io.opcode) @[Mux.scala 46:19]
    node add2 = mux(_T_107, _T_72, _T_106) @[Mux.scala 46:16]
    node _T_109 = asSInt(rs1_23d16) @[dspAlu.scala 54:51]
    node _T_110 = asSInt(rs2_23d16) @[dspAlu.scala 54:68]
    node _T_111 = add(_T_109, _T_110) @[dspAlu.scala 54:57]
    node _T_112 = tail(_T_111, 1) @[dspAlu.scala 54:57]
    node _T_113 = asSInt(_T_112) @[dspAlu.scala 54:57]
    node _T_114 = asUInt(_T_113) @[dspAlu.scala 54:76]
    node _T_116 = cat(_T_114, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_117 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 55:49]
    node _T_118 = tail(_T_117, 1) @[dspAlu.scala 55:49]
    node _T_120 = cat(_T_118, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_121 = asSInt(rs1_23d16) @[dspAlu.scala 56:51]
    node _T_122 = asSInt(rs2_23d16) @[dspAlu.scala 56:68]
    node _T_123 = add(_T_121, _T_122) @[dspAlu.scala 56:57]
    node _T_124 = tail(_T_123, 1) @[dspAlu.scala 56:57]
    node _T_125 = asSInt(_T_124) @[dspAlu.scala 56:57]
    node _T_126 = asUInt(_T_125) @[dspAlu.scala 56:76]
    node _T_128 = cat(_T_126, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_129 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 57:49]
    node _T_130 = tail(_T_129, 1) @[dspAlu.scala 57:49]
    node _T_132 = cat(_T_130, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_133 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 58:49]
    node _T_134 = tail(_T_133, 1) @[dspAlu.scala 58:49]
    node _T_136 = cat(_T_134, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_137 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 59:49]
    node _T_138 = tail(_T_137, 1) @[dspAlu.scala 59:49]
    node _T_140 = cat(_T_138, UInt<16>("h00")) @[Cat.scala 30:58]
    node _T_141 = eq(UInt<7>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_142 = mux(_T_141, _T_140, UInt<25>("h00")) @[Mux.scala 46:16]
    node _T_143 = eq(UInt<7>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_144 = mux(_T_143, _T_136, _T_142) @[Mux.scala 46:16]
    node _T_145 = eq(UInt<7>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_146 = mux(_T_145, _T_132, _T_144) @[Mux.scala 46:16]
    node _T_147 = eq(UInt<7>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_148 = mux(_T_147, _T_128, _T_146) @[Mux.scala 46:16]
    node _T_149 = eq(UInt<7>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_150 = mux(_T_149, _T_120, _T_148) @[Mux.scala 46:16]
    node _T_151 = eq(UInt<7>("h00"), io.opcode) @[Mux.scala 46:19]
    node add3 = mux(_T_151, _T_116, _T_150) @[Mux.scala 46:16]
    node _T_153 = asSInt(rs1_31d24) @[dspAlu.scala 66:51]
    node _T_154 = asSInt(rs2_31d24) @[dspAlu.scala 66:68]
    node _T_155 = add(_T_153, _T_154) @[dspAlu.scala 66:57]
    node _T_156 = tail(_T_155, 1) @[dspAlu.scala 66:57]
    node _T_157 = asSInt(_T_156) @[dspAlu.scala 66:57]
    node _T_158 = asUInt(_T_157) @[dspAlu.scala 66:76]
    node _T_160 = cat(_T_158, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_161 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 67:49]
    node _T_162 = tail(_T_161, 1) @[dspAlu.scala 67:49]
    node _T_164 = cat(_T_162, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_165 = asSInt(rs1_31d24) @[dspAlu.scala 68:51]
    node _T_166 = asSInt(rs2_31d24) @[dspAlu.scala 68:68]
    node _T_167 = add(_T_165, _T_166) @[dspAlu.scala 68:57]
    node _T_168 = tail(_T_167, 1) @[dspAlu.scala 68:57]
    node _T_169 = asSInt(_T_168) @[dspAlu.scala 68:57]
    node _T_170 = asUInt(_T_169) @[dspAlu.scala 68:76]
    node _T_172 = cat(_T_170, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_173 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 69:49]
    node _T_174 = tail(_T_173, 1) @[dspAlu.scala 69:49]
    node _T_176 = cat(_T_174, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_177 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 70:49]
    node _T_178 = tail(_T_177, 1) @[dspAlu.scala 70:49]
    node _T_180 = cat(_T_178, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_181 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 71:49]
    node _T_182 = tail(_T_181, 1) @[dspAlu.scala 71:49]
    node _T_184 = cat(_T_182, UInt<24>("h00")) @[Cat.scala 30:58]
    node _T_185 = eq(UInt<7>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_186 = mux(_T_185, _T_184, UInt<33>("h00")) @[Mux.scala 46:16]
    node _T_187 = eq(UInt<7>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_188 = mux(_T_187, _T_180, _T_186) @[Mux.scala 46:16]
    node _T_189 = eq(UInt<7>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_190 = mux(_T_189, _T_176, _T_188) @[Mux.scala 46:16]
    node _T_191 = eq(UInt<7>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_192 = mux(_T_191, _T_172, _T_190) @[Mux.scala 46:16]
    node _T_193 = eq(UInt<7>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_194 = mux(_T_193, _T_164, _T_192) @[Mux.scala 46:16]
    node _T_195 = eq(UInt<7>("h00"), io.opcode) @[Mux.scala 46:19]
    node add4 = mux(_T_195, _T_160, _T_194) @[Mux.scala 46:16]
    reg add1_r : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[dspAlu.scala 77:21]
    node _T_198 = eq(io.opcode, UInt<7>("h01")) @[dspAlu.scala 78:17]
    when _T_198 : @[dspAlu.scala 78:28]
      node _T_199 = bits(io.in_rs1, 7, 7) @[dspAlu.scala 79:16]
      node _T_200 = bits(io.in_rs2, 7, 7) @[dspAlu.scala 79:33]
      node _T_201 = eq(_T_199, _T_200) @[dspAlu.scala 79:20]
      node _T_202 = bits(add1, 7, 7) @[dspAlu.scala 79:44]
      node _T_203 = bits(io.in_rs1, 7, 7) @[dspAlu.scala 79:61]
      node _T_204 = neq(_T_202, _T_203) @[dspAlu.scala 79:48]
      node _T_205 = and(_T_201, _T_204) @[dspAlu.scala 79:37]
      when _T_205 : @[dspAlu.scala 79:65]
        node _T_206 = bits(io.in_rs1, 7, 7) @[dspAlu.scala 80:16]
        node _T_208 = eq(_T_206, UInt<1>("h00")) @[dspAlu.scala 80:20]
        when _T_208 : @[dspAlu.scala 80:28]
          add1_r <= UInt<7>("h07f") @[dspAlu.scala 80:35]
          skip @[dspAlu.scala 80:28]
        else : @[dspAlu.scala 81:11]
          add1_r <= UInt<8>("h080") @[dspAlu.scala 81:18]
          skip @[dspAlu.scala 81:11]
        skip @[dspAlu.scala 79:65]
      skip @[dspAlu.scala 78:28]
    else : @[dspAlu.scala 84:34]
      node _T_211 = eq(io.opcode, UInt<7>("h04")) @[dspAlu.scala 84:22]
      when _T_211 : @[dspAlu.scala 84:34]
        node _T_212 = bits(add1, 8, 8) @[dspAlu.scala 85:11]
        node _T_214 = eq(_T_212, UInt<1>("h01")) @[dspAlu.scala 85:15]
        when _T_214 : @[dspAlu.scala 85:23]
          node _T_217 = cat(UInt<1>("h00"), UInt<8>("h0ff")) @[Cat.scala 30:58]
          add1_r <= _T_217 @[dspAlu.scala 85:30]
          skip @[dspAlu.scala 85:23]
        skip @[dspAlu.scala 84:34]
      else : @[dspAlu.scala 87:11]
        add1_r <= add1 @[dspAlu.scala 87:18]
        skip @[dspAlu.scala 87:11]
    reg add2_r : UInt<17>, clock with : (reset => (reset, UInt<17>("h00"))) @[dspAlu.scala 88:21]
    node _T_220 = eq(io.opcode, UInt<7>("h01")) @[dspAlu.scala 89:17]
    when _T_220 : @[dspAlu.scala 89:28]
      node _T_221 = bits(io.in_rs1, 15, 15) @[dspAlu.scala 90:16]
      node _T_222 = bits(io.in_rs2, 15, 15) @[dspAlu.scala 90:34]
      node _T_223 = eq(_T_221, _T_222) @[dspAlu.scala 90:21]
      node _T_224 = bits(add2, 15, 15) @[dspAlu.scala 90:46]
      node _T_225 = bits(io.in_rs1, 15, 15) @[dspAlu.scala 90:64]
      node _T_226 = neq(_T_224, _T_225) @[dspAlu.scala 90:51]
      node _T_227 = and(_T_223, _T_226) @[dspAlu.scala 90:39]
      when _T_227 : @[dspAlu.scala 90:69]
        node _T_228 = bits(io.in_rs1, 15, 15) @[dspAlu.scala 91:16]
        node _T_230 = eq(_T_228, UInt<1>("h00")) @[dspAlu.scala 91:21]
        when _T_230 : @[dspAlu.scala 91:29]
          node _T_233 = cat(UInt<1>("h00"), UInt<15>("h07f00")) @[Cat.scala 30:58]
          add2_r <= _T_233 @[dspAlu.scala 91:36]
          skip @[dspAlu.scala 91:29]
        else : @[dspAlu.scala 92:11]
          node _T_236 = cat(UInt<1>("h00"), UInt<16>("h08000")) @[Cat.scala 30:58]
          add2_r <= _T_236 @[dspAlu.scala 92:18]
          skip @[dspAlu.scala 92:11]
        skip @[dspAlu.scala 90:69]
      skip @[dspAlu.scala 89:28]
    else : @[dspAlu.scala 95:34]
      node _T_237 = eq(io.opcode, UInt<7>("h04")) @[dspAlu.scala 95:22]
      when _T_237 : @[dspAlu.scala 95:34]
        node _T_238 = bits(add2, 16, 16) @[dspAlu.scala 96:11]
        node _T_240 = eq(_T_238, UInt<1>("h01")) @[dspAlu.scala 96:16]
        when _T_240 : @[dspAlu.scala 96:24]
          node _T_243 = cat(UInt<1>("h00"), UInt<16>("h0ff00")) @[Cat.scala 30:58]
          add2_r <= _T_243 @[dspAlu.scala 96:31]
          skip @[dspAlu.scala 96:24]
        skip @[dspAlu.scala 95:34]
      else : @[dspAlu.scala 98:11]
        add2_r <= add2 @[dspAlu.scala 98:18]
        skip @[dspAlu.scala 98:11]
    reg add3_r : UInt<25>, clock with : (reset => (reset, UInt<25>("h00"))) @[dspAlu.scala 99:21]
    node _T_246 = eq(io.opcode, UInt<7>("h01")) @[dspAlu.scala 100:17]
    when _T_246 : @[dspAlu.scala 100:28]
      node _T_247 = bits(io.in_rs1, 23, 23) @[dspAlu.scala 101:16]
      node _T_248 = bits(io.in_rs2, 23, 23) @[dspAlu.scala 101:34]
      node _T_249 = eq(_T_247, _T_248) @[dspAlu.scala 101:21]
      node _T_250 = bits(add3, 23, 23) @[dspAlu.scala 101:46]
      node _T_251 = bits(io.in_rs1, 23, 23) @[dspAlu.scala 101:64]
      node _T_252 = neq(_T_250, _T_251) @[dspAlu.scala 101:51]
      node _T_253 = and(_T_249, _T_252) @[dspAlu.scala 101:39]
      when _T_253 : @[dspAlu.scala 101:69]
        node _T_254 = bits(io.in_rs1, 23, 23) @[dspAlu.scala 102:16]
        node _T_256 = eq(_T_254, UInt<1>("h00")) @[dspAlu.scala 102:21]
        when _T_256 : @[dspAlu.scala 102:29]
          node _T_259 = cat(UInt<1>("h00"), UInt<23>("h07f0000")) @[Cat.scala 30:58]
          add3_r <= _T_259 @[dspAlu.scala 102:36]
          skip @[dspAlu.scala 102:29]
        else : @[dspAlu.scala 103:11]
          node _T_262 = cat(UInt<1>("h00"), UInt<24>("h0800000")) @[Cat.scala 30:58]
          add3_r <= _T_262 @[dspAlu.scala 103:18]
          skip @[dspAlu.scala 103:11]
        skip @[dspAlu.scala 101:69]
      skip @[dspAlu.scala 100:28]
    else : @[dspAlu.scala 106:34]
      node _T_263 = eq(io.opcode, UInt<7>("h04")) @[dspAlu.scala 106:22]
      when _T_263 : @[dspAlu.scala 106:34]
        node _T_264 = bits(add3, 24, 24) @[dspAlu.scala 107:11]
        node _T_266 = eq(_T_264, UInt<1>("h01")) @[dspAlu.scala 107:16]
        when _T_266 : @[dspAlu.scala 107:24]
          node _T_269 = cat(UInt<1>("h00"), UInt<24>("h0ff0000")) @[Cat.scala 30:58]
          add3_r <= _T_269 @[dspAlu.scala 107:31]
          skip @[dspAlu.scala 107:24]
        skip @[dspAlu.scala 106:34]
      else : @[dspAlu.scala 109:11]
        add3_r <= add3 @[dspAlu.scala 109:18]
        skip @[dspAlu.scala 109:11]
    reg add4_r : UInt<33>, clock with : (reset => (reset, UInt<33>("h00"))) @[dspAlu.scala 110:21]
    node _T_272 = eq(io.opcode, UInt<7>("h01")) @[dspAlu.scala 111:17]
    when _T_272 : @[dspAlu.scala 111:28]
      node _T_273 = bits(io.in_rs1, 31, 31) @[dspAlu.scala 112:16]
      node _T_274 = bits(io.in_rs2, 31, 31) @[dspAlu.scala 112:34]
      node _T_275 = eq(_T_273, _T_274) @[dspAlu.scala 112:21]
      node _T_276 = bits(add4, 31, 31) @[dspAlu.scala 112:46]
      node _T_277 = bits(io.in_rs1, 31, 31) @[dspAlu.scala 112:64]
      node _T_278 = neq(_T_276, _T_277) @[dspAlu.scala 112:51]
      node _T_279 = and(_T_275, _T_278) @[dspAlu.scala 112:39]
      when _T_279 : @[dspAlu.scala 112:69]
        node _T_280 = bits(io.in_rs1, 31, 31) @[dspAlu.scala 113:16]
        node _T_282 = eq(_T_280, UInt<1>("h00")) @[dspAlu.scala 113:21]
        when _T_282 : @[dspAlu.scala 113:29]
          node _T_285 = cat(UInt<1>("h00"), UInt<31>("h07f000000")) @[Cat.scala 30:58]
          add4_r <= _T_285 @[dspAlu.scala 113:36]
          skip @[dspAlu.scala 113:29]
        else : @[dspAlu.scala 114:11]
          node _T_288 = cat(UInt<1>("h00"), UInt<32>("h080000000")) @[Cat.scala 30:58]
          add4_r <= _T_288 @[dspAlu.scala 114:18]
          skip @[dspAlu.scala 114:11]
        skip @[dspAlu.scala 112:69]
      skip @[dspAlu.scala 111:28]
    else : @[dspAlu.scala 117:34]
      node _T_289 = eq(io.opcode, UInt<7>("h04")) @[dspAlu.scala 117:22]
      when _T_289 : @[dspAlu.scala 117:34]
        node _T_290 = bits(add4, 32, 32) @[dspAlu.scala 118:11]
        node _T_292 = eq(_T_290, UInt<1>("h01")) @[dspAlu.scala 118:16]
        when _T_292 : @[dspAlu.scala 118:24]
          node _T_295 = cat(UInt<1>("h00"), UInt<32>("h0ff000000")) @[Cat.scala 30:58]
          add4_r <= _T_295 @[dspAlu.scala 118:31]
          skip @[dspAlu.scala 118:24]
        skip @[dspAlu.scala 117:34]
      else : @[dspAlu.scala 120:11]
        add4_r <= add4 @[dspAlu.scala 120:18]
        skip @[dspAlu.scala 120:11]
    node _T_297 = bits(add4, 31, 24) @[dspAlu.scala 122:44]
    node _T_298 = bits(add3, 23, 16) @[dspAlu.scala 122:56]
    node _T_299 = bits(add2, 15, 8) @[dspAlu.scala 122:68]
    node _T_300 = bits(add1, 7, 0) @[dspAlu.scala 122:79]
    node _T_301 = cat(_T_299, _T_300) @[Cat.scala 30:58]
    node _T_302 = cat(_T_297, _T_298) @[Cat.scala 30:58]
    node _T_303 = cat(_T_302, _T_301) @[Cat.scala 30:58]
    node _T_304 = bits(add4_r, 31, 24) @[dspAlu.scala 123:46]
    node _T_305 = bits(add3_r, 23, 16) @[dspAlu.scala 123:60]
    node _T_306 = bits(add2_r, 15, 8) @[dspAlu.scala 123:74]
    node _T_307 = bits(add1_r, 7, 0) @[dspAlu.scala 123:87]
    node _T_308 = cat(_T_306, _T_307) @[Cat.scala 30:58]
    node _T_309 = cat(_T_304, _T_305) @[Cat.scala 30:58]
    node _T_310 = cat(_T_309, _T_308) @[Cat.scala 30:58]
    node _T_311 = bits(add4, 32, 25) @[dspAlu.scala 124:44]
    node _T_312 = bits(add3, 24, 17) @[dspAlu.scala 124:56]
    node _T_313 = bits(add2, 16, 9) @[dspAlu.scala 124:68]
    node _T_314 = bits(add1, 8, 1) @[dspAlu.scala 124:79]
    node _T_315 = cat(_T_313, _T_314) @[Cat.scala 30:58]
    node _T_316 = cat(_T_311, _T_312) @[Cat.scala 30:58]
    node _T_317 = cat(_T_316, _T_315) @[Cat.scala 30:58]
    node _T_318 = bits(add4, 31, 24) @[dspAlu.scala 125:44]
    node _T_319 = bits(add3, 23, 16) @[dspAlu.scala 125:56]
    node _T_320 = bits(add2, 15, 8) @[dspAlu.scala 125:68]
    node _T_321 = bits(add1, 7, 0) @[dspAlu.scala 125:79]
    node _T_322 = cat(_T_320, _T_321) @[Cat.scala 30:58]
    node _T_323 = cat(_T_318, _T_319) @[Cat.scala 30:58]
    node _T_324 = cat(_T_323, _T_322) @[Cat.scala 30:58]
    node _T_325 = bits(add4_r, 31, 24) @[dspAlu.scala 126:46]
    node _T_326 = bits(add3_r, 23, 16) @[dspAlu.scala 126:60]
    node _T_327 = bits(add2_r, 15, 8) @[dspAlu.scala 126:74]
    node _T_328 = bits(add1_r, 7, 0) @[dspAlu.scala 126:87]
    node _T_329 = cat(_T_327, _T_328) @[Cat.scala 30:58]
    node _T_330 = cat(_T_325, _T_326) @[Cat.scala 30:58]
    node _T_331 = cat(_T_330, _T_329) @[Cat.scala 30:58]
    node _T_332 = bits(add4, 32, 25) @[dspAlu.scala 127:44]
    node _T_333 = bits(add3, 24, 17) @[dspAlu.scala 127:56]
    node _T_334 = bits(add2, 16, 9) @[dspAlu.scala 127:68]
    node _T_335 = bits(add1, 8, 1) @[dspAlu.scala 127:79]
    node _T_336 = cat(_T_334, _T_335) @[Cat.scala 30:58]
    node _T_337 = cat(_T_332, _T_333) @[Cat.scala 30:58]
    node _T_338 = cat(_T_337, _T_336) @[Cat.scala 30:58]
    node _T_339 = eq(UInt<7>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_340 = mux(_T_339, _T_338, UInt<33>("h00")) @[Mux.scala 46:16]
    node _T_341 = eq(UInt<7>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_342 = mux(_T_341, _T_331, _T_340) @[Mux.scala 46:16]
    node _T_343 = eq(UInt<7>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_344 = mux(_T_343, _T_324, _T_342) @[Mux.scala 46:16]
    node _T_345 = eq(UInt<7>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_346 = mux(_T_345, _T_317, _T_344) @[Mux.scala 46:16]
    node _T_347 = eq(UInt<7>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_348 = mux(_T_347, _T_310, _T_346) @[Mux.scala 46:16]
    node _T_349 = eq(UInt<7>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_350 = mux(_T_349, _T_303, _T_348) @[Mux.scala 46:16]
    io.out <= _T_350 @[dspAlu.scala 121:25]
    
