
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000007230 <.init>:
    7230:	stp	x29, x30, [sp, #-16]!
    7234:	mov	x29, sp
    7238:	bl	8220 <*ABS*@plt+0x20>
    723c:	ldp	x29, x30, [sp], #16
    7240:	ret

Disassembly of section .plt:

0000000000007250 <mbrtowc@plt-0x20>:
    7250:	stp	x16, x30, [sp, #-16]!
    7254:	adrp	x16, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    7258:	ldr	x17, [x16, #4088]
    725c:	add	x16, x16, #0xff8
    7260:	br	x17
    7264:	nop
    7268:	nop
    726c:	nop

0000000000007270 <mbrtowc@plt>:
    7270:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7274:	ldr	x17, [x16]
    7278:	add	x16, x16, #0x0
    727c:	br	x17

0000000000007280 <memcpy@plt>:
    7280:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7284:	ldr	x17, [x16, #8]
    7288:	add	x16, x16, #0x8
    728c:	br	x17

0000000000007290 <getpwnam_r@plt>:
    7290:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7294:	ldr	x17, [x16, #16]
    7298:	add	x16, x16, #0x10
    729c:	br	x17

00000000000072a0 <memmove@plt>:
    72a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72a4:	ldr	x17, [x16, #24]
    72a8:	add	x16, x16, #0x18
    72ac:	br	x17

00000000000072b0 <scols_parse_version_string@plt>:
    72b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72b4:	ldr	x17, [x16, #32]
    72b8:	add	x16, x16, #0x20
    72bc:	br	x17

00000000000072c0 <scols_column_set_whint@plt>:
    72c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72c4:	ldr	x17, [x16, #40]
    72c8:	add	x16, x16, #0x28
    72cc:	br	x17

00000000000072d0 <getcwd@plt>:
    72d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72d4:	ldr	x17, [x16, #48]
    72d8:	add	x16, x16, #0x30
    72dc:	br	x17

00000000000072e0 <scols_symbols_set_branch@plt>:
    72e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72e4:	ldr	x17, [x16, #56]
    72e8:	add	x16, x16, #0x38
    72ec:	br	x17

00000000000072f0 <setuid@plt>:
    72f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    72f4:	ldr	x17, [x16, #64]
    72f8:	add	x16, x16, #0x40
    72fc:	br	x17

0000000000007300 <strtok@plt>:
    7300:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7304:	ldr	x17, [x16, #72]
    7308:	add	x16, x16, #0x48
    730c:	br	x17

0000000000007310 <scols_table_remove_line@plt>:
    7310:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7314:	ldr	x17, [x16, #80]
    7318:	add	x16, x16, #0x50
    731c:	br	x17

0000000000007320 <scols_new_column@plt>:
    7320:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7324:	ldr	x17, [x16, #88]
    7328:	add	x16, x16, #0x58
    732c:	br	x17

0000000000007330 <strtoul@plt>:
    7330:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7334:	ldr	x17, [x16, #96]
    7338:	add	x16, x16, #0x60
    733c:	br	x17

0000000000007340 <strlen@plt>:
    7340:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7344:	ldr	x17, [x16, #104]
    7348:	add	x16, x16, #0x68
    734c:	br	x17

0000000000007350 <scols_column_is_strict_width@plt>:
    7350:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7354:	ldr	x17, [x16, #112]
    7358:	add	x16, x16, #0x70
    735c:	br	x17

0000000000007360 <__sched_cpufree@plt>:
    7360:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7364:	ldr	x17, [x16, #120]
    7368:	add	x16, x16, #0x78
    736c:	br	x17

0000000000007370 <fputs@plt>:
    7370:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16, #128]
    7378:	add	x16, x16, #0x80
    737c:	br	x17

0000000000007380 <mbstowcs@plt>:
    7380:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #136]
    7388:	add	x16, x16, #0x88
    738c:	br	x17

0000000000007390 <exit@plt>:
    7390:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #144]
    7398:	add	x16, x16, #0x90
    739c:	br	x17

00000000000073a0 <scols_column_get_safechars@plt>:
    73a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #152]
    73a8:	add	x16, x16, #0x98
    73ac:	br	x17

00000000000073b0 <scols_unref_symbols@plt>:
    73b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #160]
    73b8:	add	x16, x16, #0xa0
    73bc:	br	x17

00000000000073c0 <raise@plt>:
    73c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #168]
    73c8:	add	x16, x16, #0xa8
    73cc:	br	x17

00000000000073d0 <scols_line_refer_data@plt>:
    73d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #176]
    73d8:	add	x16, x16, #0xb0
    73dc:	br	x17

00000000000073e0 <dup@plt>:
    73e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #184]
    73e8:	add	x16, x16, #0xb8
    73ec:	br	x17

00000000000073f0 <__libc_current_sigrtmax@plt>:
    73f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #192]
    73f8:	add	x16, x16, #0xc0
    73fc:	br	x17

0000000000007400 <execl@plt>:
    7400:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #200]
    7408:	add	x16, x16, #0xc8
    740c:	br	x17

0000000000007410 <scols_table_is_noheadings@plt>:
    7410:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #208]
    7418:	add	x16, x16, #0xd0
    741c:	br	x17

0000000000007420 <scols_table_is_tree@plt>:
    7420:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #216]
    7428:	add	x16, x16, #0xd8
    742c:	br	x17

0000000000007430 <scols_reset_iter@plt>:
    7430:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #224]
    7438:	add	x16, x16, #0xe0
    743c:	br	x17

0000000000007440 <getegid@plt>:
    7440:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #232]
    7448:	add	x16, x16, #0xe8
    744c:	br	x17

0000000000007450 <strtoll@plt>:
    7450:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #240]
    7458:	add	x16, x16, #0xf0
    745c:	br	x17

0000000000007460 <scols_table_add_column@plt>:
    7460:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #248]
    7468:	add	x16, x16, #0xf8
    746c:	br	x17

0000000000007470 <strtod@plt>:
    7470:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #256]
    7478:	add	x16, x16, #0x100
    747c:	br	x17

0000000000007480 <geteuid@plt>:
    7480:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #264]
    7488:	add	x16, x16, #0x108
    748c:	br	x17

0000000000007490 <secure_getenv@plt>:
    7490:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #272]
    7498:	add	x16, x16, #0x110
    749c:	br	x17

00000000000074a0 <scols_new_line@plt>:
    74a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #280]
    74a8:	add	x16, x16, #0x118
    74ac:	br	x17

00000000000074b0 <ttyname@plt>:
    74b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #288]
    74b8:	add	x16, x16, #0x120
    74bc:	br	x17

00000000000074c0 <localtime_r@plt>:
    74c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #296]
    74c8:	add	x16, x16, #0x128
    74cc:	br	x17

00000000000074d0 <setenv@plt>:
    74d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #304]
    74d8:	add	x16, x16, #0x130
    74dc:	br	x17

00000000000074e0 <readlink@plt>:
    74e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #312]
    74e8:	add	x16, x16, #0x138
    74ec:	br	x17

00000000000074f0 <__cxa_finalize@plt>:
    74f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #320]
    74f8:	add	x16, x16, #0x140
    74fc:	br	x17

0000000000007500 <sprintf@plt>:
    7500:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #328]
    7508:	add	x16, x16, #0x148
    750c:	br	x17

0000000000007510 <getuid@plt>:
    7510:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #336]
    7518:	add	x16, x16, #0x150
    751c:	br	x17

0000000000007520 <pipe@plt>:
    7520:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #344]
    7528:	add	x16, x16, #0x158
    752c:	br	x17

0000000000007530 <opendir@plt>:
    7530:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #352]
    7538:	add	x16, x16, #0x160
    753c:	br	x17

0000000000007540 <strftime@plt>:
    7540:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #360]
    7548:	add	x16, x16, #0x168
    754c:	br	x17

0000000000007550 <__cxa_atexit@plt>:
    7550:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #368]
    7558:	add	x16, x16, #0x170
    755c:	br	x17

0000000000007560 <fputc@plt>:
    7560:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #376]
    7568:	add	x16, x16, #0x178
    756c:	br	x17

0000000000007570 <scols_cell_get_data@plt>:
    7570:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #384]
    7578:	add	x16, x16, #0x180
    757c:	br	x17

0000000000007580 <qsort@plt>:
    7580:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #392]
    7588:	add	x16, x16, #0x188
    758c:	br	x17

0000000000007590 <scols_cell_copy_content@plt>:
    7590:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #400]
    7598:	add	x16, x16, #0x190
    759c:	br	x17

00000000000075a0 <asprintf@plt>:
    75a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #408]
    75a8:	add	x16, x16, #0x198
    75ac:	br	x17

00000000000075b0 <getpwuid_r@plt>:
    75b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #416]
    75b8:	add	x16, x16, #0x1a0
    75bc:	br	x17

00000000000075c0 <fork@plt>:
    75c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #424]
    75c8:	add	x16, x16, #0x1a8
    75cc:	br	x17

00000000000075d0 <strptime@plt>:
    75d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #432]
    75d8:	add	x16, x16, #0x1b0
    75dc:	br	x17

00000000000075e0 <lseek@plt>:
    75e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #440]
    75e8:	add	x16, x16, #0x1b8
    75ec:	br	x17

00000000000075f0 <scols_column_set_flags@plt>:
    75f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #448]
    75f8:	add	x16, x16, #0x1c0
    75fc:	br	x17

0000000000007600 <__ctype_tolower_loc@plt>:
    7600:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #456]
    7608:	add	x16, x16, #0x1c8
    760c:	br	x17

0000000000007610 <snprintf@plt>:
    7610:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #464]
    7618:	add	x16, x16, #0x1d0
    761c:	br	x17

0000000000007620 <localeconv@plt>:
    7620:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #472]
    7628:	add	x16, x16, #0x1d8
    762c:	br	x17

0000000000007630 <stpcpy@plt>:
    7630:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #480]
    7638:	add	x16, x16, #0x1e0
    763c:	br	x17

0000000000007640 <scols_table_get_stream@plt>:
    7640:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #488]
    7648:	add	x16, x16, #0x1e8
    764c:	br	x17

0000000000007650 <scols_table_set_termwidth@plt>:
    7650:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #496]
    7658:	add	x16, x16, #0x1f0
    765c:	br	x17

0000000000007660 <scols_line_alloc_cells@plt>:
    7660:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #504]
    7668:	add	x16, x16, #0x1f8
    766c:	br	x17

0000000000007670 <scols_symbols_set_group_horizontal@plt>:
    7670:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #512]
    7678:	add	x16, x16, #0x200
    767c:	br	x17

0000000000007680 <scols_table_is_ascii@plt>:
    7680:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #520]
    7688:	add	x16, x16, #0x208
    768c:	br	x17

0000000000007690 <fclose@plt>:
    7690:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #528]
    7698:	add	x16, x16, #0x210
    769c:	br	x17

00000000000076a0 <scols_table_print_range@plt>:
    76a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #536]
    76a8:	add	x16, x16, #0x218
    76ac:	br	x17

00000000000076b0 <getpid@plt>:
    76b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #544]
    76b8:	add	x16, x16, #0x220
    76bc:	br	x17

00000000000076c0 <nl_langinfo@plt>:
    76c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #552]
    76c8:	add	x16, x16, #0x228
    76cc:	br	x17

00000000000076d0 <strtok_r@plt>:
    76d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #560]
    76d8:	add	x16, x16, #0x230
    76dc:	br	x17

00000000000076e0 <fopen@plt>:
    76e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #568]
    76e8:	add	x16, x16, #0x238
    76ec:	br	x17

00000000000076f0 <time@plt>:
    76f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #576]
    76f8:	add	x16, x16, #0x240
    76fc:	br	x17

0000000000007700 <scols_table_set_stream@plt>:
    7700:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #584]
    7708:	add	x16, x16, #0x248
    770c:	br	x17

0000000000007710 <scols_symbols_set_group_vertical@plt>:
    7710:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #592]
    7718:	add	x16, x16, #0x250
    771c:	br	x17

0000000000007720 <malloc@plt>:
    7720:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #600]
    7728:	add	x16, x16, #0x258
    772c:	br	x17

0000000000007730 <scols_ref_symbols@plt>:
    7730:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #608]
    7738:	add	x16, x16, #0x260
    773c:	br	x17

0000000000007740 <setsockopt@plt>:
    7740:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #616]
    7748:	add	x16, x16, #0x268
    774c:	br	x17

0000000000007750 <wcwidth@plt>:
    7750:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #624]
    7758:	add	x16, x16, #0x270
    775c:	br	x17

0000000000007760 <scols_copy_line@plt>:
    7760:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #632]
    7768:	add	x16, x16, #0x278
    776c:	br	x17

0000000000007770 <scols_table_set_columns_iter@plt>:
    7770:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #640]
    7778:	add	x16, x16, #0x280
    777c:	br	x17

0000000000007780 <scols_line_get_parent@plt>:
    7780:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #648]
    7788:	add	x16, x16, #0x288
    778c:	br	x17

0000000000007790 <open@plt>:
    7790:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #656]
    7798:	add	x16, x16, #0x290
    779c:	br	x17

00000000000077a0 <scols_table_get_line@plt>:
    77a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #664]
    77a8:	add	x16, x16, #0x298
    77ac:	br	x17

00000000000077b0 <poll@plt>:
    77b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #672]
    77b8:	add	x16, x16, #0x2a0
    77bc:	br	x17

00000000000077c0 <wcswidth@plt>:
    77c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #680]
    77c8:	add	x16, x16, #0x2a8
    77cc:	br	x17

00000000000077d0 <__isoc99_fscanf@plt>:
    77d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #688]
    77d8:	add	x16, x16, #0x2b0
    77dc:	br	x17

00000000000077e0 <getppid@plt>:
    77e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #696]
    77e8:	add	x16, x16, #0x2b8
    77ec:	br	x17

00000000000077f0 <__strtol_internal@plt>:
    77f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #704]
    77f8:	add	x16, x16, #0x2c0
    77fc:	br	x17

0000000000007800 <sigemptyset@plt>:
    7800:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #712]
    7808:	add	x16, x16, #0x2c8
    780c:	br	x17

0000000000007810 <strncmp@plt>:
    7810:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #720]
    7818:	add	x16, x16, #0x2d0
    781c:	br	x17

0000000000007820 <__libc_current_sigrtmin@plt>:
    7820:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #728]
    7828:	add	x16, x16, #0x2d8
    782c:	br	x17

0000000000007830 <scols_column_set_color@plt>:
    7830:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #736]
    7838:	add	x16, x16, #0x2e0
    783c:	br	x17

0000000000007840 <fgetc@plt>:
    7840:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #744]
    7848:	add	x16, x16, #0x2e8
    784c:	br	x17

0000000000007850 <scols_column_is_customwrap@plt>:
    7850:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #752]
    7858:	add	x16, x16, #0x2f0
    785c:	br	x17

0000000000007860 <scols_column_get_header@plt>:
    7860:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #760]
    7868:	add	x16, x16, #0x2f8
    786c:	br	x17

0000000000007870 <memset@plt>:
    7870:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #768]
    7878:	add	x16, x16, #0x300
    787c:	br	x17

0000000000007880 <fdopen@plt>:
    7880:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #776]
    7888:	add	x16, x16, #0x308
    788c:	br	x17

0000000000007890 <gettimeofday@plt>:
    7890:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #784]
    7898:	add	x16, x16, #0x310
    789c:	br	x17

00000000000078a0 <gmtime_r@plt>:
    78a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #792]
    78a8:	add	x16, x16, #0x318
    78ac:	br	x17

00000000000078b0 <scols_cell_refer_data@plt>:
    78b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #800]
    78b8:	add	x16, x16, #0x320
    78bc:	br	x17

00000000000078c0 <random@plt>:
    78c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #808]
    78c8:	add	x16, x16, #0x328
    78cc:	br	x17

00000000000078d0 <__strtoul_internal@plt>:
    78d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #816]
    78d8:	add	x16, x16, #0x330
    78dc:	br	x17

00000000000078e0 <scols_cell_set_color@plt>:
    78e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #824]
    78e8:	add	x16, x16, #0x338
    78ec:	br	x17

00000000000078f0 <scols_column_is_wrap@plt>:
    78f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #832]
    78f8:	add	x16, x16, #0x340
    78fc:	br	x17

0000000000007900 <calloc@plt>:
    7900:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #840]
    7908:	add	x16, x16, #0x348
    790c:	br	x17

0000000000007910 <scols_table_is_maxout@plt>:
    7910:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #848]
    7918:	add	x16, x16, #0x350
    791c:	br	x17

0000000000007920 <setmntent@plt>:
    7920:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #856]
    7928:	add	x16, x16, #0x358
    792c:	br	x17

0000000000007930 <scols_unref_line@plt>:
    7930:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #864]
    7938:	add	x16, x16, #0x360
    793c:	br	x17

0000000000007940 <endmntent@plt>:
    7940:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #872]
    7948:	add	x16, x16, #0x368
    794c:	br	x17

0000000000007950 <__xpg_basename@plt>:
    7950:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #880]
    7958:	add	x16, x16, #0x370
    795c:	br	x17

0000000000007960 <strcasecmp@plt>:
    7960:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #888]
    7968:	add	x16, x16, #0x378
    796c:	br	x17

0000000000007970 <readdir@plt>:
    7970:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #896]
    7978:	add	x16, x16, #0x380
    797c:	br	x17

0000000000007980 <realloc@plt>:
    7980:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #904]
    7988:	add	x16, x16, #0x388
    798c:	br	x17

0000000000007990 <scols_cell_set_data@plt>:
    7990:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #912]
    7998:	add	x16, x16, #0x390
    799c:	br	x17

00000000000079a0 <scols_new_table@plt>:
    79a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #920]
    79a8:	add	x16, x16, #0x398
    79ac:	br	x17

00000000000079b0 <strdup@plt>:
    79b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #928]
    79b8:	add	x16, x16, #0x3a0
    79bc:	br	x17

00000000000079c0 <closedir@plt>:
    79c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #936]
    79c8:	add	x16, x16, #0x3a8
    79cc:	br	x17

00000000000079d0 <strerror@plt>:
    79d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #944]
    79d8:	add	x16, x16, #0x3b0
    79dc:	br	x17

00000000000079e0 <scols_symbols_set_group_middle_child@plt>:
    79e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #952]
    79e8:	add	x16, x16, #0x3b8
    79ec:	br	x17

00000000000079f0 <close@plt>:
    79f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #960]
    79f8:	add	x16, x16, #0x3c0
    79fc:	br	x17

0000000000007a00 <sigaction@plt>:
    7a00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #968]
    7a08:	add	x16, x16, #0x3c8
    7a0c:	br	x17

0000000000007a10 <__sched_cpualloc@plt>:
    7a10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #976]
    7a18:	add	x16, x16, #0x3d0
    7a1c:	br	x17

0000000000007a20 <strrchr@plt>:
    7a20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #984]
    7a28:	add	x16, x16, #0x3d8
    7a2c:	br	x17

0000000000007a30 <__gmon_start__@plt>:
    7a30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #992]
    7a38:	add	x16, x16, #0x3e0
    7a3c:	br	x17

0000000000007a40 <mktime@plt>:
    7a40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #1000]
    7a48:	add	x16, x16, #0x3e8
    7a4c:	br	x17

0000000000007a50 <fdopendir@plt>:
    7a50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #1008]
    7a58:	add	x16, x16, #0x3f0
    7a5c:	br	x17

0000000000007a60 <write@plt>:
    7a60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #1016]
    7a68:	add	x16, x16, #0x3f8
    7a6c:	br	x17

0000000000007a70 <scols_symbols_set_group_middle_member@plt>:
    7a70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #1024]
    7a78:	add	x16, x16, #0x400
    7a7c:	br	x17

0000000000007a80 <abort@plt>:
    7a80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #1032]
    7a88:	add	x16, x16, #0x408
    7a8c:	br	x17

0000000000007a90 <mkostemp@plt>:
    7a90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #1040]
    7a98:	add	x16, x16, #0x410
    7a9c:	br	x17

0000000000007aa0 <setgid@plt>:
    7aa0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #1048]
    7aa8:	add	x16, x16, #0x418
    7aac:	br	x17

0000000000007ab0 <access@plt>:
    7ab0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #1056]
    7ab8:	add	x16, x16, #0x420
    7abc:	br	x17

0000000000007ac0 <scols_table_set_symbols@plt>:
    7ac0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #1064]
    7ac8:	add	x16, x16, #0x428
    7acc:	br	x17

0000000000007ad0 <scols_line_free_cells@plt>:
    7ad0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #1072]
    7ad8:	add	x16, x16, #0x430
    7adc:	br	x17

0000000000007ae0 <scols_cell_get_alignment@plt>:
    7ae0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #1080]
    7ae8:	add	x16, x16, #0x438
    7aec:	br	x17

0000000000007af0 <scols_table_remove_columns@plt>:
    7af0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #1088]
    7af8:	add	x16, x16, #0x440
    7afc:	br	x17

0000000000007b00 <scols_line_set_data@plt>:
    7b00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #1096]
    7b08:	add	x16, x16, #0x448
    7b0c:	br	x17

0000000000007b10 <strsep@plt>:
    7b10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #1104]
    7b18:	add	x16, x16, #0x450
    7b1c:	br	x17

0000000000007b20 <execvp@plt>:
    7b20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #1112]
    7b28:	add	x16, x16, #0x458
    7b2c:	br	x17

0000000000007b30 <strcmp@plt>:
    7b30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #1120]
    7b38:	add	x16, x16, #0x460
    7b3c:	br	x17

0000000000007b40 <getpwuid@plt>:
    7b40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1128]
    7b48:	add	x16, x16, #0x468
    7b4c:	br	x17

0000000000007b50 <warn@plt>:
    7b50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1136]
    7b58:	add	x16, x16, #0x470
    7b5c:	br	x17

0000000000007b60 <__ctype_b_loc@plt>:
    7b60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1144]
    7b68:	add	x16, x16, #0x478
    7b6c:	br	x17

0000000000007b70 <rewinddir@plt>:
    7b70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1152]
    7b78:	add	x16, x16, #0x480
    7b7c:	br	x17

0000000000007b80 <strtol@plt>:
    7b80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1160]
    7b88:	add	x16, x16, #0x488
    7b8c:	br	x17

0000000000007b90 <wctomb@plt>:
    7b90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1168]
    7b98:	add	x16, x16, #0x490
    7b9c:	br	x17

0000000000007ba0 <scols_column_is_right@plt>:
    7ba0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1176]
    7ba8:	add	x16, x16, #0x498
    7bac:	br	x17

0000000000007bb0 <scols_cell_get_color@plt>:
    7bb0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1184]
    7bb8:	add	x16, x16, #0x4a0
    7bbc:	br	x17

0000000000007bc0 <scols_new_symbols@plt>:
    7bc0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1192]
    7bc8:	add	x16, x16, #0x4a8
    7bcc:	br	x17

0000000000007bd0 <free@plt>:
    7bd0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1200]
    7bd8:	add	x16, x16, #0x4b0
    7bdc:	br	x17

0000000000007be0 <scols_get_library_version@plt>:
    7be0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1208]
    7be8:	add	x16, x16, #0x4b8
    7bec:	br	x17

0000000000007bf0 <__ctype_get_mb_cur_max@plt>:
    7bf0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1216]
    7bf8:	add	x16, x16, #0x4c0
    7bfc:	br	x17

0000000000007c00 <getgid@plt>:
    7c00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1224]
    7c08:	add	x16, x16, #0x4c8
    7c0c:	br	x17

0000000000007c10 <mempcpy@plt>:
    7c10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1232]
    7c18:	add	x16, x16, #0x4d0
    7c1c:	br	x17

0000000000007c20 <scols_symbols_set_title_padding@plt>:
    7c20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1240]
    7c28:	add	x16, x16, #0x4d8
    7c2c:	br	x17

0000000000007c30 <strncasecmp@plt>:
    7c30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1248]
    7c38:	add	x16, x16, #0x4e0
    7c3c:	br	x17

0000000000007c40 <scols_table_get_termwidth@plt>:
    7c40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1256]
    7c48:	add	x16, x16, #0x4e8
    7c4c:	br	x17

0000000000007c50 <nanosleep@plt>:
    7c50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1264]
    7c58:	add	x16, x16, #0x4f0
    7c5c:	br	x17

0000000000007c60 <vasprintf@plt>:
    7c60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1272]
    7c68:	add	x16, x16, #0x4f8
    7c6c:	br	x17

0000000000007c70 <scols_symbols_set_group_last_member@plt>:
    7c70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1280]
    7c78:	add	x16, x16, #0x500
    7c7c:	br	x17

0000000000007c80 <scols_reset_cell@plt>:
    7c80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1288]
    7c88:	add	x16, x16, #0x508
    7c8c:	br	x17

0000000000007c90 <hasmntopt@plt>:
    7c90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1296]
    7c98:	add	x16, x16, #0x510
    7c9c:	br	x17

0000000000007ca0 <scols_ref_line@plt>:
    7ca0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1304]
    7ca8:	add	x16, x16, #0x518
    7cac:	br	x17

0000000000007cb0 <connect@plt>:
    7cb0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1312]
    7cb8:	add	x16, x16, #0x520
    7cbc:	br	x17

0000000000007cc0 <strndup@plt>:
    7cc0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1320]
    7cc8:	add	x16, x16, #0x528
    7ccc:	br	x17

0000000000007cd0 <strspn@plt>:
    7cd0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1328]
    7cd8:	add	x16, x16, #0x530
    7cdc:	br	x17

0000000000007ce0 <strchr@plt>:
    7ce0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1336]
    7ce8:	add	x16, x16, #0x538
    7cec:	br	x17

0000000000007cf0 <scols_table_is_json@plt>:
    7cf0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1344]
    7cf8:	add	x16, x16, #0x540
    7cfc:	br	x17

0000000000007d00 <scols_table_is_minout@plt>:
    7d00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1352]
    7d08:	add	x16, x16, #0x548
    7d0c:	br	x17

0000000000007d10 <__isoc99_vfscanf@plt>:
    7d10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1360]
    7d18:	add	x16, x16, #0x550
    7d1c:	br	x17

0000000000007d20 <scols_line_remove_child@plt>:
    7d20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1368]
    7d28:	add	x16, x16, #0x558
    7d2c:	br	x17

0000000000007d30 <fwrite@plt>:
    7d30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1376]
    7d38:	add	x16, x16, #0x560
    7d3c:	br	x17

0000000000007d40 <fcntl@plt>:
    7d40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1384]
    7d48:	add	x16, x16, #0x568
    7d4c:	br	x17

0000000000007d50 <socket@plt>:
    7d50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1392]
    7d58:	add	x16, x16, #0x570
    7d5c:	br	x17

0000000000007d60 <fflush@plt>:
    7d60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1400]
    7d68:	add	x16, x16, #0x578
    7d6c:	br	x17

0000000000007d70 <strcpy@plt>:
    7d70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1408]
    7d78:	add	x16, x16, #0x580
    7d7c:	br	x17

0000000000007d80 <dirfd@plt>:
    7d80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1416]
    7d88:	add	x16, x16, #0x588
    7d8c:	br	x17

0000000000007d90 <scols_copy_column@plt>:
    7d90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1424]
    7d98:	add	x16, x16, #0x590
    7d9c:	br	x17

0000000000007da0 <scols_table_next_line@plt>:
    7da0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1432]
    7da8:	add	x16, x16, #0x598
    7dac:	br	x17

0000000000007db0 <scols_unref_table@plt>:
    7db0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1440]
    7db8:	add	x16, x16, #0x5a0
    7dbc:	br	x17

0000000000007dc0 <scols_table_set_column_separator@plt>:
    7dc0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1448]
    7dc8:	add	x16, x16, #0x5a8
    7dcc:	br	x17

0000000000007dd0 <scols_column_is_tree@plt>:
    7dd0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1456]
    7dd8:	add	x16, x16, #0x5b0
    7ddc:	br	x17

0000000000007de0 <warnx@plt>:
    7de0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1464]
    7de8:	add	x16, x16, #0x5b8
    7dec:	br	x17

0000000000007df0 <read@plt>:
    7df0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1472]
    7df8:	add	x16, x16, #0x5c0
    7dfc:	br	x17

0000000000007e00 <isatty@plt>:
    7e00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1480]
    7e08:	add	x16, x16, #0x5c8
    7e0c:	br	x17

0000000000007e10 <jrand48@plt>:
    7e10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1488]
    7e18:	add	x16, x16, #0x5d0
    7e1c:	br	x17

0000000000007e20 <wcstombs@plt>:
    7e20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1496]
    7e28:	add	x16, x16, #0x5d8
    7e2c:	br	x17

0000000000007e30 <scols_table_remove_lines@plt>:
    7e30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1504]
    7e38:	add	x16, x16, #0x5e0
    7e3c:	br	x17

0000000000007e40 <select@plt>:
    7e40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1512]
    7e48:	add	x16, x16, #0x5e8
    7e4c:	br	x17

0000000000007e50 <scols_symbols_set_right@plt>:
    7e50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1520]
    7e58:	add	x16, x16, #0x5f0
    7e5c:	br	x17

0000000000007e60 <scols_line_add_child@plt>:
    7e60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1528]
    7e68:	add	x16, x16, #0x5f8
    7e6c:	br	x17

0000000000007e70 <scols_symbols_set_group_last_child@plt>:
    7e70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1536]
    7e78:	add	x16, x16, #0x600
    7e7c:	br	x17

0000000000007e80 <__fxstat@plt>:
    7e80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1544]
    7e88:	add	x16, x16, #0x608
    7e8c:	br	x17

0000000000007e90 <strstr@plt>:
    7e90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1552]
    7e98:	add	x16, x16, #0x610
    7e9c:	br	x17

0000000000007ea0 <scols_column_is_noextremes@plt>:
    7ea0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1560]
    7ea8:	add	x16, x16, #0x618
    7eac:	br	x17

0000000000007eb0 <scols_symbols_set_cell_padding@plt>:
    7eb0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1568]
    7eb8:	add	x16, x16, #0x620
    7ebc:	br	x17

0000000000007ec0 <dcgettext@plt>:
    7ec0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1576]
    7ec8:	add	x16, x16, #0x628
    7ecc:	br	x17

0000000000007ed0 <srandom@plt>:
    7ed0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1584]
    7ed8:	add	x16, x16, #0x630
    7edc:	br	x17

0000000000007ee0 <realpath@plt>:
    7ee0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1592]
    7ee8:	add	x16, x16, #0x638
    7eec:	br	x17

0000000000007ef0 <scols_table_next_column@plt>:
    7ef0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1600]
    7ef8:	add	x16, x16, #0x640
    7efc:	br	x17

0000000000007f00 <__isoc99_sscanf@plt>:
    7f00:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1608]
    7f08:	add	x16, x16, #0x648
    7f0c:	br	x17

0000000000007f10 <vsnprintf@plt>:
    7f10:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1616]
    7f18:	add	x16, x16, #0x650
    7f1c:	br	x17

0000000000007f20 <scols_table_is_export@plt>:
    7f20:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1624]
    7f28:	add	x16, x16, #0x658
    7f2c:	br	x17

0000000000007f30 <scols_table_set_default_symbols@plt>:
    7f30:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1632]
    7f38:	add	x16, x16, #0x660
    7f3c:	br	x17

0000000000007f40 <scols_table_set_line_separator@plt>:
    7f40:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1640]
    7f48:	add	x16, x16, #0x668
    7f4c:	br	x17

0000000000007f50 <getmntent@plt>:
    7f50:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1648]
    7f58:	add	x16, x16, #0x670
    7f5c:	br	x17

0000000000007f60 <scols_column_is_trunc@plt>:
    7f60:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1656]
    7f68:	add	x16, x16, #0x678
    7f6c:	br	x17

0000000000007f70 <dup2@plt>:
    7f70:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1664]
    7f78:	add	x16, x16, #0x680
    7f7c:	br	x17

0000000000007f80 <scols_line_set_color@plt>:
    7f80:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1672]
    7f88:	add	x16, x16, #0x688
    7f8c:	br	x17

0000000000007f90 <strncpy@plt>:
    7f90:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1680]
    7f98:	add	x16, x16, #0x690
    7f9c:	br	x17

0000000000007fa0 <errx@plt>:
    7fa0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1688]
    7fa8:	add	x16, x16, #0x698
    7fac:	br	x17

0000000000007fb0 <scols_column_is_hidden@plt>:
    7fb0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1696]
    7fb8:	add	x16, x16, #0x6a0
    7fbc:	br	x17

0000000000007fc0 <getrandom@plt>:
    7fc0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1704]
    7fc8:	add	x16, x16, #0x6a8
    7fcc:	br	x17

0000000000007fd0 <iswprint@plt>:
    7fd0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1712]
    7fd8:	add	x16, x16, #0x6b0
    7fdc:	br	x17

0000000000007fe0 <scols_table_add_line@plt>:
    7fe0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1720]
    7fe8:	add	x16, x16, #0x6b8
    7fec:	br	x17

0000000000007ff0 <umask@plt>:
    7ff0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1728]
    7ff8:	add	x16, x16, #0x6c0
    7ffc:	br	x17

0000000000008000 <strcspn@plt>:
    8000:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1736]
    8008:	add	x16, x16, #0x6c8
    800c:	br	x17

0000000000008010 <faccessat@plt>:
    8010:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1744]
    8018:	add	x16, x16, #0x6d0
    801c:	br	x17

0000000000008020 <vfprintf@plt>:
    8020:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1752]
    8028:	add	x16, x16, #0x6d8
    802c:	br	x17

0000000000008030 <openat@plt>:
    8030:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1760]
    8038:	add	x16, x16, #0x6e0
    803c:	br	x17

0000000000008040 <__assert_fail@plt>:
    8040:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1768]
    8048:	add	x16, x16, #0x6e8
    804c:	br	x17

0000000000008050 <__errno_location@plt>:
    8050:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1776]
    8058:	add	x16, x16, #0x6f0
    805c:	br	x17

0000000000008060 <uname@plt>:
    8060:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1784]
    8068:	add	x16, x16, #0x6f8
    806c:	br	x17

0000000000008070 <getenv@plt>:
    8070:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1792]
    8078:	add	x16, x16, #0x700
    807c:	br	x17

0000000000008080 <scols_symbols_set_group_first_member@plt>:
    8080:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1800]
    8088:	add	x16, x16, #0x708
    808c:	br	x17

0000000000008090 <__xstat@plt>:
    8090:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1808]
    8098:	add	x16, x16, #0x710
    809c:	br	x17

00000000000080a0 <prctl@plt>:
    80a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1816]
    80a8:	add	x16, x16, #0x718
    80ac:	br	x17

00000000000080b0 <open_memstream@plt>:
    80b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1824]
    80b8:	add	x16, x16, #0x720
    80bc:	br	x17

00000000000080c0 <getgrgid@plt>:
    80c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1832]
    80c8:	add	x16, x16, #0x728
    80cc:	br	x17

00000000000080d0 <scols_ref_column@plt>:
    80d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1840]
    80d8:	add	x16, x16, #0x730
    80dc:	br	x17

00000000000080e0 <scols_symbols_set_vertical@plt>:
    80e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1848]
    80e8:	add	x16, x16, #0x738
    80ec:	br	x17

00000000000080f0 <scols_unref_column@plt>:
    80f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1856]
    80f8:	add	x16, x16, #0x740
    80fc:	br	x17

0000000000008100 <syscall@plt>:
    8100:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1864]
    8108:	add	x16, x16, #0x748
    810c:	br	x17

0000000000008110 <waitpid@plt>:
    8110:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1872]
    8118:	add	x16, x16, #0x750
    811c:	br	x17

0000000000008120 <unlink@plt>:
    8120:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1880]
    8128:	add	x16, x16, #0x758
    812c:	br	x17

0000000000008130 <getdtablesize@plt>:
    8130:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1888]
    8138:	add	x16, x16, #0x760
    813c:	br	x17

0000000000008140 <getlogin@plt>:
    8140:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1896]
    8148:	add	x16, x16, #0x768
    814c:	br	x17

0000000000008150 <mkdir@plt>:
    8150:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1904]
    8158:	add	x16, x16, #0x770
    815c:	br	x17

0000000000008160 <scols_line_get_cell@plt>:
    8160:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1912]
    8168:	add	x16, x16, #0x778
    816c:	br	x17

0000000000008170 <fprintf@plt>:
    8170:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1920]
    8178:	add	x16, x16, #0x780
    817c:	br	x17

0000000000008180 <fgets@plt>:
    8180:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1928]
    8188:	add	x16, x16, #0x788
    818c:	br	x17

0000000000008190 <scols_table_get_column@plt>:
    8190:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1936]
    8198:	add	x16, x16, #0x790
    819c:	br	x17

00000000000081a0 <err@plt>:
    81a0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1944]
    81a8:	add	x16, x16, #0x798
    81ac:	br	x17

00000000000081b0 <ioctl@plt>:
    81b0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1952]
    81b8:	add	x16, x16, #0x7a0
    81bc:	br	x17

00000000000081c0 <scols_line_next_child@plt>:
    81c0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1960]
    81c8:	add	x16, x16, #0x7a8
    81cc:	br	x17

00000000000081d0 <__fxstatat@plt>:
    81d0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1968]
    81d8:	add	x16, x16, #0x7b0
    81dc:	br	x17

00000000000081e0 <scols_table_remove_column@plt>:
    81e0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1976]
    81e8:	add	x16, x16, #0x7b8
    81ec:	br	x17

00000000000081f0 <readlinkat@plt>:
    81f0:	adrp	x16, 46000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1984]
    81f8:	add	x16, x16, #0x7c0
    81fc:	br	x17

0000000000008200 <*ABS*@plt>:
    8200:	stp	x2, x3, [sp, #-16]!
    8204:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8208:	adrp	x3, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    820c:	ldr	x2, [x2, #4064]
    8210:	add	x3, x3, #0xfe8
    8214:	br	x2
    8218:	nop
    821c:	nop

Disassembly of section .text:

0000000000008220 <scols_new_iter@@SMARTCOLS_2.25-0xd8>:
    8220:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8224:	ldr	x0, [x0, #4040]
    8228:	cbz	x0, 8230 <*ABS*@plt+0x30>
    822c:	b	7a30 <__gmon_start__@plt>
    8230:	ret
    8234:	nop
    8238:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    823c:	add	x0, x0, #0x810
    8240:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    8244:	add	x1, x1, #0x810
    8248:	cmp	x1, x0
    824c:	b.eq	8264 <*ABS*@plt+0x64>  // b.none
    8250:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8254:	ldr	x1, [x1, #4000]
    8258:	cbz	x1, 8264 <*ABS*@plt+0x64>
    825c:	mov	x16, x1
    8260:	br	x16
    8264:	ret
    8268:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    826c:	add	x0, x0, #0x810
    8270:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    8274:	add	x1, x1, #0x810
    8278:	sub	x1, x1, x0
    827c:	lsr	x2, x1, #63
    8280:	add	x1, x2, x1, asr #3
    8284:	cmp	xzr, x1, asr #1
    8288:	asr	x1, x1, #1
    828c:	b.eq	82a4 <*ABS*@plt+0xa4>  // b.none
    8290:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8294:	ldr	x2, [x2, #4056]
    8298:	cbz	x2, 82a4 <*ABS*@plt+0xa4>
    829c:	mov	x16, x2
    82a0:	br	x16
    82a4:	ret
    82a8:	stp	x29, x30, [sp, #-32]!
    82ac:	mov	x29, sp
    82b0:	str	x19, [sp, #16]
    82b4:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    82b8:	ldrb	w0, [x19, #2064]
    82bc:	cbnz	w0, 82e4 <*ABS*@plt+0xe4>
    82c0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    82c4:	ldr	x0, [x0, #4008]
    82c8:	cbz	x0, 82d8 <*ABS*@plt+0xd8>
    82cc:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
    82d0:	ldr	x0, [x0, #2008]
    82d4:	bl	74f0 <__cxa_finalize@plt>
    82d8:	bl	8238 <*ABS*@plt+0x38>
    82dc:	mov	w0, #0x1                   	// #1
    82e0:	strb	w0, [x19, #2064]
    82e4:	ldr	x19, [sp, #16]
    82e8:	ldp	x29, x30, [sp], #32
    82ec:	ret
    82f0:	b	8268 <*ABS*@plt+0x68>
    82f4:	nop

00000000000082f8 <scols_new_iter@@SMARTCOLS_2.25>:
    82f8:	stp	x29, x30, [sp, #-32]!
    82fc:	mov	x1, #0x18                  	// #24
    8300:	mov	x29, sp
    8304:	str	x19, [sp, #16]
    8308:	mov	w19, w0
    830c:	mov	x0, #0x1                   	// #1
    8310:	bl	7900 <calloc@plt>
    8314:	cbz	x0, 831c <scols_new_iter@@SMARTCOLS_2.25+0x24>
    8318:	str	w19, [x0, #16]
    831c:	ldr	x19, [sp, #16]
    8320:	ldp	x29, x30, [sp], #32
    8324:	ret

0000000000008328 <scols_free_iter@@SMARTCOLS_2.25>:
    8328:	b	7bd0 <free@plt>
    832c:	nop

0000000000008330 <scols_reset_iter@@SMARTCOLS_2.25>:
    8330:	cmn	w1, #0x1
    8334:	b.ne	833c <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    8338:	ldr	w1, [x0, #16]
    833c:	str	xzr, [x0, #16]
    8340:	stp	xzr, xzr, [x0]
    8344:	str	w1, [x0, #16]
    8348:	ret
    834c:	nop

0000000000008350 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    8350:	ldr	w0, [x0, #16]
    8354:	ret

0000000000008358 <scols_new_symbols@@SMARTCOLS_2.25>:
    8358:	stp	x29, x30, [sp, #-16]!
    835c:	mov	x1, #0x68                  	// #104
    8360:	mov	x0, #0x1                   	// #1
    8364:	mov	x29, sp
    8368:	bl	7900 <calloc@plt>
    836c:	cbz	x0, 8378 <scols_new_symbols@@SMARTCOLS_2.25+0x20>
    8370:	mov	w1, #0x1                   	// #1
    8374:	str	w1, [x0]
    8378:	ldp	x29, x30, [sp], #16
    837c:	ret

0000000000008380 <scols_ref_symbols@@SMARTCOLS_2.25>:
    8380:	cbz	x0, 8390 <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    8384:	ldr	w1, [x0]
    8388:	add	w1, w1, #0x1
    838c:	str	w1, [x0]
    8390:	ret
    8394:	nop

0000000000008398 <scols_unref_symbols@@SMARTCOLS_2.25>:
    8398:	cbz	x0, 83cc <scols_unref_symbols@@SMARTCOLS_2.25+0x34>
    839c:	stp	x29, x30, [sp, #-32]!
    83a0:	mov	x29, sp
    83a4:	str	x19, [sp, #16]
    83a8:	mov	x19, x0
    83ac:	ldr	w0, [x0]
    83b0:	sub	w0, w0, #0x1
    83b4:	str	w0, [x19]
    83b8:	cmp	w0, #0x0
    83bc:	b.le	83d0 <scols_unref_symbols@@SMARTCOLS_2.25+0x38>
    83c0:	ldr	x19, [sp, #16]
    83c4:	ldp	x29, x30, [sp], #32
    83c8:	ret
    83cc:	ret
    83d0:	ldr	x0, [x19, #8]
    83d4:	bl	7bd0 <free@plt>
    83d8:	ldr	x0, [x19, #16]
    83dc:	bl	7bd0 <free@plt>
    83e0:	ldr	x0, [x19, #24]
    83e4:	bl	7bd0 <free@plt>
    83e8:	ldr	x0, [x19, #56]
    83ec:	bl	7bd0 <free@plt>
    83f0:	ldr	x0, [x19, #64]
    83f4:	bl	7bd0 <free@plt>
    83f8:	ldr	x0, [x19, #48]
    83fc:	bl	7bd0 <free@plt>
    8400:	ldr	x0, [x19, #32]
    8404:	bl	7bd0 <free@plt>
    8408:	ldr	x0, [x19, #40]
    840c:	bl	7bd0 <free@plt>
    8410:	ldr	x0, [x19, #72]
    8414:	bl	7bd0 <free@plt>
    8418:	ldr	x0, [x19, #80]
    841c:	bl	7bd0 <free@plt>
    8420:	ldr	x0, [x19, #88]
    8424:	bl	7bd0 <free@plt>
    8428:	ldr	x0, [x19, #96]
    842c:	bl	7bd0 <free@plt>
    8430:	mov	x0, x19
    8434:	ldr	x19, [sp, #16]
    8438:	ldp	x29, x30, [sp], #32
    843c:	b	7bd0 <free@plt>

0000000000008440 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8440:	cbz	x0, 8488 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x48>
    8444:	stp	x29, x30, [sp, #-32]!
    8448:	mov	x29, sp
    844c:	stp	x19, x20, [sp, #16]
    8450:	mov	x20, x0
    8454:	mov	x19, x1
    8458:	cbz	x1, 846c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x2c>
    845c:	mov	x0, x1
    8460:	bl	79b0 <strdup@plt>
    8464:	mov	x19, x0
    8468:	cbz	x0, 8490 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x50>
    846c:	ldr	x0, [x20, #8]
    8470:	bl	7bd0 <free@plt>
    8474:	str	x19, [x20, #8]
    8478:	mov	w0, #0x0                   	// #0
    847c:	ldp	x19, x20, [sp, #16]
    8480:	ldp	x29, x30, [sp], #32
    8484:	ret
    8488:	mov	w0, #0xffffffea            	// #-22
    848c:	ret
    8490:	mov	w0, #0xfffffff4            	// #-12
    8494:	b	847c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x3c>

0000000000008498 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    8498:	cbz	x0, 84e0 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x48>
    849c:	stp	x29, x30, [sp, #-32]!
    84a0:	mov	x29, sp
    84a4:	stp	x19, x20, [sp, #16]
    84a8:	mov	x20, x0
    84ac:	mov	x19, x1
    84b0:	cbz	x1, 84c4 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x2c>
    84b4:	mov	x0, x1
    84b8:	bl	79b0 <strdup@plt>
    84bc:	mov	x19, x0
    84c0:	cbz	x0, 84e8 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x50>
    84c4:	ldr	x0, [x20, #16]
    84c8:	bl	7bd0 <free@plt>
    84cc:	str	x19, [x20, #16]
    84d0:	mov	w0, #0x0                   	// #0
    84d4:	ldp	x19, x20, [sp, #16]
    84d8:	ldp	x29, x30, [sp], #32
    84dc:	ret
    84e0:	mov	w0, #0xffffffea            	// #-22
    84e4:	ret
    84e8:	mov	w0, #0xfffffff4            	// #-12
    84ec:	b	84d4 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x3c>

00000000000084f0 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    84f0:	cbz	x0, 8538 <scols_symbols_set_right@@SMARTCOLS_2.25+0x48>
    84f4:	stp	x29, x30, [sp, #-32]!
    84f8:	mov	x29, sp
    84fc:	stp	x19, x20, [sp, #16]
    8500:	mov	x20, x0
    8504:	mov	x19, x1
    8508:	cbz	x1, 851c <scols_symbols_set_right@@SMARTCOLS_2.25+0x2c>
    850c:	mov	x0, x1
    8510:	bl	79b0 <strdup@plt>
    8514:	mov	x19, x0
    8518:	cbz	x0, 8540 <scols_symbols_set_right@@SMARTCOLS_2.25+0x50>
    851c:	ldr	x0, [x20, #24]
    8520:	bl	7bd0 <free@plt>
    8524:	str	x19, [x20, #24]
    8528:	mov	w0, #0x0                   	// #0
    852c:	ldp	x19, x20, [sp, #16]
    8530:	ldp	x29, x30, [sp], #32
    8534:	ret
    8538:	mov	w0, #0xffffffea            	// #-22
    853c:	ret
    8540:	mov	w0, #0xfffffff4            	// #-12
    8544:	b	852c <scols_symbols_set_right@@SMARTCOLS_2.25+0x3c>

0000000000008548 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8548:	cbz	x0, 8590 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x48>
    854c:	stp	x29, x30, [sp, #-32]!
    8550:	mov	x29, sp
    8554:	stp	x19, x20, [sp, #16]
    8558:	mov	x20, x0
    855c:	mov	x19, x1
    8560:	cbz	x1, 8574 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x2c>
    8564:	mov	x0, x1
    8568:	bl	79b0 <strdup@plt>
    856c:	mov	x19, x0
    8570:	cbz	x0, 8598 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x50>
    8574:	ldr	x0, [x20, #88]
    8578:	bl	7bd0 <free@plt>
    857c:	str	x19, [x20, #88]
    8580:	mov	w0, #0x0                   	// #0
    8584:	ldp	x19, x20, [sp, #16]
    8588:	ldp	x29, x30, [sp], #32
    858c:	ret
    8590:	mov	w0, #0xffffffea            	// #-22
    8594:	ret
    8598:	mov	w0, #0xfffffff4            	// #-12
    859c:	b	8584 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x3c>

00000000000085a0 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    85a0:	cbz	x0, 85e8 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x48>
    85a4:	stp	x29, x30, [sp, #-32]!
    85a8:	mov	x29, sp
    85ac:	stp	x19, x20, [sp, #16]
    85b0:	mov	x20, x0
    85b4:	mov	x19, x1
    85b8:	cbz	x1, 85cc <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x2c>
    85bc:	mov	x0, x1
    85c0:	bl	79b0 <strdup@plt>
    85c4:	mov	x19, x0
    85c8:	cbz	x0, 85f0 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x50>
    85cc:	ldr	x0, [x20, #96]
    85d0:	bl	7bd0 <free@plt>
    85d4:	str	x19, [x20, #96]
    85d8:	mov	w0, #0x0                   	// #0
    85dc:	ldp	x19, x20, [sp, #16]
    85e0:	ldp	x29, x30, [sp], #32
    85e4:	ret
    85e8:	mov	w0, #0xffffffea            	// #-22
    85ec:	ret
    85f0:	mov	w0, #0xfffffff4            	// #-12
    85f4:	b	85dc <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x3c>

00000000000085f8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    85f8:	cbz	x0, 8640 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x48>
    85fc:	stp	x29, x30, [sp, #-32]!
    8600:	mov	x29, sp
    8604:	stp	x19, x20, [sp, #16]
    8608:	mov	x20, x0
    860c:	mov	x19, x1
    8610:	cbz	x1, 8624 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x2c>
    8614:	mov	x0, x1
    8618:	bl	79b0 <strdup@plt>
    861c:	mov	x19, x0
    8620:	cbz	x0, 8648 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x50>
    8624:	ldr	x0, [x20, #32]
    8628:	bl	7bd0 <free@plt>
    862c:	str	x19, [x20, #32]
    8630:	mov	w0, #0x0                   	// #0
    8634:	ldp	x19, x20, [sp, #16]
    8638:	ldp	x29, x30, [sp], #32
    863c:	ret
    8640:	mov	w0, #0xffffffea            	// #-22
    8644:	ret
    8648:	mov	w0, #0xfffffff4            	// #-12
    864c:	b	8634 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x3c>

0000000000008650 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    8650:	cbz	x0, 8698 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x48>
    8654:	stp	x29, x30, [sp, #-32]!
    8658:	mov	x29, sp
    865c:	stp	x19, x20, [sp, #16]
    8660:	mov	x20, x0
    8664:	mov	x19, x1
    8668:	cbz	x1, 867c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x2c>
    866c:	mov	x0, x1
    8670:	bl	79b0 <strdup@plt>
    8674:	mov	x19, x0
    8678:	cbz	x0, 86a0 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x50>
    867c:	ldr	x0, [x20, #40]
    8680:	bl	7bd0 <free@plt>
    8684:	str	x19, [x20, #40]
    8688:	mov	w0, #0x0                   	// #0
    868c:	ldp	x19, x20, [sp, #16]
    8690:	ldp	x29, x30, [sp], #32
    8694:	ret
    8698:	mov	w0, #0xffffffea            	// #-22
    869c:	ret
    86a0:	mov	w0, #0xfffffff4            	// #-12
    86a4:	b	868c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x3c>

00000000000086a8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    86a8:	cbz	x0, 86f0 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x48>
    86ac:	stp	x29, x30, [sp, #-32]!
    86b0:	mov	x29, sp
    86b4:	stp	x19, x20, [sp, #16]
    86b8:	mov	x20, x0
    86bc:	mov	x19, x1
    86c0:	cbz	x1, 86d4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x2c>
    86c4:	mov	x0, x1
    86c8:	bl	79b0 <strdup@plt>
    86cc:	mov	x19, x0
    86d0:	cbz	x0, 86f8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x50>
    86d4:	ldr	x0, [x20, #48]
    86d8:	bl	7bd0 <free@plt>
    86dc:	str	x19, [x20, #48]
    86e0:	mov	w0, #0x0                   	// #0
    86e4:	ldp	x19, x20, [sp, #16]
    86e8:	ldp	x29, x30, [sp], #32
    86ec:	ret
    86f0:	mov	w0, #0xffffffea            	// #-22
    86f4:	ret
    86f8:	mov	w0, #0xfffffff4            	// #-12
    86fc:	b	86e4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x3c>

0000000000008700 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8700:	cbz	x0, 8748 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x48>
    8704:	stp	x29, x30, [sp, #-32]!
    8708:	mov	x29, sp
    870c:	stp	x19, x20, [sp, #16]
    8710:	mov	x20, x0
    8714:	mov	x19, x1
    8718:	cbz	x1, 872c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x2c>
    871c:	mov	x0, x1
    8720:	bl	79b0 <strdup@plt>
    8724:	mov	x19, x0
    8728:	cbz	x0, 8750 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x50>
    872c:	ldr	x0, [x20, #56]
    8730:	bl	7bd0 <free@plt>
    8734:	str	x19, [x20, #56]
    8738:	mov	w0, #0x0                   	// #0
    873c:	ldp	x19, x20, [sp, #16]
    8740:	ldp	x29, x30, [sp], #32
    8744:	ret
    8748:	mov	w0, #0xffffffea            	// #-22
    874c:	ret
    8750:	mov	w0, #0xfffffff4            	// #-12
    8754:	b	873c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x3c>

0000000000008758 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    8758:	cbz	x0, 87a0 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x48>
    875c:	stp	x29, x30, [sp, #-32]!
    8760:	mov	x29, sp
    8764:	stp	x19, x20, [sp, #16]
    8768:	mov	x20, x0
    876c:	mov	x19, x1
    8770:	cbz	x1, 8784 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x2c>
    8774:	mov	x0, x1
    8778:	bl	79b0 <strdup@plt>
    877c:	mov	x19, x0
    8780:	cbz	x0, 87a8 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x50>
    8784:	ldr	x0, [x20, #64]
    8788:	bl	7bd0 <free@plt>
    878c:	str	x19, [x20, #64]
    8790:	mov	w0, #0x0                   	// #0
    8794:	ldp	x19, x20, [sp, #16]
    8798:	ldp	x29, x30, [sp], #32
    879c:	ret
    87a0:	mov	w0, #0xffffffea            	// #-22
    87a4:	ret
    87a8:	mov	w0, #0xfffffff4            	// #-12
    87ac:	b	8794 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x3c>

00000000000087b0 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    87b0:	cbz	x0, 87f8 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x48>
    87b4:	stp	x29, x30, [sp, #-32]!
    87b8:	mov	x29, sp
    87bc:	stp	x19, x20, [sp, #16]
    87c0:	mov	x20, x0
    87c4:	mov	x19, x1
    87c8:	cbz	x1, 87dc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x2c>
    87cc:	mov	x0, x1
    87d0:	bl	79b0 <strdup@plt>
    87d4:	mov	x19, x0
    87d8:	cbz	x0, 8800 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x50>
    87dc:	ldr	x0, [x20, #72]
    87e0:	bl	7bd0 <free@plt>
    87e4:	str	x19, [x20, #72]
    87e8:	mov	w0, #0x0                   	// #0
    87ec:	ldp	x19, x20, [sp, #16]
    87f0:	ldp	x29, x30, [sp], #32
    87f4:	ret
    87f8:	mov	w0, #0xffffffea            	// #-22
    87fc:	ret
    8800:	mov	w0, #0xfffffff4            	// #-12
    8804:	b	87ec <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x3c>

0000000000008808 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8808:	cbz	x0, 8850 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x48>
    880c:	stp	x29, x30, [sp, #-32]!
    8810:	mov	x29, sp
    8814:	stp	x19, x20, [sp, #16]
    8818:	mov	x20, x0
    881c:	mov	x19, x1
    8820:	cbz	x1, 8834 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x2c>
    8824:	mov	x0, x1
    8828:	bl	79b0 <strdup@plt>
    882c:	mov	x19, x0
    8830:	cbz	x0, 8858 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x50>
    8834:	ldr	x0, [x20, #80]
    8838:	bl	7bd0 <free@plt>
    883c:	str	x19, [x20, #80]
    8840:	mov	w0, #0x0                   	// #0
    8844:	ldp	x19, x20, [sp, #16]
    8848:	ldp	x29, x30, [sp], #32
    884c:	ret
    8850:	mov	w0, #0xffffffea            	// #-22
    8854:	ret
    8858:	mov	w0, #0xfffffff4            	// #-12
    885c:	b	8844 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x3c>

0000000000008860 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8860:	stp	x29, x30, [sp, #-32]!
    8864:	mov	x29, sp
    8868:	stp	x19, x20, [sp, #16]
    886c:	cbz	x0, 8968 <scols_copy_symbols@@SMARTCOLS_2.25+0x108>
    8870:	mov	x20, x0
    8874:	bl	7bc0 <scols_new_symbols@plt>
    8878:	mov	x19, x0
    887c:	cbz	x0, 8898 <scols_copy_symbols@@SMARTCOLS_2.25+0x38>
    8880:	ldr	x1, [x20, #8]
    8884:	bl	72e0 <scols_symbols_set_branch@plt>
    8888:	cbz	w0, 88a8 <scols_copy_symbols@@SMARTCOLS_2.25+0x48>
    888c:	mov	x0, x19
    8890:	mov	x19, #0x0                   	// #0
    8894:	bl	73b0 <scols_unref_symbols@plt>
    8898:	mov	x0, x19
    889c:	ldp	x19, x20, [sp, #16]
    88a0:	ldp	x29, x30, [sp], #32
    88a4:	ret
    88a8:	ldr	x1, [x20, #16]
    88ac:	mov	x0, x19
    88b0:	bl	80e0 <scols_symbols_set_vertical@plt>
    88b4:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88b8:	ldr	x1, [x20, #24]
    88bc:	mov	x0, x19
    88c0:	bl	7e50 <scols_symbols_set_right@plt>
    88c4:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88c8:	ldr	x1, [x20, #32]
    88cc:	mov	x0, x19
    88d0:	bl	7710 <scols_symbols_set_group_vertical@plt>
    88d4:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88d8:	ldr	x1, [x20, #40]
    88dc:	mov	x0, x19
    88e0:	bl	7670 <scols_symbols_set_group_horizontal@plt>
    88e4:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88e8:	ldr	x1, [x20, #48]
    88ec:	mov	x0, x19
    88f0:	bl	8080 <scols_symbols_set_group_first_member@plt>
    88f4:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88f8:	ldr	x1, [x20, #56]
    88fc:	mov	x0, x19
    8900:	bl	7c70 <scols_symbols_set_group_last_member@plt>
    8904:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8908:	ldr	x1, [x20, #64]
    890c:	mov	x0, x19
    8910:	bl	7a70 <scols_symbols_set_group_middle_member@plt>
    8914:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8918:	ldr	x1, [x20, #80]
    891c:	mov	x0, x19
    8920:	bl	79e0 <scols_symbols_set_group_middle_child@plt>
    8924:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8928:	ldr	x1, [x20, #72]
    892c:	mov	x0, x19
    8930:	bl	7e70 <scols_symbols_set_group_last_child@plt>
    8934:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8938:	ldr	x1, [x20, #88]
    893c:	mov	x0, x19
    8940:	bl	7c20 <scols_symbols_set_title_padding@plt>
    8944:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8948:	ldr	x1, [x20, #96]
    894c:	mov	x0, x19
    8950:	bl	7eb0 <scols_symbols_set_cell_padding@plt>
    8954:	cbnz	w0, 888c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8958:	mov	x0, x19
    895c:	ldp	x19, x20, [sp, #16]
    8960:	ldp	x29, x30, [sp], #32
    8964:	ret
    8968:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    896c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8970:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8974:	add	x3, x3, #0xb10
    8978:	add	x1, x1, #0xae8
    897c:	add	x0, x0, #0xb08
    8980:	mov	w2, #0x101                 	// #257
    8984:	bl	8040 <__assert_fail@plt>
    8988:	stp	x29, x30, [sp, #-64]!
    898c:	mov	x29, sp
    8990:	str	x19, [sp, #16]
    8994:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8998:	cbz	x0, 89ac <scols_copy_symbols@@SMARTCOLS_2.25+0x14c>
    899c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    89a0:	ldr	x1, [x1, #4024]
    89a4:	ldr	w1, [x1]
    89a8:	tbz	w1, #24, 89f4 <scols_copy_symbols@@SMARTCOLS_2.25+0x194>
    89ac:	ldr	x19, [x19, #4016]
    89b0:	add	x3, sp, #0x40
    89b4:	add	x4, sp, #0x40
    89b8:	stp	x3, x4, [sp, #32]
    89bc:	mov	x2, #0x4                   	// #4
    89c0:	ldr	x3, [x19]
    89c4:	mov	x1, #0x1                   	// #1
    89c8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    89cc:	add	x0, x0, #0xb30
    89d0:	str	x4, [sp, #48]
    89d4:	stp	wzr, wzr, [sp, #56]
    89d8:	bl	7d30 <fwrite@plt>
    89dc:	ldr	x1, [x19]
    89e0:	mov	w0, #0xa                   	// #10
    89e4:	bl	7560 <fputc@plt>
    89e8:	ldr	x19, [sp, #16]
    89ec:	ldp	x29, x30, [sp], #64
    89f0:	ret
    89f4:	ldr	x3, [x19, #4016]
    89f8:	mov	x2, x0
    89fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8a00:	add	x1, x1, #0xb28
    8a04:	ldr	x0, [x3]
    8a08:	bl	8170 <fprintf@plt>
    8a0c:	b	89ac <scols_copy_symbols@@SMARTCOLS_2.25+0x14c>

0000000000008a10 <scols_reset_cell@@SMARTCOLS_2.25>:
    8a10:	cbz	x0, 8a4c <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    8a14:	stp	x29, x30, [sp, #-32]!
    8a18:	mov	x29, sp
    8a1c:	str	x19, [sp, #16]
    8a20:	mov	x19, x0
    8a24:	ldr	x0, [x0]
    8a28:	bl	7bd0 <free@plt>
    8a2c:	ldr	x0, [x19, #8]
    8a30:	bl	7bd0 <free@plt>
    8a34:	stp	xzr, xzr, [x19]
    8a38:	mov	w0, #0x0                   	// #0
    8a3c:	stp	xzr, xzr, [x19, #16]
    8a40:	ldr	x19, [sp, #16]
    8a44:	ldp	x29, x30, [sp], #32
    8a48:	ret
    8a4c:	mov	w0, #0xffffffea            	// #-22
    8a50:	ret
    8a54:	nop

0000000000008a58 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8a58:	cbz	x0, 8aa0 <scols_cell_set_data@@SMARTCOLS_2.25+0x48>
    8a5c:	stp	x29, x30, [sp, #-32]!
    8a60:	mov	x29, sp
    8a64:	stp	x19, x20, [sp, #16]
    8a68:	mov	x20, x0
    8a6c:	mov	x19, x1
    8a70:	cbz	x1, 8a84 <scols_cell_set_data@@SMARTCOLS_2.25+0x2c>
    8a74:	mov	x0, x1
    8a78:	bl	79b0 <strdup@plt>
    8a7c:	mov	x19, x0
    8a80:	cbz	x0, 8aa8 <scols_cell_set_data@@SMARTCOLS_2.25+0x50>
    8a84:	ldr	x0, [x20]
    8a88:	bl	7bd0 <free@plt>
    8a8c:	str	x19, [x20]
    8a90:	mov	w0, #0x0                   	// #0
    8a94:	ldp	x19, x20, [sp, #16]
    8a98:	ldp	x29, x30, [sp], #32
    8a9c:	ret
    8aa0:	mov	w0, #0xffffffea            	// #-22
    8aa4:	ret
    8aa8:	mov	w0, #0xfffffff4            	// #-12
    8aac:	b	8a94 <scols_cell_set_data@@SMARTCOLS_2.25+0x3c>

0000000000008ab0 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8ab0:	cbz	x0, 8ae4 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8ab4:	stp	x29, x30, [sp, #-32]!
    8ab8:	mov	x29, sp
    8abc:	stp	x19, x20, [sp, #16]
    8ac0:	mov	x19, x0
    8ac4:	mov	x20, x1
    8ac8:	ldr	x0, [x0]
    8acc:	bl	7bd0 <free@plt>
    8ad0:	str	x20, [x19]
    8ad4:	mov	w0, #0x0                   	// #0
    8ad8:	ldp	x19, x20, [sp, #16]
    8adc:	ldp	x29, x30, [sp], #32
    8ae0:	ret
    8ae4:	mov	w0, #0xffffffea            	// #-22
    8ae8:	ret
    8aec:	nop

0000000000008af0 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8af0:	cbz	x0, 8afc <scols_cell_get_data@@SMARTCOLS_2.25+0xc>
    8af4:	ldr	x0, [x0]
    8af8:	ret
    8afc:	mov	x0, #0x0                   	// #0
    8b00:	ret
    8b04:	nop

0000000000008b08 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8b08:	mov	x2, x0
    8b0c:	cbz	x0, 8b1c <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    8b10:	mov	w0, #0x0                   	// #0
    8b14:	str	x1, [x2, #16]
    8b18:	ret
    8b1c:	mov	w0, #0xffffffea            	// #-22
    8b20:	ret
    8b24:	nop

0000000000008b28 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8b28:	ldr	x0, [x0, #16]
    8b2c:	ret

0000000000008b30 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8b30:	cmp	x1, x0
    8b34:	b.eq	8b8c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x5c>  // b.none
    8b38:	stp	x29, x30, [sp, #-32]!
    8b3c:	mov	x29, sp
    8b40:	stp	x19, x20, [sp, #16]
    8b44:	mov	x19, x1
    8b48:	bl	7570 <scols_cell_get_data@plt>
    8b4c:	mov	x20, x0
    8b50:	mov	x0, x19
    8b54:	bl	7570 <scols_cell_get_data@plt>
    8b58:	mov	x1, x0
    8b5c:	orr	x0, x20, x0
    8b60:	cbz	x0, 8b7c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x4c>
    8b64:	cbz	x20, 8b9c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x6c>
    8b68:	cbz	x1, 8b94 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>
    8b6c:	mov	x0, x20
    8b70:	ldp	x19, x20, [sp, #16]
    8b74:	ldp	x29, x30, [sp], #32
    8b78:	b	7b30 <strcmp@plt>
    8b7c:	mov	w0, #0x0                   	// #0
    8b80:	ldp	x19, x20, [sp, #16]
    8b84:	ldp	x29, x30, [sp], #32
    8b88:	ret
    8b8c:	mov	w0, #0x0                   	// #0
    8b90:	ret
    8b94:	mov	w0, #0x1                   	// #1
    8b98:	b	8b80 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8b9c:	mov	w0, #0xffffffff            	// #-1
    8ba0:	b	8b80 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8ba4:	nop

0000000000008ba8 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8ba8:	stp	x29, x30, [sp, #-32]!
    8bac:	mov	x29, sp
    8bb0:	stp	x19, x20, [sp, #16]
    8bb4:	mov	x20, x0
    8bb8:	mov	x19, x1
    8bbc:	cbz	x1, 8c28 <scols_cell_set_color@@SMARTCOLS_2.25+0x80>
    8bc0:	bl	7b60 <__ctype_b_loc@plt>
    8bc4:	ldrsb	x1, [x19]
    8bc8:	ldr	x0, [x0]
    8bcc:	ldrh	w0, [x0, x1, lsl #1]
    8bd0:	tbnz	w0, #10, 8c04 <scols_cell_set_color@@SMARTCOLS_2.25+0x5c>
    8bd4:	cbz	x20, 8c18 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    8bd8:	mov	x0, x19
    8bdc:	bl	79b0 <strdup@plt>
    8be0:	mov	x19, x0
    8be4:	cbz	x0, 8c34 <scols_cell_set_color@@SMARTCOLS_2.25+0x8c>
    8be8:	ldr	x0, [x20, #8]
    8bec:	bl	7bd0 <free@plt>
    8bf0:	str	x19, [x20, #8]
    8bf4:	mov	w0, #0x0                   	// #0
    8bf8:	ldp	x19, x20, [sp, #16]
    8bfc:	ldp	x29, x30, [sp], #32
    8c00:	ret
    8c04:	mov	x0, x19
    8c08:	bl	16a70 <scols_init_debug@@SMARTCOLS_2.25+0x20a0>
    8c0c:	mov	x19, x0
    8c10:	cbnz	x0, 8bd4 <scols_cell_set_color@@SMARTCOLS_2.25+0x2c>
    8c14:	nop
    8c18:	mov	w0, #0xffffffea            	// #-22
    8c1c:	ldp	x19, x20, [sp, #16]
    8c20:	ldp	x29, x30, [sp], #32
    8c24:	ret
    8c28:	cbnz	x0, 8be8 <scols_cell_set_color@@SMARTCOLS_2.25+0x40>
    8c2c:	mov	w0, #0xffffffea            	// #-22
    8c30:	b	8c1c <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    8c34:	mov	w0, #0xfffffff4            	// #-12
    8c38:	b	8bf8 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>
    8c3c:	nop

0000000000008c40 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8c40:	ldr	x0, [x0, #8]
    8c44:	ret

0000000000008c48 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8c48:	mov	x2, x0
    8c4c:	cbz	x0, 8c5c <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    8c50:	mov	w0, #0x0                   	// #0
    8c54:	str	w1, [x2, #24]
    8c58:	ret
    8c5c:	mov	w0, #0xffffffea            	// #-22
    8c60:	ret
    8c64:	nop

0000000000008c68 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8c68:	ldr	w0, [x0, #24]
    8c6c:	ret

0000000000008c70 <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8c70:	ldr	w1, [x0, #24]
    8c74:	mov	w2, #0x2                   	// #2
    8c78:	and	w0, w1, #0x1
    8c7c:	tst	x1, #0x2
    8c80:	csel	w0, w0, w2, eq  // eq = none
    8c84:	ret

0000000000008c88 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8c88:	stp	x29, x30, [sp, #-48]!
    8c8c:	mov	x29, sp
    8c90:	stp	x19, x20, [sp, #16]
    8c94:	mov	x20, x1
    8c98:	str	x21, [sp, #32]
    8c9c:	mov	x21, x0
    8ca0:	mov	x0, x1
    8ca4:	bl	7570 <scols_cell_get_data@plt>
    8ca8:	mov	x1, x0
    8cac:	mov	x0, x21
    8cb0:	bl	7990 <scols_cell_set_data@plt>
    8cb4:	mov	w19, w0
    8cb8:	cbz	w0, 8ce0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x58>
    8cbc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8cc0:	ldr	x0, [x0, #4024]
    8cc4:	ldr	w0, [x0]
    8cc8:	tbnz	w0, #2, 8d14 <scols_cell_copy_content@@SMARTCOLS_2.25+0x8c>
    8ccc:	mov	w0, w19
    8cd0:	ldp	x19, x20, [sp, #16]
    8cd4:	ldr	x21, [sp, #32]
    8cd8:	ldp	x29, x30, [sp], #48
    8cdc:	ret
    8ce0:	mov	x0, x20
    8ce4:	bl	7bb0 <scols_cell_get_color@plt>
    8ce8:	mov	x1, x0
    8cec:	mov	x0, x21
    8cf0:	bl	78e0 <scols_cell_set_color@plt>
    8cf4:	mov	w19, w0
    8cf8:	cbnz	w0, 8cbc <scols_cell_copy_content@@SMARTCOLS_2.25+0x34>
    8cfc:	ldr	x0, [x20, #16]
    8d00:	str	x0, [x21, #16]
    8d04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8d08:	ldr	x0, [x0, #4024]
    8d0c:	ldr	w0, [x0]
    8d10:	tbz	w0, #2, 8ccc <scols_cell_copy_content@@SMARTCOLS_2.25+0x44>
    8d14:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8d18:	ldr	x0, [x0, #4016]
    8d1c:	ldr	x21, [x0]
    8d20:	bl	76b0 <getpid@plt>
    8d24:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8d28:	mov	w2, w0
    8d2c:	add	x4, x4, #0xb38
    8d30:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8d34:	add	x3, x3, #0xb40
    8d38:	mov	x0, x21
    8d3c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8d40:	add	x1, x1, #0xb50
    8d44:	bl	8170 <fprintf@plt>
    8d48:	mov	x0, x20
    8d4c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8d50:	add	x1, x1, #0xb30
    8d54:	bl	8988 <scols_copy_symbols@@SMARTCOLS_2.25+0x128>
    8d58:	mov	w0, w19
    8d5c:	ldp	x19, x20, [sp, #16]
    8d60:	ldr	x21, [sp, #32]
    8d64:	ldp	x29, x30, [sp], #48
    8d68:	ret
    8d6c:	nop
    8d70:	stp	x29, x30, [sp, #-272]!
    8d74:	mov	x29, sp
    8d78:	stp	x19, x20, [sp, #16]
    8d7c:	mov	x20, x1
    8d80:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8d84:	str	q0, [sp, #96]
    8d88:	str	q1, [sp, #112]
    8d8c:	str	q2, [sp, #128]
    8d90:	str	q3, [sp, #144]
    8d94:	str	q4, [sp, #160]
    8d98:	str	q5, [sp, #176]
    8d9c:	str	q6, [sp, #192]
    8da0:	str	q7, [sp, #208]
    8da4:	stp	x2, x3, [sp, #224]
    8da8:	stp	x4, x5, [sp, #240]
    8dac:	stp	x6, x7, [sp, #256]
    8db0:	cbz	x0, 8dc4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x13c>
    8db4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8db8:	ldr	x1, [x1, #4024]
    8dbc:	ldr	w1, [x1]
    8dc0:	tbz	w1, #24, 8e20 <scols_cell_copy_content@@SMARTCOLS_2.25+0x198>
    8dc4:	ldr	x19, [x19, #4016]
    8dc8:	add	x0, sp, #0x110
    8dcc:	add	x5, sp, #0x110
    8dd0:	stp	x0, x5, [sp, #64]
    8dd4:	mov	w3, #0xffffff80            	// #-128
    8dd8:	add	x2, sp, #0xe0
    8ddc:	mov	w4, #0xffffffd0            	// #-48
    8de0:	str	x2, [sp, #80]
    8de4:	mov	x1, x20
    8de8:	stp	w4, w3, [sp, #88]
    8dec:	add	x2, sp, #0x20
    8df0:	ldp	x4, x5, [sp, #64]
    8df4:	ldr	x0, [x19]
    8df8:	stp	x4, x5, [sp, #32]
    8dfc:	ldp	x4, x5, [sp, #80]
    8e00:	stp	x4, x5, [sp, #48]
    8e04:	bl	8020 <vfprintf@plt>
    8e08:	ldr	x1, [x19]
    8e0c:	mov	w0, #0xa                   	// #10
    8e10:	bl	7560 <fputc@plt>
    8e14:	ldp	x19, x20, [sp, #16]
    8e18:	ldp	x29, x30, [sp], #272
    8e1c:	ret
    8e20:	ldr	x3, [x19, #4016]
    8e24:	mov	x2, x0
    8e28:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8e2c:	add	x1, x1, #0xb28
    8e30:	ldr	x0, [x3]
    8e34:	bl	8170 <fprintf@plt>
    8e38:	b	8dc4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x13c>
    8e3c:	nop

0000000000008e40 <scols_new_column@@SMARTCOLS_2.25>:
    8e40:	stp	x29, x30, [sp, #-32]!
    8e44:	mov	x1, #0xe8                  	// #232
    8e48:	mov	x0, #0x1                   	// #1
    8e4c:	mov	x29, sp
    8e50:	stp	x19, x20, [sp, #16]
    8e54:	bl	7900 <calloc@plt>
    8e58:	mov	x19, x0
    8e5c:	cbz	x0, 8e80 <scols_new_column@@SMARTCOLS_2.25+0x40>
    8e60:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8e64:	ldr	x0, [x0, #4024]
    8e68:	ldr	w0, [x0]
    8e6c:	tbnz	w0, #5, 8e90 <scols_new_column@@SMARTCOLS_2.25+0x50>
    8e70:	mov	x0, x19
    8e74:	mov	w1, #0x1                   	// #1
    8e78:	str	w1, [x0], #200
    8e7c:	stp	x0, x0, [x19, #200]
    8e80:	mov	x0, x19
    8e84:	ldp	x19, x20, [sp, #16]
    8e88:	ldp	x29, x30, [sp], #32
    8e8c:	ret
    8e90:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8e94:	ldr	x0, [x0, #4016]
    8e98:	ldr	x20, [x0]
    8e9c:	bl	76b0 <getpid@plt>
    8ea0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8ea4:	mov	w2, w0
    8ea8:	add	x4, x4, #0xb60
    8eac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8eb0:	add	x3, x3, #0xb40
    8eb4:	mov	x0, x20
    8eb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8ebc:	add	x1, x1, #0xb50
    8ec0:	bl	8170 <fprintf@plt>
    8ec4:	mov	x0, x19
    8ec8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8ecc:	add	x1, x1, #0xb68
    8ed0:	bl	8d70 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    8ed4:	b	8e70 <scols_new_column@@SMARTCOLS_2.25+0x30>

0000000000008ed8 <scols_ref_column@@SMARTCOLS_2.25>:
    8ed8:	cbz	x0, 8ee8 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8edc:	ldr	w1, [x0]
    8ee0:	add	w1, w1, #0x1
    8ee4:	str	w1, [x0]
    8ee8:	ret
    8eec:	nop

0000000000008ef0 <scols_unref_column@@SMARTCOLS_2.25>:
    8ef0:	cbz	x0, 8f70 <scols_unref_column@@SMARTCOLS_2.25+0x80>
    8ef4:	stp	x29, x30, [sp, #-32]!
    8ef8:	mov	x29, sp
    8efc:	stp	x19, x20, [sp, #16]
    8f00:	mov	x19, x0
    8f04:	ldr	w0, [x0]
    8f08:	sub	w0, w0, #0x1
    8f0c:	str	w0, [x19]
    8f10:	cmp	w0, #0x0
    8f14:	b.le	8f24 <scols_unref_column@@SMARTCOLS_2.25+0x34>
    8f18:	ldp	x19, x20, [sp, #16]
    8f1c:	ldp	x29, x30, [sp], #32
    8f20:	ret
    8f24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8f28:	ldr	x0, [x0, #4024]
    8f2c:	ldr	w0, [x0]
    8f30:	tbnz	w0, #5, 8f74 <scols_unref_column@@SMARTCOLS_2.25+0x84>
    8f34:	ldp	x2, x1, [x19, #200]
    8f38:	str	x1, [x2, #8]
    8f3c:	add	x0, x19, #0xa8
    8f40:	str	x2, [x1]
    8f44:	bl	7c80 <scols_reset_cell@plt>
    8f48:	ldr	x0, [x19, #88]
    8f4c:	bl	7bd0 <free@plt>
    8f50:	ldr	x0, [x19, #96]
    8f54:	bl	7bd0 <free@plt>
    8f58:	ldr	x0, [x19, #120]
    8f5c:	bl	7bd0 <free@plt>
    8f60:	mov	x0, x19
    8f64:	ldp	x19, x20, [sp, #16]
    8f68:	ldp	x29, x30, [sp], #32
    8f6c:	b	7bd0 <free@plt>
    8f70:	ret
    8f74:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    8f78:	ldr	x0, [x0, #4016]
    8f7c:	ldr	x20, [x0]
    8f80:	bl	76b0 <getpid@plt>
    8f84:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8f88:	mov	w2, w0
    8f8c:	add	x4, x4, #0xb60
    8f90:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8f94:	add	x3, x3, #0xb40
    8f98:	mov	x0, x20
    8f9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8fa0:	add	x1, x1, #0xb50
    8fa4:	bl	8170 <fprintf@plt>
    8fa8:	mov	x0, x19
    8fac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    8fb0:	add	x1, x1, #0xb70
    8fb4:	bl	8d70 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    8fb8:	b	8f34 <scols_unref_column@@SMARTCOLS_2.25+0x44>
    8fbc:	nop

0000000000008fc0 <scols_column_set_whint@@SMARTCOLS_2.25>:
    8fc0:	mov	x1, x0
    8fc4:	cbz	x0, 8fd4 <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    8fc8:	mov	w0, #0x0                   	// #0
    8fcc:	str	d0, [x1, #56]
    8fd0:	ret
    8fd4:	mov	w0, #0xffffffea            	// #-22
    8fd8:	ret
    8fdc:	nop

0000000000008fe0 <scols_column_get_whint@@SMARTCOLS_2.25>:
    8fe0:	ldr	d0, [x0, #56]
    8fe4:	ret

0000000000008fe8 <scols_column_set_flags@@SMARTCOLS_2.25>:
    8fe8:	cbz	x0, 90d4 <scols_column_set_flags@@SMARTCOLS_2.25+0xec>
    8fec:	stp	x29, x30, [sp, #-48]!
    8ff0:	mov	x29, sp
    8ff4:	stp	x19, x20, [sp, #16]
    8ff8:	mov	x19, x0
    8ffc:	mov	w20, w1
    9000:	ldr	x0, [x0, #216]
    9004:	cbz	x0, 9018 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    9008:	and	w2, w1, #0x2
    900c:	ldr	w1, [x19, #80]
    9010:	tbnz	w1, #1, 903c <scols_column_set_flags@@SMARTCOLS_2.25+0x54>
    9014:	cbnz	w2, 90c4 <scols_column_set_flags@@SMARTCOLS_2.25+0xdc>
    9018:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    901c:	ldr	x0, [x0, #4024]
    9020:	ldr	w0, [x0]
    9024:	tbnz	w0, #5, 905c <scols_column_set_flags@@SMARTCOLS_2.25+0x74>
    9028:	str	w20, [x19, #80]
    902c:	mov	w0, #0x0                   	// #0
    9030:	ldp	x19, x20, [sp, #16]
    9034:	ldp	x29, x30, [sp], #48
    9038:	ret
    903c:	cbnz	w2, 9018 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    9040:	ldr	x1, [x0, #24]
    9044:	sub	x1, x1, #0x1
    9048:	str	x1, [x0, #24]
    904c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9050:	ldr	x0, [x0, #4024]
    9054:	ldr	w0, [x0]
    9058:	tbz	w0, #5, 9028 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    905c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9060:	str	x21, [sp, #32]
    9064:	ldr	x0, [x0, #4016]
    9068:	ldr	x21, [x0]
    906c:	bl	76b0 <getpid@plt>
    9070:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9074:	mov	w2, w0
    9078:	add	x4, x4, #0xb60
    907c:	mov	x0, x21
    9080:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9084:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9088:	add	x3, x3, #0xb40
    908c:	add	x1, x1, #0xb50
    9090:	bl	8170 <fprintf@plt>
    9094:	ldr	w2, [x19, #80]
    9098:	mov	w3, w20
    909c:	mov	x0, x19
    90a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    90a4:	add	x1, x1, #0xb78
    90a8:	bl	8d70 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    90ac:	ldr	x21, [sp, #32]
    90b0:	str	w20, [x19, #80]
    90b4:	mov	w0, #0x0                   	// #0
    90b8:	ldp	x19, x20, [sp, #16]
    90bc:	ldp	x29, x30, [sp], #48
    90c0:	ret
    90c4:	ldr	x1, [x0, #24]
    90c8:	add	x1, x1, #0x1
    90cc:	str	x1, [x0, #24]
    90d0:	b	9018 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    90d4:	mov	w0, #0xffffffea            	// #-22
    90d8:	ret
    90dc:	nop

00000000000090e0 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    90e0:	mov	x2, x0
    90e4:	cbz	x0, 90f4 <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    90e8:	mov	w0, #0x0                   	// #0
    90ec:	str	w1, [x2, #76]
    90f0:	ret
    90f4:	mov	w0, #0xffffffea            	// #-22
    90f8:	ret
    90fc:	nop

0000000000009100 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    9100:	cbz	x0, 910c <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    9104:	ldr	w0, [x0, #76]
    9108:	ret
    910c:	mov	w0, #0xffffffea            	// #-22
    9110:	ret
    9114:	nop

0000000000009118 <scols_column_get_table@@SMARTCOLS_2.29>:
    9118:	ldr	x0, [x0, #216]
    911c:	ret

0000000000009120 <scols_column_get_flags@@SMARTCOLS_2.25>:
    9120:	ldr	w0, [x0, #80]
    9124:	ret

0000000000009128 <scols_column_get_header@@SMARTCOLS_2.25>:
    9128:	add	x0, x0, #0xa8
    912c:	ret

0000000000009130 <scols_column_set_color@@SMARTCOLS_2.25>:
    9130:	stp	x29, x30, [sp, #-32]!
    9134:	mov	x29, sp
    9138:	stp	x19, x20, [sp, #16]
    913c:	mov	x20, x0
    9140:	mov	x19, x1
    9144:	cbz	x1, 91b0 <scols_column_set_color@@SMARTCOLS_2.25+0x80>
    9148:	bl	7b60 <__ctype_b_loc@plt>
    914c:	ldrsb	x1, [x19]
    9150:	ldr	x0, [x0]
    9154:	ldrh	w0, [x0, x1, lsl #1]
    9158:	tbnz	w0, #10, 918c <scols_column_set_color@@SMARTCOLS_2.25+0x5c>
    915c:	cbz	x20, 91a0 <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    9160:	mov	x0, x19
    9164:	bl	79b0 <strdup@plt>
    9168:	mov	x19, x0
    916c:	cbz	x0, 91bc <scols_column_set_color@@SMARTCOLS_2.25+0x8c>
    9170:	ldr	x0, [x20, #88]
    9174:	bl	7bd0 <free@plt>
    9178:	str	x19, [x20, #88]
    917c:	mov	w0, #0x0                   	// #0
    9180:	ldp	x19, x20, [sp, #16]
    9184:	ldp	x29, x30, [sp], #32
    9188:	ret
    918c:	mov	x0, x19
    9190:	bl	16a70 <scols_init_debug@@SMARTCOLS_2.25+0x20a0>
    9194:	mov	x19, x0
    9198:	cbnz	x0, 915c <scols_column_set_color@@SMARTCOLS_2.25+0x2c>
    919c:	nop
    91a0:	mov	w0, #0xffffffea            	// #-22
    91a4:	ldp	x19, x20, [sp, #16]
    91a8:	ldp	x29, x30, [sp], #32
    91ac:	ret
    91b0:	cbnz	x0, 9170 <scols_column_set_color@@SMARTCOLS_2.25+0x40>
    91b4:	mov	w0, #0xffffffea            	// #-22
    91b8:	b	91a4 <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    91bc:	mov	w0, #0xfffffff4            	// #-12
    91c0:	b	9180 <scols_column_set_color@@SMARTCOLS_2.25+0x50>
    91c4:	nop

00000000000091c8 <scols_copy_column@@SMARTCOLS_2.25>:
    91c8:	stp	x29, x30, [sp, #-48]!
    91cc:	mov	x29, sp
    91d0:	stp	x19, x20, [sp, #16]
    91d4:	cbz	x0, 92e4 <scols_copy_column@@SMARTCOLS_2.25+0x11c>
    91d8:	mov	x20, x0
    91dc:	bl	7320 <scols_new_column@plt>
    91e0:	mov	x19, x0
    91e4:	cbz	x0, 92e4 <scols_copy_column@@SMARTCOLS_2.25+0x11c>
    91e8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    91ec:	ldr	x0, [x0, #4024]
    91f0:	ldr	w0, [x0]
    91f4:	tbnz	w0, #5, 9294 <scols_copy_column@@SMARTCOLS_2.25+0xcc>
    91f8:	ldr	x1, [x20, #88]
    91fc:	mov	x0, x19
    9200:	bl	7830 <scols_column_set_color@plt>
    9204:	cbnz	w0, 9278 <scols_copy_column@@SMARTCOLS_2.25+0xb0>
    9208:	add	x1, x20, #0xa8
    920c:	add	x0, x19, #0xa8
    9210:	bl	7590 <scols_cell_copy_content@plt>
    9214:	cbnz	w0, 9278 <scols_copy_column@@SMARTCOLS_2.25+0xb0>
    9218:	ldrb	w1, [x20, #224]
    921c:	ldrb	w0, [x19, #224]
    9220:	ldp	x2, x3, [x20, #16]
    9224:	ldr	d0, [x20, #56]
    9228:	bfxil	w0, w1, #0, #1
    922c:	str	x2, [x19, #16]
    9230:	mov	w1, w0
    9234:	ldr	x2, [x20, #32]
    9238:	str	x3, [x19, #24]
    923c:	ldr	x3, [x20, #40]
    9240:	str	x2, [x19, #32]
    9244:	ldr	w2, [x20, #80]
    9248:	strb	w0, [x19, #224]
    924c:	ldrb	w0, [x20, #224]
    9250:	str	x3, [x19, #40]
    9254:	str	w2, [x19, #80]
    9258:	ubfx	x0, x0, #1, #1
    925c:	str	d0, [x19, #56]
    9260:	bfi	w1, w0, #1, #1
    9264:	strb	w1, [x19, #224]
    9268:	mov	x0, x19
    926c:	ldp	x19, x20, [sp, #16]
    9270:	ldp	x29, x30, [sp], #48
    9274:	ret
    9278:	mov	x0, x19
    927c:	mov	x19, #0x0                   	// #0
    9280:	bl	80f0 <scols_unref_column@plt>
    9284:	mov	x0, x19
    9288:	ldp	x19, x20, [sp, #16]
    928c:	ldp	x29, x30, [sp], #48
    9290:	ret
    9294:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9298:	str	x21, [sp, #32]
    929c:	ldr	x0, [x0, #4016]
    92a0:	ldr	x21, [x0]
    92a4:	bl	76b0 <getpid@plt>
    92a8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    92ac:	mov	w2, w0
    92b0:	add	x4, x4, #0xb60
    92b4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    92b8:	add	x3, x3, #0xb40
    92bc:	mov	x0, x21
    92c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    92c4:	add	x1, x1, #0xb50
    92c8:	bl	8170 <fprintf@plt>
    92cc:	mov	x0, x20
    92d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    92d4:	add	x1, x1, #0xb30
    92d8:	bl	8d70 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    92dc:	ldr	x21, [sp, #32]
    92e0:	b	91f8 <scols_copy_column@@SMARTCOLS_2.25+0x30>
    92e4:	mov	x19, #0x0                   	// #0
    92e8:	mov	x0, x19
    92ec:	ldp	x19, x20, [sp, #16]
    92f0:	ldp	x29, x30, [sp], #48
    92f4:	ret

00000000000092f8 <scols_column_get_color@@SMARTCOLS_2.25>:
    92f8:	ldr	x0, [x0, #88]
    92fc:	ret

0000000000009300 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9300:	cbz	x1, 9328 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x28>
    9304:	stp	x29, x30, [sp, #-16]!
    9308:	mov	x0, x1
    930c:	mov	w1, #0xa                   	// #10
    9310:	mov	x29, sp
    9314:	bl	7ce0 <strchr@plt>
    9318:	cbz	x0, 9320 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    931c:	strb	wzr, [x0], #1
    9320:	ldp	x29, x30, [sp], #16
    9324:	ret
    9328:	mov	x0, #0x0                   	// #0
    932c:	ret

0000000000009330 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9330:	stp	x29, x30, [sp, #-48]!
    9334:	mov	x29, sp
    9338:	str	x21, [sp, #32]
    933c:	mov	x21, #0x0                   	// #0
    9340:	cbz	x1, 93bc <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x8c>
    9344:	stp	x19, x20, [sp, #16]
    9348:	mov	x20, x1
    934c:	mov	x0, x20
    9350:	mov	w1, #0xa                   	// #10
    9354:	ldrsb	w2, [x20]
    9358:	cbz	w2, 9398 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>
    935c:	nop
    9360:	bl	7ce0 <strchr@plt>
    9364:	mov	x19, x0
    9368:	mov	x2, #0x0                   	// #0
    936c:	mov	x0, x20
    9370:	cbz	x19, 93ac <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x7c>
    9374:	sub	x1, x19, x20
    9378:	add	x20, x19, #0x1
    937c:	bl	170a0 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>
    9380:	cmp	x21, x0
    9384:	csel	x21, x21, x0, cs  // cs = hs, nlast
    9388:	mov	w1, #0xa                   	// #10
    938c:	ldrsb	w2, [x20]
    9390:	mov	x0, x20
    9394:	cbnz	w2, 9360 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x30>
    9398:	mov	x0, x21
    939c:	ldp	x19, x20, [sp, #16]
    93a0:	ldr	x21, [sp, #32]
    93a4:	ldp	x29, x30, [sp], #48
    93a8:	ret
    93ac:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
    93b0:	cmp	x21, x0
    93b4:	ldp	x19, x20, [sp, #16]
    93b8:	csel	x21, x21, x0, cs  // cs = hs, nlast
    93bc:	mov	x0, x21
    93c0:	ldr	x21, [sp, #32]
    93c4:	ldp	x29, x30, [sp], #48
    93c8:	ret
    93cc:	nop

00000000000093d0 <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    93d0:	mov	x3, x0
    93d4:	cbz	x0, 93e4 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    93d8:	mov	w0, #0x0                   	// #0
    93dc:	stp	x1, x2, [x3, #128]
    93e0:	ret
    93e4:	mov	w0, #0xffffffea            	// #-22
    93e8:	ret
    93ec:	nop

00000000000093f0 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    93f0:	mov	x4, x0
    93f4:	cbz	x0, 9408 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    93f8:	mov	w0, #0x0                   	// #0
    93fc:	stp	x1, x2, [x4, #144]
    9400:	str	x3, [x4, #160]
    9404:	ret
    9408:	mov	w0, #0xffffffea            	// #-22
    940c:	ret

0000000000009410 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9410:	cbz	x0, 9458 <scols_column_set_safechars@@SMARTCOLS_2.29+0x48>
    9414:	stp	x29, x30, [sp, #-32]!
    9418:	mov	x29, sp
    941c:	stp	x19, x20, [sp, #16]
    9420:	mov	x20, x0
    9424:	mov	x19, x1
    9428:	cbz	x1, 943c <scols_column_set_safechars@@SMARTCOLS_2.29+0x2c>
    942c:	mov	x0, x1
    9430:	bl	79b0 <strdup@plt>
    9434:	mov	x19, x0
    9438:	cbz	x0, 9460 <scols_column_set_safechars@@SMARTCOLS_2.29+0x50>
    943c:	ldr	x0, [x20, #96]
    9440:	bl	7bd0 <free@plt>
    9444:	str	x19, [x20, #96]
    9448:	mov	w0, #0x0                   	// #0
    944c:	ldp	x19, x20, [sp, #16]
    9450:	ldp	x29, x30, [sp], #32
    9454:	ret
    9458:	mov	w0, #0xffffffea            	// #-22
    945c:	ret
    9460:	mov	w0, #0xfffffff4            	// #-12
    9464:	b	944c <scols_column_set_safechars@@SMARTCOLS_2.29+0x3c>

0000000000009468 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9468:	ldr	x0, [x0, #96]
    946c:	ret

0000000000009470 <scols_column_get_width@@SMARTCOLS_2.29>:
    9470:	ldr	x0, [x0, #16]
    9474:	ret

0000000000009478 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9478:	ldr	w0, [x0, #80]
    947c:	ubfx	x0, x0, #5, #1
    9480:	ret
    9484:	nop

0000000000009488 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9488:	ldr	w0, [x0, #80]
    948c:	and	w0, w0, #0x1
    9490:	ret
    9494:	nop

0000000000009498 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9498:	ldr	w0, [x0, #80]
    949c:	ubfx	x0, x0, #1, #1
    94a0:	ret
    94a4:	nop

00000000000094a8 <scols_column_is_right@@SMARTCOLS_2.25>:
    94a8:	ldr	w0, [x0, #80]
    94ac:	ubfx	x0, x0, #2, #1
    94b0:	ret
    94b4:	nop

00000000000094b8 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    94b8:	ldr	w0, [x0, #80]
    94bc:	ubfx	x0, x0, #3, #1
    94c0:	ret
    94c4:	nop

00000000000094c8 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    94c8:	ldr	w0, [x0, #80]
    94cc:	ubfx	x0, x0, #4, #1
    94d0:	ret
    94d4:	nop

00000000000094d8 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    94d8:	ldr	w0, [x0, #80]
    94dc:	ubfx	x0, x0, #6, #1
    94e0:	ret
    94e4:	nop

00000000000094e8 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    94e8:	ldr	w2, [x0, #80]
    94ec:	mov	x1, x0
    94f0:	and	w0, w2, #0x40
    94f4:	tbz	w2, #6, 9510 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    94f8:	ldr	x2, [x1, #144]
    94fc:	mov	w0, #0x0                   	// #0
    9500:	cbz	x2, 9510 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    9504:	ldr	x0, [x1, #152]
    9508:	cmp	x0, #0x0
    950c:	cset	w0, ne  // ne = any
    9510:	ret
    9514:	nop
    9518:	stp	x29, x30, [sp, #-272]!
    951c:	mov	x29, sp
    9520:	stp	x19, x20, [sp, #16]
    9524:	mov	x20, x1
    9528:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    952c:	str	q0, [sp, #96]
    9530:	str	q1, [sp, #112]
    9534:	str	q2, [sp, #128]
    9538:	str	q3, [sp, #144]
    953c:	str	q4, [sp, #160]
    9540:	str	q5, [sp, #176]
    9544:	str	q6, [sp, #192]
    9548:	str	q7, [sp, #208]
    954c:	stp	x2, x3, [sp, #224]
    9550:	stp	x4, x5, [sp, #240]
    9554:	stp	x6, x7, [sp, #256]
    9558:	cbz	x0, 956c <scols_column_is_customwrap@@SMARTCOLS_2.29+0x84>
    955c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9560:	ldr	x1, [x1, #4024]
    9564:	ldr	w1, [x1]
    9568:	tbz	w1, #24, 95c8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0xe0>
    956c:	ldr	x19, [x19, #4016]
    9570:	add	x0, sp, #0x110
    9574:	add	x5, sp, #0x110
    9578:	stp	x0, x5, [sp, #64]
    957c:	mov	w3, #0xffffff80            	// #-128
    9580:	add	x2, sp, #0xe0
    9584:	mov	w4, #0xffffffd0            	// #-48
    9588:	str	x2, [sp, #80]
    958c:	mov	x1, x20
    9590:	stp	w4, w3, [sp, #88]
    9594:	add	x2, sp, #0x20
    9598:	ldp	x4, x5, [sp, #64]
    959c:	ldr	x0, [x19]
    95a0:	stp	x4, x5, [sp, #32]
    95a4:	ldp	x4, x5, [sp, #80]
    95a8:	stp	x4, x5, [sp, #48]
    95ac:	bl	8020 <vfprintf@plt>
    95b0:	ldr	x1, [x19]
    95b4:	mov	w0, #0xa                   	// #10
    95b8:	bl	7560 <fputc@plt>
    95bc:	ldp	x19, x20, [sp, #16]
    95c0:	ldp	x29, x30, [sp], #272
    95c4:	ret
    95c8:	ldr	x3, [x19, #4016]
    95cc:	mov	x2, x0
    95d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    95d4:	add	x1, x1, #0xb28
    95d8:	ldr	x0, [x3]
    95dc:	bl	8170 <fprintf@plt>
    95e0:	b	956c <scols_column_is_customwrap@@SMARTCOLS_2.29+0x84>
    95e4:	nop

00000000000095e8 <scols_new_line@@SMARTCOLS_2.25>:
    95e8:	stp	x29, x30, [sp, #-32]!
    95ec:	mov	x1, #0x88                  	// #136
    95f0:	mov	x0, #0x1                   	// #1
    95f4:	mov	x29, sp
    95f8:	stp	x19, x20, [sp, #16]
    95fc:	bl	7900 <calloc@plt>
    9600:	mov	x19, x0
    9604:	cbz	x0, 9640 <scols_new_line@@SMARTCOLS_2.25+0x58>
    9608:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    960c:	ldr	x0, [x0, #4024]
    9610:	ldr	w0, [x0]
    9614:	tbnz	w0, #3, 9650 <scols_new_line@@SMARTCOLS_2.25+0x68>
    9618:	mov	x3, x19
    961c:	mov	w4, #0x1                   	// #1
    9620:	add	x1, x19, #0x50
    9624:	add	x2, x19, #0x40
    9628:	add	x0, x19, #0x60
    962c:	str	w4, [x3], #48
    9630:	stp	x2, x2, [x19, #64]
    9634:	stp	x3, x3, [x19, #48]
    9638:	stp	x1, x1, [x19, #80]
    963c:	stp	x0, x0, [x19, #96]
    9640:	mov	x0, x19
    9644:	ldp	x19, x20, [sp, #16]
    9648:	ldp	x29, x30, [sp], #32
    964c:	ret
    9650:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9654:	ldr	x0, [x0, #4016]
    9658:	ldr	x20, [x0]
    965c:	bl	76b0 <getpid@plt>
    9660:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9664:	mov	w2, w0
    9668:	add	x4, x4, #0xb98
    966c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9670:	add	x3, x3, #0xb40
    9674:	mov	x0, x20
    9678:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    967c:	add	x1, x1, #0xb50
    9680:	bl	8170 <fprintf@plt>
    9684:	mov	x0, x19
    9688:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    968c:	add	x1, x1, #0xb68
    9690:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9694:	b	9618 <scols_new_line@@SMARTCOLS_2.25+0x30>

0000000000009698 <scols_ref_line@@SMARTCOLS_2.25>:
    9698:	cbz	x0, 96a8 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    969c:	ldr	w1, [x0]
    96a0:	add	w1, w1, #0x1
    96a4:	str	w1, [x0]
    96a8:	ret
    96ac:	nop

00000000000096b0 <scols_line_free_cells@@SMARTCOLS_2.25>:
    96b0:	cbz	x0, 9764 <scols_line_free_cells@@SMARTCOLS_2.25+0xb4>
    96b4:	stp	x29, x30, [sp, #-32]!
    96b8:	mov	x29, sp
    96bc:	stp	x19, x20, [sp, #16]
    96c0:	mov	x20, x0
    96c4:	ldr	x0, [x0, #32]
    96c8:	cbz	x0, 970c <scols_line_free_cells@@SMARTCOLS_2.25+0x5c>
    96cc:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    96d0:	ldr	x1, [x1, #4024]
    96d4:	ldr	w1, [x1]
    96d8:	tbnz	w1, #3, 9718 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    96dc:	ldr	x1, [x20, #40]
    96e0:	cbz	x1, 9704 <scols_line_free_cells@@SMARTCOLS_2.25+0x54>
    96e4:	mov	x19, #0x0                   	// #0
    96e8:	add	x0, x0, x19, lsl #5
    96ec:	bl	7c80 <scols_reset_cell@plt>
    96f0:	ldr	x0, [x20, #40]
    96f4:	add	x19, x19, #0x1
    96f8:	cmp	x19, x0
    96fc:	ldr	x0, [x20, #32]
    9700:	b.cc	96e8 <scols_line_free_cells@@SMARTCOLS_2.25+0x38>  // b.lo, b.ul, b.last
    9704:	bl	7bd0 <free@plt>
    9708:	stp	xzr, xzr, [x20, #32]
    970c:	ldp	x19, x20, [sp, #16]
    9710:	ldp	x29, x30, [sp], #32
    9714:	ret
    9718:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    971c:	ldr	x0, [x0, #4016]
    9720:	ldr	x19, [x0]
    9724:	bl	76b0 <getpid@plt>
    9728:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    972c:	mov	w2, w0
    9730:	add	x4, x4, #0xb98
    9734:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9738:	add	x3, x3, #0xb40
    973c:	mov	x0, x19
    9740:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9744:	add	x1, x1, #0xb50
    9748:	bl	8170 <fprintf@plt>
    974c:	mov	x0, x20
    9750:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9754:	add	x1, x1, #0xba0
    9758:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    975c:	ldr	x0, [x20, #32]
    9760:	b	96dc <scols_line_free_cells@@SMARTCOLS_2.25+0x2c>
    9764:	ret

0000000000009768 <scols_unref_line@@SMARTCOLS_2.25>:
    9768:	cbz	x0, 979c <scols_unref_line@@SMARTCOLS_2.25+0x34>
    976c:	stp	x29, x30, [sp, #-32]!
    9770:	mov	x29, sp
    9774:	stp	x19, x20, [sp, #16]
    9778:	mov	x19, x0
    977c:	ldr	w0, [x0]
    9780:	sub	w0, w0, #0x1
    9784:	str	w0, [x19]
    9788:	cmp	w0, #0x0
    978c:	b.le	97a0 <scols_unref_line@@SMARTCOLS_2.25+0x38>
    9790:	ldp	x19, x20, [sp, #16]
    9794:	ldp	x29, x30, [sp], #32
    9798:	ret
    979c:	ret
    97a0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    97a4:	ldr	x0, [x0, #4024]
    97a8:	ldr	w0, [x0]
    97ac:	tbnz	w0, #2, 97fc <scols_unref_line@@SMARTCOLS_2.25+0x94>
    97b0:	ldp	x2, x1, [x19, #48]
    97b4:	ldr	x0, [x19, #128]
    97b8:	str	x1, [x2, #8]
    97bc:	str	x2, [x1]
    97c0:	ldp	x2, x1, [x19, #80]
    97c4:	str	x1, [x2, #8]
    97c8:	str	x2, [x1]
    97cc:	ldp	x2, x1, [x19, #96]
    97d0:	str	x1, [x2, #8]
    97d4:	str	x2, [x1]
    97d8:	bl	13658 <scols_get_library_version@@SMARTCOLS_2.25+0x2658>
    97dc:	mov	x0, x19
    97e0:	bl	7ad0 <scols_line_free_cells@plt>
    97e4:	ldr	x0, [x19, #24]
    97e8:	bl	7bd0 <free@plt>
    97ec:	mov	x0, x19
    97f0:	ldp	x19, x20, [sp, #16]
    97f4:	ldp	x29, x30, [sp], #32
    97f8:	b	7bd0 <free@plt>
    97fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9800:	ldr	x0, [x0, #4016]
    9804:	ldr	x20, [x0]
    9808:	bl	76b0 <getpid@plt>
    980c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9810:	mov	w2, w0
    9814:	add	x4, x4, #0xb38
    9818:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    981c:	add	x3, x3, #0xb40
    9820:	mov	x0, x20
    9824:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9828:	add	x1, x1, #0xb50
    982c:	bl	8170 <fprintf@plt>
    9830:	mov	x0, x19
    9834:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9838:	add	x1, x1, #0xb70
    983c:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9840:	b	97b0 <scols_unref_line@@SMARTCOLS_2.25+0x48>
    9844:	nop

0000000000009848 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    9848:	stp	x29, x30, [sp, #-48]!
    984c:	mov	x29, sp
    9850:	stp	x21, x22, [sp, #32]
    9854:	cbz	x0, 9954 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x10c>
    9858:	stp	x19, x20, [sp, #16]
    985c:	mov	x20, x1
    9860:	mov	x19, x0
    9864:	ldr	x1, [x0, #40]
    9868:	mov	w22, #0x0                   	// #0
    986c:	cmp	x1, x20
    9870:	b.eq	9928 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xe0>  // b.none
    9874:	cbz	x20, 993c <scols_line_alloc_cells@@SMARTCOLS_2.25+0xf4>
    9878:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    987c:	ldr	x0, [x0, #4024]
    9880:	ldr	w0, [x0]
    9884:	tbnz	w0, #3, 98c4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x7c>
    9888:	ldr	x0, [x19, #32]
    988c:	lsl	x1, x20, #5
    9890:	bl	7980 <realloc@plt>
    9894:	mov	x21, x0
    9898:	cbz	x0, 995c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x114>
    989c:	ldr	x0, [x19, #40]
    98a0:	cmp	x20, x0
    98a4:	b.hi	9910 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xc8>  // b.pmore
    98a8:	stp	x21, x20, [x19, #32]
    98ac:	mov	w22, #0x0                   	// #0
    98b0:	ldp	x19, x20, [sp, #16]
    98b4:	mov	w0, w22
    98b8:	ldp	x21, x22, [sp, #32]
    98bc:	ldp	x29, x30, [sp], #48
    98c0:	ret
    98c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    98c8:	ldr	x0, [x0, #4016]
    98cc:	ldr	x21, [x0]
    98d0:	bl	76b0 <getpid@plt>
    98d4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    98d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    98dc:	add	x4, x4, #0xb98
    98e0:	add	x3, x3, #0xb40
    98e4:	mov	w2, w0
    98e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    98ec:	mov	x0, x21
    98f0:	add	x1, x1, #0xb50
    98f4:	bl	8170 <fprintf@plt>
    98f8:	mov	x2, x20
    98fc:	mov	x0, x19
    9900:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9904:	add	x1, x1, #0xbb0
    9908:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    990c:	b	9888 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x40>
    9910:	sub	x2, x20, x0
    9914:	mov	w1, #0x0                   	// #0
    9918:	add	x0, x21, x0, lsl #5
    991c:	lsl	x2, x2, #5
    9920:	bl	7870 <memset@plt>
    9924:	b	98a8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x60>
    9928:	mov	w0, w22
    992c:	ldp	x19, x20, [sp, #16]
    9930:	ldp	x21, x22, [sp, #32]
    9934:	ldp	x29, x30, [sp], #48
    9938:	ret
    993c:	bl	7ad0 <scols_line_free_cells@plt>
    9940:	mov	w0, w22
    9944:	ldp	x19, x20, [sp, #16]
    9948:	ldp	x21, x22, [sp, #32]
    994c:	ldp	x29, x30, [sp], #48
    9950:	ret
    9954:	mov	w22, #0xffffffea            	// #-22
    9958:	b	98b4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x6c>
    995c:	bl	8050 <__errno_location@plt>
    9960:	ldr	w22, [x0]
    9964:	ldp	x19, x20, [sp, #16]
    9968:	neg	w22, w22
    996c:	b	98b4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x6c>
    9970:	cbz	x0, 9ac0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x278>
    9974:	stp	x29, x30, [sp, #-80]!
    9978:	cmp	x1, x2
    997c:	mov	x29, sp
    9980:	stp	x21, x22, [sp, #32]
    9984:	mov	x21, x0
    9988:	csel	x0, x1, x2, cs  // cs = hs, nlast
    998c:	stp	x19, x20, [sp, #16]
    9990:	mov	x19, x1
    9994:	mov	x20, x2
    9998:	ldr	x3, [x21, #40]
    999c:	cmp	x3, x0
    99a0:	b.ls	9ab8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x270>  // b.plast
    99a4:	cmp	x1, x2
    99a8:	mov	w0, #0x0                   	// #0
    99ac:	b.eq	9a10 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>  // b.none
    99b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    99b4:	ldr	x0, [x0, #4024]
    99b8:	ldr	w0, [x0]
    99bc:	tbnz	w0, #3, 9a20 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>
    99c0:	ldr	x4, [x21, #32]
    99c4:	add	x0, x20, #0x1
    99c8:	lsl	x1, x20, #5
    99cc:	cmp	x0, x3
    99d0:	add	x0, x4, x1
    99d4:	ldp	x6, x7, [x0]
    99d8:	stp	x6, x7, [sp, #48]
    99dc:	ldp	x6, x7, [x0, #16]
    99e0:	stp	x6, x7, [sp, #64]
    99e4:	b.cc	9a98 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x250>  // b.lo, b.ul, b.last
    99e8:	lsl	x20, x19, #5
    99ec:	add	x2, x19, #0x1
    99f0:	add	x1, x4, x20
    99f4:	cmp	x2, x3
    99f8:	b.cc	9a74 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x22c>  // b.lo, b.ul, b.last
    99fc:	ldp	x4, x5, [sp, #48]
    9a00:	mov	w0, #0x0                   	// #0
    9a04:	ldp	x2, x3, [sp, #64]
    9a08:	stp	x4, x5, [x1]
    9a0c:	stp	x2, x3, [x1, #16]
    9a10:	ldp	x19, x20, [sp, #16]
    9a14:	ldp	x21, x22, [sp, #32]
    9a18:	ldp	x29, x30, [sp], #80
    9a1c:	ret
    9a20:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9a24:	ldr	x0, [x0, #4016]
    9a28:	ldr	x22, [x0]
    9a2c:	bl	76b0 <getpid@plt>
    9a30:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9a34:	add	x4, x4, #0xb98
    9a38:	mov	w2, w0
    9a3c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9a40:	mov	x0, x22
    9a44:	add	x3, x3, #0xb40
    9a48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9a4c:	add	x1, x1, #0xb50
    9a50:	bl	8170 <fprintf@plt>
    9a54:	mov	x3, x19
    9a58:	mov	x2, x20
    9a5c:	mov	x0, x21
    9a60:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9a64:	add	x1, x1, #0xbc0
    9a68:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9a6c:	ldr	x3, [x21, #40]
    9a70:	b	99c0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x178>
    9a74:	mvn	x19, x19
    9a78:	add	x0, x20, #0x20
    9a7c:	add	x2, x19, x3
    9a80:	add	x0, x4, x0
    9a84:	lsl	x2, x2, #5
    9a88:	bl	72a0 <memmove@plt>
    9a8c:	ldr	x1, [x21, #32]
    9a90:	add	x1, x1, x20
    9a94:	b	99fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1b4>
    9a98:	mvn	x2, x20
    9a9c:	add	x1, x1, #0x20
    9aa0:	add	x2, x2, x3
    9aa4:	add	x1, x4, x1
    9aa8:	lsl	x2, x2, #5
    9aac:	bl	72a0 <memmove@plt>
    9ab0:	ldp	x4, x3, [x21, #32]
    9ab4:	b	99e8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1a0>
    9ab8:	mov	w0, #0xffffffea            	// #-22
    9abc:	b	9a10 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>
    9ac0:	mov	w0, #0xffffffea            	// #-22
    9ac4:	ret

0000000000009ac8 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    9ac8:	mov	x2, x0
    9acc:	cbz	x0, 9adc <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    9ad0:	mov	w0, #0x0                   	// #0
    9ad4:	str	x1, [x2, #16]
    9ad8:	ret
    9adc:	mov	w0, #0xffffffea            	// #-22
    9ae0:	ret
    9ae4:	nop

0000000000009ae8 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9ae8:	ldr	x0, [x0, #16]
    9aec:	ret

0000000000009af0 <scols_line_remove_child@@SMARTCOLS_2.25>:
    9af0:	cmp	x0, #0x0
    9af4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9af8:	b.eq	9ba8 <scols_line_remove_child@@SMARTCOLS_2.25+0xb8>  // b.none
    9afc:	stp	x29, x30, [sp, #-48]!
    9b00:	mov	x29, sp
    9b04:	stp	x19, x20, [sp, #16]
    9b08:	mov	x20, x0
    9b0c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9b10:	mov	x19, x1
    9b14:	ldr	x0, [x0, #4024]
    9b18:	ldr	w0, [x0]
    9b1c:	tbnz	w0, #3, 9b58 <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9b20:	ldp	x3, x2, [x19, #80]
    9b24:	str	x2, [x3, #8]
    9b28:	add	x1, x19, #0x50
    9b2c:	mov	x0, x19
    9b30:	str	x3, [x2]
    9b34:	stp	x1, x1, [x19, #80]
    9b38:	str	xzr, [x19, #112]
    9b3c:	bl	7930 <scols_unref_line@plt>
    9b40:	mov	x0, x20
    9b44:	bl	7930 <scols_unref_line@plt>
    9b48:	mov	w0, #0x0                   	// #0
    9b4c:	ldp	x19, x20, [sp, #16]
    9b50:	ldp	x29, x30, [sp], #48
    9b54:	ret
    9b58:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9b5c:	str	x21, [sp, #32]
    9b60:	ldr	x0, [x0, #4016]
    9b64:	ldr	x21, [x0]
    9b68:	bl	76b0 <getpid@plt>
    9b6c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9b70:	mov	w2, w0
    9b74:	add	x4, x4, #0xb98
    9b78:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9b7c:	add	x3, x3, #0xb40
    9b80:	mov	x0, x21
    9b84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9b88:	add	x1, x1, #0xb50
    9b8c:	bl	8170 <fprintf@plt>
    9b90:	mov	x0, x20
    9b94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9b98:	add	x1, x1, #0xbe0
    9b9c:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9ba0:	ldr	x21, [sp, #32]
    9ba4:	b	9b20 <scols_line_remove_child@@SMARTCOLS_2.25+0x30>
    9ba8:	mov	w0, #0xffffffea            	// #-22
    9bac:	ret

0000000000009bb0 <scols_line_add_child@@SMARTCOLS_2.25>:
    9bb0:	cmp	x0, #0x0
    9bb4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9bb8:	b.eq	9c7c <scols_line_add_child@@SMARTCOLS_2.25+0xcc>  // b.none
    9bbc:	stp	x29, x30, [sp, #-48]!
    9bc0:	mov	x29, sp
    9bc4:	stp	x19, x20, [sp, #16]
    9bc8:	mov	x20, x0
    9bcc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9bd0:	mov	x19, x1
    9bd4:	ldr	x0, [x0, #4024]
    9bd8:	ldr	w0, [x0]
    9bdc:	tbnz	w0, #3, 9c2c <scols_line_add_child@@SMARTCOLS_2.25+0x7c>
    9be0:	mov	x0, x19
    9be4:	bl	7ca0 <scols_ref_line@plt>
    9be8:	mov	x0, x20
    9bec:	bl	7ca0 <scols_ref_line@plt>
    9bf0:	ldr	x0, [x19, #112]
    9bf4:	cbz	x0, 9c00 <scols_line_add_child@@SMARTCOLS_2.25+0x50>
    9bf8:	mov	x1, x19
    9bfc:	bl	7d20 <scols_line_remove_child@plt>
    9c00:	ldr	x1, [x20, #72]
    9c04:	add	x2, x19, #0x50
    9c08:	str	x2, [x20, #72]
    9c0c:	add	x0, x20, #0x40
    9c10:	stp	x0, x1, [x19, #80]
    9c14:	mov	w0, #0x0                   	// #0
    9c18:	str	x2, [x1]
    9c1c:	str	x20, [x19, #112]
    9c20:	ldp	x19, x20, [sp, #16]
    9c24:	ldp	x29, x30, [sp], #48
    9c28:	ret
    9c2c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9c30:	str	x21, [sp, #32]
    9c34:	ldr	x0, [x0, #4016]
    9c38:	ldr	x21, [x0]
    9c3c:	bl	76b0 <getpid@plt>
    9c40:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9c44:	mov	w2, w0
    9c48:	add	x4, x4, #0xb98
    9c4c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9c50:	add	x3, x3, #0xb40
    9c54:	mov	x0, x21
    9c58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9c5c:	add	x1, x1, #0xb50
    9c60:	bl	8170 <fprintf@plt>
    9c64:	mov	x0, x20
    9c68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    9c6c:	add	x1, x1, #0xbf0
    9c70:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9c74:	ldr	x21, [sp, #32]
    9c78:	b	9be0 <scols_line_add_child@@SMARTCOLS_2.25+0x30>
    9c7c:	mov	w0, #0xffffffea            	// #-22
    9c80:	ret
    9c84:	nop

0000000000009c88 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9c88:	cbz	x0, 9c94 <scols_line_get_parent@@SMARTCOLS_2.25+0xc>
    9c8c:	ldr	x0, [x0, #112]
    9c90:	ret
    9c94:	mov	x0, #0x0                   	// #0
    9c98:	ret
    9c9c:	nop

0000000000009ca0 <scols_line_has_children@@SMARTCOLS_2.25>:
    9ca0:	cbz	x0, 9cb8 <scols_line_has_children@@SMARTCOLS_2.25+0x18>
    9ca4:	ldr	x1, [x0, #64]
    9ca8:	add	x0, x0, #0x40
    9cac:	cmp	x1, x0
    9cb0:	cset	w0, ne  // ne = any
    9cb4:	ret
    9cb8:	mov	w0, #0x0                   	// #0
    9cbc:	ret

0000000000009cc0 <scols_line_next_child@@SMARTCOLS_2.25>:
    9cc0:	cmp	x1, #0x0
    9cc4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9cc8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9ccc:	b.eq	9d2c <scols_line_next_child@@SMARTCOLS_2.25+0x6c>  // b.none
    9cd0:	ldr	x4, [x1, #8]
    9cd4:	str	xzr, [x2]
    9cd8:	cbz	x4, 9d10 <scols_line_next_child@@SMARTCOLS_2.25+0x50>
    9cdc:	ldr	x3, [x1]
    9ce0:	cmp	x4, x3
    9ce4:	mov	w0, #0x1                   	// #1
    9ce8:	b.eq	9d0c <scols_line_next_child@@SMARTCOLS_2.25+0x4c>  // b.none
    9cec:	sub	x0, x3, #0x50
    9cf0:	ldp	x4, x3, [x3]
    9cf4:	str	x0, [x2]
    9cf8:	ldr	w2, [x1, #16]
    9cfc:	mov	w0, #0x0                   	// #0
    9d00:	cmp	w2, #0x0
    9d04:	csel	x4, x4, x3, eq  // eq = none
    9d08:	str	x4, [x1]
    9d0c:	ret
    9d10:	add	x4, x0, #0x40
    9d14:	ldr	w5, [x1, #16]
    9d18:	ldp	x3, x0, [x0, #64]
    9d1c:	cmp	w5, #0x0
    9d20:	csel	x3, x3, x0, eq  // eq = none
    9d24:	stp	x3, x4, [x1]
    9d28:	b	9ce0 <scols_line_next_child@@SMARTCOLS_2.25+0x20>
    9d2c:	mov	w0, #0xffffffea            	// #-22
    9d30:	ret
    9d34:	nop
    9d38:	cmp	x1, #0x0
    9d3c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9d40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9d44:	b.eq	9dac <scols_line_next_child@@SMARTCOLS_2.25+0xec>  // b.none
    9d48:	ldr	x4, [x0, #128]
    9d4c:	cbz	x4, 9dac <scols_line_next_child@@SMARTCOLS_2.25+0xec>
    9d50:	ldr	x0, [x1, #8]
    9d54:	str	xzr, [x2]
    9d58:	cbz	x0, 9d90 <scols_line_next_child@@SMARTCOLS_2.25+0xd0>
    9d5c:	ldr	x3, [x1]
    9d60:	cmp	x3, x0
    9d64:	mov	w0, #0x1                   	// #1
    9d68:	b.eq	9d8c <scols_line_next_child@@SMARTCOLS_2.25+0xcc>  // b.none
    9d6c:	sub	x0, x3, #0x50
    9d70:	ldp	x4, x3, [x3]
    9d74:	str	x0, [x2]
    9d78:	ldr	w2, [x1, #16]
    9d7c:	mov	w0, #0x0                   	// #0
    9d80:	cmp	w2, #0x0
    9d84:	csel	x4, x4, x3, eq  // eq = none
    9d88:	str	x4, [x1]
    9d8c:	ret
    9d90:	add	x0, x4, #0x20
    9d94:	ldr	w5, [x1, #16]
    9d98:	ldp	x3, x4, [x4, #32]
    9d9c:	cmp	w5, #0x0
    9da0:	csel	x3, x3, x4, eq  // eq = none
    9da4:	stp	x3, x0, [x1]
    9da8:	b	9d60 <scols_line_next_child@@SMARTCOLS_2.25+0xa0>
    9dac:	mov	w0, #0xffffffea            	// #-22
    9db0:	ret
    9db4:	nop

0000000000009db8 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9db8:	cbz	x1, 9e0c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x54>
    9dbc:	stp	x29, x30, [sp, #-32]!
    9dc0:	mov	x29, sp
    9dc4:	str	x19, [sp, #16]
    9dc8:	mov	x19, x0
    9dcc:	cmp	x1, x19
    9dd0:	mov	x0, x1
    9dd4:	b.ne	9de4 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x2c>  // b.any
    9dd8:	b	9dfc <scols_line_is_ancestor@@SMARTCOLS_2.30+0x44>
    9ddc:	cmp	x19, x0
    9de0:	b.eq	9dfc <scols_line_is_ancestor@@SMARTCOLS_2.30+0x44>  // b.none
    9de4:	bl	7780 <scols_line_get_parent@plt>
    9de8:	cbnz	x0, 9ddc <scols_line_is_ancestor@@SMARTCOLS_2.30+0x24>
    9dec:	mov	w0, #0x0                   	// #0
    9df0:	ldr	x19, [sp, #16]
    9df4:	ldp	x29, x30, [sp], #32
    9df8:	ret
    9dfc:	mov	w0, #0x1                   	// #1
    9e00:	ldr	x19, [sp, #16]
    9e04:	ldp	x29, x30, [sp], #32
    9e08:	ret
    9e0c:	mov	w0, #0x0                   	// #0
    9e10:	ret
    9e14:	nop

0000000000009e18 <scols_line_set_color@@SMARTCOLS_2.25>:
    9e18:	stp	x29, x30, [sp, #-32]!
    9e1c:	mov	x29, sp
    9e20:	stp	x19, x20, [sp, #16]
    9e24:	mov	x20, x0
    9e28:	mov	x19, x1
    9e2c:	cbz	x1, 9e98 <scols_line_set_color@@SMARTCOLS_2.25+0x80>
    9e30:	bl	7b60 <__ctype_b_loc@plt>
    9e34:	ldrsb	x1, [x19]
    9e38:	ldr	x0, [x0]
    9e3c:	ldrh	w0, [x0, x1, lsl #1]
    9e40:	tbnz	w0, #3, 9e74 <scols_line_set_color@@SMARTCOLS_2.25+0x5c>
    9e44:	cbz	x20, 9e88 <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9e48:	mov	x0, x19
    9e4c:	bl	79b0 <strdup@plt>
    9e50:	mov	x19, x0
    9e54:	cbz	x0, 9ea4 <scols_line_set_color@@SMARTCOLS_2.25+0x8c>
    9e58:	ldr	x0, [x20, #24]
    9e5c:	bl	7bd0 <free@plt>
    9e60:	str	x19, [x20, #24]
    9e64:	mov	w0, #0x0                   	// #0
    9e68:	ldp	x19, x20, [sp, #16]
    9e6c:	ldp	x29, x30, [sp], #32
    9e70:	ret
    9e74:	mov	x0, x19
    9e78:	bl	16a70 <scols_init_debug@@SMARTCOLS_2.25+0x20a0>
    9e7c:	mov	x19, x0
    9e80:	cbnz	x0, 9e44 <scols_line_set_color@@SMARTCOLS_2.25+0x2c>
    9e84:	nop
    9e88:	mov	w0, #0xffffffea            	// #-22
    9e8c:	ldp	x19, x20, [sp, #16]
    9e90:	ldp	x29, x30, [sp], #32
    9e94:	ret
    9e98:	cbnz	x0, 9e58 <scols_line_set_color@@SMARTCOLS_2.25+0x40>
    9e9c:	mov	w0, #0xffffffea            	// #-22
    9ea0:	b	9e8c <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9ea4:	mov	w0, #0xfffffff4            	// #-12
    9ea8:	b	9e68 <scols_line_set_color@@SMARTCOLS_2.25+0x50>
    9eac:	nop

0000000000009eb0 <scols_line_get_color@@SMARTCOLS_2.25>:
    9eb0:	ldr	x0, [x0, #24]
    9eb4:	ret

0000000000009eb8 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9eb8:	ldr	x0, [x0, #40]
    9ebc:	ret

0000000000009ec0 <scols_line_get_cell@@SMARTCOLS_2.25>:
    9ec0:	cbz	x0, 9edc <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>
    9ec4:	ldr	x2, [x0, #40]
    9ec8:	cmp	x2, x1
    9ecc:	b.ls	9edc <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9ed0:	ldr	x0, [x0, #32]
    9ed4:	add	x0, x0, x1, lsl #5
    9ed8:	ret
    9edc:	mov	x0, #0x0                   	// #0
    9ee0:	ret
    9ee4:	nop

0000000000009ee8 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9ee8:	cmp	x0, #0x0
    9eec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9ef0:	b.eq	9efc <scols_line_get_column_cell@@SMARTCOLS_2.25+0x14>  // b.none
    9ef4:	ldr	x1, [x1, #8]
    9ef8:	b	8160 <scols_line_get_cell@plt>
    9efc:	mov	x0, #0x0                   	// #0
    9f00:	ret
    9f04:	nop

0000000000009f08 <scols_line_set_data@@SMARTCOLS_2.25>:
    9f08:	stp	x29, x30, [sp, #-32]!
    9f0c:	mov	x29, sp
    9f10:	str	x19, [sp, #16]
    9f14:	mov	x19, x2
    9f18:	bl	8160 <scols_line_get_cell@plt>
    9f1c:	cbz	x0, 9f30 <scols_line_set_data@@SMARTCOLS_2.25+0x28>
    9f20:	mov	x1, x19
    9f24:	ldr	x19, [sp, #16]
    9f28:	ldp	x29, x30, [sp], #32
    9f2c:	b	7990 <scols_cell_set_data@plt>
    9f30:	mov	w0, #0xffffffea            	// #-22
    9f34:	ldr	x19, [sp, #16]
    9f38:	ldp	x29, x30, [sp], #32
    9f3c:	ret

0000000000009f40 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9f40:	ldr	x1, [x1, #8]
    9f44:	b	7b00 <scols_line_set_data@plt>

0000000000009f48 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9f48:	stp	x29, x30, [sp, #-32]!
    9f4c:	mov	x29, sp
    9f50:	str	x19, [sp, #16]
    9f54:	mov	x19, x2
    9f58:	bl	8160 <scols_line_get_cell@plt>
    9f5c:	cbz	x0, 9f70 <scols_line_refer_data@@SMARTCOLS_2.25+0x28>
    9f60:	mov	x1, x19
    9f64:	ldr	x19, [sp, #16]
    9f68:	ldp	x29, x30, [sp], #32
    9f6c:	b	78b0 <scols_cell_refer_data@plt>
    9f70:	mov	w0, #0xffffffea            	// #-22
    9f74:	ldr	x19, [sp, #16]
    9f78:	ldp	x29, x30, [sp], #32
    9f7c:	ret

0000000000009f80 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9f80:	ldr	x1, [x1, #8]
    9f84:	b	73d0 <scols_line_refer_data@plt>

0000000000009f88 <scols_copy_line@@SMARTCOLS_2.25>:
    9f88:	stp	x29, x30, [sp, #-48]!
    9f8c:	mov	x29, sp
    9f90:	stp	x19, x20, [sp, #16]
    9f94:	cbz	x0, a048 <scols_copy_line@@SMARTCOLS_2.25+0xc0>
    9f98:	str	x21, [sp, #32]
    9f9c:	mov	x21, x0
    9fa0:	bl	74a0 <scols_new_line@plt>
    9fa4:	mov	x20, x0
    9fa8:	cbz	x0, a044 <scols_copy_line@@SMARTCOLS_2.25+0xbc>
    9fac:	ldr	x1, [x21, #24]
    9fb0:	bl	7f80 <scols_line_set_color@plt>
    9fb4:	cbnz	w0, a024 <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9fb8:	ldr	x1, [x21, #40]
    9fbc:	mov	x0, x20
    9fc0:	bl	7660 <scols_line_alloc_cells@plt>
    9fc4:	cbnz	w0, a024 <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9fc8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    9fcc:	ldp	x2, x1, [x21, #8]
    9fd0:	str	x1, [x20, #16]
    9fd4:	ldr	x0, [x0, #4024]
    9fd8:	ldr	w1, [x0]
    9fdc:	ldr	x0, [x21, #40]
    9fe0:	str	x2, [x20, #8]
    9fe4:	str	x0, [x20, #40]
    9fe8:	tbnz	w1, #3, a070 <scols_copy_line@@SMARTCOLS_2.25+0xe8>
    9fec:	cbz	x0, a05c <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9ff0:	mov	x19, #0x0                   	// #0
    9ff4:	b	a004 <scols_copy_line@@SMARTCOLS_2.25+0x7c>
    9ff8:	ldr	x1, [x20, #40]
    9ffc:	cmp	x1, x19
    a000:	b.ls	a05c <scols_copy_line@@SMARTCOLS_2.25+0xd4>  // b.plast
    a004:	lsl	x2, x19, #5
    a008:	add	x19, x19, #0x1
    a00c:	ldr	x0, [x20, #32]
    a010:	ldr	x1, [x21, #32]
    a014:	add	x0, x0, x2
    a018:	add	x1, x1, x2
    a01c:	bl	7590 <scols_cell_copy_content@plt>
    a020:	cbz	w0, 9ff8 <scols_copy_line@@SMARTCOLS_2.25+0x70>
    a024:	mov	x0, x20
    a028:	mov	x20, #0x0                   	// #0
    a02c:	bl	7930 <scols_unref_line@plt>
    a030:	mov	x0, x20
    a034:	ldp	x19, x20, [sp, #16]
    a038:	ldr	x21, [sp, #32]
    a03c:	ldp	x29, x30, [sp], #48
    a040:	ret
    a044:	ldr	x21, [sp, #32]
    a048:	mov	x20, #0x0                   	// #0
    a04c:	mov	x0, x20
    a050:	ldp	x19, x20, [sp, #16]
    a054:	ldp	x29, x30, [sp], #48
    a058:	ret
    a05c:	mov	x0, x20
    a060:	ldp	x19, x20, [sp, #16]
    a064:	ldr	x21, [sp, #32]
    a068:	ldp	x29, x30, [sp], #48
    a06c:	ret
    a070:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a074:	ldr	x0, [x0, #4016]
    a078:	ldr	x19, [x0]
    a07c:	bl	76b0 <getpid@plt>
    a080:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a084:	mov	w2, w0
    a088:	add	x4, x4, #0xb98
    a08c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a090:	add	x3, x3, #0xb40
    a094:	mov	x0, x19
    a098:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a09c:	add	x1, x1, #0xb50
    a0a0:	bl	8170 <fprintf@plt>
    a0a4:	mov	x0, x21
    a0a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a0ac:	add	x1, x1, #0xb30
    a0b0:	bl	9518 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    a0b4:	ldr	x0, [x20, #40]
    a0b8:	b	9fec <scols_copy_line@@SMARTCOLS_2.25+0x64>
    a0bc:	nop
    a0c0:	stp	x29, x30, [sp, #-32]!
    a0c4:	mov	x29, sp
    a0c8:	stp	x19, x20, [sp, #16]
    a0cc:	cbz	x1, a0f8 <scols_copy_line@@SMARTCOLS_2.25+0x170>
    a0d0:	ldp	x5, x4, [x0, #48]
    a0d4:	str	x4, [x5, #8]
    a0d8:	mov	x3, x1
    a0dc:	add	x2, x0, #0x30
    a0e0:	str	x5, [x4]
    a0e4:	str	x2, [x0, #48]
    a0e8:	ldr	x4, [x3, #48]!
    a0ec:	str	x2, [x4, #8]
    a0f0:	stp	x4, x3, [x0, #48]
    a0f4:	str	x2, [x1, #48]
    a0f8:	ldr	x19, [x0, #64]
    a0fc:	add	x20, x0, #0x40
    a100:	cmp	x20, x19
    a104:	b.eq	a120 <scols_copy_line@@SMARTCOLS_2.25+0x198>  // b.none
    a108:	mov	x1, x0
    a10c:	sub	x0, x19, #0x50
    a110:	bl	a0c0 <scols_copy_line@@SMARTCOLS_2.25+0x138>
    a114:	ldr	x19, [x19]
    a118:	cmp	x20, x19
    a11c:	b.ne	a108 <scols_copy_line@@SMARTCOLS_2.25+0x180>  // b.any
    a120:	ldp	x19, x20, [sp, #16]
    a124:	ldp	x29, x30, [sp], #32
    a128:	ret
    a12c:	nop
    a130:	stp	x29, x30, [sp, #-272]!
    a134:	mov	x29, sp
    a138:	stp	x19, x20, [sp, #16]
    a13c:	mov	x20, x1
    a140:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a144:	str	q0, [sp, #96]
    a148:	str	q1, [sp, #112]
    a14c:	str	q2, [sp, #128]
    a150:	str	q3, [sp, #144]
    a154:	str	q4, [sp, #160]
    a158:	str	q5, [sp, #176]
    a15c:	str	q6, [sp, #192]
    a160:	str	q7, [sp, #208]
    a164:	stp	x2, x3, [sp, #224]
    a168:	stp	x4, x5, [sp, #240]
    a16c:	stp	x6, x7, [sp, #256]
    a170:	cbz	x0, a184 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    a174:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a178:	ldr	x1, [x1, #4024]
    a17c:	ldr	w1, [x1]
    a180:	tbz	w1, #24, a1e0 <scols_copy_line@@SMARTCOLS_2.25+0x258>
    a184:	ldr	x19, [x19, #4016]
    a188:	add	x0, sp, #0x110
    a18c:	add	x5, sp, #0x110
    a190:	stp	x0, x5, [sp, #64]
    a194:	mov	w3, #0xffffff80            	// #-128
    a198:	add	x2, sp, #0xe0
    a19c:	mov	w4, #0xffffffd0            	// #-48
    a1a0:	str	x2, [sp, #80]
    a1a4:	mov	x1, x20
    a1a8:	stp	w4, w3, [sp, #88]
    a1ac:	add	x2, sp, #0x20
    a1b0:	ldp	x4, x5, [sp, #64]
    a1b4:	ldr	x0, [x19]
    a1b8:	stp	x4, x5, [sp, #32]
    a1bc:	ldp	x4, x5, [sp, #80]
    a1c0:	stp	x4, x5, [sp, #48]
    a1c4:	bl	8020 <vfprintf@plt>
    a1c8:	ldr	x1, [x19]
    a1cc:	mov	w0, #0xa                   	// #10
    a1d0:	bl	7560 <fputc@plt>
    a1d4:	ldp	x19, x20, [sp, #16]
    a1d8:	ldp	x29, x30, [sp], #272
    a1dc:	ret
    a1e0:	ldr	x3, [x19, #4016]
    a1e4:	mov	x2, x0
    a1e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a1ec:	add	x1, x1, #0xb28
    a1f0:	ldr	x0, [x3]
    a1f4:	bl	8170 <fprintf@plt>
    a1f8:	b	a184 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    a1fc:	nop
    a200:	stp	x29, x30, [sp, #-48]!
    a204:	mov	x29, sp
    a208:	stp	x19, x20, [sp, #16]
    a20c:	str	x21, [sp, #32]
    a210:	cbz	x0, a260 <scols_copy_line@@SMARTCOLS_2.25+0x2d8>
    a214:	mov	x20, x1
    a218:	cbz	x1, a2a0 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    a21c:	mov	x19, x2
    a220:	cbz	x2, a280 <scols_copy_line@@SMARTCOLS_2.25+0x2f8>
    a224:	ldr	x1, [x2, #8]
    a228:	sub	x0, x0, #0x30
    a22c:	bl	8160 <scols_line_get_cell@plt>
    a230:	mov	x21, x0
    a234:	ldr	x1, [x19, #8]
    a238:	sub	x0, x20, #0x30
    a23c:	bl	8160 <scols_line_get_cell@plt>
    a240:	mov	x1, x0
    a244:	mov	x0, x21
    a248:	ldr	x21, [sp, #32]
    a24c:	ldp	x3, x2, [x19, #128]
    a250:	ldp	x19, x20, [sp, #16]
    a254:	ldp	x29, x30, [sp], #48
    a258:	mov	x16, x3
    a25c:	br	x16
    a260:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a264:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a268:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a26c:	add	x3, x3, #0xfc8
    a270:	add	x1, x1, #0xc00
    a274:	add	x0, x0, #0xc20
    a278:	mov	w2, #0x5a9                 	// #1449
    a27c:	bl	8040 <__assert_fail@plt>
    a280:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a284:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a288:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a28c:	add	x3, x3, #0xfc8
    a290:	add	x1, x1, #0xc00
    a294:	add	x0, x0, #0xc28
    a298:	mov	w2, #0x5ab                 	// #1451
    a29c:	bl	8040 <__assert_fail@plt>
    a2a0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a2a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a2a8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    a2ac:	add	x3, x3, #0xfc8
    a2b0:	add	x1, x1, #0xc00
    a2b4:	add	x0, x0, #0x8a0
    a2b8:	mov	w2, #0x5aa                 	// #1450
    a2bc:	bl	8040 <__assert_fail@plt>
    a2c0:	stp	x29, x30, [sp, #-48]!
    a2c4:	mov	x29, sp
    a2c8:	stp	x19, x20, [sp, #16]
    a2cc:	str	x21, [sp, #32]
    a2d0:	cbz	x0, a320 <scols_copy_line@@SMARTCOLS_2.25+0x398>
    a2d4:	mov	x20, x1
    a2d8:	cbz	x1, a368 <scols_copy_line@@SMARTCOLS_2.25+0x3e0>
    a2dc:	mov	x19, x2
    a2e0:	cbz	x2, a344 <scols_copy_line@@SMARTCOLS_2.25+0x3bc>
    a2e4:	ldr	x1, [x2, #8]
    a2e8:	sub	x0, x0, #0x50
    a2ec:	bl	8160 <scols_line_get_cell@plt>
    a2f0:	mov	x21, x0
    a2f4:	ldr	x1, [x19, #8]
    a2f8:	sub	x0, x20, #0x50
    a2fc:	bl	8160 <scols_line_get_cell@plt>
    a300:	mov	x1, x0
    a304:	mov	x0, x21
    a308:	ldr	x21, [sp, #32]
    a30c:	ldp	x3, x2, [x19, #128]
    a310:	ldp	x19, x20, [sp, #16]
    a314:	ldp	x29, x30, [sp], #48
    a318:	mov	x16, x3
    a31c:	br	x16
    a320:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a324:	add	x3, x3, #0xfc8
    a328:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a32c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a330:	add	x3, x3, #0x18
    a334:	add	x1, x1, #0xc00
    a338:	add	x0, x0, #0xc20
    a33c:	mov	w2, #0x5bc                 	// #1468
    a340:	bl	8040 <__assert_fail@plt>
    a344:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a348:	add	x3, x3, #0xfc8
    a34c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a350:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a354:	add	x3, x3, #0x18
    a358:	add	x1, x1, #0xc00
    a35c:	add	x0, x0, #0xc28
    a360:	mov	w2, #0x5be                 	// #1470
    a364:	bl	8040 <__assert_fail@plt>
    a368:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a36c:	add	x3, x3, #0xfc8
    a370:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a374:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    a378:	add	x3, x3, #0x18
    a37c:	add	x1, x1, #0xc00
    a380:	add	x0, x0, #0x8a0
    a384:	mov	w2, #0x5bd                 	// #1469
    a388:	bl	8040 <__assert_fail@plt>
    a38c:	nop
    a390:	stp	x29, x30, [sp, #-304]!
    a394:	mov	x29, sp
    a398:	stp	x23, x24, [sp, #48]
    a39c:	ldr	x24, [x0, #64]
    a3a0:	stp	x19, x20, [sp, #16]
    a3a4:	add	x19, x0, #0x40
    a3a8:	stp	x21, x22, [sp, #32]
    a3ac:	cmp	x19, x24
    a3b0:	mov	x22, x1
    a3b4:	stp	x25, x26, [sp, #64]
    a3b8:	mov	x25, x0
    a3bc:	b.eq	a644 <scols_copy_line@@SMARTCOLS_2.25+0x6bc>  // b.none
    a3c0:	sub	x0, x24, #0x50
    a3c4:	mov	x1, x22
    a3c8:	bl	a390 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    a3cc:	ldr	x24, [x24]
    a3d0:	cmp	x19, x24
    a3d4:	b.ne	a3c0 <scols_copy_line@@SMARTCOLS_2.25+0x438>  // b.any
    a3d8:	ldr	x0, [x25, #64]
    a3dc:	cmp	x24, x0
    a3e0:	b.eq	a644 <scols_copy_line@@SMARTCOLS_2.25+0x6bc>  // b.none
    a3e4:	ldr	x0, [x25, #72]
    a3e8:	stp	xzr, xzr, [sp, #136]
    a3ec:	stp	xzr, xzr, [sp, #152]
    a3f0:	str	xzr, [x0]
    a3f4:	add	x0, sp, #0x200
    a3f8:	stp	xzr, xzr, [sp, #168]
    a3fc:	stp	xzr, xzr, [sp, #184]
    a400:	stp	xzr, xzr, [sp, #200]
    a404:	stp	xzr, xzr, [sp, #216]
    a408:	stp	xzr, xzr, [sp, #232]
    a40c:	stp	xzr, xzr, [sp, #248]
    a410:	stp	xzr, xzr, [x0, #-248]
    a414:	add	x0, sp, #0x210
    a418:	ldr	x20, [x25, #64]
    a41c:	stp	xzr, xzr, [x0, #-248]
    a420:	str	xzr, [sp, #296]
    a424:	cbz	x20, a93c <scols_copy_line@@SMARTCOLS_2.25+0x9b4>
    a428:	stp	x27, x28, [sp, #80]
    a42c:	add	x23, sp, #0x88
    a430:	add	x4, sp, #0x78
    a434:	ldr	x19, [x20]
    a438:	str	xzr, [x20]
    a43c:	mov	x21, #0x0                   	// #0
    a440:	mov	x26, #0x0                   	// #0
    a444:	cbz	x21, a504 <scols_copy_line@@SMARTCOLS_2.25+0x57c>
    a448:	mov	x3, x23
    a44c:	mov	x28, #0x0                   	// #0
    a450:	mov	x27, x4
    a454:	cbnz	x20, a474 <scols_copy_line@@SMARTCOLS_2.25+0x4ec>
    a458:	b	a4b0 <scols_copy_line@@SMARTCOLS_2.25+0x528>
    a45c:	str	x20, [x27]
    a460:	mov	x27, x20
    a464:	cmp	x21, #0x0
    a468:	ldr	x20, [x20]
    a46c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a470:	b.eq	a4ac <scols_copy_line@@SMARTCOLS_2.25+0x524>  // b.none
    a474:	mov	x2, x22
    a478:	mov	x1, x20
    a47c:	mov	x0, x21
    a480:	stp	x3, x4, [sp, #96]
    a484:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a488:	cmp	w0, #0x0
    a48c:	ldp	x3, x4, [sp, #96]
    a490:	b.gt	a45c <scols_copy_line@@SMARTCOLS_2.25+0x4d4>
    a494:	str	x21, [x27]
    a498:	mov	x27, x21
    a49c:	ldr	x21, [x21]
    a4a0:	cmp	x21, #0x0
    a4a4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a4a8:	b.ne	a474 <scols_copy_line@@SMARTCOLS_2.25+0x4ec>  // b.any
    a4ac:	cbz	x21, a4b4 <scols_copy_line@@SMARTCOLS_2.25+0x52c>
    a4b0:	mov	x20, x21
    a4b4:	str	xzr, [x3]
    a4b8:	add	x28, x28, #0x1
    a4bc:	ldr	x21, [x3, #8]!
    a4c0:	str	x20, [x27]
    a4c4:	ldr	x20, [sp, #120]
    a4c8:	cbnz	x21, a450 <scols_copy_line@@SMARTCOLS_2.25+0x4c8>
    a4cc:	cmp	x28, x26
    a4d0:	b.ls	a4e8 <scols_copy_line@@SMARTCOLS_2.25+0x560>  // b.plast
    a4d4:	cmp	x28, #0x14
    a4d8:	mov	x26, x28
    a4dc:	b.ne	a4e8 <scols_copy_line@@SMARTCOLS_2.25+0x560>  // b.any
    a4e0:	mov	x26, #0x13                  	// #19
    a4e4:	mov	x28, x26
    a4e8:	str	x20, [x23, x28, lsl #3]
    a4ec:	cbz	x19, a510 <scols_copy_line@@SMARTCOLS_2.25+0x588>
    a4f0:	mov	x20, x19
    a4f4:	ldr	x21, [sp, #136]
    a4f8:	ldr	x19, [x20]
    a4fc:	str	xzr, [x20]
    a500:	cbnz	x21, a448 <scols_copy_line@@SMARTCOLS_2.25+0x4c0>
    a504:	mov	x28, #0x0                   	// #0
    a508:	str	x20, [x23, x28, lsl #3]
    a50c:	cbnz	x19, a4f0 <scols_copy_line@@SMARTCOLS_2.25+0x568>
    a510:	ldr	x21, [x23, x26, lsl #3]
    a514:	cbz	x26, a958 <scols_copy_line@@SMARTCOLS_2.25+0x9d0>
    a518:	add	x0, sp, #0x78
    a51c:	mov	x27, #0x1                   	// #1
    a520:	str	x0, [sp, #96]
    a524:	nop
    a528:	add	x0, x23, x27, lsl #3
    a52c:	ldur	x20, [x0, #-8]
    a530:	cbz	x20, a598 <scols_copy_line@@SMARTCOLS_2.25+0x610>
    a534:	cbz	x19, a930 <scols_copy_line@@SMARTCOLS_2.25+0x9a8>
    a538:	ldr	x28, [sp, #96]
    a53c:	b	a558 <scols_copy_line@@SMARTCOLS_2.25+0x5d0>
    a540:	str	x19, [x28]
    a544:	mov	x28, x19
    a548:	cmp	x20, #0x0
    a54c:	ldr	x19, [x19]
    a550:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a554:	b.eq	a588 <scols_copy_line@@SMARTCOLS_2.25+0x600>  // b.none
    a558:	mov	x2, x22
    a55c:	mov	x1, x19
    a560:	mov	x0, x20
    a564:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a568:	cmp	w0, #0x0
    a56c:	b.gt	a540 <scols_copy_line@@SMARTCOLS_2.25+0x5b8>
    a570:	str	x20, [x28]
    a574:	mov	x28, x20
    a578:	ldr	x20, [x20]
    a57c:	cmp	x20, #0x0
    a580:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a584:	b.ne	a558 <scols_copy_line@@SMARTCOLS_2.25+0x5d0>  // b.any
    a588:	cmp	x20, #0x0
    a58c:	csel	x19, x19, x20, eq  // eq = none
    a590:	str	x19, [x28]
    a594:	ldr	x19, [sp, #120]
    a598:	cmp	x26, x27
    a59c:	add	x27, x27, #0x1
    a5a0:	b.ne	a528 <scols_copy_line@@SMARTCOLS_2.25+0x5a0>  // b.any
    a5a4:	cmp	x21, #0x0
    a5a8:	mov	x20, x24
    a5ac:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a5b0:	b.ne	a5d4 <scols_copy_line@@SMARTCOLS_2.25+0x64c>  // b.any
    a5b4:	b	a608 <scols_copy_line@@SMARTCOLS_2.25+0x680>
    a5b8:	str	x19, [x20]
    a5bc:	cmp	x21, #0x0
    a5c0:	str	x20, [x19, #8]
    a5c4:	mov	x20, x19
    a5c8:	ldr	x19, [x19]
    a5cc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a5d0:	b.eq	a608 <scols_copy_line@@SMARTCOLS_2.25+0x680>  // b.none
    a5d4:	mov	x2, x22
    a5d8:	mov	x1, x19
    a5dc:	mov	x0, x21
    a5e0:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a5e4:	cmp	w0, #0x0
    a5e8:	b.gt	a5b8 <scols_copy_line@@SMARTCOLS_2.25+0x630>
    a5ec:	str	x21, [x20]
    a5f0:	str	x20, [x21, #8]
    a5f4:	mov	x20, x21
    a5f8:	ldr	x21, [x21]
    a5fc:	cmp	x21, #0x0
    a600:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a604:	b.ne	a5d4 <scols_copy_line@@SMARTCOLS_2.25+0x64c>  // b.any
    a608:	ldp	x27, x28, [sp, #80]
    a60c:	cbz	x21, a944 <scols_copy_line@@SMARTCOLS_2.25+0x9bc>
    a610:	str	x21, [x20]
    a614:	nop
    a618:	mov	x1, x21
    a61c:	mov	x0, x21
    a620:	mov	x2, x22
    a624:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a628:	mov	x0, x20
    a62c:	ldr	x20, [x20]
    a630:	ldr	x21, [x20]
    a634:	str	x0, [x20, #8]
    a638:	cbnz	x21, a618 <scols_copy_line@@SMARTCOLS_2.25+0x690>
    a63c:	str	x24, [x20]
    a640:	str	x20, [x25, #72]
    a644:	ldr	x0, [x25, #128]
    a648:	cbz	x0, a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x918>
    a64c:	ldr	x2, [x0, #16]
    a650:	add	x1, x25, #0x60
    a654:	cmp	x2, x1
    a658:	b.ne	a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x918>  // b.any
    a65c:	ldr	x26, [x0, #32]!
    a660:	cmp	x26, x0
    a664:	b.eq	a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x918>  // b.none
    a668:	sub	x0, x26, #0x50
    a66c:	mov	x1, x22
    a670:	bl	a390 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    a674:	ldr	x0, [x25, #128]
    a678:	str	x0, [sp, #104]
    a67c:	ldr	x26, [x26]
    a680:	add	x0, x0, #0x20
    a684:	cmp	x26, x0
    a688:	b.ne	a668 <scols_copy_line@@SMARTCOLS_2.25+0x6e0>  // b.any
    a68c:	ldr	x1, [sp, #104]
    a690:	ldr	x0, [x1, #32]
    a694:	cmp	x26, x0
    a698:	b.eq	a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x918>  // b.none
    a69c:	ldr	x0, [x1, #40]
    a6a0:	stp	xzr, xzr, [sp, #136]
    a6a4:	stp	xzr, xzr, [sp, #152]
    a6a8:	str	xzr, [x0]
    a6ac:	add	x0, sp, #0x200
    a6b0:	stp	xzr, xzr, [sp, #168]
    a6b4:	stp	xzr, xzr, [sp, #184]
    a6b8:	stp	xzr, xzr, [sp, #200]
    a6bc:	stp	xzr, xzr, [sp, #216]
    a6c0:	stp	xzr, xzr, [sp, #232]
    a6c4:	stp	xzr, xzr, [sp, #248]
    a6c8:	stp	xzr, xzr, [x0, #-248]
    a6cc:	add	x0, sp, #0x210
    a6d0:	ldr	x20, [x1, #32]
    a6d4:	stp	xzr, xzr, [x0, #-248]
    a6d8:	str	xzr, [sp, #296]
    a6dc:	cbz	x20, a85c <scols_copy_line@@SMARTCOLS_2.25+0x8d4>
    a6e0:	stp	x27, x28, [sp, #80]
    a6e4:	add	x0, sp, #0x78
    a6e8:	add	x23, sp, #0x88
    a6ec:	str	x0, [sp, #96]
    a6f0:	mov	x21, #0x0                   	// #0
    a6f4:	ldr	x19, [x20]
    a6f8:	str	xzr, [x20]
    a6fc:	mov	x25, #0x0                   	// #0
    a700:	cbz	x21, a7bc <scols_copy_line@@SMARTCOLS_2.25+0x834>
    a704:	nop
    a708:	mov	x28, x23
    a70c:	mov	x27, #0x0                   	// #0
    a710:	ldr	x24, [sp, #96]
    a714:	cbnz	x20, a734 <scols_copy_line@@SMARTCOLS_2.25+0x7ac>
    a718:	b	a768 <scols_copy_line@@SMARTCOLS_2.25+0x7e0>
    a71c:	str	x20, [x24]
    a720:	mov	x24, x20
    a724:	cmp	x21, #0x0
    a728:	ldr	x20, [x20]
    a72c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a730:	b.eq	a764 <scols_copy_line@@SMARTCOLS_2.25+0x7dc>  // b.none
    a734:	mov	x2, x22
    a738:	mov	x1, x20
    a73c:	mov	x0, x21
    a740:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a744:	cmp	w0, #0x0
    a748:	b.gt	a71c <scols_copy_line@@SMARTCOLS_2.25+0x794>
    a74c:	str	x21, [x24]
    a750:	mov	x24, x21
    a754:	ldr	x21, [x21]
    a758:	cmp	x21, #0x0
    a75c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a760:	b.ne	a734 <scols_copy_line@@SMARTCOLS_2.25+0x7ac>  // b.any
    a764:	cbz	x21, a76c <scols_copy_line@@SMARTCOLS_2.25+0x7e4>
    a768:	mov	x20, x21
    a76c:	str	xzr, [x28]
    a770:	add	x27, x27, #0x1
    a774:	ldr	x21, [x28, #8]!
    a778:	str	x20, [x24]
    a77c:	ldr	x20, [sp, #120]
    a780:	cbnz	x21, a710 <scols_copy_line@@SMARTCOLS_2.25+0x788>
    a784:	cmp	x27, x25
    a788:	b.ls	a7a0 <scols_copy_line@@SMARTCOLS_2.25+0x818>  // b.plast
    a78c:	cmp	x27, #0x14
    a790:	mov	x25, x27
    a794:	b.ne	a7a0 <scols_copy_line@@SMARTCOLS_2.25+0x818>  // b.any
    a798:	mov	x25, #0x13                  	// #19
    a79c:	mov	x27, x25
    a7a0:	str	x20, [x23, x27, lsl #3]
    a7a4:	cbz	x19, a7c8 <scols_copy_line@@SMARTCOLS_2.25+0x840>
    a7a8:	mov	x20, x19
    a7ac:	ldr	x21, [sp, #136]
    a7b0:	ldr	x19, [x20]
    a7b4:	str	xzr, [x20]
    a7b8:	cbnz	x21, a708 <scols_copy_line@@SMARTCOLS_2.25+0x780>
    a7bc:	mov	x27, #0x0                   	// #0
    a7c0:	str	x20, [x23, x27, lsl #3]
    a7c4:	cbnz	x19, a7a8 <scols_copy_line@@SMARTCOLS_2.25+0x820>
    a7c8:	ldr	x21, [x23, x25, lsl #3]
    a7cc:	cbz	x25, a960 <scols_copy_line@@SMARTCOLS_2.25+0x9d8>
    a7d0:	add	x27, sp, #0x78
    a7d4:	mov	x28, #0x1                   	// #1
    a7d8:	add	x0, x23, x28, lsl #3
    a7dc:	ldur	x20, [x0, #-8]
    a7e0:	cbz	x20, a848 <scols_copy_line@@SMARTCOLS_2.25+0x8c0>
    a7e4:	cbz	x19, a94c <scols_copy_line@@SMARTCOLS_2.25+0x9c4>
    a7e8:	mov	x24, x27
    a7ec:	b	a808 <scols_copy_line@@SMARTCOLS_2.25+0x880>
    a7f0:	str	x19, [x24]
    a7f4:	mov	x24, x19
    a7f8:	cmp	x20, #0x0
    a7fc:	ldr	x19, [x19]
    a800:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a804:	b.eq	a838 <scols_copy_line@@SMARTCOLS_2.25+0x8b0>  // b.none
    a808:	mov	x2, x22
    a80c:	mov	x1, x19
    a810:	mov	x0, x20
    a814:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a818:	cmp	w0, #0x0
    a81c:	b.gt	a7f0 <scols_copy_line@@SMARTCOLS_2.25+0x868>
    a820:	str	x20, [x24]
    a824:	mov	x24, x20
    a828:	ldr	x20, [x20]
    a82c:	cmp	x20, #0x0
    a830:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a834:	b.ne	a808 <scols_copy_line@@SMARTCOLS_2.25+0x880>  // b.any
    a838:	cmp	x20, #0x0
    a83c:	csel	x19, x19, x20, eq  // eq = none
    a840:	str	x19, [x24]
    a844:	ldr	x19, [sp, #120]
    a848:	cmp	x25, x28
    a84c:	add	x3, x28, #0x1
    a850:	b.eq	a8bc <scols_copy_line@@SMARTCOLS_2.25+0x934>  // b.none
    a854:	mov	x28, x3
    a858:	b	a7d8 <scols_copy_line@@SMARTCOLS_2.25+0x850>
    a85c:	mov	x19, #0x0                   	// #0
    a860:	mov	x20, x26
    a864:	mov	x21, x19
    a868:	str	x21, [x20]
    a86c:	nop
    a870:	mov	x1, x21
    a874:	mov	x0, x21
    a878:	mov	x2, x22
    a87c:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a880:	mov	x0, x20
    a884:	ldr	x20, [x20]
    a888:	ldr	x21, [x20]
    a88c:	str	x0, [x20, #8]
    a890:	cbnz	x21, a870 <scols_copy_line@@SMARTCOLS_2.25+0x8e8>
    a894:	ldr	x0, [sp, #104]
    a898:	str	x26, [x20]
    a89c:	str	x20, [x0, #40]
    a8a0:	mov	w0, #0x0                   	// #0
    a8a4:	ldp	x19, x20, [sp, #16]
    a8a8:	ldp	x21, x22, [sp, #32]
    a8ac:	ldp	x23, x24, [sp, #48]
    a8b0:	ldp	x25, x26, [sp, #64]
    a8b4:	ldp	x29, x30, [sp], #304
    a8b8:	ret
    a8bc:	cmp	x21, #0x0
    a8c0:	mov	x20, x26
    a8c4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a8c8:	b.ne	a8ec <scols_copy_line@@SMARTCOLS_2.25+0x964>  // b.any
    a8cc:	b	a920 <scols_copy_line@@SMARTCOLS_2.25+0x998>
    a8d0:	str	x19, [x20]
    a8d4:	cmp	x21, #0x0
    a8d8:	str	x20, [x19, #8]
    a8dc:	mov	x20, x19
    a8e0:	ldr	x19, [x19]
    a8e4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a8e8:	b.eq	a920 <scols_copy_line@@SMARTCOLS_2.25+0x998>  // b.none
    a8ec:	mov	x2, x22
    a8f0:	mov	x1, x19
    a8f4:	mov	x0, x21
    a8f8:	bl	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a8fc:	cmp	w0, #0x0
    a900:	b.gt	a8d0 <scols_copy_line@@SMARTCOLS_2.25+0x948>
    a904:	str	x21, [x20]
    a908:	str	x20, [x21, #8]
    a90c:	mov	x20, x21
    a910:	ldr	x21, [x21]
    a914:	cmp	x21, #0x0
    a918:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a91c:	b.ne	a8ec <scols_copy_line@@SMARTCOLS_2.25+0x964>  // b.any
    a920:	ldp	x27, x28, [sp, #80]
    a924:	cbnz	x21, a868 <scols_copy_line@@SMARTCOLS_2.25+0x8e0>
    a928:	mov	x21, x19
    a92c:	b	a868 <scols_copy_line@@SMARTCOLS_2.25+0x8e0>
    a930:	mov	x19, x20
    a934:	ldr	x28, [sp, #96]
    a938:	b	a590 <scols_copy_line@@SMARTCOLS_2.25+0x608>
    a93c:	mov	x20, x24
    a940:	mov	x19, #0x0                   	// #0
    a944:	mov	x21, x19
    a948:	b	a610 <scols_copy_line@@SMARTCOLS_2.25+0x688>
    a94c:	mov	x19, x20
    a950:	mov	x24, x27
    a954:	b	a840 <scols_copy_line@@SMARTCOLS_2.25+0x8b8>
    a958:	mov	x20, x24
    a95c:	b	a608 <scols_copy_line@@SMARTCOLS_2.25+0x680>
    a960:	mov	x20, x26
    a964:	b	a920 <scols_copy_line@@SMARTCOLS_2.25+0x998>
    a968:	stp	x29, x30, [sp, #-64]!
    a96c:	mov	x2, #0x7                   	// #7
    a970:	mov	x1, #0x1                   	// #1
    a974:	mov	x29, sp
    a978:	str	x19, [sp, #16]
    a97c:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a980:	add	x3, sp, #0x40
    a984:	stp	x3, x3, [sp, #32]
    a988:	add	x4, sp, #0x40
    a98c:	ldr	x19, [x19, #4016]
    a990:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    a994:	add	x0, x0, #0xc30
    a998:	str	x4, [sp, #48]
    a99c:	stp	wzr, wzr, [sp, #56]
    a9a0:	ldr	x3, [x19]
    a9a4:	bl	7d30 <fwrite@plt>
    a9a8:	ldr	x1, [x19]
    a9ac:	mov	w0, #0xa                   	// #10
    a9b0:	bl	7560 <fputc@plt>
    a9b4:	ldr	x19, [sp, #16]
    a9b8:	ldp	x29, x30, [sp], #64
    a9bc:	ret

000000000000a9c0 <scols_new_table@@SMARTCOLS_2.25>:
    a9c0:	stp	x29, x30, [sp, #-64]!
    a9c4:	mov	x1, #0x100                 	// #256
    a9c8:	mov	x0, #0x1                   	// #1
    a9cc:	mov	x29, sp
    a9d0:	stp	x19, x20, [sp, #16]
    a9d4:	bl	7900 <calloc@plt>
    a9d8:	mov	x19, x0
    a9dc:	cbz	x0, aa60 <scols_new_table@@SMARTCOLS_2.25+0xa0>
    a9e0:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a9e4:	mov	w3, #0x1                   	// #1
    a9e8:	add	x1, sp, #0x3c
    a9ec:	add	x0, sp, #0x38
    a9f0:	ldr	x2, [x2, #4032]
    a9f4:	adrp	x20, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    a9f8:	str	w3, [x19]
    a9fc:	stp	x21, x22, [sp, #32]
    aa00:	ldr	x2, [x2]
    aa04:	str	x2, [x19, #72]
    aa08:	bl	1c3b0 <scols_init_debug@@SMARTCOLS_2.25+0x79e0>
    aa0c:	ldp	w1, w0, [sp, #56]
    aa10:	mov	w2, #0x50                  	// #80
    aa14:	ldr	x21, [x20, #4024]
    aa18:	cmp	w1, #0x0
    aa1c:	csel	w1, w1, w2, gt
    aa20:	cmp	w0, #0x0
    aa24:	mov	w3, #0x18                  	// #24
    aa28:	csel	w0, w0, w3, gt
    aa2c:	ldr	w2, [x21]
    aa30:	add	x4, x19, #0x70
    aa34:	add	x5, x19, #0x60
    aa38:	sxtw	x1, w1
    aa3c:	sxtw	x0, w0
    aa40:	add	x3, x19, #0x80
    aa44:	stp	x1, x0, [x19, #40]
    aa48:	stp	x5, x5, [x19, #96]
    aa4c:	stp	x4, x4, [x19, #112]
    aa50:	stp	x3, x3, [x19, #128]
    aa54:	tbnz	w2, #4, aa70 <scols_new_table@@SMARTCOLS_2.25+0xb0>
    aa58:	tbnz	w2, #1, aabc <scols_new_table@@SMARTCOLS_2.25+0xfc>
    aa5c:	ldp	x21, x22, [sp, #32]
    aa60:	mov	x0, x19
    aa64:	ldp	x19, x20, [sp, #16]
    aa68:	ldp	x29, x30, [sp], #64
    aa6c:	ret
    aa70:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    aa74:	ldr	x0, [x0, #4016]
    aa78:	ldr	x22, [x0]
    aa7c:	bl	76b0 <getpid@plt>
    aa80:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    aa84:	mov	w2, w0
    aa88:	add	x4, x4, #0xc38
    aa8c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    aa90:	add	x3, x3, #0xb40
    aa94:	mov	x0, x22
    aa98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    aa9c:	add	x1, x1, #0xb50
    aaa0:	bl	8170 <fprintf@plt>
    aaa4:	mov	x0, x19
    aaa8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    aaac:	add	x1, x1, #0xb68
    aab0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    aab4:	ldr	w2, [x21]
    aab8:	tbz	w2, #1, aa5c <scols_new_table@@SMARTCOLS_2.25+0x9c>
    aabc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    aac0:	add	x0, x0, #0xc40
    aac4:	bl	8070 <getenv@plt>
    aac8:	cbz	x0, aa5c <scols_new_table@@SMARTCOLS_2.25+0x9c>
    aacc:	ldrb	w1, [x0]
    aad0:	cmp	w1, #0x6f
    aad4:	b.ne	ab18 <scols_new_table@@SMARTCOLS_2.25+0x158>  // b.any
    aad8:	ldrb	w1, [x0, #1]
    aadc:	cmp	w1, #0x6e
    aae0:	b.ne	ab18 <scols_new_table@@SMARTCOLS_2.25+0x158>  // b.any
    aae4:	ldrb	w1, [x0, #2]
    aae8:	cbnz	w1, ab18 <scols_new_table@@SMARTCOLS_2.25+0x158>
    aaec:	ldr	x20, [x20, #4024]
    aaf0:	ldr	w0, [x20]
    aaf4:	tbnz	w0, #1, ab30 <scols_new_table@@SMARTCOLS_2.25+0x170>
    aaf8:	ldrb	w0, [x19, #248]
    aafc:	ldp	x21, x22, [sp, #32]
    ab00:	orr	w0, w0, #0x8
    ab04:	strb	w0, [x19, #248]
    ab08:	mov	x0, x19
    ab0c:	ldp	x19, x20, [sp, #16]
    ab10:	ldp	x29, x30, [sp], #64
    ab14:	ret
    ab18:	ldrb	w1, [x0]
    ab1c:	cmp	w1, #0x31
    ab20:	b.ne	aa5c <scols_new_table@@SMARTCOLS_2.25+0x9c>  // b.any
    ab24:	ldrb	w0, [x0, #1]
    ab28:	cbz	w0, aaec <scols_new_table@@SMARTCOLS_2.25+0x12c>
    ab2c:	b	aa5c <scols_new_table@@SMARTCOLS_2.25+0x9c>
    ab30:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ab34:	ldr	x0, [x0, #4016]
    ab38:	ldr	x20, [x0]
    ab3c:	bl	76b0 <getpid@plt>
    ab40:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ab44:	mov	w2, w0
    ab48:	add	x4, x4, #0xc60
    ab4c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ab50:	add	x3, x3, #0xb40
    ab54:	mov	x0, x20
    ab58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ab5c:	add	x1, x1, #0xb50
    ab60:	bl	8170 <fprintf@plt>
    ab64:	mov	x0, x19
    ab68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ab6c:	add	x1, x1, #0xc68
    ab70:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ab74:	b	aaf8 <scols_new_table@@SMARTCOLS_2.25+0x138>

000000000000ab78 <scols_ref_table@@SMARTCOLS_2.25>:
    ab78:	cbz	x0, ab88 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    ab7c:	ldr	w1, [x0]
    ab80:	add	w1, w1, #0x1
    ab84:	str	w1, [x0]
    ab88:	ret
    ab8c:	nop
    ab90:	cmp	x1, #0x0
    ab94:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    ab98:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    ab9c:	b.eq	abfc <scols_ref_table@@SMARTCOLS_2.25+0x84>  // b.none
    aba0:	ldr	x4, [x1, #8]
    aba4:	str	xzr, [x2]
    aba8:	cbz	x4, abe0 <scols_ref_table@@SMARTCOLS_2.25+0x68>
    abac:	ldr	x3, [x1]
    abb0:	cmp	x4, x3
    abb4:	mov	w0, #0x1                   	// #1
    abb8:	b.eq	abdc <scols_ref_table@@SMARTCOLS_2.25+0x64>  // b.none
    abbc:	sub	x0, x3, #0x30
    abc0:	ldp	x4, x3, [x3]
    abc4:	str	x0, [x2]
    abc8:	ldr	w2, [x1, #16]
    abcc:	mov	w0, #0x0                   	// #0
    abd0:	cmp	w2, #0x0
    abd4:	csel	x4, x4, x3, eq  // eq = none
    abd8:	str	x4, [x1]
    abdc:	ret
    abe0:	add	x4, x0, #0x80
    abe4:	ldr	w5, [x1, #16]
    abe8:	ldp	x3, x0, [x0, #128]
    abec:	cmp	w5, #0x0
    abf0:	csel	x3, x3, x0, eq  // eq = none
    abf4:	stp	x3, x4, [x1]
    abf8:	b	abb0 <scols_ref_table@@SMARTCOLS_2.25+0x38>
    abfc:	mov	w0, #0xffffffea            	// #-22
    ac00:	ret
    ac04:	nop

000000000000ac08 <scols_table_set_name@@SMARTCOLS_2.27>:
    ac08:	cbz	x0, ac50 <scols_table_set_name@@SMARTCOLS_2.27+0x48>
    ac0c:	stp	x29, x30, [sp, #-32]!
    ac10:	mov	x29, sp
    ac14:	stp	x19, x20, [sp, #16]
    ac18:	mov	x20, x0
    ac1c:	mov	x19, x1
    ac20:	cbz	x1, ac34 <scols_table_set_name@@SMARTCOLS_2.27+0x2c>
    ac24:	mov	x0, x1
    ac28:	bl	79b0 <strdup@plt>
    ac2c:	mov	x19, x0
    ac30:	cbz	x0, ac58 <scols_table_set_name@@SMARTCOLS_2.27+0x50>
    ac34:	ldr	x0, [x20, #8]
    ac38:	bl	7bd0 <free@plt>
    ac3c:	str	x19, [x20, #8]
    ac40:	mov	w0, #0x0                   	// #0
    ac44:	ldp	x19, x20, [sp, #16]
    ac48:	ldp	x29, x30, [sp], #32
    ac4c:	ret
    ac50:	mov	w0, #0xffffffea            	// #-22
    ac54:	ret
    ac58:	mov	w0, #0xfffffff4            	// #-12
    ac5c:	b	ac44 <scols_table_set_name@@SMARTCOLS_2.27+0x3c>

000000000000ac60 <scols_table_get_name@@SMARTCOLS_2.29>:
    ac60:	ldr	x0, [x0, #8]
    ac64:	ret

000000000000ac68 <scols_table_get_title@@SMARTCOLS_2.28>:
    ac68:	add	x0, x0, #0xb8
    ac6c:	ret

000000000000ac70 <scols_table_remove_column@@SMARTCOLS_2.25>:
    ac70:	cmp	x0, #0x0
    ac74:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    ac78:	b.eq	ad68 <scols_table_remove_column@@SMARTCOLS_2.25+0xf8>  // b.none
    ac7c:	stp	x29, x30, [sp, #-48]!
    ac80:	mov	x29, sp
    ac84:	stp	x19, x20, [sp, #16]
    ac88:	mov	x20, x0
    ac8c:	mov	x19, x1
    ac90:	add	x0, x0, #0x70
    ac94:	ldr	x1, [x20, #112]
    ac98:	cmp	x1, x0
    ac9c:	b.ne	ad60 <scols_table_remove_column@@SMARTCOLS_2.25+0xf0>  // b.any
    aca0:	ldr	w0, [x19, #80]
    aca4:	tbnz	w0, #1, acf4 <scols_table_remove_column@@SMARTCOLS_2.25+0x84>
    aca8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    acac:	ldr	x1, [x1, #4024]
    acb0:	ldr	w0, [x1]
    acb4:	tbnz	w0, #4, ad10 <scols_table_remove_column@@SMARTCOLS_2.25+0xa0>
    acb8:	ldp	x4, x3, [x19, #200]
    acbc:	add	x2, x19, #0xc8
    acc0:	ldr	x1, [x20, #16]
    acc4:	str	x3, [x4, #8]
    acc8:	mov	x0, x19
    accc:	sub	x1, x1, #0x1
    acd0:	str	x4, [x3]
    acd4:	stp	x2, x2, [x19, #200]
    acd8:	str	x1, [x20, #16]
    acdc:	str	xzr, [x19, #216]
    ace0:	bl	80f0 <scols_unref_column@plt>
    ace4:	mov	w0, #0x0                   	// #0
    ace8:	ldp	x19, x20, [sp, #16]
    acec:	ldp	x29, x30, [sp], #48
    acf0:	ret
    acf4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    acf8:	ldr	x0, [x20, #24]
    acfc:	ldr	x1, [x1, #4024]
    ad00:	sub	x0, x0, #0x1
    ad04:	str	x0, [x20, #24]
    ad08:	ldr	w0, [x1]
    ad0c:	tbz	w0, #4, acb8 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>
    ad10:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ad14:	str	x21, [sp, #32]
    ad18:	ldr	x0, [x0, #4016]
    ad1c:	ldr	x21, [x0]
    ad20:	bl	76b0 <getpid@plt>
    ad24:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ad28:	mov	w2, w0
    ad2c:	add	x4, x4, #0xc38
    ad30:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ad34:	add	x3, x3, #0xb40
    ad38:	mov	x0, x21
    ad3c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ad40:	add	x1, x1, #0xb50
    ad44:	bl	8170 <fprintf@plt>
    ad48:	mov	x0, x20
    ad4c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ad50:	add	x1, x1, #0xc80
    ad54:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ad58:	ldr	x21, [sp, #32]
    ad5c:	b	acb8 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>
    ad60:	mov	w0, #0xffffffea            	// #-22
    ad64:	b	ace8 <scols_table_remove_column@@SMARTCOLS_2.25+0x78>
    ad68:	mov	w0, #0xffffffea            	// #-22
    ad6c:	ret

000000000000ad70 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    ad70:	cbz	x0, ae30 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc0>
    ad74:	stp	x29, x30, [sp, #-32]!
    ad78:	mov	x29, sp
    ad7c:	stp	x19, x20, [sp, #16]
    ad80:	mov	x19, x0
    ad84:	add	x0, x0, #0x70
    ad88:	ldr	x1, [x19, #112]
    ad8c:	cmp	x1, x0
    ad90:	b.ne	ae28 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb8>  // b.any
    ad94:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ad98:	ldr	x0, [x0, #4024]
    ad9c:	ldr	w0, [x0]
    ada0:	tbnz	w0, #4, ade0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x70>
    ada4:	ldr	x1, [x19, #96]
    ada8:	add	x20, x19, #0x60
    adac:	cmp	x1, x20
    adb0:	b.eq	add0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>  // b.none
    adb4:	nop
    adb8:	sub	x1, x1, #0xc8
    adbc:	mov	x0, x19
    adc0:	bl	81e0 <scols_table_remove_column@plt>
    adc4:	ldr	x1, [x19, #96]
    adc8:	cmp	x1, x20
    adcc:	b.ne	adb8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x48>  // b.any
    add0:	mov	w0, #0x0                   	// #0
    add4:	ldp	x19, x20, [sp, #16]
    add8:	ldp	x29, x30, [sp], #32
    addc:	ret
    ade0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ade4:	ldr	x0, [x0, #4016]
    ade8:	ldr	x20, [x0]
    adec:	bl	76b0 <getpid@plt>
    adf0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    adf4:	mov	w2, w0
    adf8:	add	x4, x4, #0xc38
    adfc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ae00:	add	x3, x3, #0xb40
    ae04:	mov	x0, x20
    ae08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ae0c:	add	x1, x1, #0xb50
    ae10:	bl	8170 <fprintf@plt>
    ae14:	mov	x0, x19
    ae18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ae1c:	add	x1, x1, #0xc90
    ae20:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ae24:	b	ada4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    ae28:	mov	w0, #0xffffffea            	// #-22
    ae2c:	b	add4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x64>
    ae30:	mov	w0, #0xffffffea            	// #-22
    ae34:	ret

000000000000ae38 <scols_table_next_column@@SMARTCOLS_2.25>:
    ae38:	cmp	x1, #0x0
    ae3c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    ae40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    ae44:	b.eq	aea4 <scols_table_next_column@@SMARTCOLS_2.25+0x6c>  // b.none
    ae48:	ldr	x4, [x1, #8]
    ae4c:	str	xzr, [x2]
    ae50:	cbz	x4, ae88 <scols_table_next_column@@SMARTCOLS_2.25+0x50>
    ae54:	ldr	x3, [x1]
    ae58:	cmp	x4, x3
    ae5c:	mov	w0, #0x1                   	// #1
    ae60:	b.eq	ae84 <scols_table_next_column@@SMARTCOLS_2.25+0x4c>  // b.none
    ae64:	sub	x0, x3, #0xc8
    ae68:	ldp	x4, x3, [x3]
    ae6c:	str	x0, [x2]
    ae70:	ldr	w2, [x1, #16]
    ae74:	mov	w0, #0x0                   	// #0
    ae78:	cmp	w2, #0x0
    ae7c:	csel	x4, x4, x3, eq  // eq = none
    ae80:	str	x4, [x1]
    ae84:	ret
    ae88:	add	x4, x0, #0x60
    ae8c:	ldr	w5, [x1, #16]
    ae90:	ldp	x3, x0, [x0, #96]
    ae94:	cmp	w5, #0x0
    ae98:	csel	x3, x3, x0, eq  // eq = none
    ae9c:	stp	x3, x4, [x1]
    aea0:	b	ae58 <scols_table_next_column@@SMARTCOLS_2.25+0x20>
    aea4:	mov	w0, #0xffffffea            	// #-22
    aea8:	ret
    aeac:	nop

000000000000aeb0 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    aeb0:	cmp	x1, #0x0
    aeb4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    aeb8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    aebc:	b.eq	aee0 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.none
    aec0:	ldr	x3, [x2, #216]
    aec4:	cmp	x3, x0
    aec8:	b.ne	aee0 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.any
    aecc:	add	x3, x3, #0x60
    aed0:	add	x2, x2, #0xc8
    aed4:	mov	w0, #0x0                   	// #0
    aed8:	stp	x2, x3, [x1]
    aedc:	ret
    aee0:	mov	w0, #0xffffffea            	// #-22
    aee4:	ret

000000000000aee8 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    aee8:	ldr	x0, [x0, #16]
    aeec:	ret

000000000000aef0 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    aef0:	ldr	x0, [x0, #32]
    aef4:	ret

000000000000aef8 <scols_table_set_stream@@SMARTCOLS_2.25>:
    aef8:	stp	x29, x30, [sp, #-48]!
    aefc:	mov	x29, sp
    af00:	stp	x19, x20, [sp, #16]
    af04:	cbz	x0, af94 <scols_table_set_stream@@SMARTCOLS_2.25+0x9c>
    af08:	mov	x19, x0
    af0c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    af10:	mov	x20, x1
    af14:	ldr	x0, [x0, #4024]
    af18:	ldr	w0, [x0]
    af1c:	tbnz	w0, #4, af34 <scols_table_set_stream@@SMARTCOLS_2.25+0x3c>
    af20:	str	x20, [x19, #72]
    af24:	mov	w0, #0x0                   	// #0
    af28:	ldp	x19, x20, [sp, #16]
    af2c:	ldp	x29, x30, [sp], #48
    af30:	ret
    af34:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    af38:	str	x21, [sp, #32]
    af3c:	ldr	x0, [x0, #4016]
    af40:	ldr	x21, [x0]
    af44:	bl	76b0 <getpid@plt>
    af48:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    af4c:	mov	w2, w0
    af50:	add	x4, x4, #0xc38
    af54:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    af58:	add	x3, x3, #0xb40
    af5c:	mov	x0, x21
    af60:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    af64:	add	x1, x1, #0xb50
    af68:	bl	8170 <fprintf@plt>
    af6c:	mov	x0, x19
    af70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    af74:	add	x1, x1, #0xcb0
    af78:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    af7c:	ldr	x21, [sp, #32]
    af80:	str	x20, [x19, #72]
    af84:	mov	w0, #0x0                   	// #0
    af88:	ldp	x19, x20, [sp, #16]
    af8c:	ldp	x29, x30, [sp], #48
    af90:	ret
    af94:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    af98:	add	x3, x3, #0xfc8
    af9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    afa0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    afa4:	add	x3, x3, #0x38
    afa8:	add	x1, x1, #0xc00
    afac:	add	x0, x0, #0xca8
    afb0:	mov	w2, #0x219                 	// #537
    afb4:	str	x21, [sp, #32]
    afb8:	bl	8040 <__assert_fail@plt>
    afbc:	nop

000000000000afc0 <scols_table_get_stream@@SMARTCOLS_2.25>:
    afc0:	ldr	x0, [x0, #72]
    afc4:	ret

000000000000afc8 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    afc8:	cbz	x0, b068 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0xa0>
    afcc:	stp	x29, x30, [sp, #-48]!
    afd0:	mov	x29, sp
    afd4:	stp	x19, x20, [sp, #16]
    afd8:	mov	x19, x0
    afdc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    afe0:	mov	x20, x1
    afe4:	ldr	x0, [x0, #4024]
    afe8:	ldr	w0, [x0]
    afec:	tbnz	w0, #4, b004 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x3c>
    aff0:	str	x20, [x19, #56]
    aff4:	mov	w0, #0x0                   	// #0
    aff8:	ldp	x19, x20, [sp, #16]
    affc:	ldp	x29, x30, [sp], #48
    b000:	ret
    b004:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b008:	str	x21, [sp, #32]
    b00c:	ldr	x0, [x0, #4016]
    b010:	ldr	x21, [x0]
    b014:	bl	76b0 <getpid@plt>
    b018:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b01c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b020:	add	x4, x4, #0xc38
    b024:	add	x3, x3, #0xb40
    b028:	mov	w2, w0
    b02c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b030:	mov	x0, x21
    b034:	add	x1, x1, #0xb50
    b038:	bl	8170 <fprintf@plt>
    b03c:	mov	x2, x20
    b040:	mov	x0, x19
    b044:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b048:	add	x1, x1, #0xcd0
    b04c:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b050:	ldr	x21, [sp, #32]
    b054:	str	x20, [x19, #56]
    b058:	mov	w0, #0x0                   	// #0
    b05c:	ldp	x19, x20, [sp, #16]
    b060:	ldp	x29, x30, [sp], #48
    b064:	ret
    b068:	mov	w0, #0xffffffea            	// #-22
    b06c:	ret

000000000000b070 <scols_table_get_column@@SMARTCOLS_2.25>:
    b070:	cbz	x0, b0f8 <scols_table_get_column@@SMARTCOLS_2.25+0x88>
    b074:	stp	x29, x30, [sp, #-80]!
    b078:	mov	x29, sp
    b07c:	stp	x19, x20, [sp, #16]
    b080:	mov	x19, x0
    b084:	mov	x20, x1
    b088:	ldr	x0, [x0, #16]
    b08c:	cmp	x0, x1
    b090:	b.ls	b0d8 <scols_table_get_column@@SMARTCOLS_2.25+0x68>  // b.plast
    b094:	stp	x21, x22, [sp, #32]
    b098:	add	x21, sp, #0x38
    b09c:	mov	x0, x21
    b0a0:	add	x22, sp, #0x30
    b0a4:	mov	w1, #0x0                   	// #0
    b0a8:	bl	7430 <scols_reset_iter@plt>
    b0ac:	b	b0c0 <scols_table_get_column@@SMARTCOLS_2.25+0x50>
    b0b0:	ldr	x0, [sp, #48]
    b0b4:	ldr	x2, [x0, #8]
    b0b8:	cmp	x2, x20
    b0bc:	b.eq	b0e8 <scols_table_get_column@@SMARTCOLS_2.25+0x78>  // b.none
    b0c0:	mov	x2, x22
    b0c4:	mov	x1, x21
    b0c8:	mov	x0, x19
    b0cc:	bl	7ef0 <scols_table_next_column@plt>
    b0d0:	cbz	w0, b0b0 <scols_table_get_column@@SMARTCOLS_2.25+0x40>
    b0d4:	ldp	x21, x22, [sp, #32]
    b0d8:	mov	x0, #0x0                   	// #0
    b0dc:	ldp	x19, x20, [sp, #16]
    b0e0:	ldp	x29, x30, [sp], #80
    b0e4:	ret
    b0e8:	ldp	x19, x20, [sp, #16]
    b0ec:	ldp	x21, x22, [sp, #32]
    b0f0:	ldp	x29, x30, [sp], #80
    b0f4:	ret
    b0f8:	mov	x0, #0x0                   	// #0
    b0fc:	ret

000000000000b100 <scols_table_add_line@@SMARTCOLS_2.25>:
    b100:	cmp	x0, #0x0
    b104:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b108:	b.eq	b200 <scols_table_add_line@@SMARTCOLS_2.25+0x100>  // b.none
    b10c:	stp	x29, x30, [sp, #-48]!
    b110:	mov	x29, sp
    b114:	stp	x19, x20, [sp, #16]
    b118:	mov	x20, x0
    b11c:	mov	x19, x1
    b120:	ldr	x0, [x1, #48]
    b124:	stp	x21, x22, [sp, #32]
    b128:	add	x21, x1, #0x30
    b12c:	cmp	x21, x0
    b130:	b.ne	b1f8 <scols_table_add_line@@SMARTCOLS_2.25+0xf8>  // b.any
    b134:	ldr	x0, [x1, #40]
    b138:	ldr	x1, [x20, #16]
    b13c:	cmp	x1, x0
    b140:	b.hi	b194 <scols_table_add_line@@SMARTCOLS_2.25+0x94>  // b.pmore
    b144:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b148:	ldr	x1, [x1, #4024]
    b14c:	ldr	w0, [x1]
    b150:	tbnz	w0, #4, b1b0 <scols_table_add_line@@SMARTCOLS_2.25+0xb0>
    b154:	ldr	x2, [x20, #120]
    b158:	str	x21, [x20, #120]
    b15c:	ldr	x1, [x20, #32]
    b160:	add	x0, x20, #0x70
    b164:	stp	x0, x2, [x19, #48]
    b168:	mov	x0, x19
    b16c:	add	x3, x1, #0x1
    b170:	str	x21, [x2]
    b174:	str	x3, [x20, #32]
    b178:	str	x1, [x19, #8]
    b17c:	bl	7ca0 <scols_ref_line@plt>
    b180:	mov	w0, #0x0                   	// #0
    b184:	ldp	x19, x20, [sp, #16]
    b188:	ldp	x21, x22, [sp, #32]
    b18c:	ldp	x29, x30, [sp], #48
    b190:	ret
    b194:	mov	x0, x19
    b198:	bl	7660 <scols_line_alloc_cells@plt>
    b19c:	cbnz	w0, b184 <scols_table_add_line@@SMARTCOLS_2.25+0x84>
    b1a0:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b1a4:	ldr	x1, [x1, #4024]
    b1a8:	ldr	w0, [x1]
    b1ac:	tbz	w0, #4, b154 <scols_table_add_line@@SMARTCOLS_2.25+0x54>
    b1b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b1b4:	ldr	x0, [x0, #4016]
    b1b8:	ldr	x22, [x0]
    b1bc:	bl	76b0 <getpid@plt>
    b1c0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b1c4:	mov	w2, w0
    b1c8:	add	x4, x4, #0xc38
    b1cc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b1d0:	add	x3, x3, #0xb40
    b1d4:	mov	x0, x22
    b1d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b1dc:	add	x1, x1, #0xb50
    b1e0:	bl	8170 <fprintf@plt>
    b1e4:	mov	x0, x20
    b1e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b1ec:	add	x1, x1, #0xcf0
    b1f0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b1f4:	b	b154 <scols_table_add_line@@SMARTCOLS_2.25+0x54>
    b1f8:	mov	w0, #0xffffffea            	// #-22
    b1fc:	b	b184 <scols_table_add_line@@SMARTCOLS_2.25+0x84>
    b200:	mov	w0, #0xffffffea            	// #-22
    b204:	ret

000000000000b208 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b208:	cmp	x0, #0x0
    b20c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b210:	b.eq	b2c0 <scols_table_remove_line@@SMARTCOLS_2.25+0xb8>  // b.none
    b214:	stp	x29, x30, [sp, #-48]!
    b218:	mov	x29, sp
    b21c:	stp	x19, x20, [sp, #16]
    b220:	mov	x20, x0
    b224:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b228:	mov	x19, x1
    b22c:	ldr	x0, [x0, #4024]
    b230:	ldr	w0, [x0]
    b234:	tbnz	w0, #4, b270 <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b238:	ldp	x4, x3, [x19, #48]
    b23c:	add	x2, x19, #0x30
    b240:	ldr	x1, [x20, #32]
    b244:	str	x3, [x4, #8]
    b248:	mov	x0, x19
    b24c:	sub	x1, x1, #0x1
    b250:	str	x4, [x3]
    b254:	stp	x2, x2, [x19, #48]
    b258:	str	x1, [x20, #32]
    b25c:	bl	7930 <scols_unref_line@plt>
    b260:	mov	w0, #0x0                   	// #0
    b264:	ldp	x19, x20, [sp, #16]
    b268:	ldp	x29, x30, [sp], #48
    b26c:	ret
    b270:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b274:	str	x21, [sp, #32]
    b278:	ldr	x0, [x0, #4016]
    b27c:	ldr	x21, [x0]
    b280:	bl	76b0 <getpid@plt>
    b284:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b288:	mov	w2, w0
    b28c:	add	x4, x4, #0xc38
    b290:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b294:	add	x3, x3, #0xb40
    b298:	mov	x0, x21
    b29c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b2a0:	add	x1, x1, #0xb50
    b2a4:	bl	8170 <fprintf@plt>
    b2a8:	mov	x0, x20
    b2ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b2b0:	add	x1, x1, #0xd00
    b2b4:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b2b8:	ldr	x21, [sp, #32]
    b2bc:	b	b238 <scols_table_remove_line@@SMARTCOLS_2.25+0x30>
    b2c0:	mov	w0, #0xffffffea            	// #-22
    b2c4:	ret

000000000000b2c8 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    b2c8:	cbz	x0, b384 <scols_table_remove_lines@@SMARTCOLS_2.25+0xbc>
    b2cc:	stp	x29, x30, [sp, #-48]!
    b2d0:	mov	x29, sp
    b2d4:	stp	x19, x20, [sp, #16]
    b2d8:	mov	x20, x0
    b2dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b2e0:	ldr	x0, [x0, #4024]
    b2e4:	ldr	w0, [x0]
    b2e8:	str	x21, [sp, #32]
    b2ec:	tbnz	w0, #4, b33c <scols_table_remove_lines@@SMARTCOLS_2.25+0x74>
    b2f0:	ldr	x19, [x20, #112]
    b2f4:	add	x21, x20, #0x70
    b2f8:	cmp	x19, x21
    b2fc:	b.eq	b32c <scols_table_remove_lines@@SMARTCOLS_2.25+0x64>  // b.none
    b300:	ldr	x0, [x19, #64]
    b304:	sub	x19, x19, #0x30
    b308:	mov	x1, x19
    b30c:	cbz	x0, b314 <scols_table_remove_lines@@SMARTCOLS_2.25+0x4c>
    b310:	bl	7d20 <scols_line_remove_child@plt>
    b314:	mov	x1, x19
    b318:	mov	x0, x20
    b31c:	bl	7310 <scols_table_remove_line@plt>
    b320:	ldr	x19, [x20, #112]
    b324:	cmp	x19, x21
    b328:	b.ne	b300 <scols_table_remove_lines@@SMARTCOLS_2.25+0x38>  // b.any
    b32c:	ldp	x19, x20, [sp, #16]
    b330:	ldr	x21, [sp, #32]
    b334:	ldp	x29, x30, [sp], #48
    b338:	ret
    b33c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b340:	ldr	x0, [x0, #4016]
    b344:	ldr	x19, [x0]
    b348:	bl	76b0 <getpid@plt>
    b34c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b350:	mov	w2, w0
    b354:	add	x4, x4, #0xc38
    b358:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b35c:	add	x3, x3, #0xb40
    b360:	mov	x0, x19
    b364:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b368:	add	x1, x1, #0xb50
    b36c:	bl	8170 <fprintf@plt>
    b370:	mov	x0, x20
    b374:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b378:	add	x1, x1, #0xd10
    b37c:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b380:	b	b2f0 <scols_table_remove_lines@@SMARTCOLS_2.25+0x28>
    b384:	ret

000000000000b388 <scols_unref_table@@SMARTCOLS_2.25>:
    b388:	cbz	x0, b46c <scols_unref_table@@SMARTCOLS_2.25+0xe4>
    b38c:	stp	x29, x30, [sp, #-48]!
    b390:	mov	x29, sp
    b394:	stp	x19, x20, [sp, #16]
    b398:	mov	x19, x0
    b39c:	ldr	w0, [x0]
    b3a0:	sub	w0, w0, #0x1
    b3a4:	str	w0, [x19]
    b3a8:	cmp	w0, #0x0
    b3ac:	b.le	b3bc <scols_unref_table@@SMARTCOLS_2.25+0x34>
    b3b0:	ldp	x19, x20, [sp, #16]
    b3b4:	ldp	x29, x30, [sp], #48
    b3b8:	ret
    b3bc:	stp	x21, x22, [sp, #32]
    b3c0:	adrp	x22, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b3c4:	ldr	x0, [x22, #4024]
    b3c8:	ldr	w0, [x0]
    b3cc:	tbnz	w0, #4, b4bc <scols_unref_table@@SMARTCOLS_2.25+0x134>
    b3d0:	ldr	x20, [x19, #128]
    b3d4:	add	x21, x19, #0x80
    b3d8:	cmp	x21, x20
    b3dc:	b.eq	b408 <scols_unref_table@@SMARTCOLS_2.25+0x80>  // b.none
    b3e0:	sub	x20, x20, #0x30
    b3e4:	mov	x0, x20
    b3e8:	bl	13578 <scols_get_library_version@@SMARTCOLS_2.25+0x2578>
    b3ec:	mov	x0, x20
    b3f0:	bl	13710 <scols_get_library_version@@SMARTCOLS_2.25+0x2710>
    b3f4:	mov	x0, x20
    b3f8:	bl	13658 <scols_get_library_version@@SMARTCOLS_2.25+0x2658>
    b3fc:	ldr	x20, [x19, #128]
    b400:	cmp	x20, x21
    b404:	b.ne	b3e0 <scols_unref_table@@SMARTCOLS_2.25+0x58>  // b.any
    b408:	mov	x0, x19
    b40c:	bl	7e30 <scols_table_remove_lines@plt>
    b410:	mov	x0, x19
    b414:	bl	7af0 <scols_table_remove_columns@plt>
    b418:	ldr	x0, [x19, #176]
    b41c:	bl	73b0 <scols_unref_symbols@plt>
    b420:	add	x0, x19, #0xb8
    b424:	bl	7c80 <scols_reset_cell@plt>
    b428:	ldr	x0, [x19, #144]
    b42c:	bl	7bd0 <free@plt>
    b430:	ldr	x0, [x19, #88]
    b434:	bl	7bd0 <free@plt>
    b438:	ldr	x0, [x19, #80]
    b43c:	bl	7bd0 <free@plt>
    b440:	ldr	x0, [x19, #8]
    b444:	bl	7bd0 <free@plt>
    b448:	mov	x0, x19
    b44c:	bl	7bd0 <free@plt>
    b450:	ldr	x22, [x22, #4024]
    b454:	ldr	w0, [x22]
    b458:	tbnz	w0, #4, b470 <scols_unref_table@@SMARTCOLS_2.25+0xe8>
    b45c:	ldp	x19, x20, [sp, #16]
    b460:	ldp	x21, x22, [sp, #32]
    b464:	ldp	x29, x30, [sp], #48
    b468:	ret
    b46c:	ret
    b470:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b474:	ldr	x0, [x0, #4016]
    b478:	ldr	x19, [x0]
    b47c:	bl	76b0 <getpid@plt>
    b480:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b484:	mov	w2, w0
    b488:	add	x4, x4, #0xc38
    b48c:	mov	x0, x19
    b490:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b494:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b498:	add	x3, x3, #0xb40
    b49c:	add	x1, x1, #0xb50
    b4a0:	bl	8170 <fprintf@plt>
    b4a4:	ldp	x19, x20, [sp, #16]
    b4a8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b4ac:	ldp	x21, x22, [sp, #32]
    b4b0:	add	x0, x0, #0xc30
    b4b4:	ldp	x29, x30, [sp], #48
    b4b8:	b	a968 <scols_copy_line@@SMARTCOLS_2.25+0x9e0>
    b4bc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b4c0:	ldr	x0, [x0, #4016]
    b4c4:	ldr	x20, [x0]
    b4c8:	bl	76b0 <getpid@plt>
    b4cc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b4d0:	mov	w2, w0
    b4d4:	add	x4, x4, #0xc38
    b4d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b4dc:	add	x3, x3, #0xb40
    b4e0:	mov	x0, x20
    b4e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b4e8:	add	x1, x1, #0xb50
    b4ec:	bl	8170 <fprintf@plt>
    b4f0:	mov	x0, x19
    b4f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b4f8:	add	x1, x1, #0xd28
    b4fc:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b500:	b	b3d0 <scols_unref_table@@SMARTCOLS_2.25+0x48>
    b504:	nop

000000000000b508 <scols_table_next_line@@SMARTCOLS_2.25>:
    b508:	cmp	x1, #0x0
    b50c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b510:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    b514:	b.eq	b574 <scols_table_next_line@@SMARTCOLS_2.25+0x6c>  // b.none
    b518:	ldr	x4, [x1, #8]
    b51c:	str	xzr, [x2]
    b520:	cbz	x4, b558 <scols_table_next_line@@SMARTCOLS_2.25+0x50>
    b524:	ldr	x3, [x1]
    b528:	cmp	x4, x3
    b52c:	mov	w0, #0x1                   	// #1
    b530:	b.eq	b554 <scols_table_next_line@@SMARTCOLS_2.25+0x4c>  // b.none
    b534:	sub	x0, x3, #0x30
    b538:	ldp	x4, x3, [x3]
    b53c:	str	x0, [x2]
    b540:	ldr	w2, [x1, #16]
    b544:	mov	w0, #0x0                   	// #0
    b548:	cmp	w2, #0x0
    b54c:	csel	x4, x4, x3, eq  // eq = none
    b550:	str	x4, [x1]
    b554:	ret
    b558:	add	x4, x0, #0x70
    b55c:	ldr	w5, [x1, #16]
    b560:	ldp	x3, x0, [x0, #112]
    b564:	cmp	w5, #0x0
    b568:	csel	x3, x3, x0, eq  // eq = none
    b56c:	stp	x3, x4, [x1]
    b570:	b	b528 <scols_table_next_line@@SMARTCOLS_2.25+0x20>
    b574:	mov	w0, #0xffffffea            	// #-22
    b578:	ret
    b57c:	nop

000000000000b580 <scols_table_add_column@@SMARTCOLS_2.25>:
    b580:	cmp	x0, #0x0
    b584:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b588:	b.eq	b6ec <scols_table_add_column@@SMARTCOLS_2.25+0x16c>  // b.none
    b58c:	stp	x29, x30, [sp, #-80]!
    b590:	mov	x29, sp
    b594:	stp	x19, x20, [sp, #16]
    b598:	mov	x19, x0
    b59c:	mov	x20, x1
    b5a0:	ldr	x0, [x1, #216]
    b5a4:	cbnz	x0, b6d8 <scols_table_add_column@@SMARTCOLS_2.25+0x158>
    b5a8:	ldr	x0, [x1, #200]
    b5ac:	stp	x21, x22, [sp, #32]
    b5b0:	add	x21, x1, #0xc8
    b5b4:	cmp	x21, x0
    b5b8:	b.ne	b6e0 <scols_table_add_column@@SMARTCOLS_2.25+0x160>  // b.any
    b5bc:	ldr	w0, [x1, #80]
    b5c0:	tbnz	w0, #1, b664 <scols_table_add_column@@SMARTCOLS_2.25+0xe4>
    b5c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b5c8:	ldr	x0, [x0, #4024]
    b5cc:	ldr	w0, [x0]
    b5d0:	tbnz	w0, #4, b680 <scols_table_add_column@@SMARTCOLS_2.25+0x100>
    b5d4:	ldr	x2, [x19, #104]
    b5d8:	str	x21, [x19, #104]
    b5dc:	ldr	x1, [x19, #16]
    b5e0:	add	x0, x19, #0x60
    b5e4:	stp	x0, x2, [x20, #200]
    b5e8:	mov	x0, x20
    b5ec:	add	x3, x1, #0x1
    b5f0:	str	x21, [x2]
    b5f4:	str	x3, [x19, #16]
    b5f8:	str	x1, [x20, #8]
    b5fc:	str	x19, [x20, #216]
    b600:	bl	80d0 <scols_ref_column@plt>
    b604:	ldr	x1, [x19, #112]
    b608:	add	x0, x19, #0x70
    b60c:	cmp	x1, x0
    b610:	b.eq	b650 <scols_table_add_column@@SMARTCOLS_2.25+0xd0>  // b.none
    b614:	add	x20, sp, #0x38
    b618:	add	x21, sp, #0x30
    b61c:	mov	x0, x20
    b620:	mov	w1, #0x0                   	// #0
    b624:	bl	7430 <scols_reset_iter@plt>
    b628:	b	b63c <scols_table_add_column@@SMARTCOLS_2.25+0xbc>
    b62c:	ldr	x1, [x19, #16]
    b630:	ldr	x0, [sp, #48]
    b634:	bl	7660 <scols_line_alloc_cells@plt>
    b638:	cbnz	w0, b6c8 <scols_table_add_column@@SMARTCOLS_2.25+0x148>
    b63c:	mov	x2, x21
    b640:	mov	x1, x20
    b644:	mov	x0, x19
    b648:	bl	7da0 <scols_table_next_line@plt>
    b64c:	cbz	w0, b62c <scols_table_add_column@@SMARTCOLS_2.25+0xac>
    b650:	ldp	x21, x22, [sp, #32]
    b654:	mov	w0, #0x0                   	// #0
    b658:	ldp	x19, x20, [sp, #16]
    b65c:	ldp	x29, x30, [sp], #80
    b660:	ret
    b664:	ldr	x0, [x19, #24]
    b668:	add	x0, x0, #0x1
    b66c:	str	x0, [x19, #24]
    b670:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b674:	ldr	x0, [x0, #4024]
    b678:	ldr	w0, [x0]
    b67c:	tbz	w0, #4, b5d4 <scols_table_add_column@@SMARTCOLS_2.25+0x54>
    b680:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b684:	ldr	x0, [x0, #4016]
    b688:	ldr	x22, [x0]
    b68c:	bl	76b0 <getpid@plt>
    b690:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b694:	mov	w2, w0
    b698:	add	x4, x4, #0xc38
    b69c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b6a0:	add	x3, x3, #0xb40
    b6a4:	mov	x0, x22
    b6a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b6ac:	add	x1, x1, #0xb50
    b6b0:	bl	8170 <fprintf@plt>
    b6b4:	mov	x0, x19
    b6b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b6bc:	add	x1, x1, #0xd38
    b6c0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b6c4:	b	b5d4 <scols_table_add_column@@SMARTCOLS_2.25+0x54>
    b6c8:	ldp	x19, x20, [sp, #16]
    b6cc:	ldp	x21, x22, [sp, #32]
    b6d0:	ldp	x29, x30, [sp], #80
    b6d4:	ret
    b6d8:	mov	w0, #0xffffffea            	// #-22
    b6dc:	b	b658 <scols_table_add_column@@SMARTCOLS_2.25+0xd8>
    b6e0:	mov	w0, #0xffffffea            	// #-22
    b6e4:	ldp	x21, x22, [sp, #32]
    b6e8:	b	b658 <scols_table_add_column@@SMARTCOLS_2.25+0xd8>
    b6ec:	mov	w0, #0xffffffea            	// #-22
    b6f0:	ret
    b6f4:	nop

000000000000b6f8 <scols_table_new_column@@SMARTCOLS_2.25>:
    b6f8:	stp	x29, x30, [sp, #-64]!
    b6fc:	mov	x29, sp
    b700:	stp	x19, x20, [sp, #16]
    b704:	cbz	x0, b820 <scols_table_new_column@@SMARTCOLS_2.25+0x128>
    b708:	mov	x20, x0
    b70c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b710:	stp	x21, x22, [sp, #32]
    b714:	mov	x22, x1
    b718:	mov	w21, w2
    b71c:	ldr	x0, [x0, #4024]
    b720:	ldr	w0, [x0]
    b724:	str	d8, [sp, #48]
    b728:	fmov	d8, d0
    b72c:	tbnz	w0, #4, b7bc <scols_table_new_column@@SMARTCOLS_2.25+0xc4>
    b730:	bl	7320 <scols_new_column@plt>
    b734:	mov	x19, x0
    b738:	cbz	x0, b818 <scols_table_new_column@@SMARTCOLS_2.25+0x120>
    b73c:	bl	7860 <scols_column_get_header@plt>
    b740:	cbz	x0, b798 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b744:	mov	x1, x22
    b748:	bl	7990 <scols_cell_set_data@plt>
    b74c:	cbnz	w0, b798 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b750:	fmov	d0, d8
    b754:	mov	x0, x19
    b758:	bl	72c0 <scols_column_set_whint@plt>
    b75c:	mov	w1, w21
    b760:	mov	x0, x19
    b764:	bl	75f0 <scols_column_set_flags@plt>
    b768:	mov	x1, x19
    b76c:	mov	x0, x20
    b770:	bl	7460 <scols_table_add_column@plt>
    b774:	cbnz	w0, b798 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b778:	mov	x0, x19
    b77c:	bl	80f0 <scols_unref_column@plt>
    b780:	mov	x0, x19
    b784:	ldr	d8, [sp, #48]
    b788:	ldp	x19, x20, [sp, #16]
    b78c:	ldp	x21, x22, [sp, #32]
    b790:	ldp	x29, x30, [sp], #64
    b794:	ret
    b798:	mov	x0, x19
    b79c:	mov	x19, #0x0                   	// #0
    b7a0:	bl	80f0 <scols_unref_column@plt>
    b7a4:	mov	x0, x19
    b7a8:	ldr	d8, [sp, #48]
    b7ac:	ldp	x19, x20, [sp, #16]
    b7b0:	ldp	x21, x22, [sp, #32]
    b7b4:	ldp	x29, x30, [sp], #64
    b7b8:	ret
    b7bc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b7c0:	ldr	x0, [x0, #4016]
    b7c4:	ldr	x19, [x0]
    b7c8:	bl	76b0 <getpid@plt>
    b7cc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b7d0:	mov	w2, w0
    b7d4:	add	x4, x4, #0xc38
    b7d8:	mov	x0, x19
    b7dc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b7e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b7e4:	add	x3, x3, #0xb40
    b7e8:	add	x1, x1, #0xb50
    b7ec:	bl	8170 <fprintf@plt>
    b7f0:	fmov	d0, d8
    b7f4:	mov	w3, w21
    b7f8:	mov	x2, x22
    b7fc:	mov	x0, x20
    b800:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b804:	add	x1, x1, #0xd48
    b808:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b80c:	bl	7320 <scols_new_column@plt>
    b810:	mov	x19, x0
    b814:	cbnz	x0, b73c <scols_table_new_column@@SMARTCOLS_2.25+0x44>
    b818:	ldp	x21, x22, [sp, #32]
    b81c:	ldr	d8, [sp, #48]
    b820:	mov	x19, #0x0                   	// #0
    b824:	mov	x0, x19
    b828:	ldp	x19, x20, [sp, #16]
    b82c:	ldp	x29, x30, [sp], #64
    b830:	ret
    b834:	nop

000000000000b838 <scols_table_move_column@@SMARTCOLS_2.30>:
    b838:	cmp	x0, #0x0
    b83c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b840:	b.eq	ba44 <scols_table_move_column@@SMARTCOLS_2.30+0x20c>  // b.none
    b844:	stp	x29, x30, [sp, #-128]!
    b848:	mov	x29, sp
    b84c:	stp	x19, x20, [sp, #16]
    b850:	mov	x20, x0
    b854:	mov	x19, x1
    b858:	stp	x21, x22, [sp, #32]
    b85c:	mov	x21, x2
    b860:	stp	x23, x24, [sp, #48]
    b864:	ldr	x23, [x2, #8]
    b868:	str	x25, [sp, #64]
    b86c:	cbz	x1, b948 <scols_table_move_column@@SMARTCOLS_2.30+0x110>
    b870:	ldr	x0, [x1, #8]
    b874:	add	x0, x0, #0x1
    b878:	cmp	x0, x23
    b87c:	b.eq	b92c <scols_table_move_column@@SMARTCOLS_2.30+0xf4>  // b.none
    b880:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b884:	add	x25, x2, #0xc8
    b888:	ldr	x0, [x0, #4024]
    b88c:	ldr	w0, [x0]
    b890:	tbnz	w0, #4, b978 <scols_table_move_column@@SMARTCOLS_2.30+0x140>
    b894:	ldp	x1, x0, [x2, #200]
    b898:	str	x0, [x1, #8]
    b89c:	str	x1, [x0]
    b8a0:	str	x25, [x2, #200]
    b8a4:	add	x2, x19, #0xc8
    b8a8:	ldr	x3, [x2]
    b8ac:	add	x22, sp, #0x68
    b8b0:	mov	x0, x22
    b8b4:	add	x24, sp, #0x58
    b8b8:	mov	w1, #0x0                   	// #0
    b8bc:	mov	x19, #0x0                   	// #0
    b8c0:	str	x25, [x3, #8]
    b8c4:	stp	x3, x2, [x21, #200]
    b8c8:	str	x25, [x2]
    b8cc:	bl	7430 <scols_reset_iter@plt>
    b8d0:	b	b8e0 <scols_table_move_column@@SMARTCOLS_2.30+0xa8>
    b8d4:	ldr	x0, [sp, #88]
    b8d8:	str	x19, [x0, #8]
    b8dc:	add	x19, x19, #0x1
    b8e0:	mov	x2, x24
    b8e4:	mov	x1, x22
    b8e8:	mov	x0, x20
    b8ec:	bl	7ef0 <scols_table_next_column@plt>
    b8f0:	cbz	w0, b8d4 <scols_table_move_column@@SMARTCOLS_2.30+0x9c>
    b8f4:	mov	x0, x22
    b8f8:	add	x19, sp, #0x60
    b8fc:	mov	w1, #0x0                   	// #0
    b900:	bl	7430 <scols_reset_iter@plt>
    b904:	b	b918 <scols_table_move_column@@SMARTCOLS_2.30+0xe0>
    b908:	ldr	x1, [x21, #8]
    b90c:	mov	x2, x23
    b910:	ldr	x0, [sp, #96]
    b914:	bl	9970 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x128>
    b918:	mov	x2, x19
    b91c:	mov	x1, x22
    b920:	mov	x0, x20
    b924:	bl	7da0 <scols_table_next_line@plt>
    b928:	cbz	w0, b908 <scols_table_move_column@@SMARTCOLS_2.30+0xd0>
    b92c:	mov	w0, #0x0                   	// #0
    b930:	ldp	x19, x20, [sp, #16]
    b934:	ldp	x21, x22, [sp, #32]
    b938:	ldp	x23, x24, [sp, #48]
    b93c:	ldr	x25, [sp, #64]
    b940:	ldp	x29, x30, [sp], #128
    b944:	ret
    b948:	cbz	x23, b92c <scols_table_move_column@@SMARTCOLS_2.30+0xf4>
    b94c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b950:	add	x25, x2, #0xc8
    b954:	ldr	x0, [x0, #4024]
    b958:	ldr	w0, [x0]
    b95c:	tbnz	w0, #4, b9dc <scols_table_move_column@@SMARTCOLS_2.30+0x1a4>
    b960:	ldp	x1, x0, [x2, #200]
    b964:	str	x0, [x1, #8]
    b968:	str	x1, [x0]
    b96c:	str	x25, [x2, #200]
    b970:	add	x2, x20, #0x60
    b974:	b	b8a8 <scols_table_move_column@@SMARTCOLS_2.30+0x70>
    b978:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b97c:	ldr	x0, [x0, #4016]
    b980:	ldr	x22, [x0]
    b984:	bl	76b0 <getpid@plt>
    b988:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b98c:	mov	w2, w0
    b990:	add	x4, x4, #0xc38
    b994:	mov	x0, x22
    b998:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b99c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b9a0:	add	x3, x3, #0xb40
    b9a4:	add	x1, x1, #0xb50
    b9a8:	bl	8170 <fprintf@plt>
    b9ac:	ldr	x3, [x19, #8]
    b9b0:	mov	x0, x20
    b9b4:	ldr	x2, [x21, #8]
    b9b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b9bc:	add	x1, x1, #0xd70
    b9c0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b9c4:	ldp	x1, x0, [x21, #200]
    b9c8:	ldr	x23, [x21, #8]
    b9cc:	str	x0, [x1, #8]
    b9d0:	str	x1, [x0]
    b9d4:	str	x25, [x21, #200]
    b9d8:	b	b8a4 <scols_table_move_column@@SMARTCOLS_2.30+0x6c>
    b9dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    b9e0:	ldr	x0, [x0, #4016]
    b9e4:	ldr	x19, [x0]
    b9e8:	bl	76b0 <getpid@plt>
    b9ec:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    b9f0:	mov	w2, w0
    b9f4:	add	x4, x4, #0xc38
    b9f8:	mov	x0, x19
    b9fc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ba00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ba04:	add	x3, x3, #0xb40
    ba08:	add	x1, x1, #0xb50
    ba0c:	bl	8170 <fprintf@plt>
    ba10:	ldr	x2, [x21, #8]
    ba14:	mov	x0, x20
    ba18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ba1c:	mov	x3, #0x0                   	// #0
    ba20:	add	x1, x1, #0xd70
    ba24:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ba28:	ldp	x1, x0, [x21, #200]
    ba2c:	add	x2, x20, #0x60
    ba30:	ldr	x23, [x21, #8]
    ba34:	str	x0, [x1, #8]
    ba38:	str	x1, [x0]
    ba3c:	str	x25, [x21, #200]
    ba40:	b	b8a8 <scols_table_move_column@@SMARTCOLS_2.30+0x70>
    ba44:	mov	w0, #0xffffffea            	// #-22
    ba48:	ret
    ba4c:	nop

000000000000ba50 <scols_table_new_line@@SMARTCOLS_2.25>:
    ba50:	stp	x29, x30, [sp, #-48]!
    ba54:	mov	x29, sp
    ba58:	stp	x19, x20, [sp, #16]
    ba5c:	cbz	x0, bab8 <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    ba60:	mov	x20, x0
    ba64:	str	x21, [sp, #32]
    ba68:	mov	x21, x1
    ba6c:	bl	74a0 <scols_new_line@plt>
    ba70:	mov	x19, x0
    ba74:	cbz	x0, bab4 <scols_table_new_line@@SMARTCOLS_2.25+0x64>
    ba78:	mov	x0, x20
    ba7c:	mov	x1, x19
    ba80:	bl	7fe0 <scols_table_add_line@plt>
    ba84:	cbnz	w0, bacc <scols_table_new_line@@SMARTCOLS_2.25+0x7c>
    ba88:	cbz	x21, ba98 <scols_table_new_line@@SMARTCOLS_2.25+0x48>
    ba8c:	mov	x0, x21
    ba90:	mov	x1, x19
    ba94:	bl	7e60 <scols_line_add_child@plt>
    ba98:	mov	x0, x19
    ba9c:	bl	7930 <scols_unref_line@plt>
    baa0:	ldr	x21, [sp, #32]
    baa4:	mov	x0, x19
    baa8:	ldp	x19, x20, [sp, #16]
    baac:	ldp	x29, x30, [sp], #48
    bab0:	ret
    bab4:	ldr	x21, [sp, #32]
    bab8:	mov	x19, #0x0                   	// #0
    babc:	mov	x0, x19
    bac0:	ldp	x19, x20, [sp, #16]
    bac4:	ldp	x29, x30, [sp], #48
    bac8:	ret
    bacc:	mov	x0, x19
    bad0:	mov	x19, #0x0                   	// #0
    bad4:	bl	7930 <scols_unref_line@plt>
    bad8:	ldr	x21, [sp, #32]
    badc:	b	baa4 <scols_table_new_line@@SMARTCOLS_2.25+0x54>

000000000000bae0 <scols_table_get_line@@SMARTCOLS_2.25>:
    bae0:	cbz	x0, bb6c <scols_table_get_line@@SMARTCOLS_2.25+0x8c>
    bae4:	stp	x29, x30, [sp, #-80]!
    bae8:	mov	x29, sp
    baec:	stp	x19, x20, [sp, #16]
    baf0:	mov	x19, x0
    baf4:	mov	x20, x1
    baf8:	mov	x0, #0x0                   	// #0
    bafc:	ldr	x1, [x19, #32]
    bb00:	cmp	x1, x20
    bb04:	b.ls	bb50 <scols_table_get_line@@SMARTCOLS_2.25+0x70>  // b.plast
    bb08:	stp	x21, x22, [sp, #32]
    bb0c:	add	x21, sp, #0x38
    bb10:	mov	x0, x21
    bb14:	add	x22, sp, #0x30
    bb18:	mov	w1, #0x0                   	// #0
    bb1c:	bl	7430 <scols_reset_iter@plt>
    bb20:	b	bb34 <scols_table_get_line@@SMARTCOLS_2.25+0x54>
    bb24:	ldr	x0, [sp, #48]
    bb28:	ldr	x2, [x0, #8]
    bb2c:	cmp	x20, x2
    bb30:	b.eq	bb5c <scols_table_get_line@@SMARTCOLS_2.25+0x7c>  // b.none
    bb34:	mov	x2, x22
    bb38:	mov	x1, x21
    bb3c:	mov	x0, x19
    bb40:	bl	7da0 <scols_table_next_line@plt>
    bb44:	cbz	w0, bb24 <scols_table_get_line@@SMARTCOLS_2.25+0x44>
    bb48:	ldp	x21, x22, [sp, #32]
    bb4c:	mov	x0, #0x0                   	// #0
    bb50:	ldp	x19, x20, [sp, #16]
    bb54:	ldp	x29, x30, [sp], #80
    bb58:	ret
    bb5c:	ldp	x19, x20, [sp, #16]
    bb60:	ldp	x21, x22, [sp, #32]
    bb64:	ldp	x29, x30, [sp], #80
    bb68:	ret
    bb6c:	mov	x0, #0x0                   	// #0
    bb70:	ret
    bb74:	nop

000000000000bb78 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    bb78:	cbz	x0, bc88 <scols_table_set_symbols@@SMARTCOLS_2.25+0x110>
    bb7c:	stp	x29, x30, [sp, #-48]!
    bb80:	mov	x29, sp
    bb84:	stp	x19, x20, [sp, #16]
    bb88:	mov	x19, x0
    bb8c:	mov	x20, x1
    bb90:	ldr	x0, [x0, #176]
    bb94:	cbz	x0, bbb0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x38>
    bb98:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bb9c:	ldr	x1, [x1, #4024]
    bba0:	ldr	w1, [x1]
    bba4:	tbnz	w1, #4, bc34 <scols_table_set_symbols@@SMARTCOLS_2.25+0xbc>
    bba8:	bl	73b0 <scols_unref_symbols@plt>
    bbac:	str	xzr, [x19, #176]
    bbb0:	mov	w0, #0x0                   	// #0
    bbb4:	cbz	x20, bbd8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x60>
    bbb8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bbbc:	ldr	x0, [x0, #4024]
    bbc0:	ldr	w0, [x0]
    bbc4:	tbnz	w0, #4, bbe4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x6c>
    bbc8:	str	x20, [x19, #176]
    bbcc:	mov	x0, x20
    bbd0:	bl	7730 <scols_ref_symbols@plt>
    bbd4:	mov	w0, #0x0                   	// #0
    bbd8:	ldp	x19, x20, [sp, #16]
    bbdc:	ldp	x29, x30, [sp], #48
    bbe0:	ret
    bbe4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bbe8:	str	x21, [sp, #32]
    bbec:	ldr	x0, [x0, #4016]
    bbf0:	ldr	x21, [x0]
    bbf4:	bl	76b0 <getpid@plt>
    bbf8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bbfc:	mov	w2, w0
    bc00:	add	x4, x4, #0xc38
    bc04:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc08:	add	x3, x3, #0xb40
    bc0c:	mov	x0, x21
    bc10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc14:	add	x1, x1, #0xb50
    bc18:	bl	8170 <fprintf@plt>
    bc1c:	mov	x0, x19
    bc20:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc24:	add	x1, x1, #0xdb0
    bc28:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bc2c:	ldr	x21, [sp, #32]
    bc30:	b	bbc8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x50>
    bc34:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bc38:	str	x21, [sp, #32]
    bc3c:	ldr	x0, [x0, #4016]
    bc40:	ldr	x21, [x0]
    bc44:	bl	76b0 <getpid@plt>
    bc48:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc4c:	mov	w2, w0
    bc50:	add	x4, x4, #0xc38
    bc54:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc58:	add	x3, x3, #0xb40
    bc5c:	mov	x0, x21
    bc60:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc64:	add	x1, x1, #0xb50
    bc68:	bl	8170 <fprintf@plt>
    bc6c:	mov	x0, x19
    bc70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bc74:	add	x1, x1, #0xd90
    bc78:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bc7c:	ldr	x21, [sp, #32]
    bc80:	ldr	x0, [x19, #176]
    bc84:	b	bba8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x30>
    bc88:	mov	w0, #0xffffffea            	// #-22
    bc8c:	ret

000000000000bc90 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    bc90:	ldr	x0, [x0, #176]
    bc94:	ret

000000000000bc98 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    bc98:	cbz	x0, bd4c <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xb4>
    bc9c:	stp	x29, x30, [sp, #-48]!
    bca0:	mov	x29, sp
    bca4:	stp	x19, x20, [sp, #16]
    bca8:	mov	x19, x0
    bcac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bcb0:	mov	w20, w1
    bcb4:	ldr	x0, [x0, #4024]
    bcb8:	ldr	w0, [x0]
    bcbc:	tbnz	w0, #4, bce4 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x4c>
    bcc0:	ldrb	w1, [x19, #249]
    bcc4:	cmp	w20, #0x0
    bcc8:	cset	w2, ne  // ne = any
    bccc:	mov	w0, #0x0                   	// #0
    bcd0:	bfi	w1, w2, #5, #1
    bcd4:	strb	w1, [x19, #249]
    bcd8:	ldp	x19, x20, [sp, #16]
    bcdc:	ldp	x29, x30, [sp], #48
    bce0:	ret
    bce4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bce8:	str	x21, [sp, #32]
    bcec:	ldr	x0, [x0, #4016]
    bcf0:	ldr	x21, [x0]
    bcf4:	bl	76b0 <getpid@plt>
    bcf8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bcfc:	mov	w2, w0
    bd00:	add	x4, x4, #0xc38
    bd04:	mov	x0, x21
    bd08:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bd0c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bd10:	add	x3, x3, #0xb40
    bd14:	add	x1, x1, #0xb50
    bd18:	bl	8170 <fprintf@plt>
    bd1c:	cmp	w20, #0x0
    bd20:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bd24:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bd28:	add	x0, x0, #0xdc8
    bd2c:	add	x2, x2, #0xdc0
    bd30:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bd34:	csel	x2, x2, x0, ne  // ne = any
    bd38:	add	x1, x1, #0xdd0
    bd3c:	mov	x0, x19
    bd40:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bd44:	ldr	x21, [sp, #32]
    bd48:	b	bcc0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x28>
    bd4c:	mov	w0, #0xffffffea            	// #-22
    bd50:	ret
    bd54:	nop

000000000000bd58 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    bd58:	ldrb	w0, [x0, #249]
    bd5c:	ubfx	x0, x0, #5, #1
    bd60:	ret
    bd64:	nop

000000000000bd68 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    bd68:	cbz	x0, be2c <scols_table_enable_colors@@SMARTCOLS_2.25+0xc4>
    bd6c:	stp	x29, x30, [sp, #-48]!
    bd70:	mov	x29, sp
    bd74:	stp	x19, x20, [sp, #16]
    bd78:	mov	x19, x0
    bd7c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bd80:	mov	w20, w1
    bd84:	ldr	x0, [x0, #4024]
    bd88:	ldr	w0, [x0]
    bd8c:	tbnz	w0, #4, bdac <scols_table_enable_colors@@SMARTCOLS_2.25+0x44>
    bd90:	ldrb	w1, [x19, #248]
    bd94:	mov	w0, #0x0                   	// #0
    bd98:	bfi	w1, w20, #1, #1
    bd9c:	strb	w1, [x19, #248]
    bda0:	ldp	x19, x20, [sp, #16]
    bda4:	ldp	x29, x30, [sp], #48
    bda8:	ret
    bdac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bdb0:	str	x21, [sp, #32]
    bdb4:	ldr	x0, [x0, #4016]
    bdb8:	ldr	x21, [x0]
    bdbc:	bl	76b0 <getpid@plt>
    bdc0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdc4:	mov	w2, w0
    bdc8:	add	x4, x4, #0xc38
    bdcc:	mov	x0, x21
    bdd0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdd8:	add	x3, x3, #0xb40
    bddc:	add	x1, x1, #0xb50
    bde0:	bl	8170 <fprintf@plt>
    bde4:	cmp	w20, #0x0
    bde8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdec:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdf0:	add	x0, x0, #0xdc8
    bdf4:	add	x2, x2, #0xdc0
    bdf8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bdfc:	csel	x2, x2, x0, ne  // ne = any
    be00:	add	x1, x1, #0xde0
    be04:	mov	x0, x19
    be08:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    be0c:	ldrb	w1, [x19, #248]
    be10:	mov	w0, #0x0                   	// #0
    be14:	ldr	x21, [sp, #32]
    be18:	bfi	w1, w20, #1, #1
    be1c:	strb	w1, [x19, #248]
    be20:	ldp	x19, x20, [sp, #16]
    be24:	ldp	x29, x30, [sp], #48
    be28:	ret
    be2c:	mov	w0, #0xffffffea            	// #-22
    be30:	ret
    be34:	nop

000000000000be38 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    be38:	cbz	x0, bf08 <scols_table_enable_raw@@SMARTCOLS_2.25+0xd0>
    be3c:	stp	x29, x30, [sp, #-48]!
    be40:	mov	x29, sp
    be44:	stp	x19, x20, [sp, #16]
    be48:	mov	x19, x0
    be4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    be50:	mov	w20, w1
    be54:	ldr	x0, [x0, #4024]
    be58:	ldr	w0, [x0]
    be5c:	tbnz	w0, #4, be9c <scols_table_enable_raw@@SMARTCOLS_2.25+0x64>
    be60:	cbz	w20, be7c <scols_table_enable_raw@@SMARTCOLS_2.25+0x44>
    be64:	mov	w1, #0x1                   	// #1
    be68:	mov	w0, #0x0                   	// #0
    be6c:	str	w1, [x19, #224]
    be70:	ldp	x19, x20, [sp, #16]
    be74:	ldp	x29, x30, [sp], #48
    be78:	ret
    be7c:	ldr	w1, [x19, #224]
    be80:	mov	w0, #0x0                   	// #0
    be84:	cmp	w1, #0x1
    be88:	b.ne	be70 <scols_table_enable_raw@@SMARTCOLS_2.25+0x38>  // b.any
    be8c:	str	wzr, [x19, #224]
    be90:	ldp	x19, x20, [sp, #16]
    be94:	ldp	x29, x30, [sp], #48
    be98:	ret
    be9c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bea0:	str	x21, [sp, #32]
    bea4:	ldr	x0, [x0, #4016]
    bea8:	ldr	x21, [x0]
    beac:	bl	76b0 <getpid@plt>
    beb0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    beb4:	mov	w2, w0
    beb8:	add	x4, x4, #0xc38
    bebc:	mov	x0, x21
    bec0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bec4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bec8:	add	x3, x3, #0xb40
    becc:	add	x1, x1, #0xb50
    bed0:	bl	8170 <fprintf@plt>
    bed4:	cmp	w20, #0x0
    bed8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bedc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bee0:	add	x0, x0, #0xdc8
    bee4:	add	x2, x2, #0xdc0
    bee8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    beec:	csel	x2, x2, x0, ne  // ne = any
    bef0:	add	x1, x1, #0xdf0
    bef4:	mov	x0, x19
    bef8:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    befc:	ldr	x21, [sp, #32]
    bf00:	cbz	w20, be7c <scols_table_enable_raw@@SMARTCOLS_2.25+0x44>
    bf04:	b	be64 <scols_table_enable_raw@@SMARTCOLS_2.25+0x2c>
    bf08:	mov	w0, #0xffffffea            	// #-22
    bf0c:	ret

000000000000bf10 <scols_table_enable_json@@SMARTCOLS_2.27>:
    bf10:	cbz	x0, bfe0 <scols_table_enable_json@@SMARTCOLS_2.27+0xd0>
    bf14:	stp	x29, x30, [sp, #-48]!
    bf18:	mov	x29, sp
    bf1c:	stp	x19, x20, [sp, #16]
    bf20:	mov	x19, x0
    bf24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bf28:	mov	w20, w1
    bf2c:	ldr	x0, [x0, #4024]
    bf30:	ldr	w0, [x0]
    bf34:	tbnz	w0, #4, bf74 <scols_table_enable_json@@SMARTCOLS_2.27+0x64>
    bf38:	cbz	w20, bf54 <scols_table_enable_json@@SMARTCOLS_2.27+0x44>
    bf3c:	mov	w1, #0x3                   	// #3
    bf40:	mov	w0, #0x0                   	// #0
    bf44:	str	w1, [x19, #224]
    bf48:	ldp	x19, x20, [sp, #16]
    bf4c:	ldp	x29, x30, [sp], #48
    bf50:	ret
    bf54:	ldr	w1, [x19, #224]
    bf58:	mov	w0, #0x0                   	// #0
    bf5c:	cmp	w1, #0x3
    bf60:	b.ne	bf48 <scols_table_enable_json@@SMARTCOLS_2.27+0x38>  // b.any
    bf64:	str	wzr, [x19, #224]
    bf68:	ldp	x19, x20, [sp, #16]
    bf6c:	ldp	x29, x30, [sp], #48
    bf70:	ret
    bf74:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    bf78:	str	x21, [sp, #32]
    bf7c:	ldr	x0, [x0, #4016]
    bf80:	ldr	x21, [x0]
    bf84:	bl	76b0 <getpid@plt>
    bf88:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bf8c:	mov	w2, w0
    bf90:	add	x4, x4, #0xc38
    bf94:	mov	x0, x21
    bf98:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bf9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bfa0:	add	x3, x3, #0xb40
    bfa4:	add	x1, x1, #0xb50
    bfa8:	bl	8170 <fprintf@plt>
    bfac:	cmp	w20, #0x0
    bfb0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bfb4:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bfb8:	add	x0, x0, #0xdc8
    bfbc:	add	x2, x2, #0xdc0
    bfc0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    bfc4:	csel	x2, x2, x0, ne  // ne = any
    bfc8:	add	x1, x1, #0xdf8
    bfcc:	mov	x0, x19
    bfd0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bfd4:	ldr	x21, [sp, #32]
    bfd8:	cbz	w20, bf54 <scols_table_enable_json@@SMARTCOLS_2.27+0x44>
    bfdc:	b	bf3c <scols_table_enable_json@@SMARTCOLS_2.27+0x2c>
    bfe0:	mov	w0, #0xffffffea            	// #-22
    bfe4:	ret

000000000000bfe8 <scols_table_enable_export@@SMARTCOLS_2.25>:
    bfe8:	cbz	x0, c0b8 <scols_table_enable_export@@SMARTCOLS_2.25+0xd0>
    bfec:	stp	x29, x30, [sp, #-48]!
    bff0:	mov	x29, sp
    bff4:	stp	x19, x20, [sp, #16]
    bff8:	mov	x19, x0
    bffc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c000:	mov	w20, w1
    c004:	ldr	x0, [x0, #4024]
    c008:	ldr	w0, [x0]
    c00c:	tbnz	w0, #4, c04c <scols_table_enable_export@@SMARTCOLS_2.25+0x64>
    c010:	cbz	w20, c02c <scols_table_enable_export@@SMARTCOLS_2.25+0x44>
    c014:	mov	w1, #0x2                   	// #2
    c018:	mov	w0, #0x0                   	// #0
    c01c:	str	w1, [x19, #224]
    c020:	ldp	x19, x20, [sp, #16]
    c024:	ldp	x29, x30, [sp], #48
    c028:	ret
    c02c:	ldr	w1, [x19, #224]
    c030:	mov	w0, #0x0                   	// #0
    c034:	cmp	w1, #0x2
    c038:	b.ne	c020 <scols_table_enable_export@@SMARTCOLS_2.25+0x38>  // b.any
    c03c:	str	wzr, [x19, #224]
    c040:	ldp	x19, x20, [sp, #16]
    c044:	ldp	x29, x30, [sp], #48
    c048:	ret
    c04c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c050:	str	x21, [sp, #32]
    c054:	ldr	x0, [x0, #4016]
    c058:	ldr	x21, [x0]
    c05c:	bl	76b0 <getpid@plt>
    c060:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c064:	mov	w2, w0
    c068:	add	x4, x4, #0xc38
    c06c:	mov	x0, x21
    c070:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c074:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c078:	add	x3, x3, #0xb40
    c07c:	add	x1, x1, #0xb50
    c080:	bl	8170 <fprintf@plt>
    c084:	cmp	w20, #0x0
    c088:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c08c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c090:	add	x0, x0, #0xdc8
    c094:	add	x2, x2, #0xdc0
    c098:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c09c:	csel	x2, x2, x0, ne  // ne = any
    c0a0:	add	x1, x1, #0xe08
    c0a4:	mov	x0, x19
    c0a8:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c0ac:	ldr	x21, [sp, #32]
    c0b0:	cbz	w20, c02c <scols_table_enable_export@@SMARTCOLS_2.25+0x44>
    c0b4:	b	c014 <scols_table_enable_export@@SMARTCOLS_2.25+0x2c>
    c0b8:	mov	w0, #0xffffffea            	// #-22
    c0bc:	ret

000000000000c0c0 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    c0c0:	cbz	x0, c174 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xb4>
    c0c4:	stp	x29, x30, [sp, #-48]!
    c0c8:	mov	x29, sp
    c0cc:	stp	x19, x20, [sp, #16]
    c0d0:	mov	x19, x0
    c0d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c0d8:	mov	w20, w1
    c0dc:	ldr	x0, [x0, #4024]
    c0e0:	ldr	w0, [x0]
    c0e4:	tbnz	w0, #4, c10c <scols_table_enable_ascii@@SMARTCOLS_2.25+0x4c>
    c0e8:	ldrb	w1, [x19, #248]
    c0ec:	cmp	w20, #0x0
    c0f0:	cset	w2, ne  // ne = any
    c0f4:	mov	w0, #0x0                   	// #0
    c0f8:	bfxil	w1, w2, #0, #1
    c0fc:	strb	w1, [x19, #248]
    c100:	ldp	x19, x20, [sp, #16]
    c104:	ldp	x29, x30, [sp], #48
    c108:	ret
    c10c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c110:	str	x21, [sp, #32]
    c114:	ldr	x0, [x0, #4016]
    c118:	ldr	x21, [x0]
    c11c:	bl	76b0 <getpid@plt>
    c120:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c124:	mov	w2, w0
    c128:	add	x4, x4, #0xc38
    c12c:	mov	x0, x21
    c130:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c134:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c138:	add	x3, x3, #0xb40
    c13c:	add	x1, x1, #0xb50
    c140:	bl	8170 <fprintf@plt>
    c144:	cmp	w20, #0x0
    c148:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c14c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c150:	add	x0, x0, #0xdc8
    c154:	add	x2, x2, #0xdc0
    c158:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c15c:	csel	x2, x2, x0, ne  // ne = any
    c160:	add	x1, x1, #0xe18
    c164:	mov	x0, x19
    c168:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c16c:	ldr	x21, [sp, #32]
    c170:	b	c0e8 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x28>
    c174:	mov	w0, #0xffffffea            	// #-22
    c178:	ret
    c17c:	nop

000000000000c180 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    c180:	cbz	x0, c234 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xb4>
    c184:	stp	x29, x30, [sp, #-48]!
    c188:	mov	x29, sp
    c18c:	stp	x19, x20, [sp, #16]
    c190:	mov	x19, x0
    c194:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c198:	mov	w20, w1
    c19c:	ldr	x0, [x0, #4024]
    c1a0:	ldr	w0, [x0]
    c1a4:	tbnz	w0, #4, c1cc <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x4c>
    c1a8:	ldrb	w1, [x19, #249]
    c1ac:	cmp	w20, #0x0
    c1b0:	cset	w2, ne  // ne = any
    c1b4:	mov	w0, #0x0                   	// #0
    c1b8:	bfi	w1, w2, #3, #1
    c1bc:	strb	w1, [x19, #249]
    c1c0:	ldp	x19, x20, [sp, #16]
    c1c4:	ldp	x29, x30, [sp], #48
    c1c8:	ret
    c1cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c1d0:	str	x21, [sp, #32]
    c1d4:	ldr	x0, [x0, #4016]
    c1d8:	ldr	x21, [x0]
    c1dc:	bl	76b0 <getpid@plt>
    c1e0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c1e4:	mov	w2, w0
    c1e8:	add	x4, x4, #0xc38
    c1ec:	mov	x0, x21
    c1f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c1f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c1f8:	add	x3, x3, #0xb40
    c1fc:	add	x1, x1, #0xb50
    c200:	bl	8170 <fprintf@plt>
    c204:	cmp	w20, #0x0
    c208:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c20c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c210:	add	x0, x0, #0xdc8
    c214:	add	x2, x2, #0xdc0
    c218:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c21c:	csel	x2, x2, x0, ne  // ne = any
    c220:	add	x1, x1, #0xe28
    c224:	mov	x0, x19
    c228:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c22c:	ldr	x21, [sp, #32]
    c230:	b	c1a8 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x28>
    c234:	mov	w0, #0xffffffea            	// #-22
    c238:	ret
    c23c:	nop

000000000000c240 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    c240:	cbz	x0, c2f4 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xb4>
    c244:	stp	x29, x30, [sp, #-48]!
    c248:	mov	x29, sp
    c24c:	stp	x19, x20, [sp, #16]
    c250:	mov	x19, x0
    c254:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c258:	mov	w20, w1
    c25c:	ldr	x0, [x0, #4024]
    c260:	ldr	w0, [x0]
    c264:	tbnz	w0, #4, c28c <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x4c>
    c268:	ldrb	w1, [x19, #248]
    c26c:	cmp	w20, #0x0
    c270:	cset	w2, ne  // ne = any
    c274:	mov	w0, #0x0                   	// #0
    c278:	bfi	w1, w2, #7, #1
    c27c:	strb	w1, [x19, #248]
    c280:	ldp	x19, x20, [sp, #16]
    c284:	ldp	x29, x30, [sp], #48
    c288:	ret
    c28c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c290:	str	x21, [sp, #32]
    c294:	ldr	x0, [x0, #4016]
    c298:	ldr	x21, [x0]
    c29c:	bl	76b0 <getpid@plt>
    c2a0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2a4:	mov	w2, w0
    c2a8:	add	x4, x4, #0xc38
    c2ac:	mov	x0, x21
    c2b0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2b8:	add	x3, x3, #0xb40
    c2bc:	add	x1, x1, #0xb50
    c2c0:	bl	8170 <fprintf@plt>
    c2c4:	cmp	w20, #0x0
    c2c8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2cc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2d0:	add	x0, x0, #0xdc8
    c2d4:	add	x2, x2, #0xdc0
    c2d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c2dc:	csel	x2, x2, x0, ne  // ne = any
    c2e0:	add	x1, x1, #0xe38
    c2e4:	mov	x0, x19
    c2e8:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c2ec:	ldr	x21, [sp, #32]
    c2f0:	b	c268 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x28>
    c2f4:	mov	w0, #0xffffffea            	// #-22
    c2f8:	ret
    c2fc:	nop

000000000000c300 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    c300:	cbz	x0, c3c4 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xc4>
    c304:	stp	x29, x30, [sp, #-48]!
    c308:	mov	x29, sp
    c30c:	stp	x19, x20, [sp, #16]
    c310:	mov	x19, x0
    c314:	ldrb	w0, [x0, #248]
    c318:	tbnz	w0, #6, c3bc <scols_table_enable_maxout@@SMARTCOLS_2.25+0xbc>
    c31c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c320:	mov	w20, w1
    c324:	ldr	x0, [x0, #4024]
    c328:	ldr	w0, [x0]
    c32c:	tbnz	w0, #4, c354 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    c330:	ldrb	w1, [x19, #248]
    c334:	cmp	w20, #0x0
    c338:	cset	w2, ne  // ne = any
    c33c:	mov	w0, #0x0                   	// #0
    c340:	bfi	w1, w2, #5, #1
    c344:	strb	w1, [x19, #248]
    c348:	ldp	x19, x20, [sp, #16]
    c34c:	ldp	x29, x30, [sp], #48
    c350:	ret
    c354:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c358:	str	x21, [sp, #32]
    c35c:	ldr	x0, [x0, #4016]
    c360:	ldr	x21, [x0]
    c364:	bl	76b0 <getpid@plt>
    c368:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c36c:	mov	w2, w0
    c370:	add	x4, x4, #0xc38
    c374:	mov	x0, x21
    c378:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c37c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c380:	add	x3, x3, #0xb40
    c384:	add	x1, x1, #0xb50
    c388:	bl	8170 <fprintf@plt>
    c38c:	cmp	w20, #0x0
    c390:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c394:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c398:	add	x0, x0, #0xdc8
    c39c:	add	x2, x2, #0xdc0
    c3a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c3a4:	csel	x2, x2, x0, ne  // ne = any
    c3a8:	add	x1, x1, #0xe50
    c3ac:	mov	x0, x19
    c3b0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c3b4:	ldr	x21, [sp, #32]
    c3b8:	b	c330 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x30>
    c3bc:	mov	w0, #0xffffffea            	// #-22
    c3c0:	b	c348 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x48>
    c3c4:	mov	w0, #0xffffffea            	// #-22
    c3c8:	ret
    c3cc:	nop

000000000000c3d0 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    c3d0:	cbz	x0, c494 <scols_table_enable_minout@@SMARTCOLS_2.35+0xc4>
    c3d4:	stp	x29, x30, [sp, #-48]!
    c3d8:	mov	x29, sp
    c3dc:	stp	x19, x20, [sp, #16]
    c3e0:	mov	x19, x0
    c3e4:	ldrb	w0, [x0, #248]
    c3e8:	tbnz	w0, #5, c48c <scols_table_enable_minout@@SMARTCOLS_2.35+0xbc>
    c3ec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c3f0:	mov	w20, w1
    c3f4:	ldr	x0, [x0, #4024]
    c3f8:	ldr	w0, [x0]
    c3fc:	tbnz	w0, #4, c424 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    c400:	ldrb	w1, [x19, #248]
    c404:	cmp	w20, #0x0
    c408:	cset	w2, ne  // ne = any
    c40c:	mov	w0, #0x0                   	// #0
    c410:	bfi	w1, w2, #6, #1
    c414:	strb	w1, [x19, #248]
    c418:	ldp	x19, x20, [sp, #16]
    c41c:	ldp	x29, x30, [sp], #48
    c420:	ret
    c424:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c428:	str	x21, [sp, #32]
    c42c:	ldr	x0, [x0, #4016]
    c430:	ldr	x21, [x0]
    c434:	bl	76b0 <getpid@plt>
    c438:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c43c:	mov	w2, w0
    c440:	add	x4, x4, #0xc38
    c444:	mov	x0, x21
    c448:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c44c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c450:	add	x3, x3, #0xb40
    c454:	add	x1, x1, #0xb50
    c458:	bl	8170 <fprintf@plt>
    c45c:	cmp	w20, #0x0
    c460:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c464:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c468:	add	x0, x0, #0xdc8
    c46c:	add	x2, x2, #0xdc0
    c470:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c474:	csel	x2, x2, x0, ne  // ne = any
    c478:	add	x1, x1, #0xe60
    c47c:	mov	x0, x19
    c480:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c484:	ldr	x21, [sp, #32]
    c488:	b	c400 <scols_table_enable_minout@@SMARTCOLS_2.35+0x30>
    c48c:	mov	w0, #0xffffffea            	// #-22
    c490:	b	c418 <scols_table_enable_minout@@SMARTCOLS_2.35+0x48>
    c494:	mov	w0, #0xffffffea            	// #-22
    c498:	ret
    c49c:	nop

000000000000c4a0 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c4a0:	cbz	x0, c554 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xb4>
    c4a4:	stp	x29, x30, [sp, #-48]!
    c4a8:	mov	x29, sp
    c4ac:	stp	x19, x20, [sp, #16]
    c4b0:	mov	x19, x0
    c4b4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c4b8:	mov	w20, w1
    c4bc:	ldr	x0, [x0, #4024]
    c4c0:	ldr	w0, [x0]
    c4c4:	tbnz	w0, #4, c4ec <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x4c>
    c4c8:	ldrb	w1, [x19, #249]
    c4cc:	cmp	w20, #0x0
    c4d0:	cset	w2, ne  // ne = any
    c4d4:	mov	w0, #0x0                   	// #0
    c4d8:	bfi	w1, w2, #6, #1
    c4dc:	strb	w1, [x19, #249]
    c4e0:	ldp	x19, x20, [sp, #16]
    c4e4:	ldp	x29, x30, [sp], #48
    c4e8:	ret
    c4ec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c4f0:	str	x21, [sp, #32]
    c4f4:	ldr	x0, [x0, #4016]
    c4f8:	ldr	x21, [x0]
    c4fc:	bl	76b0 <getpid@plt>
    c500:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c504:	mov	w2, w0
    c508:	add	x4, x4, #0xc38
    c50c:	mov	x0, x21
    c510:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c514:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c518:	add	x3, x3, #0xb40
    c51c:	add	x1, x1, #0xb50
    c520:	bl	8170 <fprintf@plt>
    c524:	cmp	w20, #0x0
    c528:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c52c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c530:	add	x0, x0, #0xdc8
    c534:	add	x2, x2, #0xdc0
    c538:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c53c:	csel	x2, x2, x0, ne  // ne = any
    c540:	add	x1, x1, #0xe70
    c544:	mov	x0, x19
    c548:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c54c:	ldr	x21, [sp, #32]
    c550:	b	c4c8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x28>
    c554:	mov	w0, #0xffffffea            	// #-22
    c558:	ret
    c55c:	nop

000000000000c560 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c560:	ldrb	w0, [x0, #249]
    c564:	ubfx	x0, x0, #6, #1
    c568:	ret
    c56c:	nop

000000000000c570 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c570:	cbz	x0, c624 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xb4>
    c574:	stp	x29, x30, [sp, #-48]!
    c578:	mov	x29, sp
    c57c:	stp	x19, x20, [sp, #16]
    c580:	mov	x19, x0
    c584:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c588:	mov	w20, w1
    c58c:	ldr	x0, [x0, #4024]
    c590:	ldr	w0, [x0]
    c594:	tbnz	w0, #4, c5bc <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x4c>
    c598:	ldrb	w1, [x19, #249]
    c59c:	cmp	w20, #0x0
    c5a0:	cset	w2, ne  // ne = any
    c5a4:	mov	w0, #0x0                   	// #0
    c5a8:	bfi	w1, w2, #4, #1
    c5ac:	strb	w1, [x19, #249]
    c5b0:	ldp	x19, x20, [sp, #16]
    c5b4:	ldp	x29, x30, [sp], #48
    c5b8:	ret
    c5bc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c5c0:	str	x21, [sp, #32]
    c5c4:	ldr	x0, [x0, #4016]
    c5c8:	ldr	x21, [x0]
    c5cc:	bl	76b0 <getpid@plt>
    c5d0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c5d4:	mov	w2, w0
    c5d8:	add	x4, x4, #0xc38
    c5dc:	mov	x0, x21
    c5e0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c5e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c5e8:	add	x3, x3, #0xb40
    c5ec:	add	x1, x1, #0xb50
    c5f0:	bl	8170 <fprintf@plt>
    c5f4:	cmp	w20, #0x0
    c5f8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c5fc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c600:	add	x0, x0, #0xdc8
    c604:	add	x2, x2, #0xdc0
    c608:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c60c:	csel	x2, x2, x0, ne  // ne = any
    c610:	add	x1, x1, #0xe80
    c614:	mov	x0, x19
    c618:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c61c:	ldr	x21, [sp, #32]
    c620:	b	c598 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x28>
    c624:	mov	w0, #0xffffffea            	// #-22
    c628:	ret
    c62c:	nop

000000000000c630 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c630:	ldrb	w0, [x0, #249]
    c634:	ubfx	x0, x0, #4, #1
    c638:	ret
    c63c:	nop

000000000000c640 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c640:	ldrb	w0, [x0, #248]
    c644:	ubfx	x0, x0, #1, #1
    c648:	ret
    c64c:	nop

000000000000c650 <scols_table_is_empty@@SMARTCOLS_2.25>:
    c650:	ldr	x0, [x0, #32]
    c654:	cmp	x0, #0x0
    c658:	cset	w0, eq  // eq = none
    c65c:	ret

000000000000c660 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    c660:	ldrb	w0, [x0, #248]
    c664:	and	w0, w0, #0x1
    c668:	ret
    c66c:	nop

000000000000c670 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    c670:	stp	x29, x30, [sp, #-48]!
    c674:	mov	x29, sp
    c678:	stp	x19, x20, [sp, #16]
    c67c:	cbz	x0, c8a8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x238>
    c680:	mov	x20, x0
    c684:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c688:	ldr	x0, [x0, #4024]
    c68c:	ldr	w0, [x0]
    c690:	tbnz	w0, #4, c858 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1e8>
    c694:	bl	7bc0 <scols_new_symbols@plt>
    c698:	mov	x19, x0
    c69c:	cbz	x0, c8a0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x230>
    c6a0:	mov	x0, x20
    c6a4:	stp	x21, x22, [sp, #32]
    c6a8:	bl	7680 <scols_table_is_ascii@plt>
    c6ac:	cbz	w0, c79c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x12c>
    c6b0:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c6b4:	add	x21, x21, #0xf18
    c6b8:	mov	x1, x21
    c6bc:	mov	x0, x19
    c6c0:	bl	72e0 <scols_symbols_set_branch@plt>
    c6c4:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c6c8:	mov	x0, x19
    c6cc:	add	x22, x22, #0xf28
    c6d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c6d4:	add	x1, x1, #0xf20
    c6d8:	bl	80e0 <scols_symbols_set_vertical@plt>
    c6dc:	mov	x1, x22
    c6e0:	mov	x0, x19
    c6e4:	bl	7e50 <scols_symbols_set_right@plt>
    c6e8:	mov	x0, x19
    c6ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c6f0:	add	x1, x1, #0xf30
    c6f4:	bl	7670 <scols_symbols_set_group_horizontal@plt>
    c6f8:	mov	x0, x19
    c6fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c700:	add	x1, x1, #0xf38
    c704:	bl	7710 <scols_symbols_set_group_vertical@plt>
    c708:	mov	x0, x19
    c70c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c710:	add	x1, x1, #0xf40
    c714:	bl	8080 <scols_symbols_set_group_first_member@plt>
    c718:	mov	x0, x19
    c71c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c720:	add	x1, x1, #0xf48
    c724:	bl	7c70 <scols_symbols_set_group_last_member@plt>
    c728:	mov	x0, x19
    c72c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c730:	add	x1, x1, #0xf50
    c734:	bl	7a70 <scols_symbols_set_group_middle_member@plt>
    c738:	mov	x1, x22
    c73c:	mov	x0, x19
    c740:	bl	7e70 <scols_symbols_set_group_last_child@plt>
    c744:	mov	x1, x21
    c748:	mov	x0, x19
    c74c:	bl	79e0 <scols_symbols_set_group_middle_child@plt>
    c750:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c754:	add	x21, x21, #0xf58
    c758:	mov	x1, x21
    c75c:	mov	x0, x19
    c760:	bl	7c20 <scols_symbols_set_title_padding@plt>
    c764:	mov	x1, x21
    c768:	mov	x0, x19
    c76c:	bl	7eb0 <scols_symbols_set_cell_padding@plt>
    c770:	mov	x1, x19
    c774:	mov	x0, x20
    c778:	bl	7ac0 <scols_table_set_symbols@plt>
    c77c:	mov	w20, w0
    c780:	mov	x0, x19
    c784:	bl	73b0 <scols_unref_symbols@plt>
    c788:	ldp	x21, x22, [sp, #32]
    c78c:	mov	w0, w20
    c790:	ldp	x19, x20, [sp, #16]
    c794:	ldp	x29, x30, [sp], #48
    c798:	ret
    c79c:	mov	w0, #0xe                   	// #14
    c7a0:	bl	76c0 <nl_langinfo@plt>
    c7a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7a8:	add	x1, x1, #0xea8
    c7ac:	bl	7b30 <strcmp@plt>
    c7b0:	cbnz	w0, c6b0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x40>
    c7b4:	mov	x0, x19
    c7b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7bc:	add	x1, x1, #0xeb0
    c7c0:	bl	72e0 <scols_symbols_set_branch@plt>
    c7c4:	mov	x0, x19
    c7c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7cc:	add	x1, x1, #0xeb8
    c7d0:	bl	80e0 <scols_symbols_set_vertical@plt>
    c7d4:	mov	x0, x19
    c7d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7dc:	add	x1, x1, #0xec0
    c7e0:	bl	7e50 <scols_symbols_set_right@plt>
    c7e4:	mov	x0, x19
    c7e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7ec:	add	x1, x1, #0xec8
    c7f0:	bl	7670 <scols_symbols_set_group_horizontal@plt>
    c7f4:	mov	x0, x19
    c7f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c7fc:	add	x1, x1, #0xed0
    c800:	bl	7710 <scols_symbols_set_group_vertical@plt>
    c804:	mov	x0, x19
    c808:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c80c:	add	x1, x1, #0xed8
    c810:	bl	8080 <scols_symbols_set_group_first_member@plt>
    c814:	mov	x0, x19
    c818:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c81c:	add	x1, x1, #0xee8
    c820:	bl	7c70 <scols_symbols_set_group_last_member@plt>
    c824:	mov	x0, x19
    c828:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c82c:	add	x1, x1, #0xef8
    c830:	bl	7a70 <scols_symbols_set_group_middle_member@plt>
    c834:	mov	x0, x19
    c838:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c83c:	add	x1, x1, #0xf08
    c840:	bl	7e70 <scols_symbols_set_group_last_child@plt>
    c844:	mov	x0, x19
    c848:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c84c:	add	x1, x1, #0xf10
    c850:	bl	79e0 <scols_symbols_set_group_middle_child@plt>
    c854:	b	c750 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xe0>
    c858:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    c85c:	ldr	x0, [x0, #4016]
    c860:	ldr	x19, [x0]
    c864:	bl	76b0 <getpid@plt>
    c868:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c86c:	mov	w2, w0
    c870:	add	x4, x4, #0xc38
    c874:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c878:	add	x3, x3, #0xb40
    c87c:	mov	x0, x19
    c880:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c884:	add	x1, x1, #0xb50
    c888:	bl	8170 <fprintf@plt>
    c88c:	mov	x0, x20
    c890:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    c894:	add	x1, x1, #0xe90
    c898:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c89c:	b	c694 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x24>
    c8a0:	mov	w20, #0xfffffff4            	// #-12
    c8a4:	b	c78c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x11c>
    c8a8:	mov	w20, #0xffffffea            	// #-22
    c8ac:	b	c78c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x11c>

000000000000c8b0 <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c8b0:	ldrb	w0, [x0, #249]
    c8b4:	ubfx	x0, x0, #3, #1
    c8b8:	ret
    c8bc:	nop

000000000000c8c0 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c8c0:	ldrb	w0, [x0, #248]
    c8c4:	ubfx	x0, x0, #7, #1
    c8c8:	ret
    c8cc:	nop

000000000000c8d0 <scols_table_is_export@@SMARTCOLS_2.25>:
    c8d0:	ldr	w0, [x0, #224]
    c8d4:	cmp	w0, #0x2
    c8d8:	cset	w0, eq  // eq = none
    c8dc:	ret

000000000000c8e0 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c8e0:	ldr	w0, [x0, #224]
    c8e4:	cmp	w0, #0x1
    c8e8:	cset	w0, eq  // eq = none
    c8ec:	ret

000000000000c8f0 <scols_table_is_json@@SMARTCOLS_2.27>:
    c8f0:	ldr	w0, [x0, #224]
    c8f4:	cmp	w0, #0x3
    c8f8:	cset	w0, eq  // eq = none
    c8fc:	ret

000000000000c900 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c900:	ldrb	w0, [x0, #248]
    c904:	ubfx	x0, x0, #5, #1
    c908:	ret
    c90c:	nop

000000000000c910 <scols_table_is_minout@@SMARTCOLS_2.35>:
    c910:	ldrb	w0, [x0, #248]
    c914:	ubfx	x0, x0, #6, #1
    c918:	ret
    c91c:	nop

000000000000c920 <scols_table_is_tree@@SMARTCOLS_2.25>:
    c920:	ldr	x0, [x0, #24]
    c924:	cmp	x0, #0x0
    c928:	cset	w0, ne  // ne = any
    c92c:	ret

000000000000c930 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    c930:	cbz	x0, c978 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x48>
    c934:	stp	x29, x30, [sp, #-32]!
    c938:	mov	x29, sp
    c93c:	stp	x19, x20, [sp, #16]
    c940:	mov	x20, x0
    c944:	mov	x19, x1
    c948:	cbz	x1, c95c <scols_table_set_column_separator@@SMARTCOLS_2.25+0x2c>
    c94c:	mov	x0, x1
    c950:	bl	79b0 <strdup@plt>
    c954:	mov	x19, x0
    c958:	cbz	x0, c980 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x50>
    c95c:	ldr	x0, [x20, #80]
    c960:	bl	7bd0 <free@plt>
    c964:	str	x19, [x20, #80]
    c968:	mov	w0, #0x0                   	// #0
    c96c:	ldp	x19, x20, [sp, #16]
    c970:	ldp	x29, x30, [sp], #32
    c974:	ret
    c978:	mov	w0, #0xffffffea            	// #-22
    c97c:	ret
    c980:	mov	w0, #0xfffffff4            	// #-12
    c984:	b	c96c <scols_table_set_column_separator@@SMARTCOLS_2.25+0x3c>

000000000000c988 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    c988:	cbz	x0, c9d0 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x48>
    c98c:	stp	x29, x30, [sp, #-32]!
    c990:	mov	x29, sp
    c994:	stp	x19, x20, [sp, #16]
    c998:	mov	x20, x0
    c99c:	mov	x19, x1
    c9a0:	cbz	x1, c9b4 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x2c>
    c9a4:	mov	x0, x1
    c9a8:	bl	79b0 <strdup@plt>
    c9ac:	mov	x19, x0
    c9b0:	cbz	x0, c9d8 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x50>
    c9b4:	ldr	x0, [x20, #88]
    c9b8:	bl	7bd0 <free@plt>
    c9bc:	str	x19, [x20, #88]
    c9c0:	mov	w0, #0x0                   	// #0
    c9c4:	ldp	x19, x20, [sp, #16]
    c9c8:	ldp	x29, x30, [sp], #32
    c9cc:	ret
    c9d0:	mov	w0, #0xffffffea            	// #-22
    c9d4:	ret
    c9d8:	mov	w0, #0xfffffff4            	// #-12
    c9dc:	b	c9c4 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x3c>

000000000000c9e0 <scols_copy_table@@SMARTCOLS_2.25>:
    c9e0:	stp	x29, x30, [sp, #-112]!
    c9e4:	mov	x29, sp
    c9e8:	stp	x19, x20, [sp, #16]
    c9ec:	cbz	x0, cb8c <scols_copy_table@@SMARTCOLS_2.25+0x1ac>
    c9f0:	stp	x21, x22, [sp, #32]
    c9f4:	mov	x21, x0
    c9f8:	bl	79a0 <scols_new_table@plt>
    c9fc:	mov	x19, x0
    ca00:	cbz	x0, cb88 <scols_copy_table@@SMARTCOLS_2.25+0x1a8>
    ca04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ca08:	ldr	x0, [x0, #4024]
    ca0c:	ldr	w0, [x0]
    ca10:	tbnz	w0, #4, cb40 <scols_copy_table@@SMARTCOLS_2.25+0x160>
    ca14:	ldr	x1, [x21, #176]
    ca18:	cbz	x1, ca24 <scols_copy_table@@SMARTCOLS_2.25+0x44>
    ca1c:	mov	x0, x19
    ca20:	bl	7ac0 <scols_table_set_symbols@plt>
    ca24:	add	x22, sp, #0x58
    ca28:	add	x20, sp, #0x50
    ca2c:	mov	x0, x22
    ca30:	mov	w1, #0x0                   	// #0
    ca34:	bl	7430 <scols_reset_iter@plt>
    ca38:	b	ca64 <scols_copy_table@@SMARTCOLS_2.25+0x84>
    ca3c:	ldr	x0, [sp, #80]
    ca40:	bl	7d90 <scols_copy_column@plt>
    ca44:	mov	x1, x0
    ca48:	str	x1, [sp, #80]
    ca4c:	mov	x0, x19
    ca50:	cbz	x1, cb20 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    ca54:	bl	7460 <scols_table_add_column@plt>
    ca58:	cbnz	w0, cb20 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    ca5c:	ldr	x0, [sp, #80]
    ca60:	bl	80f0 <scols_unref_column@plt>
    ca64:	mov	x2, x20
    ca68:	mov	x1, x22
    ca6c:	mov	x0, x21
    ca70:	bl	7ef0 <scols_table_next_column@plt>
    ca74:	cbz	w0, ca3c <scols_copy_table@@SMARTCOLS_2.25+0x5c>
    ca78:	mov	x0, x22
    ca7c:	mov	w1, #0x0                   	// #0
    ca80:	str	x23, [sp, #48]
    ca84:	add	x23, sp, #0x48
    ca88:	bl	7430 <scols_reset_iter@plt>
    ca8c:	b	cadc <scols_copy_table@@SMARTCOLS_2.25+0xfc>
    ca90:	ldr	x0, [sp, #72]
    ca94:	bl	7760 <scols_copy_line@plt>
    ca98:	mov	x20, x0
    ca9c:	cbz	x0, cb1c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    caa0:	mov	x1, x0
    caa4:	mov	x0, x19
    caa8:	bl	7fe0 <scols_table_add_line@plt>
    caac:	cbnz	w0, cb1c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cab0:	ldr	x1, [sp, #72]
    cab4:	mov	x0, x19
    cab8:	ldr	x1, [x1, #112]
    cabc:	cbz	x1, cad4 <scols_copy_table@@SMARTCOLS_2.25+0xf4>
    cac0:	ldr	x1, [x1, #8]
    cac4:	bl	77a0 <scols_table_get_line@plt>
    cac8:	cbz	x0, cad4 <scols_copy_table@@SMARTCOLS_2.25+0xf4>
    cacc:	mov	x1, x20
    cad0:	bl	7e60 <scols_line_add_child@plt>
    cad4:	mov	x0, x20
    cad8:	bl	7930 <scols_unref_line@plt>
    cadc:	mov	x2, x23
    cae0:	mov	x1, x22
    cae4:	mov	x0, x21
    cae8:	bl	7da0 <scols_table_next_line@plt>
    caec:	cbz	w0, ca90 <scols_copy_table@@SMARTCOLS_2.25+0xb0>
    caf0:	ldr	x1, [x21, #80]
    caf4:	mov	x0, x19
    caf8:	bl	7dc0 <scols_table_set_column_separator@plt>
    cafc:	cbnz	w0, cb1c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cb00:	ldr	x1, [x21, #88]
    cb04:	mov	x0, x19
    cb08:	bl	7f40 <scols_table_set_line_separator@plt>
    cb0c:	cbnz	w0, cb1c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cb10:	ldp	x21, x22, [sp, #32]
    cb14:	ldr	x23, [sp, #48]
    cb18:	b	cb30 <scols_copy_table@@SMARTCOLS_2.25+0x150>
    cb1c:	ldr	x23, [sp, #48]
    cb20:	mov	x0, x19
    cb24:	bl	7db0 <scols_unref_table@plt>
    cb28:	mov	x19, #0x0                   	// #0
    cb2c:	ldp	x21, x22, [sp, #32]
    cb30:	mov	x0, x19
    cb34:	ldp	x19, x20, [sp, #16]
    cb38:	ldp	x29, x30, [sp], #112
    cb3c:	ret
    cb40:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    cb44:	ldr	x0, [x0, #4016]
    cb48:	ldr	x20, [x0]
    cb4c:	bl	76b0 <getpid@plt>
    cb50:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cb54:	mov	w2, w0
    cb58:	add	x4, x4, #0xc38
    cb5c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cb60:	add	x3, x3, #0xb40
    cb64:	mov	x0, x20
    cb68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cb6c:	add	x1, x1, #0xb50
    cb70:	bl	8170 <fprintf@plt>
    cb74:	mov	x0, x21
    cb78:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cb7c:	add	x1, x1, #0xb30
    cb80:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    cb84:	b	ca14 <scols_copy_table@@SMARTCOLS_2.25+0x34>
    cb88:	ldp	x21, x22, [sp, #32]
    cb8c:	mov	x19, #0x0                   	// #0
    cb90:	mov	x0, x19
    cb94:	ldp	x19, x20, [sp, #16]
    cb98:	ldp	x29, x30, [sp], #112
    cb9c:	ret

000000000000cba0 <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    cba0:	ldr	x0, [x0, #80]
    cba4:	ret

000000000000cba8 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    cba8:	ldr	x0, [x0, #88]
    cbac:	ret

000000000000cbb0 <scols_sort_table@@SMARTCOLS_2.25>:
    cbb0:	cmp	x0, #0x0
    cbb4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    cbb8:	b.eq	cf48 <scols_sort_table@@SMARTCOLS_2.25+0x398>  // b.none
    cbbc:	stp	x29, x30, [sp, #-304]!
    cbc0:	mov	x29, sp
    cbc4:	stp	x23, x24, [sp, #48]
    cbc8:	mov	x24, x0
    cbcc:	mov	x23, x1
    cbd0:	ldr	x0, [x1, #128]
    cbd4:	cbz	x0, cf50 <scols_sort_table@@SMARTCOLS_2.25+0x3a0>
    cbd8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    cbdc:	stp	x19, x20, [sp, #16]
    cbe0:	ldr	x0, [x0, #4024]
    cbe4:	ldr	w0, [x0]
    cbe8:	tbnz	w0, #4, ceec <scols_sort_table@@SMARTCOLS_2.25+0x33c>
    cbec:	ldr	x0, [x24, #112]
    cbf0:	add	x1, x24, #0x70
    cbf4:	str	x1, [sp, #104]
    cbf8:	cmp	x1, x0
    cbfc:	b.eq	ce6c <scols_sort_table@@SMARTCOLS_2.25+0x2bc>  // b.none
    cc00:	add	x1, sp, #0x200
    cc04:	stp	x21, x22, [sp, #32]
    cc08:	stp	xzr, xzr, [sp, #136]
    cc0c:	stp	xzr, xzr, [sp, #152]
    cc10:	stp	xzr, xzr, [sp, #168]
    cc14:	stp	xzr, xzr, [sp, #184]
    cc18:	stp	xzr, xzr, [sp, #200]
    cc1c:	stp	xzr, xzr, [sp, #216]
    cc20:	stp	xzr, xzr, [sp, #232]
    cc24:	stp	xzr, xzr, [sp, #248]
    cc28:	stp	xzr, xzr, [x1, #-248]
    cc2c:	add	x1, sp, #0x210
    cc30:	ldr	x0, [x24, #120]
    cc34:	stp	xzr, xzr, [x1, #-248]
    cc38:	str	xzr, [sp, #296]
    cc3c:	str	xzr, [x0]
    cc40:	ldr	x20, [x24, #112]
    cc44:	cbz	x20, ce88 <scols_sort_table@@SMARTCOLS_2.25+0x2d8>
    cc48:	stp	x25, x26, [sp, #64]
    cc4c:	add	x4, sp, #0x78
    cc50:	add	x26, sp, #0x88
    cc54:	stp	x27, x28, [sp, #80]
    cc58:	mov	x21, #0x0                   	// #0
    cc5c:	mov	x25, #0x0                   	// #0
    cc60:	ldr	x19, [x20]
    cc64:	str	xzr, [x20]
    cc68:	cbz	x21, cd2c <scols_sort_table@@SMARTCOLS_2.25+0x17c>
    cc6c:	nop
    cc70:	mov	x28, x26
    cc74:	mov	x22, #0x0                   	// #0
    cc78:	mov	x27, x4
    cc7c:	cbnz	x20, cc9c <scols_sort_table@@SMARTCOLS_2.25+0xec>
    cc80:	b	ccd8 <scols_sort_table@@SMARTCOLS_2.25+0x128>
    cc84:	str	x20, [x27]
    cc88:	mov	x27, x20
    cc8c:	cmp	x21, #0x0
    cc90:	ldr	x20, [x20]
    cc94:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    cc98:	b.eq	ccd4 <scols_sort_table@@SMARTCOLS_2.25+0x124>  // b.none
    cc9c:	mov	x2, x23
    cca0:	mov	x1, x20
    cca4:	mov	x0, x21
    cca8:	str	x4, [sp, #96]
    ccac:	bl	a200 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    ccb0:	cmp	w0, #0x0
    ccb4:	ldr	x4, [sp, #96]
    ccb8:	b.gt	cc84 <scols_sort_table@@SMARTCOLS_2.25+0xd4>
    ccbc:	str	x21, [x27]
    ccc0:	mov	x27, x21
    ccc4:	ldr	x21, [x21]
    ccc8:	cmp	x21, #0x0
    cccc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    ccd0:	b.ne	cc9c <scols_sort_table@@SMARTCOLS_2.25+0xec>  // b.any
    ccd4:	cbz	x21, ccdc <scols_sort_table@@SMARTCOLS_2.25+0x12c>
    ccd8:	mov	x20, x21
    ccdc:	str	xzr, [x28]
    cce0:	add	x22, x22, #0x1
    cce4:	ldr	x21, [x28, #8]!
    cce8:	str	x20, [x27]
    ccec:	ldr	x20, [sp, #120]
    ccf0:	cbnz	x21, cc78 <scols_sort_table@@SMARTCOLS_2.25+0xc8>
    ccf4:	cmp	x22, x25
    ccf8:	b.ls	cd10 <scols_sort_table@@SMARTCOLS_2.25+0x160>  // b.plast
    ccfc:	cmp	x22, #0x14
    cd00:	mov	x25, x22
    cd04:	b.ne	cd10 <scols_sort_table@@SMARTCOLS_2.25+0x160>  // b.any
    cd08:	mov	x25, #0x13                  	// #19
    cd0c:	mov	x22, x25
    cd10:	str	x20, [x26, x22, lsl #3]
    cd14:	cbz	x19, cd38 <scols_sort_table@@SMARTCOLS_2.25+0x188>
    cd18:	mov	x20, x19
    cd1c:	ldr	x21, [sp, #136]
    cd20:	ldr	x19, [x20]
    cd24:	str	xzr, [x20]
    cd28:	cbnz	x21, cc70 <scols_sort_table@@SMARTCOLS_2.25+0xc0>
    cd2c:	mov	x22, #0x0                   	// #0
    cd30:	str	x20, [x26, x22, lsl #3]
    cd34:	cbnz	x19, cd18 <scols_sort_table@@SMARTCOLS_2.25+0x168>
    cd38:	ldr	x21, [x26, x25, lsl #3]
    cd3c:	cbz	x25, cf40 <scols_sort_table@@SMARTCOLS_2.25+0x390>
    cd40:	add	x27, sp, #0x78
    cd44:	mov	x22, #0x1                   	// #1
    cd48:	add	x0, x26, x22, lsl #3
    cd4c:	ldur	x20, [x0, #-8]
    cd50:	cbz	x20, cdb8 <scols_sort_table@@SMARTCOLS_2.25+0x208>
    cd54:	cbz	x19, cf34 <scols_sort_table@@SMARTCOLS_2.25+0x384>
    cd58:	mov	x28, x27
    cd5c:	b	cd78 <scols_sort_table@@SMARTCOLS_2.25+0x1c8>
    cd60:	str	x19, [x28]
    cd64:	mov	x28, x19
    cd68:	cmp	x20, #0x0
    cd6c:	ldr	x19, [x19]
    cd70:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cd74:	b.eq	cda8 <scols_sort_table@@SMARTCOLS_2.25+0x1f8>  // b.none
    cd78:	mov	x2, x23
    cd7c:	mov	x1, x19
    cd80:	mov	x0, x20
    cd84:	bl	a200 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    cd88:	cmp	w0, #0x0
    cd8c:	b.gt	cd60 <scols_sort_table@@SMARTCOLS_2.25+0x1b0>
    cd90:	str	x20, [x28]
    cd94:	mov	x28, x20
    cd98:	ldr	x20, [x20]
    cd9c:	cmp	x20, #0x0
    cda0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cda4:	b.ne	cd78 <scols_sort_table@@SMARTCOLS_2.25+0x1c8>  // b.any
    cda8:	cmp	x20, #0x0
    cdac:	csel	x19, x19, x20, eq  // eq = none
    cdb0:	str	x19, [x28]
    cdb4:	ldr	x19, [sp, #120]
    cdb8:	cmp	x25, x22
    cdbc:	add	x22, x22, #0x1
    cdc0:	b.ne	cd48 <scols_sort_table@@SMARTCOLS_2.25+0x198>  // b.any
    cdc4:	cmp	x21, #0x0
    cdc8:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cdcc:	ldr	x20, [sp, #104]
    cdd0:	b.ne	cdf4 <scols_sort_table@@SMARTCOLS_2.25+0x244>  // b.any
    cdd4:	b	ce28 <scols_sort_table@@SMARTCOLS_2.25+0x278>
    cdd8:	str	x19, [x20]
    cddc:	cmp	x21, #0x0
    cde0:	str	x20, [x19, #8]
    cde4:	mov	x20, x19
    cde8:	ldr	x19, [x19]
    cdec:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cdf0:	b.eq	ce28 <scols_sort_table@@SMARTCOLS_2.25+0x278>  // b.none
    cdf4:	mov	x2, x23
    cdf8:	mov	x1, x19
    cdfc:	mov	x0, x21
    ce00:	bl	a200 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    ce04:	cmp	w0, #0x0
    ce08:	b.gt	cdd8 <scols_sort_table@@SMARTCOLS_2.25+0x228>
    ce0c:	str	x21, [x20]
    ce10:	str	x20, [x21, #8]
    ce14:	mov	x20, x21
    ce18:	ldr	x21, [x21]
    ce1c:	cmp	x21, #0x0
    ce20:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    ce24:	b.ne	cdf4 <scols_sort_table@@SMARTCOLS_2.25+0x244>  // b.any
    ce28:	ldp	x25, x26, [sp, #64]
    ce2c:	ldp	x27, x28, [sp, #80]
    ce30:	cbz	x21, ce90 <scols_sort_table@@SMARTCOLS_2.25+0x2e0>
    ce34:	str	x21, [x20]
    ce38:	mov	x1, x21
    ce3c:	mov	x0, x21
    ce40:	mov	x2, x23
    ce44:	bl	a200 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    ce48:	mov	x0, x20
    ce4c:	ldr	x20, [x20]
    ce50:	ldr	x21, [x20]
    ce54:	str	x0, [x20, #8]
    ce58:	cbnz	x21, ce38 <scols_sort_table@@SMARTCOLS_2.25+0x288>
    ce5c:	ldr	x0, [sp, #104]
    ce60:	ldp	x21, x22, [sp, #32]
    ce64:	str	x0, [x20]
    ce68:	str	x20, [x24, #120]
    ce6c:	mov	x0, x24
    ce70:	bl	7420 <scols_table_is_tree@plt>
    ce74:	cbnz	w0, ce98 <scols_sort_table@@SMARTCOLS_2.25+0x2e8>
    ce78:	ldp	x19, x20, [sp, #16]
    ce7c:	ldp	x23, x24, [sp, #48]
    ce80:	ldp	x29, x30, [sp], #304
    ce84:	ret
    ce88:	ldr	x20, [sp, #104]
    ce8c:	mov	x19, #0x0                   	// #0
    ce90:	mov	x21, x19
    ce94:	b	ce34 <scols_sort_table@@SMARTCOLS_2.25+0x284>
    ce98:	stp	x25, x26, [sp, #64]
    ce9c:	add	x26, sp, #0x88
    cea0:	mov	x0, x26
    cea4:	add	x19, sp, #0x78
    cea8:	mov	w1, #0x0                   	// #0
    ceac:	bl	7430 <scols_reset_iter@plt>
    ceb0:	b	cec0 <scols_sort_table@@SMARTCOLS_2.25+0x310>
    ceb4:	ldr	x0, [sp, #120]
    ceb8:	mov	x1, x23
    cebc:	bl	a390 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    cec0:	mov	x2, x19
    cec4:	mov	x1, x26
    cec8:	mov	x0, x24
    cecc:	bl	7da0 <scols_table_next_line@plt>
    ced0:	cbz	w0, ceb4 <scols_sort_table@@SMARTCOLS_2.25+0x304>
    ced4:	mov	w0, #0x0                   	// #0
    ced8:	ldp	x19, x20, [sp, #16]
    cedc:	ldp	x23, x24, [sp, #48]
    cee0:	ldp	x25, x26, [sp, #64]
    cee4:	ldp	x29, x30, [sp], #304
    cee8:	ret
    ceec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    cef0:	ldr	x0, [x0, #4016]
    cef4:	ldr	x19, [x0]
    cef8:	bl	76b0 <getpid@plt>
    cefc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cf00:	mov	w2, w0
    cf04:	add	x4, x4, #0xc38
    cf08:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cf0c:	add	x3, x3, #0xb40
    cf10:	mov	x0, x19
    cf14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cf18:	add	x1, x1, #0xb50
    cf1c:	bl	8170 <fprintf@plt>
    cf20:	mov	x0, x24
    cf24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cf28:	add	x1, x1, #0xf60
    cf2c:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    cf30:	b	cbec <scols_sort_table@@SMARTCOLS_2.25+0x3c>
    cf34:	mov	x19, x20
    cf38:	mov	x28, x27
    cf3c:	b	cdb0 <scols_sort_table@@SMARTCOLS_2.25+0x200>
    cf40:	ldr	x20, [sp, #104]
    cf44:	b	ce28 <scols_sort_table@@SMARTCOLS_2.25+0x278>
    cf48:	mov	w0, #0xffffffea            	// #-22
    cf4c:	ret
    cf50:	mov	w0, #0xffffffea            	// #-22
    cf54:	b	ce7c <scols_sort_table@@SMARTCOLS_2.25+0x2cc>

000000000000cf58 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    cf58:	cbz	x0, d02c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xd4>
    cf5c:	stp	x29, x30, [sp, #-80]!
    cf60:	mov	x29, sp
    cf64:	stp	x19, x20, [sp, #16]
    cf68:	mov	x19, x0
    cf6c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    cf70:	ldr	x0, [x0, #4024]
    cf74:	ldr	w0, [x0]
    cf78:	str	x21, [sp, #32]
    cf7c:	tbnz	w0, #4, cfe4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x8c>
    cf80:	add	x20, sp, #0x38
    cf84:	add	x21, sp, #0x30
    cf88:	mov	x0, x20
    cf8c:	mov	w1, #0x0                   	// #0
    cf90:	bl	7430 <scols_reset_iter@plt>
    cf94:	nop
    cf98:	mov	x2, x21
    cf9c:	mov	x1, x20
    cfa0:	mov	x0, x19
    cfa4:	bl	7da0 <scols_table_next_line@plt>
    cfa8:	cbnz	w0, cfd0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x78>
    cfac:	ldr	x0, [sp, #48]
    cfb0:	ldr	x1, [x0, #112]
    cfb4:	cbnz	x1, cf98 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x40>
    cfb8:	bl	a0c0 <scols_copy_line@@SMARTCOLS_2.25+0x138>
    cfbc:	mov	x2, x21
    cfc0:	mov	x1, x20
    cfc4:	mov	x0, x19
    cfc8:	bl	7da0 <scols_table_next_line@plt>
    cfcc:	cbz	w0, cfac <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    cfd0:	mov	w0, #0x0                   	// #0
    cfd4:	ldp	x19, x20, [sp, #16]
    cfd8:	ldr	x21, [sp, #32]
    cfdc:	ldp	x29, x30, [sp], #80
    cfe0:	ret
    cfe4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    cfe8:	ldr	x0, [x0, #4016]
    cfec:	ldr	x20, [x0]
    cff0:	bl	76b0 <getpid@plt>
    cff4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    cff8:	mov	w2, w0
    cffc:	add	x4, x4, #0xc38
    d000:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d004:	add	x3, x3, #0xb40
    d008:	mov	x0, x20
    d00c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d010:	add	x1, x1, #0xb50
    d014:	bl	8170 <fprintf@plt>
    d018:	mov	x0, x19
    d01c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d020:	add	x1, x1, #0xf70
    d024:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d028:	b	cf80 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    d02c:	mov	w0, #0xffffffea            	// #-22
    d030:	ret
    d034:	nop

000000000000d038 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    d038:	mov	x2, x0
    d03c:	cbz	x0, d04c <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    d040:	mov	w0, #0x0                   	// #0
    d044:	str	w1, [x2, #64]
    d048:	ret
    d04c:	mov	w0, #0xffffffea            	// #-22
    d050:	ret
    d054:	nop

000000000000d058 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    d058:	ldr	w0, [x0, #64]
    d05c:	ret

000000000000d060 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    d060:	stp	x29, x30, [sp, #-48]!
    d064:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d068:	mov	x29, sp
    d06c:	ldr	x2, [x2, #4024]
    d070:	stp	x19, x20, [sp, #16]
    d074:	mov	x19, x0
    d078:	mov	x20, x1
    d07c:	ldr	w0, [x2]
    d080:	tbnz	w0, #4, d098 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x38>
    d084:	str	x20, [x19, #40]
    d088:	mov	w0, #0x0                   	// #0
    d08c:	ldp	x19, x20, [sp, #16]
    d090:	ldp	x29, x30, [sp], #48
    d094:	ret
    d098:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d09c:	str	x21, [sp, #32]
    d0a0:	ldr	x0, [x0, #4016]
    d0a4:	ldr	x21, [x0]
    d0a8:	bl	76b0 <getpid@plt>
    d0ac:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d0b0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d0b4:	add	x4, x4, #0xc38
    d0b8:	add	x3, x3, #0xb40
    d0bc:	mov	w2, w0
    d0c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d0c4:	mov	x0, x21
    d0c8:	add	x1, x1, #0xb50
    d0cc:	bl	8170 <fprintf@plt>
    d0d0:	mov	x2, x20
    d0d4:	mov	x0, x19
    d0d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d0dc:	add	x1, x1, #0xf88
    d0e0:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d0e4:	ldr	x21, [sp, #32]
    d0e8:	str	x20, [x19, #40]
    d0ec:	mov	w0, #0x0                   	// #0
    d0f0:	ldp	x19, x20, [sp, #16]
    d0f4:	ldp	x29, x30, [sp], #48
    d0f8:	ret
    d0fc:	nop

000000000000d100 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    d100:	ldr	x0, [x0, #40]
    d104:	ret

000000000000d108 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    d108:	stp	x29, x30, [sp, #-48]!
    d10c:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d110:	mov	x29, sp
    d114:	ldr	x2, [x2, #4024]
    d118:	stp	x19, x20, [sp, #16]
    d11c:	mov	x19, x0
    d120:	mov	x20, x1
    d124:	ldr	w0, [x2]
    d128:	tbnz	w0, #4, d140 <scols_table_set_termheight@@SMARTCOLS_2.31+0x38>
    d12c:	str	x20, [x19, #48]
    d130:	mov	w0, #0x0                   	// #0
    d134:	ldp	x19, x20, [sp, #16]
    d138:	ldp	x29, x30, [sp], #48
    d13c:	ret
    d140:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d144:	str	x21, [sp, #32]
    d148:	ldr	x0, [x0, #4016]
    d14c:	ldr	x21, [x0]
    d150:	bl	76b0 <getpid@plt>
    d154:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d158:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d15c:	add	x4, x4, #0xc38
    d160:	add	x3, x3, #0xb40
    d164:	mov	w2, w0
    d168:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d16c:	mov	x0, x21
    d170:	add	x1, x1, #0xb50
    d174:	bl	8170 <fprintf@plt>
    d178:	mov	x2, x20
    d17c:	mov	x0, x19
    d180:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d184:	add	x1, x1, #0xfa8
    d188:	bl	a130 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d18c:	ldr	x21, [sp, #32]
    d190:	str	x20, [x19, #48]
    d194:	mov	w0, #0x0                   	// #0
    d198:	ldp	x19, x20, [sp, #16]
    d19c:	ldp	x29, x30, [sp], #48
    d1a0:	ret
    d1a4:	nop

000000000000d1a8 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    d1a8:	ldr	x0, [x0, #48]
    d1ac:	ret
    d1b0:	stp	x29, x30, [sp, #-272]!
    d1b4:	mov	x29, sp
    d1b8:	stp	x19, x20, [sp, #16]
    d1bc:	mov	x20, x1
    d1c0:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d1c4:	str	q0, [sp, #96]
    d1c8:	str	q1, [sp, #112]
    d1cc:	str	q2, [sp, #128]
    d1d0:	str	q3, [sp, #144]
    d1d4:	str	q4, [sp, #160]
    d1d8:	str	q5, [sp, #176]
    d1dc:	str	q6, [sp, #192]
    d1e0:	str	q7, [sp, #208]
    d1e4:	stp	x2, x3, [sp, #224]
    d1e8:	stp	x4, x5, [sp, #240]
    d1ec:	stp	x6, x7, [sp, #256]
    d1f0:	cbz	x0, d204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c>
    d1f4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d1f8:	ldr	x1, [x1, #4024]
    d1fc:	ldr	w1, [x1]
    d200:	tbz	w1, #24, d260 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb8>
    d204:	ldr	x19, [x19, #4016]
    d208:	add	x0, sp, #0x110
    d20c:	add	x5, sp, #0x110
    d210:	stp	x0, x5, [sp, #64]
    d214:	mov	w3, #0xffffff80            	// #-128
    d218:	add	x2, sp, #0xe0
    d21c:	mov	w4, #0xffffffd0            	// #-48
    d220:	str	x2, [sp, #80]
    d224:	mov	x1, x20
    d228:	stp	w4, w3, [sp, #88]
    d22c:	add	x2, sp, #0x20
    d230:	ldp	x4, x5, [sp, #64]
    d234:	ldr	x0, [x19]
    d238:	stp	x4, x5, [sp, #32]
    d23c:	ldp	x4, x5, [sp, #80]
    d240:	stp	x4, x5, [sp, #48]
    d244:	bl	8020 <vfprintf@plt>
    d248:	ldr	x1, [x19]
    d24c:	mov	w0, #0xa                   	// #10
    d250:	bl	7560 <fputc@plt>
    d254:	ldp	x19, x20, [sp, #16]
    d258:	ldp	x29, x30, [sp], #272
    d25c:	ret
    d260:	ldr	x3, [x19, #4016]
    d264:	mov	x2, x0
    d268:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d26c:	add	x1, x1, #0xb28
    d270:	ldr	x0, [x3]
    d274:	bl	8170 <fprintf@plt>
    d278:	b	d204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c>
    d27c:	nop
    d280:	stp	x29, x30, [sp, #-48]!
    d284:	mov	x29, sp
    d288:	stp	x19, x20, [sp, #16]
    d28c:	cbz	x1, d334 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c>
    d290:	mov	x20, x2
    d294:	cbz	x2, d358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0>
    d298:	mov	x19, x1
    d29c:	ldr	x1, [x1, #112]
    d2a0:	cbz	x1, d308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x160>
    d2a4:	str	x21, [sp, #32]
    d2a8:	mov	x21, x0
    d2ac:	bl	d280 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d2b0:	cbnz	w0, d2f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x150>
    d2b4:	ldr	x0, [x19, #112]
    d2b8:	cbz	x0, d2cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x124>
    d2bc:	ldr	x0, [x0, #72]
    d2c0:	add	x19, x19, #0x50
    d2c4:	cmp	x0, x19
    d2c8:	b.eq	d318 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170>  // b.none
    d2cc:	ldr	x1, [x21, #176]
    d2d0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d2d4:	add	x0, x0, #0xf20
    d2d8:	ldr	x21, [sp, #32]
    d2dc:	ldr	x1, [x1, #16]
    d2e0:	cmp	x1, #0x0
    d2e4:	csel	x1, x0, x1, eq  // eq = none
    d2e8:	mov	x0, x20
    d2ec:	ldp	x19, x20, [sp, #16]
    d2f0:	ldp	x29, x30, [sp], #48
    d2f4:	b	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d2f8:	ldp	x19, x20, [sp, #16]
    d2fc:	ldr	x21, [sp, #32]
    d300:	ldp	x29, x30, [sp], #48
    d304:	ret
    d308:	mov	w0, #0x0                   	// #0
    d30c:	ldp	x19, x20, [sp, #16]
    d310:	ldp	x29, x30, [sp], #48
    d314:	ret
    d318:	mov	x0, x20
    d31c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d320:	ldp	x19, x20, [sp, #16]
    d324:	add	x1, x1, #0x18
    d328:	ldr	x21, [sp, #32]
    d32c:	ldp	x29, x30, [sp], #48
    d330:	b	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d334:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d338:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d33c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d340:	add	x3, x3, #0x2a8
    d344:	add	x1, x1, #0x20
    d348:	add	x0, x0, #0x40
    d34c:	mov	w2, #0x63                  	// #99
    d350:	str	x21, [sp, #32]
    d354:	bl	8040 <__assert_fail@plt>
    d358:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d35c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d360:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d364:	add	x3, x3, #0x2a8
    d368:	add	x1, x1, #0x20
    d36c:	add	x0, x0, #0x48
    d370:	mov	w2, #0x64                  	// #100
    d374:	str	x21, [sp, #32]
    d378:	bl	8040 <__assert_fail@plt>
    d37c:	nop
    d380:	stp	x29, x30, [sp, #-48]!
    d384:	mov	x29, sp
    d388:	stp	x19, x20, [sp, #16]
    d38c:	mov	x20, x0
    d390:	mov	x19, x1
    d394:	stp	x21, x22, [sp, #32]
    d398:	mov	x21, x2
    d39c:	cbz	x1, d3cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x224>
    d3a0:	ldrsb	w0, [x1]
    d3a4:	cbz	w0, d3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x248>
    d3a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d3ac:	ldr	x0, [x0, #4024]
    d3b0:	ldr	w0, [x0]
    d3b4:	tbnz	w0, #5, d3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x250>
    d3b8:	cbz	x21, d448 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a0>
    d3bc:	mov	x0, x19
    d3c0:	bl	79b0 <strdup@plt>
    d3c4:	mov	x19, x0
    d3c8:	cbz	x0, d440 <scols_table_get_termheight@@SMARTCOLS_2.31+0x298>
    d3cc:	ldr	x0, [x20, #120]
    d3d0:	bl	7bd0 <free@plt>
    d3d4:	stp	x19, x21, [x20, #104]
    d3d8:	mov	w0, #0x0                   	// #0
    d3dc:	str	x19, [x20, #120]
    d3e0:	ldp	x19, x20, [sp, #16]
    d3e4:	ldp	x21, x22, [sp, #32]
    d3e8:	ldp	x29, x30, [sp], #48
    d3ec:	ret
    d3f0:	mov	x19, #0x0                   	// #0
    d3f4:	b	d3cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x224>
    d3f8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d3fc:	ldr	x0, [x0, #4016]
    d400:	ldr	x22, [x0]
    d404:	bl	76b0 <getpid@plt>
    d408:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d40c:	mov	w2, w0
    d410:	add	x4, x4, #0xb60
    d414:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d418:	add	x3, x3, #0xb40
    d41c:	mov	x0, x22
    d420:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d424:	add	x1, x1, #0xb50
    d428:	bl	8170 <fprintf@plt>
    d42c:	mov	x0, x20
    d430:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d434:	add	x1, x1, #0x50
    d438:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d43c:	b	d3b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x210>
    d440:	mov	w0, #0xfffffff4            	// #-12
    d444:	b	d3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x238>
    d448:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d44c:	add	x3, x3, #0x2a8
    d450:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d454:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d458:	add	x3, x3, #0x20
    d45c:	add	x1, x1, #0x20
    d460:	add	x0, x0, #0x68
    d464:	mov	w2, #0x156                 	// #342
    d468:	bl	8040 <__assert_fail@plt>
    d46c:	nop
    d470:	stp	x29, x30, [sp, #-48]!
    d474:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d478:	mov	x29, sp
    d47c:	ldr	x2, [x2, #4024]
    d480:	stp	x19, x20, [sp, #16]
    d484:	mov	x19, x0
    d488:	mov	x20, x1
    d48c:	ldr	w0, [x2]
    d490:	tbnz	w0, #5, d4c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x318>
    d494:	ldr	x0, [x19, #112]
    d498:	cmp	x0, x20
    d49c:	b.ls	d520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>  // b.plast
    d4a0:	ldr	x1, [x19, #104]
    d4a4:	sub	x0, x0, x20
    d4a8:	add	x20, x1, x20
    d4ac:	stp	x20, x0, [x19, #104]
    d4b0:	mov	w0, #0x0                   	// #0
    d4b4:	ldp	x19, x20, [sp, #16]
    d4b8:	ldp	x29, x30, [sp], #48
    d4bc:	ret
    d4c0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d4c4:	str	x21, [sp, #32]
    d4c8:	ldr	x0, [x0, #4016]
    d4cc:	ldr	x21, [x0]
    d4d0:	bl	76b0 <getpid@plt>
    d4d4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d4d8:	mov	w2, w0
    d4dc:	add	x4, x4, #0xb60
    d4e0:	mov	x0, x21
    d4e4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d4e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d4ec:	add	x3, x3, #0xb40
    d4f0:	add	x1, x1, #0xb50
    d4f4:	bl	8170 <fprintf@plt>
    d4f8:	ldr	x2, [x19, #112]
    d4fc:	mov	x0, x19
    d500:	mov	x3, x20
    d504:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d508:	add	x1, x1, #0x70
    d50c:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d510:	ldr	x0, [x19, #112]
    d514:	ldr	x21, [sp, #32]
    d518:	cmp	x0, x20
    d51c:	b.hi	d4a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f8>  // b.pmore
    d520:	ldr	x0, [x19, #120]
    d524:	bl	7bd0 <free@plt>
    d528:	stp	xzr, xzr, [x19, #104]
    d52c:	mov	w0, #0x0                   	// #0
    d530:	str	xzr, [x19, #120]
    d534:	ldp	x19, x20, [sp, #16]
    d538:	ldp	x29, x30, [sp], #48
    d53c:	ret
    d540:	stp	x29, x30, [sp, #-32]!
    d544:	mov	x29, sp
    d548:	stp	x19, x20, [sp, #16]
    d54c:	ldr	x20, [x0, #200]
    d550:	sub	x19, x20, #0xc8
    d554:	mov	x0, x19
    d558:	bl	7fb0 <scols_column_is_hidden@plt>
    d55c:	cbnz	w0, d56c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c4>
    d560:	ldp	x19, x20, [sp, #16]
    d564:	ldp	x29, x30, [sp], #32
    d568:	ret
    d56c:	ldr	x1, [x20, #16]
    d570:	mov	w0, #0x1                   	// #1
    d574:	ldr	x1, [x1, #104]
    d578:	cmp	x1, x20
    d57c:	b.eq	d560 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b8>  // b.none
    d580:	mov	x0, x19
    d584:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    d588:	cmp	w0, #0x0
    d58c:	cset	w0, ne  // ne = any
    d590:	ldp	x19, x20, [sp, #16]
    d594:	ldp	x29, x30, [sp], #32
    d598:	ret
    d59c:	nop
    d5a0:	stp	x29, x30, [sp, #-96]!
    d5a4:	cmp	x0, #0x0
    d5a8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    d5ac:	mov	x29, sp
    d5b0:	str	x1, [sp, #56]
    d5b4:	b.eq	d680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d8>  // b.none
    d5b8:	stp	x19, x20, [sp, #16]
    d5bc:	mov	x20, x2
    d5c0:	mov	x19, x0
    d5c4:	ldr	x2, [x1, #216]
    d5c8:	add	x0, x1, #0xc8
    d5cc:	ldr	x2, [x2, #104]
    d5d0:	cmp	x2, x0
    d5d4:	b.eq	d73c <scols_table_get_termheight@@SMARTCOLS_2.31+0x594>  // b.none
    d5d8:	stp	x21, x22, [sp, #32]
    d5dc:	ldr	x22, [x1, #200]
    d5e0:	sub	x21, x22, #0xc8
    d5e4:	mov	x0, x21
    d5e8:	bl	7fb0 <scols_column_is_hidden@plt>
    d5ec:	cbnz	w0, d68c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4e4>
    d5f0:	cbz	x20, d678 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d0>
    d5f4:	add	x21, sp, #0x48
    d5f8:	mov	w1, #0x0                   	// #0
    d5fc:	mov	x0, x21
    d600:	bl	7430 <scols_reset_iter@plt>
    d604:	ldr	x2, [sp, #56]
    d608:	mov	x1, x21
    d60c:	mov	x0, x19
    d610:	add	x22, sp, #0x38
    d614:	bl	7770 <scols_table_set_columns_iter@plt>
    d618:	mov	x1, x21
    d61c:	mov	x2, x22
    d620:	mov	x0, x19
    d624:	bl	7ef0 <scols_table_next_column@plt>
    d628:	mov	x2, x22
    d62c:	mov	x1, x21
    d630:	mov	x0, x19
    d634:	bl	7ef0 <scols_table_next_column@plt>
    d638:	cbnz	w0, d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>
    d63c:	ldr	x0, [sp, #56]
    d640:	bl	7fb0 <scols_column_is_hidden@plt>
    d644:	cbnz	w0, d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    d648:	ldr	x0, [sp, #56]
    d64c:	bl	7dd0 <scols_column_is_tree@plt>
    d650:	cbnz	w0, d678 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d0>
    d654:	ldr	x1, [sp, #56]
    d658:	mov	x0, x20
    d65c:	ldr	x1, [x1, #8]
    d660:	bl	8160 <scols_line_get_cell@plt>
    d664:	cbz	x0, d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    d668:	bl	7570 <scols_cell_get_data@plt>
    d66c:	cbz	x0, d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    d670:	ldrsb	w0, [x0]
    d674:	cbz	w0, d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    d678:	ldp	x19, x20, [sp, #16]
    d67c:	ldp	x21, x22, [sp, #32]
    d680:	mov	w0, #0x0                   	// #0
    d684:	ldp	x29, x30, [sp], #96
    d688:	ret
    d68c:	ldr	x0, [x21, #216]
    d690:	ldr	x0, [x0, #104]
    d694:	cmp	x0, x22
    d698:	b.eq	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>  // b.none
    d69c:	ldr	x22, [x21, #200]
    d6a0:	sub	x21, x22, #0xc8
    d6a4:	mov	x0, x21
    d6a8:	bl	7fb0 <scols_column_is_hidden@plt>
    d6ac:	cbz	w0, d5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    d6b0:	ldr	x0, [x22, #16]
    d6b4:	ldr	x0, [x0, #104]
    d6b8:	cmp	x0, x22
    d6bc:	b.eq	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>  // b.none
    d6c0:	ldr	x22, [x22]
    d6c4:	sub	x21, x22, #0xc8
    d6c8:	mov	x0, x21
    d6cc:	bl	7fb0 <scols_column_is_hidden@plt>
    d6d0:	cbz	w0, d5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    d6d4:	ldr	x0, [x22, #16]
    d6d8:	ldr	x0, [x0, #104]
    d6dc:	cmp	x0, x22
    d6e0:	b.eq	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>  // b.none
    d6e4:	ldr	x22, [x22]
    d6e8:	sub	x21, x22, #0xc8
    d6ec:	mov	x0, x21
    d6f0:	bl	7fb0 <scols_column_is_hidden@plt>
    d6f4:	cbz	w0, d5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    d6f8:	ldr	x0, [x22, #16]
    d6fc:	ldr	x0, [x0, #104]
    d700:	cmp	x0, x22
    d704:	b.eq	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>  // b.none
    d708:	ldr	x22, [x22]
    d70c:	sub	x21, x22, #0xc8
    d710:	mov	x0, x21
    d714:	bl	7fb0 <scols_column_is_hidden@plt>
    d718:	cbz	w0, d5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    d71c:	ldr	x0, [x22, #16]
    d720:	ldr	x0, [x0, #104]
    d724:	cmp	x0, x22
    d728:	b.eq	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>  // b.none
    d72c:	mov	x0, x21
    d730:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    d734:	cbz	w0, d5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    d738:	ldp	x21, x22, [sp, #32]
    d73c:	mov	w0, #0x1                   	// #1
    d740:	ldp	x19, x20, [sp, #16]
    d744:	ldp	x29, x30, [sp], #96
    d748:	ret
    d74c:	nop
    d750:	stp	x29, x30, [sp, #-112]!
    d754:	adrp	x4, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d758:	mov	x29, sp
    d75c:	ldr	x4, [x4, #4024]
    d760:	stp	x19, x20, [sp, #16]
    d764:	mov	x20, x1
    d768:	stp	x21, x22, [sp, #32]
    d76c:	mov	x19, x0
    d770:	ldr	w1, [x4]
    d774:	stp	x23, x24, [sp, #48]
    d778:	mov	x21, x2
    d77c:	mov	x22, x3
    d780:	str	xzr, [sp, #72]
    d784:	tbnz	w1, #5, d924 <scols_table_get_termheight@@SMARTCOLS_2.31+0x77c>
    d788:	cbz	x21, d798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f0>
    d78c:	mov	x0, x20
    d790:	bl	7dd0 <scols_column_is_tree@plt>
    d794:	cbnz	w0, d96c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c4>
    d798:	mov	x0, x19
    d79c:	bl	7d00 <scols_table_is_minout@plt>
    d7a0:	cbz	w0, d7b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x610>
    d7a4:	mov	x2, x21
    d7a8:	mov	x1, x20
    d7ac:	mov	x0, x19
    d7b0:	bl	d5a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f8>
    d7b4:	cbnz	w0, d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>
    d7b8:	mov	x0, x19
    d7bc:	add	x23, x20, #0xc8
    d7c0:	bl	7910 <scols_table_is_maxout@plt>
    d7c4:	cbz	w0, d874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6cc>
    d7c8:	ldr	x1, [x20, #16]
    d7cc:	ldr	x0, [sp, #72]
    d7d0:	cmp	x1, x0
    d7d4:	b.ls	d824 <scols_table_get_termheight@@SMARTCOLS_2.31+0x67c>  // b.plast
    d7d8:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    d7dc:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d7e0:	add	x21, x21, #0xd38
    d7e4:	add	x22, x22, #0xf58
    d7e8:	ldrb	w1, [x19, #248]
    d7ec:	mov	x0, x21
    d7f0:	tbnz	w1, #3, d804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x65c>
    d7f4:	ldr	x0, [x19, #176]
    d7f8:	ldr	x0, [x0, #96]
    d7fc:	cmp	x0, #0x0
    d800:	csel	x0, x22, x0, eq  // eq = none
    d804:	ldr	x1, [x19, #72]
    d808:	bl	7370 <fputs@plt>
    d80c:	ldr	x2, [sp, #72]
    d810:	ldr	x0, [x20, #16]
    d814:	add	x2, x2, #0x1
    d818:	str	x2, [sp, #72]
    d81c:	cmp	x2, x0
    d820:	b.cc	d7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x640>  // b.lo, b.ul, b.last
    d824:	ldr	x0, [x20, #216]
    d828:	ldr	x0, [x0, #104]
    d82c:	cmp	x23, x0
    d830:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d834:	ldr	x21, [x20, #200]
    d838:	sub	x20, x21, #0xc8
    d83c:	mov	x0, x20
    d840:	bl	7fb0 <scols_column_is_hidden@plt>
    d844:	cbnz	w0, da7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8d4>
    d848:	ldp	x1, x2, [x19, #72]
    d84c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d850:	add	x0, x0, #0xf58
    d854:	cmp	x2, #0x0
    d858:	csel	x0, x0, x2, eq  // eq = none
    d85c:	bl	7370 <fputs@plt>
    d860:	ldp	x19, x20, [sp, #16]
    d864:	ldp	x21, x22, [sp, #32]
    d868:	ldp	x23, x24, [sp, #48]
    d86c:	ldp	x29, x30, [sp], #112
    d870:	ret
    d874:	ldr	x0, [x20, #216]
    d878:	ldr	x0, [x0, #104]
    d87c:	cmp	x23, x0
    d880:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d884:	ldr	x22, [x20, #200]
    d888:	sub	x21, x22, #0xc8
    d88c:	mov	x0, x21
    d890:	bl	7fb0 <scols_column_is_hidden@plt>
    d894:	cbz	w0, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d898:	ldr	x0, [x22, #16]
    d89c:	ldr	x0, [x0, #104]
    d8a0:	cmp	x0, x22
    d8a4:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d8a8:	ldr	x22, [x22]
    d8ac:	sub	x21, x22, #0xc8
    d8b0:	mov	x0, x21
    d8b4:	bl	7fb0 <scols_column_is_hidden@plt>
    d8b8:	cbz	w0, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d8bc:	ldr	x0, [x22, #16]
    d8c0:	ldr	x0, [x0, #104]
    d8c4:	cmp	x0, x22
    d8c8:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d8cc:	ldr	x22, [x22]
    d8d0:	sub	x21, x22, #0xc8
    d8d4:	mov	x0, x21
    d8d8:	bl	7fb0 <scols_column_is_hidden@plt>
    d8dc:	cbz	w0, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d8e0:	ldr	x0, [x22, #16]
    d8e4:	ldr	x0, [x0, #104]
    d8e8:	cmp	x0, x22
    d8ec:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d8f0:	ldr	x22, [x22]
    d8f4:	sub	x21, x22, #0xc8
    d8f8:	mov	x0, x21
    d8fc:	bl	7fb0 <scols_column_is_hidden@plt>
    d900:	cbz	w0, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d904:	ldr	x0, [x22, #16]
    d908:	ldr	x0, [x0, #104]
    d90c:	cmp	x0, x22
    d910:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    d914:	mov	x0, x21
    d918:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    d91c:	cbz	w0, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d920:	b	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>
    d924:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    d928:	ldr	x0, [x0, #4016]
    d92c:	ldr	x23, [x0]
    d930:	bl	76b0 <getpid@plt>
    d934:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d938:	mov	w2, w0
    d93c:	add	x4, x4, #0xb60
    d940:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d944:	add	x3, x3, #0xb40
    d948:	mov	x0, x23
    d94c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d950:	add	x1, x1, #0xb50
    d954:	bl	8170 <fprintf@plt>
    d958:	mov	x0, x20
    d95c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    d960:	add	x1, x1, #0x90
    d964:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d968:	b	d788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e0>
    d96c:	ldr	x0, [x21, #112]
    d970:	cbz	x0, da30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x888>
    d974:	mov	x0, x22
    d978:	bl	110e8 <scols_get_library_version@@SMARTCOLS_2.25+0xe8>
    d97c:	mov	x22, x0
    d980:	cbz	x0, d798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f0>
    d984:	mov	x2, x0
    d988:	mov	x1, x21
    d98c:	mov	x0, x19
    d990:	bl	d280 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d994:	ldr	x1, [x21, #64]
    d998:	add	x0, x21, #0x40
    d99c:	cmp	x1, x0
    d9a0:	b.eq	da04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x85c>  // b.none
    d9a4:	add	x23, sp, #0x58
    d9a8:	add	x24, sp, #0x50
    d9ac:	mov	x0, x23
    d9b0:	mov	w1, #0x0                   	// #0
    d9b4:	bl	7430 <scols_reset_iter@plt>
    d9b8:	mov	x2, x24
    d9bc:	mov	x1, x23
    d9c0:	mov	x0, x19
    d9c4:	bl	7ef0 <scols_table_next_column@plt>
    d9c8:	cbnz	w0, da04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x85c>
    d9cc:	ldr	x0, [sp, #80]
    d9d0:	bl	7fb0 <scols_column_is_hidden@plt>
    d9d4:	cbnz	w0, d9b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>
    d9d8:	ldr	x0, [sp, #80]
    d9dc:	ldr	x0, [x0, #104]
    d9e0:	cbz	x0, d9b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>
    d9e4:	ldr	x2, [x19, #176]
    d9e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    d9ec:	add	x1, x1, #0xf20
    d9f0:	mov	x0, x22
    d9f4:	ldr	x2, [x2, #16]
    d9f8:	cmp	x2, #0x0
    d9fc:	csel	x1, x1, x2, eq  // eq = none
    da00:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    da04:	add	x2, sp, #0x48
    da08:	mov	x1, x22
    da0c:	mov	x0, x19
    da10:	mov	x3, #0x0                   	// #0
    da14:	bl	11420 <scols_get_library_version@@SMARTCOLS_2.25+0x420>
    da18:	cbz	x0, da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x87c>
    da1c:	ldr	x1, [sp, #72]
    da20:	cbnz	x1, db2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x984>
    da24:	mov	x0, x22
    da28:	bl	11198 <scols_get_library_version@@SMARTCOLS_2.25+0x198>
    da2c:	b	d798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f0>
    da30:	ldr	x1, [x21, #64]
    da34:	add	x0, x21, #0x40
    da38:	cmp	x1, x0
    da3c:	b.eq	d798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f0>  // b.none
    da40:	ldr	x0, [x19, #176]
    da44:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    da48:	ldr	x1, [x19, #72]
    da4c:	add	x22, x22, #0xf20
    da50:	ldr	x0, [x0, #16]
    da54:	cmp	x0, #0x0
    da58:	csel	x0, x22, x0, eq  // eq = none
    da5c:	bl	7370 <fputs@plt>
    da60:	ldr	x0, [x19, #176]
    da64:	ldr	x0, [x0, #16]
    da68:	cmp	x0, #0x0
    da6c:	csel	x0, x22, x0, eq  // eq = none
    da70:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
    da74:	str	x0, [sp, #72]
    da78:	b	d798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f0>
    da7c:	ldr	x0, [x20, #216]
    da80:	ldr	x0, [x0, #104]
    da84:	cmp	x0, x21
    da88:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    da8c:	ldr	x21, [x20, #200]
    da90:	sub	x20, x21, #0xc8
    da94:	mov	x0, x20
    da98:	bl	7fb0 <scols_column_is_hidden@plt>
    da9c:	cbz	w0, d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>
    daa0:	ldr	x0, [x21, #16]
    daa4:	ldr	x0, [x0, #104]
    daa8:	cmp	x0, x21
    daac:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    dab0:	ldr	x21, [x21]
    dab4:	sub	x20, x21, #0xc8
    dab8:	mov	x0, x20
    dabc:	bl	7fb0 <scols_column_is_hidden@plt>
    dac0:	cbz	w0, d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>
    dac4:	ldr	x0, [x21, #16]
    dac8:	ldr	x0, [x0, #104]
    dacc:	cmp	x0, x21
    dad0:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    dad4:	ldr	x21, [x21]
    dad8:	sub	x20, x21, #0xc8
    dadc:	mov	x0, x20
    dae0:	bl	7fb0 <scols_column_is_hidden@plt>
    dae4:	cbz	w0, d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>
    dae8:	ldr	x0, [x21, #16]
    daec:	ldr	x0, [x0, #104]
    daf0:	cmp	x0, x21
    daf4:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    daf8:	ldr	x21, [x21]
    dafc:	sub	x20, x21, #0xc8
    db00:	mov	x0, x20
    db04:	bl	7fb0 <scols_column_is_hidden@plt>
    db08:	cbz	w0, d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>
    db0c:	ldr	x0, [x21, #16]
    db10:	ldr	x0, [x0, #104]
    db14:	cmp	x0, x21
    db18:	b.eq	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>  // b.none
    db1c:	mov	x0, x20
    db20:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    db24:	cbz	w0, d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6a0>
    db28:	b	d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>
    db2c:	ldr	x1, [x19, #72]
    db30:	bl	7370 <fputs@plt>
    db34:	b	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x87c>
    db38:	stp	x29, x30, [sp, #-128]!
    db3c:	mov	x29, sp
    db40:	stp	x19, x20, [sp, #16]
    db44:	stp	x21, x22, [sp, #32]
    db48:	stp	x23, x24, [sp, #48]
    db4c:	stp	x25, x26, [sp, #64]
    db50:	str	xzr, [sp, #120]
    db54:	cbz	x0, e6f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x154c>
    db58:	mov	x21, x1
    db5c:	cbz	x1, e6cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1524>
    db60:	mov	x23, x2
    db64:	mov	x20, x0
    db68:	mov	x25, x3
    db6c:	mov	x22, x4
    db70:	mov	x0, x4
    db74:	bl	113f0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
    db78:	ldr	x2, [x21, #216]
    db7c:	cmp	x0, #0x0
    db80:	mov	x19, x0
    db84:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    db88:	add	x1, x1, #0xd20
    db8c:	add	x0, x21, #0xc8
    db90:	csel	x19, x1, x19, eq  // eq = none
    db94:	ldr	x1, [x2, #104]
    db98:	cmp	x1, x0
    db9c:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    dba0:	ldr	x26, [x21, #200]
    dba4:	sub	x24, x26, #0xc8
    dba8:	mov	x0, x24
    dbac:	bl	7fb0 <scols_column_is_hidden@plt>
    dbb0:	cbnz	w0, dd18 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb70>
    dbb4:	mov	w24, #0x0                   	// #0
    dbb8:	ldr	w0, [x20, #224]
    dbbc:	cmp	w0, #0x2
    dbc0:	b.eq	dddc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc34>  // b.none
    dbc4:	cmp	w0, #0x3
    dbc8:	b.eq	ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd2c>  // b.none
    dbcc:	cmp	w0, #0x1
    dbd0:	b.eq	e034 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe8c>  // b.none
    dbd4:	ldrb	w0, [x20, #248]
    dbd8:	stp	x27, x28, [sp, #80]
    dbdc:	mov	x27, #0x0                   	// #0
    dbe0:	tbz	w0, #1, dc00 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa58>
    dbe4:	cbz	x25, e2dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1134>
    dbe8:	ldr	x27, [x25, #8]
    dbec:	cmp	x23, #0x0
    dbf0:	ccmp	x27, #0x0, #0x0, ne  // ne = any
    dbf4:	b.ne	dbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa54>  // b.any
    dbf8:	ldr	x27, [x23, #24]
    dbfc:	cbz	x27, e2e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1138>
    dc00:	mov	x0, x21
    dc04:	add	x28, sp, #0x78
    dc08:	bl	73a0 <scols_column_get_safechars@plt>
    dc0c:	mov	x3, x0
    dc10:	mov	x2, x28
    dc14:	mov	x1, x22
    dc18:	mov	x0, x20
    dc1c:	bl	11420 <scols_get_library_version@@SMARTCOLS_2.25+0x420>
    dc20:	mov	x19, x0
    dc24:	cbz	x0, e204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x105c>
    dc28:	bl	7340 <strlen@plt>
    dc2c:	mov	x26, x0
    dc30:	ldrsb	w1, [x19]
    dc34:	ldr	x25, [x21, #16]
    dc38:	cbnz	w1, e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1004>
    dc3c:	ldr	x0, [sp, #120]
    dc40:	cbz	w24, dc4c <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa4>
    dc44:	cmp	x0, x25
    dc48:	b.cc	e524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>  // b.lo, b.ul, b.last
    dc4c:	cmp	x0, x25
    dc50:	b.hi	e364 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11bc>  // b.pmore
    dc54:	cmn	x26, #0x1
    dc58:	b.eq	e35c <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b4>  // b.none
    dc5c:	ldrsb	w0, [x19]
    dc60:	cbnz	w0, e3d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x122c>
    dc64:	mov	x0, x20
    dc68:	bl	7d00 <scols_table_is_minout@plt>
    dc6c:	cbz	w0, dc84 <scols_table_get_termheight@@SMARTCOLS_2.31+0xadc>
    dc70:	mov	x2, x23
    dc74:	mov	x1, x21
    dc78:	mov	x0, x20
    dc7c:	bl	d5a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f8>
    dc80:	cbnz	w0, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    dc84:	mov	x0, x20
    dc88:	bl	7910 <scols_table_is_maxout@plt>
    dc8c:	cmp	w0, #0x0
    dc90:	csel	w0, w24, wzr, eq  // eq = none
    dc94:	cbnz	w0, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    dc98:	ldr	x19, [sp, #120]
    dc9c:	cmp	x19, x25
    dca0:	b.cs	dcec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb44>  // b.hs, b.nlast
    dca4:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    dca8:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    dcac:	add	x26, x26, #0xd38
    dcb0:	add	x27, x27, #0xf58
    dcb4:	nop
    dcb8:	ldrb	w1, [x20, #248]
    dcbc:	mov	x0, x26
    dcc0:	tbnz	w1, #3, dcd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb2c>
    dcc4:	ldr	x0, [x20, #176]
    dcc8:	ldr	x0, [x0, #96]
    dccc:	cmp	x0, #0x0
    dcd0:	csel	x0, x27, x0, eq  // eq = none
    dcd4:	ldr	x1, [x20, #72]
    dcd8:	add	x19, x19, #0x1
    dcdc:	bl	7370 <fputs@plt>
    dce0:	cmp	x19, x25
    dce4:	b.ne	dcb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb10>  // b.any
    dce8:	ldr	x19, [sp, #120]
    dcec:	cmp	x19, x25
    dcf0:	b.hi	e248 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10a0>  // b.pmore
    dcf4:	cbnz	w24, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    dcf8:	ldp	x1, x2, [x20, #72]
    dcfc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    dd00:	add	x0, x0, #0xf58
    dd04:	cmp	x2, #0x0
    dd08:	csel	x0, x0, x2, eq  // eq = none
    dd0c:	bl	7370 <fputs@plt>
    dd10:	ldp	x27, x28, [sp, #80]
    dd14:	b	dfac <scols_table_get_termheight@@SMARTCOLS_2.31+0xe04>
    dd18:	ldr	x0, [x24, #216]
    dd1c:	ldr	x0, [x0, #104]
    dd20:	cmp	x0, x26
    dd24:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    dd28:	ldr	x26, [x24, #200]
    dd2c:	sub	x24, x26, #0xc8
    dd30:	mov	x0, x24
    dd34:	bl	7fb0 <scols_column_is_hidden@plt>
    dd38:	cbz	w0, dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>
    dd3c:	ldr	x0, [x26, #16]
    dd40:	ldr	x0, [x0, #104]
    dd44:	cmp	x0, x26
    dd48:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    dd4c:	ldr	x26, [x26]
    dd50:	sub	x24, x26, #0xc8
    dd54:	mov	x0, x24
    dd58:	bl	7fb0 <scols_column_is_hidden@plt>
    dd5c:	cbz	w0, dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>
    dd60:	ldr	x0, [x26, #16]
    dd64:	ldr	x0, [x0, #104]
    dd68:	cmp	x0, x26
    dd6c:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    dd70:	ldr	x26, [x26]
    dd74:	sub	x24, x26, #0xc8
    dd78:	mov	x0, x24
    dd7c:	bl	7fb0 <scols_column_is_hidden@plt>
    dd80:	cbz	w0, dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>
    dd84:	ldr	x0, [x26, #16]
    dd88:	ldr	x0, [x0, #104]
    dd8c:	cmp	x0, x26
    dd90:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    dd94:	ldr	x26, [x26]
    dd98:	sub	x24, x26, #0xc8
    dd9c:	mov	x0, x24
    dda0:	bl	7fb0 <scols_column_is_hidden@plt>
    dda4:	cbz	w0, dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>
    dda8:	ldr	x0, [x26, #16]
    ddac:	ldr	x0, [x0, #104]
    ddb0:	cmp	x0, x26
    ddb4:	b.eq	ddcc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.none
    ddb8:	mov	x0, x24
    ddbc:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    ddc0:	cmp	w0, #0x0
    ddc4:	cset	w24, ne  // ne = any
    ddc8:	b	dbb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa10>
    ddcc:	ldr	w0, [x20, #224]
    ddd0:	mov	w24, #0x1                   	// #1
    ddd4:	cmp	w0, #0x2
    ddd8:	b.ne	dbc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa1c>  // b.any
    dddc:	ldr	x22, [x20, #72]
    dde0:	add	x0, x21, #0xa8
    dde4:	bl	7570 <scols_cell_get_data@plt>
    dde8:	mov	x2, x0
    ddec:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ddf0:	mov	x0, x22
    ddf4:	add	x1, x1, #0xc8
    ddf8:	bl	8170 <fprintf@plt>
    ddfc:	ldr	x22, [x20, #72]
    de00:	mov	w0, #0x22                  	// #34
    de04:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    de08:	mov	w25, #0x4002                	// #16386
    de0c:	mov	x1, x22
    de10:	bl	7560 <fputc@plt>
    de14:	ldrsb	w26, [x19]
    de18:	add	x23, x23, #0xc0
    de1c:	cbnz	w26, de3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc94>
    de20:	b	de90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce8>
    de24:	mov	w2, w21
    de28:	mov	x1, x23
    de2c:	mov	x0, x22
    de30:	bl	8170 <fprintf@plt>
    de34:	ldrsb	w26, [x19, #1]!
    de38:	cbz	w26, de90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce8>
    de3c:	and	w21, w26, #0xff
    de40:	mov	w1, #0xfd                  	// #253
    de44:	sub	w0, w21, #0x5c
    de48:	sub	w2, w21, #0x22
    de4c:	and	w0, w0, #0xfffffffb
    de50:	tst	w2, w1
    de54:	and	w0, w0, #0xff
    de58:	ccmp	w0, #0x0, #0x4, ne  // ne = any
    de5c:	b.eq	de24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc7c>  // b.none
    de60:	bl	7b60 <__ctype_b_loc@plt>
    de64:	ldr	x0, [x0]
    de68:	ubfiz	x1, x21, #1, #8
    de6c:	ldrh	w0, [x0, x1]
    de70:	and	w0, w25, w0
    de74:	cmp	w0, #0x4, lsl #12
    de78:	b.ne	de24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc7c>  // b.any
    de7c:	mov	w0, w26
    de80:	mov	x1, x22
    de84:	bl	7560 <fputc@plt>
    de88:	ldrsb	w26, [x19, #1]!
    de8c:	cbnz	w26, de3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc94>
    de90:	mov	x1, x22
    de94:	mov	w0, #0x22                  	// #34
    de98:	bl	7560 <fputc@plt>
    de9c:	cbnz	w24, dfac <scols_table_get_termheight@@SMARTCOLS_2.31+0xe04>
    dea0:	ldp	x1, x2, [x20, #72]
    dea4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    dea8:	add	x0, x0, #0xf58
    deac:	cmp	x2, #0x0
    deb0:	csel	x0, x0, x2, eq  // eq = none
    deb4:	bl	7370 <fputs@plt>
    deb8:	mov	w0, #0x0                   	// #0
    debc:	ldp	x19, x20, [sp, #16]
    dec0:	ldp	x21, x22, [sp, #32]
    dec4:	ldp	x23, x24, [sp, #48]
    dec8:	ldp	x25, x26, [sp, #64]
    decc:	ldp	x29, x30, [sp], #128
    ded0:	ret
    ded4:	add	x0, x21, #0xa8
    ded8:	stp	x27, x28, [sp, #80]
    dedc:	bl	7570 <scols_cell_get_data@plt>
    dee0:	ldr	x23, [x20, #72]
    dee4:	mov	x28, x0
    dee8:	mov	w0, #0x22                  	// #34
    deec:	mov	x1, x23
    def0:	bl	7560 <fputc@plt>
    def4:	cbz	x28, df70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    def8:	ldrsb	w3, [x28]
    defc:	adrp	x27, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    df00:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    df04:	add	x27, x27, #0xe0
    df08:	add	x26, x26, #0xf8
    df0c:	mov	w25, #0x5c                  	// #92
    df10:	cbz	w3, df70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    df14:	nop
    df18:	and	x22, x3, #0xff
    df1c:	cmp	w22, #0x22
    df20:	ccmp	w22, w25, #0x4, ne  // ne = any
    df24:	b.eq	e014 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe6c>  // b.none
    df28:	cmp	w22, #0x1f
    df2c:	b.hi	dff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe50>  // b.pmore
    df30:	cmp	w3, #0xa
    df34:	b.eq	e300 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1158>  // b.none
    df38:	b.gt	dfc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe20>
    df3c:	cmp	w3, #0x8
    df40:	b.eq	e33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1194>  // b.none
    df44:	cmp	w3, #0x9
    df48:	b.ne	e2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1140>  // b.any
    df4c:	add	x28, x28, #0x1
    df50:	mov	x3, x23
    df54:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    df58:	mov	x2, #0x2                   	// #2
    df5c:	add	x0, x0, #0xd8
    df60:	mov	x1, #0x1                   	// #1
    df64:	bl	7d30 <fwrite@plt>
    df68:	ldrsb	w3, [x28]
    df6c:	cbnz	w3, df18 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd70>
    df70:	mov	x1, x23
    df74:	mov	w0, #0x22                  	// #34
    df78:	bl	7560 <fputc@plt>
    df7c:	ldr	x1, [x20, #72]
    df80:	mov	w0, #0x3a                  	// #58
    df84:	bl	7560 <fputc@plt>
    df88:	ldr	w0, [x21, #76]
    df8c:	cmp	w0, #0x1
    df90:	b.eq	e21c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1074>  // b.none
    df94:	cmp	w0, #0x2
    df98:	b.eq	e168 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfc0>  // b.none
    df9c:	cbz	w0, e0a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf00>
    dfa0:	cbz	w24, e18c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe4>
    dfa4:	nop
    dfa8:	ldp	x27, x28, [sp, #80]
    dfac:	mov	w0, #0x0                   	// #0
    dfb0:	ldp	x19, x20, [sp, #16]
    dfb4:	ldp	x21, x22, [sp, #32]
    dfb8:	ldp	x23, x24, [sp, #48]
    dfbc:	ldp	x25, x26, [sp, #64]
    dfc0:	ldp	x29, x30, [sp], #128
    dfc4:	ret
    dfc8:	cmp	w3, #0xc
    dfcc:	b.eq	e31c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1174>  // b.none
    dfd0:	cmp	w3, #0xd
    dfd4:	b.ne	e2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1140>  // b.any
    dfd8:	mov	x3, x23
    dfdc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    dfe0:	mov	x2, #0x2                   	// #2
    dfe4:	add	x0, x0, #0xf0
    dfe8:	mov	x1, #0x1                   	// #1
    dfec:	add	x28, x28, #0x1
    dff0:	bl	7d30 <fwrite@plt>
    dff4:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    dff8:	bl	7600 <__ctype_tolower_loc@plt>
    dffc:	add	x28, x28, #0x1
    e000:	ldr	x0, [x0]
    e004:	mov	x1, x23
    e008:	ldr	w0, [x0, x22, lsl #2]
    e00c:	bl	7560 <fputc@plt>
    e010:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e014:	mov	x1, x23
    e018:	mov	w0, #0x5c                  	// #92
    e01c:	bl	7560 <fputc@plt>
    e020:	add	x28, x28, #0x1
    e024:	mov	x1, x23
    e028:	mov	w0, w22
    e02c:	bl	7560 <fputc@plt>
    e030:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e034:	ldrsb	w21, [x19]
    e038:	ldr	x25, [x20, #72]
    e03c:	cbz	w21, de9c <scols_table_get_termheight@@SMARTCOLS_2.31+0xcf4>
    e040:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e044:	bl	7b60 <__ctype_b_loc@plt>
    e048:	add	x22, x22, #0xc0
    e04c:	mov	x23, x0
    e050:	mov	w26, #0x4002                	// #16386
    e054:	b	e06c <scols_table_get_termheight@@SMARTCOLS_2.31+0xec4>
    e058:	mov	x1, x22
    e05c:	mov	x0, x25
    e060:	bl	8170 <fprintf@plt>
    e064:	ldrsb	w21, [x19, #1]!
    e068:	cbz	w21, de9c <scols_table_get_termheight@@SMARTCOLS_2.31+0xcf4>
    e06c:	ldr	x1, [x23]
    e070:	ubfiz	x0, x21, #1, #8
    e074:	cmp	w21, #0x5c
    e078:	and	w2, w21, #0xff
    e07c:	ldrh	w0, [x1, x0]
    e080:	and	w1, w0, #0x1
    e084:	csinc	w1, w1, wzr, ne  // ne = any
    e088:	cbnz	w1, e058 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb0>
    e08c:	and	w0, w0, w26
    e090:	cmp	w0, #0x4, lsl #12
    e094:	b.ne	e058 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb0>  // b.any
    e098:	mov	w0, w21
    e09c:	mov	x1, x25
    e0a0:	bl	7560 <fputc@plt>
    e0a4:	b	e064 <scols_table_get_termheight@@SMARTCOLS_2.31+0xebc>
    e0a8:	ldrsb	w0, [x19]
    e0ac:	ldr	x22, [x20, #72]
    e0b0:	mov	x3, x22
    e0b4:	cbz	w0, e22c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1084>
    e0b8:	mov	x1, x22
    e0bc:	mov	w0, #0x22                  	// #34
    e0c0:	bl	7560 <fputc@plt>
    e0c4:	ldrsb	w0, [x19]
    e0c8:	cbz	w0, e54c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a4>
    e0cc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e0d0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e0d4:	add	x26, x2, #0xe0
    e0d8:	add	x25, x1, #0xf8
    e0dc:	mov	w23, #0x5c                  	// #92
    e0e0:	b	e118 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>
    e0e4:	cmp	w0, #0x8
    e0e8:	b.eq	e58c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13e4>  // b.none
    e0ec:	cmp	w0, #0x9
    e0f0:	b.ne	e578 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d0>  // b.any
    e0f4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e0f8:	mov	x3, x22
    e0fc:	add	x0, x0, #0xd8
    e100:	mov	x2, #0x2                   	// #2
    e104:	mov	x1, #0x1                   	// #1
    e108:	bl	7d30 <fwrite@plt>
    e10c:	nop
    e110:	ldrsb	w0, [x19, #1]!
    e114:	cbz	w0, e54c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a4>
    e118:	and	w21, w0, #0xff
    e11c:	cmp	w21, #0x22
    e120:	ccmp	w21, w23, #0x4, ne  // ne = any
    e124:	b.eq	e508 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1360>  // b.none
    e128:	cmp	w21, #0x1f
    e12c:	b.hi	e4fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>  // b.pmore
    e130:	cmp	w0, #0xa
    e134:	b.eq	e5a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1400>  // b.none
    e138:	b.le	e0e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf3c>
    e13c:	cmp	w0, #0xc
    e140:	b.eq	e5c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1418>  // b.none
    e144:	cmp	w0, #0xd
    e148:	b.ne	e578 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d0>  // b.any
    e14c:	mov	x3, x22
    e150:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e154:	mov	x2, #0x2                   	// #2
    e158:	mov	x1, #0x1                   	// #1
    e15c:	add	x0, x0, #0xf0
    e160:	bl	7d30 <fwrite@plt>
    e164:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e168:	ldrsb	w1, [x19]
    e16c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e170:	add	x0, x0, #0xa8
    e174:	cmp	w1, #0x30
    e178:	ccmp	w1, #0x0, #0x4, ne  // ne = any
    e17c:	b.ne	e4e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>  // b.any
    e180:	ldr	x1, [x20, #72]
    e184:	bl	7370 <fputs@plt>
    e188:	cbnz	w24, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e18c:	ldr	x3, [x20, #72]
    e190:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e194:	mov	x2, #0x2                   	// #2
    e198:	add	x0, x0, #0x110
    e19c:	mov	x1, #0x1                   	// #1
    e1a0:	bl	7d30 <fwrite@plt>
    e1a4:	ldp	x27, x28, [sp, #80]
    e1a8:	b	dfac <scols_table_get_termheight@@SMARTCOLS_2.31+0xe04>
    e1ac:	mov	x0, x21
    e1b0:	bl	7850 <scols_column_is_customwrap@plt>
    e1b4:	cbz	w0, dc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa94>
    e1b8:	ldp	x3, x2, [x21, #152]
    e1bc:	mov	x1, x19
    e1c0:	mov	x0, x21
    e1c4:	blr	x3
    e1c8:	mov	x1, x0
    e1cc:	cbz	x0, dc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa94>
    e1d0:	sub	x3, x0, x19
    e1d4:	mov	x0, x21
    e1d8:	sub	x2, x26, x3
    e1dc:	str	x3, [sp, #104]
    e1e0:	bl	d380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>
    e1e4:	ldr	x3, [sp, #104]
    e1e8:	mov	x0, x19
    e1ec:	mov	x2, #0x0                   	// #0
    e1f0:	mov	x26, x3
    e1f4:	mov	x1, x3
    e1f8:	bl	170a0 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>
    e1fc:	str	x0, [sp, #120]
    e200:	b	dc40 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa98>
    e204:	adrp	x19, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e208:	mov	x26, #0x0                   	// #0
    e20c:	add	x19, x19, #0xd20
    e210:	ldr	x25, [x21, #16]
    e214:	ldr	x0, [sp, #120]
    e218:	b	dc40 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa98>
    e21c:	ldrsb	w0, [x19]
    e220:	ldr	x1, [x20, #72]
    e224:	cbnz	w0, e478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d0>
    e228:	mov	x3, x1
    e22c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e230:	mov	x2, #0x4                   	// #4
    e234:	add	x0, x0, #0x108
    e238:	mov	x1, #0x1                   	// #1
    e23c:	bl	7d30 <fwrite@plt>
    e240:	cbnz	w24, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e244:	b	e18c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe4>
    e248:	mov	x0, x21
    e24c:	bl	7f60 <scols_column_is_trunc@plt>
    e250:	cbnz	w0, dcf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb4c>
    e254:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    e258:	ldr	x0, [x19, #4024]
    e25c:	ldr	w0, [x0]
    e260:	tbnz	w0, #5, e660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b8>
    e264:	mov	x0, x22
    e268:	bl	11408 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
    e26c:	ldr	x19, [x19, #4024]
    e270:	mov	x22, x0
    e274:	ldr	w0, [x19]
    e278:	tbnz	w0, #3, e618 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e27c:	ldr	x2, [x20, #88]
    e280:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e284:	ldr	x1, [x20, #72]
    e288:	cmp	x2, #0x0
    e28c:	add	x0, x0, #0xb8
    e290:	mov	x19, #0x0                   	// #0
    e294:	csel	x0, x0, x2, eq  // eq = none
    e298:	bl	7370 <fputs@plt>
    e29c:	ldr	x0, [x20, #232]
    e2a0:	add	x0, x0, #0x1
    e2a4:	str	x0, [x20, #232]
    e2a8:	mov	x1, x19
    e2ac:	mov	x0, x20
    e2b0:	bl	8190 <scols_table_get_column@plt>
    e2b4:	mov	x1, x0
    e2b8:	mov	x3, x22
    e2bc:	mov	x2, x23
    e2c0:	mov	x0, x20
    e2c4:	bl	d750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5a8>
    e2c8:	ldr	x1, [x21, #8]
    e2cc:	add	x19, x19, #0x1
    e2d0:	cmp	x19, x1
    e2d4:	b.ls	e2a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1100>  // b.plast
    e2d8:	b	dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e2dc:	cbnz	x23, dbf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    e2e0:	ldr	x27, [x21, #88]
    e2e4:	b	dc00 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa58>
    e2e8:	mov	w2, w22
    e2ec:	mov	x1, x26
    e2f0:	mov	x0, x23
    e2f4:	add	x28, x28, #0x1
    e2f8:	bl	8170 <fprintf@plt>
    e2fc:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e300:	mov	x3, x23
    e304:	mov	x0, x27
    e308:	mov	x2, #0x2                   	// #2
    e30c:	mov	x1, #0x1                   	// #1
    e310:	add	x28, x28, #0x1
    e314:	bl	7d30 <fwrite@plt>
    e318:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e31c:	mov	x3, x23
    e320:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e324:	mov	x2, #0x2                   	// #2
    e328:	add	x0, x0, #0xe8
    e32c:	mov	x1, #0x1                   	// #1
    e330:	add	x28, x28, #0x1
    e334:	bl	7d30 <fwrite@plt>
    e338:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e33c:	mov	x3, x23
    e340:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e344:	mov	x2, #0x2                   	// #2
    e348:	add	x0, x0, #0xd0
    e34c:	mov	x1, #0x1                   	// #1
    e350:	add	x28, x28, #0x1
    e354:	bl	7d30 <fwrite@plt>
    e358:	b	df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc0>
    e35c:	str	xzr, [sp, #120]
    e360:	b	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    e364:	mov	x0, x21
    e368:	bl	7f60 <scols_column_is_trunc@plt>
    e36c:	cbnz	w0, e560 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e370:	ldr	x0, [sp, #120]
    e374:	cmp	x0, x25
    e378:	b.ls	dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaac>  // b.plast
    e37c:	mov	x0, x21
    e380:	bl	78f0 <scols_column_is_wrap@plt>
    e384:	cbz	w0, dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaac>
    e388:	mov	x0, x21
    e38c:	bl	7850 <scols_column_is_customwrap@plt>
    e390:	cbnz	w0, dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaac>
    e394:	mov	x2, x26
    e398:	mov	x1, x19
    e39c:	mov	x0, x21
    e3a0:	bl	d380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>
    e3a4:	mov	x1, x28
    e3a8:	mov	x0, x19
    e3ac:	str	x25, [sp, #120]
    e3b0:	bl	177b0 <scols_init_debug@@SMARTCOLS_2.25+0x2de0>
    e3b4:	mov	x26, x0
    e3b8:	sub	x0, x0, #0x1
    e3bc:	cmn	x0, #0x3
    e3c0:	b.hi	dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaac>  // b.pmore
    e3c4:	mov	x1, x26
    e3c8:	mov	x0, x21
    e3cc:	bl	d470 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    e3d0:	b	dc5c <scols_table_get_termheight@@SMARTCOLS_2.31+0xab4>
    e3d4:	mov	x0, x21
    e3d8:	bl	7ba0 <scols_column_is_right@plt>
    e3dc:	cbz	w0, e488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e0>
    e3e0:	ldr	x1, [x20, #72]
    e3e4:	cbz	x27, e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1454>
    e3e8:	mov	x0, x27
    e3ec:	bl	7370 <fputs@plt>
    e3f0:	ldr	x28, [sp, #120]
    e3f4:	ldr	x1, [x20, #72]
    e3f8:	cmp	x28, x25
    e3fc:	b.cs	e6c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1518>  // b.hs, b.nlast
    e400:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    e404:	add	x26, x26, #0xd38
    e408:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e40c:	add	x0, x0, #0xf58
    e410:	str	x0, [sp, #104]
    e414:	nop
    e418:	ldrb	w3, [x20, #248]
    e41c:	mov	x0, x26
    e420:	tbnz	w3, #3, e438 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1290>
    e424:	ldr	x0, [x20, #176]
    e428:	ldr	x2, [sp, #104]
    e42c:	ldr	x0, [x0, #96]
    e430:	cmp	x0, #0x0
    e434:	csel	x0, x2, x0, eq  // eq = none
    e438:	bl	7370 <fputs@plt>
    e43c:	add	x28, x28, #0x1
    e440:	cmp	x28, x25
    e444:	ldr	x1, [x20, #72]
    e448:	b.cc	e418 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1270>  // b.lo, b.ul, b.last
    e44c:	mov	x0, x19
    e450:	bl	7370 <fputs@plt>
    e454:	cbz	x27, e470 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12c8>
    e458:	ldr	x3, [x20, #72]
    e45c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e460:	mov	x2, #0x4                   	// #4
    e464:	add	x0, x0, #0x118
    e468:	mov	x1, #0x1                   	// #1
    e46c:	bl	7d30 <fwrite@plt>
    e470:	str	x25, [sp, #120]
    e474:	b	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    e478:	mov	x0, x19
    e47c:	bl	7370 <fputs@plt>
    e480:	cbnz	w24, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e484:	b	e18c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe4>
    e488:	cbz	x27, e6b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1508>
    e48c:	mov	x0, x22
    e490:	bl	114f8 <scols_get_library_version@@SMARTCOLS_2.25+0x4f8>
    e494:	mov	x28, x0
    e498:	mov	x0, x21
    e49c:	bl	7dd0 <scols_column_is_tree@plt>
    e4a0:	cbz	w0, e5f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x144c>
    e4a4:	cmp	x28, #0x0
    e4a8:	ccmp	x28, x26, #0x2, ne  // ne = any
    e4ac:	ldr	x1, [x20, #72]
    e4b0:	b.cc	e5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1434>  // b.lo, b.ul, b.last
    e4b4:	mov	x0, x27
    e4b8:	bl	7370 <fputs@plt>
    e4bc:	ldr	x1, [x20, #72]
    e4c0:	mov	x0, x19
    e4c4:	bl	7370 <fputs@plt>
    e4c8:	ldr	x3, [x20, #72]
    e4cc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e4d0:	mov	x2, #0x4                   	// #4
    e4d4:	mov	x1, #0x1                   	// #1
    e4d8:	add	x0, x0, #0x118
    e4dc:	bl	7d30 <fwrite@plt>
    e4e0:	b	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    e4e4:	and	w1, w1, #0xffffffdf
    e4e8:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e4ec:	cmp	w1, #0x4e
    e4f0:	add	x1, x2, #0xb0
    e4f4:	csel	x0, x0, x1, eq  // eq = none
    e4f8:	b	e180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd8>
    e4fc:	mov	x1, x22
    e500:	bl	7560 <fputc@plt>
    e504:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e508:	mov	x1, x22
    e50c:	mov	w0, #0x5c                  	// #92
    e510:	bl	7560 <fputc@plt>
    e514:	mov	x1, x22
    e518:	mov	w0, w21
    e51c:	bl	7560 <fputc@plt>
    e520:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e524:	mov	x0, x20
    e528:	bl	7910 <scols_table_is_maxout@plt>
    e52c:	cbz	w0, e538 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1390>
    e530:	ldr	x0, [sp, #120]
    e534:	b	dc4c <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa4>
    e538:	mov	x0, x21
    e53c:	bl	7ba0 <scols_column_is_right@plt>
    e540:	cbnz	w0, e530 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1388>
    e544:	ldr	x25, [sp, #120]
    e548:	b	dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaac>
    e54c:	mov	x1, x22
    e550:	mov	w0, #0x22                  	// #34
    e554:	bl	7560 <fputc@plt>
    e558:	cbnz	w24, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e55c:	b	e18c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe4>
    e560:	mov	x1, x28
    e564:	mov	x0, x19
    e568:	str	x25, [sp, #120]
    e56c:	bl	177b0 <scols_init_debug@@SMARTCOLS_2.25+0x2de0>
    e570:	mov	x26, x0
    e574:	b	e370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c8>
    e578:	mov	w2, w21
    e57c:	mov	x1, x25
    e580:	mov	x0, x22
    e584:	bl	8170 <fprintf@plt>
    e588:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e58c:	mov	x3, x22
    e590:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e594:	mov	x2, #0x2                   	// #2
    e598:	mov	x1, #0x1                   	// #1
    e59c:	add	x0, x0, #0xd0
    e5a0:	bl	7d30 <fwrite@plt>
    e5a4:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e5a8:	mov	x3, x22
    e5ac:	mov	x0, x26
    e5b0:	mov	x2, #0x2                   	// #2
    e5b4:	mov	x1, #0x1                   	// #1
    e5b8:	bl	7d30 <fwrite@plt>
    e5bc:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e5c0:	mov	x3, x22
    e5c4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e5c8:	mov	x2, #0x2                   	// #2
    e5cc:	mov	x1, #0x1                   	// #1
    e5d0:	add	x0, x0, #0xe8
    e5d4:	bl	7d30 <fwrite@plt>
    e5d8:	b	e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf68>
    e5dc:	mov	x0, x19
    e5e0:	add	x19, x19, x28
    e5e4:	mov	x3, x1
    e5e8:	mov	x2, x28
    e5ec:	mov	x1, #0x1                   	// #1
    e5f0:	bl	7d30 <fwrite@plt>
    e5f4:	ldr	x1, [x20, #72]
    e5f8:	b	e4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x130c>
    e5fc:	ldr	x28, [sp, #120]
    e600:	cmp	x28, x25
    e604:	b.cc	e400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1258>  // b.lo, b.ul, b.last
    e608:	mov	x0, x19
    e60c:	bl	7370 <fputs@plt>
    e610:	str	x25, [sp, #120]
    e614:	b	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    e618:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    e61c:	ldr	x0, [x0, #4016]
    e620:	ldr	x19, [x0]
    e624:	bl	76b0 <getpid@plt>
    e628:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e62c:	mov	w2, w0
    e630:	add	x4, x4, #0xb98
    e634:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e638:	add	x3, x3, #0xb40
    e63c:	mov	x0, x19
    e640:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e644:	add	x1, x1, #0xb50
    e648:	bl	8170 <fprintf@plt>
    e64c:	mov	x0, x23
    e650:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e654:	add	x1, x1, #0x148
    e658:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e65c:	b	e27c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10d4>
    e660:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    e664:	ldr	x0, [x0, #4016]
    e668:	ldr	x24, [x0]
    e66c:	bl	76b0 <getpid@plt>
    e670:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e674:	mov	w2, w0
    e678:	add	x4, x4, #0xb60
    e67c:	mov	x0, x24
    e680:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e684:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e688:	add	x3, x3, #0xb40
    e68c:	add	x1, x1, #0xb50
    e690:	bl	8170 <fprintf@plt>
    e694:	ldr	x2, [sp, #120]
    e698:	mov	x3, x25
    e69c:	mov	x0, x21
    e6a0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e6a4:	add	x1, x1, #0x120
    e6a8:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e6ac:	b	e264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10bc>
    e6b0:	ldr	x1, [x20, #72]
    e6b4:	mov	x0, x19
    e6b8:	bl	7370 <fputs@plt>
    e6bc:	b	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    e6c0:	mov	x0, x19
    e6c4:	bl	7370 <fputs@plt>
    e6c8:	b	e458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b0>
    e6cc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e6d0:	add	x3, x3, #0x2a8
    e6d4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e6d8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e6dc:	add	x3, x3, #0x38
    e6e0:	add	x1, x1, #0x20
    e6e4:	add	x0, x0, #0xc28
    e6e8:	mov	w2, #0x1be                 	// #446
    e6ec:	stp	x27, x28, [sp, #80]
    e6f0:	bl	8040 <__assert_fail@plt>
    e6f4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e6f8:	add	x3, x3, #0x2a8
    e6fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e700:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e704:	add	x3, x3, #0x38
    e708:	add	x1, x1, #0x20
    e70c:	add	x0, x0, #0xca8
    e710:	mov	w2, #0x1bd                 	// #445
    e714:	stp	x27, x28, [sp, #80]
    e718:	bl	8040 <__assert_fail@plt>
    e71c:	nop
    e720:	stp	x29, x30, [sp, #-112]!
    e724:	mov	x29, sp
    e728:	cbz	x0, ed08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e72c:	stp	x19, x20, [sp, #16]
    e730:	stp	x23, x24, [sp, #48]
    e734:	mov	x23, x1
    e738:	cbz	x1, ec80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ad8>
    e73c:	stp	x21, x22, [sp, #32]
    e740:	mov	x20, x2
    e744:	cbz	x2, ecdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b34>
    e748:	mov	x22, x3
    e74c:	cbz	x3, ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b08>
    e750:	mov	x19, x0
    e754:	ldr	x1, [x2, #8]
    e758:	ldr	x0, [x0, #16]
    e75c:	cmp	x1, x0
    e760:	b.hi	ed40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b98>  // b.pmore
    e764:	mov	x0, x3
    e768:	bl	11238 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    e76c:	ldr	x1, [x20, #8]
    e770:	mov	x0, x23
    e774:	bl	8160 <scols_line_get_cell@plt>
    e778:	mov	x21, x0
    e77c:	cbz	x0, e7b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x160c>
    e780:	bl	7570 <scols_cell_get_data@plt>
    e784:	mov	x21, x0
    e788:	mov	x0, x20
    e78c:	bl	7dd0 <scols_column_is_tree@plt>
    e790:	cbnz	w0, e7c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1618>
    e794:	cbz	x21, e808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
    e798:	mov	x1, x21
    e79c:	mov	x0, x22
    e7a0:	ldp	x19, x20, [sp, #16]
    e7a4:	ldp	x21, x22, [sp, #32]
    e7a8:	ldp	x23, x24, [sp, #48]
    e7ac:	ldp	x29, x30, [sp], #112
    e7b0:	b	11398 <scols_get_library_version@@SMARTCOLS_2.25+0x398>
    e7b4:	mov	x0, x20
    e7b8:	bl	7dd0 <scols_column_is_tree@plt>
    e7bc:	cbz	w0, e808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
    e7c0:	mov	x0, x19
    e7c4:	bl	7cf0 <scols_table_is_json@plt>
    e7c8:	cbnz	w0, e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    e7cc:	ldrb	w0, [x20, #224]
    e7d0:	tbnz	w0, #1, e848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16a0>
    e7d4:	ldr	x0, [x23, #112]
    e7d8:	cbz	x0, e820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1678>
    e7dc:	mov	x0, x19
    e7e0:	bl	7cf0 <scols_table_is_json@plt>
    e7e4:	cbz	w0, e918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1770>
    e7e8:	ldr	x0, [x23, #112]
    e7ec:	cbz	x0, e820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1678>
    e7f0:	mov	x0, x19
    e7f4:	bl	7cf0 <scols_table_is_json@plt>
    e7f8:	cbnz	w0, e804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x165c>
    e7fc:	mov	x0, x22
    e800:	bl	113d8 <scols_get_library_version@@SMARTCOLS_2.25+0x3d8>
    e804:	cbnz	x21, e82c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1684>
    e808:	mov	w0, #0x0                   	// #0
    e80c:	ldp	x19, x20, [sp, #16]
    e810:	ldp	x21, x22, [sp, #32]
    e814:	ldp	x23, x24, [sp, #48]
    e818:	ldp	x29, x30, [sp], #112
    e81c:	ret
    e820:	ldrb	w0, [x20, #224]
    e824:	tbnz	w0, #1, e7f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1648>
    e828:	cbz	x21, e808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
    e82c:	mov	x1, x21
    e830:	mov	x0, x22
    e834:	ldp	x19, x20, [sp, #16]
    e838:	ldp	x21, x22, [sp, #32]
    e83c:	ldp	x23, x24, [sp, #48]
    e840:	ldp	x29, x30, [sp], #112
    e844:	b	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e848:	ldrb	w0, [x19, #248]
    e84c:	stp	x25, x26, [sp, #64]
    e850:	tbz	w0, #3, e96c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c4>
    e854:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    e858:	add	x25, x25, #0xd38
    e85c:	ldr	x2, [x19, #128]
    e860:	add	x1, x19, #0x80
    e864:	cmp	x2, x1
    e868:	b.eq	eb44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x199c>  // b.none
    e86c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    e870:	ldr	x1, [x1, #4024]
    e874:	ldr	w1, [x1]
    e878:	tbnz	w1, #3, e9a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17f8>
    e87c:	tbnz	w0, #4, eb44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x199c>
    e880:	ldr	x0, [x19, #152]
    e884:	cbz	x0, e98c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17e4>
    e888:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e88c:	add	x0, x26, #0xf18
    e890:	stp	x27, x28, [sp, #80]
    e894:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e898:	mov	x24, #0x0                   	// #0
    e89c:	str	x0, [sp, #96]
    e8a0:	add	x0, x27, #0xf30
    e8a4:	mov	x27, #0x0                   	// #0
    e8a8:	str	x0, [sp, #104]
    e8ac:	nop
    e8b0:	ldr	x0, [x19, #144]
    e8b4:	lsl	x28, x27, #3
    e8b8:	add	x26, x27, #0x3
    e8bc:	ldr	x0, [x0, x27, lsl #3]
    e8c0:	cbz	x0, eb10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1968>
    e8c4:	ldr	w0, [x0, #64]
    e8c8:	cmp	w0, #0x4
    e8cc:	b.eq	ebac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a04>  // b.none
    e8d0:	b.gt	ea1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1874>
    e8d4:	cmp	w0, #0x2
    e8d8:	b.eq	eb84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19dc>  // b.none
    e8dc:	cmp	w0, #0x3
    e8e0:	b.ne	e9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1844>  // b.any
    e8e4:	ldr	x2, [x19, #176]
    e8e8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e8ec:	add	x1, x1, #0x168
    e8f0:	mov	x0, x22
    e8f4:	ldr	x2, [x2, #56]
    e8f8:	cmp	x2, #0x0
    e8fc:	csel	x1, x1, x2, eq  // eq = none
    e900:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e904:	ldr	x0, [x19, #152]
    e908:	cmp	x0, x26
    e90c:	b.ls	e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17e0>  // b.plast
    e910:	mov	x27, x26
    e914:	b	e8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1708>
    e918:	ldr	x1, [x23, #112]
    e91c:	mov	x2, x22
    e920:	mov	x0, x19
    e924:	bl	d280 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    e928:	cbnz	w0, e80c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1664>
    e92c:	ldr	x0, [x23, #112]
    e930:	ldr	x1, [x19, #176]
    e934:	cbz	x0, ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a9c>
    e938:	ldr	x2, [x0, #72]
    e93c:	add	x0, x23, #0x50
    e940:	cmp	x2, x0
    e944:	b.ne	ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a9c>  // b.any
    e948:	ldr	x2, [x1, #24]
    e94c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e950:	add	x1, x0, #0xf28
    e954:	mov	x0, x22
    e958:	cmp	x2, #0x0
    e95c:	csel	x1, x1, x2, eq  // eq = none
    e960:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e964:	cbnz	w0, e80c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1664>
    e968:	b	e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1640>
    e96c:	ldr	x2, [x19, #176]
    e970:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e974:	add	x1, x1, #0xf58
    e978:	ldr	x25, [x2, #96]
    e97c:	cmp	x25, #0x0
    e980:	csel	x25, x1, x25, eq  // eq = none
    e984:	b	e85c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b4>
    e988:	ldp	x27, x28, [sp, #80]
    e98c:	mov	x1, x25
    e990:	mov	x0, x22
    e994:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e998:	ldp	x25, x26, [sp, #64]
    e99c:	b	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    e9a0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    e9a4:	ldr	x0, [x0, #4016]
    e9a8:	ldr	x24, [x0]
    e9ac:	bl	76b0 <getpid@plt>
    e9b0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e9b4:	mov	w2, w0
    e9b8:	add	x4, x4, #0xb98
    e9bc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e9c0:	add	x3, x3, #0xb40
    e9c4:	mov	x0, x24
    e9c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e9cc:	add	x1, x1, #0xb50
    e9d0:	bl	8170 <fprintf@plt>
    e9d4:	mov	x0, x23
    e9d8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    e9dc:	add	x1, x1, #0x188
    e9e0:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e9e4:	ldrb	w0, [x19, #248]
    e9e8:	b	e87c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16d4>
    e9ec:	cmp	w0, #0x1
    e9f0:	b.ne	ea64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18bc>  // b.any
    e9f4:	ldr	x2, [x19, #176]
    e9f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    e9fc:	add	x1, x1, #0xf40
    ea00:	mov	x0, x22
    ea04:	ldr	x2, [x2, #48]
    ea08:	cmp	x2, #0x0
    ea0c:	csel	x1, x1, x2, eq  // eq = none
    ea10:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea14:	ldr	x0, [x19, #152]
    ea18:	b	e908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1760>
    ea1c:	cmp	w0, #0x6
    ea20:	b.eq	eb4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a4>  // b.none
    ea24:	cmp	w0, #0x7
    ea28:	b.ne	ea6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>  // b.any
    ea2c:	mov	x1, x25
    ea30:	mov	x0, x22
    ea34:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea38:	ldr	x2, [x19, #176]
    ea3c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ea40:	add	x1, x0, #0xf38
    ea44:	mov	x0, x22
    ea48:	ldr	x2, [x2, #32]
    ea4c:	cmp	x2, #0x0
    ea50:	csel	x1, x1, x2, eq  // eq = none
    ea54:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea58:	mov	x1, x25
    ea5c:	mov	x0, x22
    ea60:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea64:	ldr	x0, [x19, #152]
    ea68:	b	e908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1760>
    ea6c:	cmp	w0, #0x5
    ea70:	b.ne	ea64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18bc>  // b.any
    ea74:	ldrb	w0, [x19, #248]
    ea78:	tbnz	w0, #3, ec74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1acc>
    ea7c:	ldr	x1, [x19, #176]
    ea80:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ea84:	add	x0, x0, #0xf58
    ea88:	ldr	x1, [x1, #96]
    ea8c:	cmp	x1, #0x0
    ea90:	csel	x1, x0, x1, eq  // eq = none
    ea94:	mov	x0, x22
    ea98:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea9c:	ldr	x5, [x19, #176]
    eaa0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    eaa4:	add	x1, x1, #0xf28
    eaa8:	mov	x0, x22
    eaac:	ldr	x5, [x5, #72]
    eab0:	cmp	x5, #0x0
    eab4:	csel	x1, x1, x5, eq  // eq = none
    eab8:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eabc:	ldp	x0, x1, [x19, #144]
    eac0:	cmp	x1, x26
    eac4:	b.ls	ec14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a6c>  // b.plast
    eac8:	sub	x4, x28, x24, lsl #3
    eacc:	sub	x2, x27, x24
    ead0:	add	x4, x4, #0x18
    ead4:	add	x4, x0, x4
    ead8:	b	eaf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1948>
    eadc:	add	x0, x24, #0x4
    eae0:	add	x24, x24, #0x1
    eae4:	add	x0, x2, x0
    eae8:	cmp	x0, x1
    eaec:	b.cs	ec14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a6c>  // b.hs, b.nlast
    eaf0:	ldr	x0, [x4, x24, lsl #3]
    eaf4:	cbz	x0, eadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1934>
    eaf8:	ldr	x0, [x19, #176]
    eafc:	ldr	x25, [x0, #40]
    eb00:	cbnz	x25, e910 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1768>
    eb04:	mov	x27, x26
    eb08:	ldr	x25, [sp, #104]
    eb0c:	b	e8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1708>
    eb10:	ldrb	w0, [x19, #248]
    eb14:	tbnz	w0, #3, ec68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac0>
    eb18:	ldr	x1, [x19, #176]
    eb1c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    eb20:	add	x0, x0, #0xf58
    eb24:	ldr	x2, [x1, #96]
    eb28:	cmp	x2, #0x0
    eb2c:	csel	x2, x0, x2, eq  // eq = none
    eb30:	mov	x0, x22
    eb34:	mov	x1, #0x3                   	// #3
    eb38:	bl	11328 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    eb3c:	ldr	x0, [x19, #152]
    eb40:	b	e908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1760>
    eb44:	ldp	x25, x26, [sp, #64]
    eb48:	b	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    eb4c:	ldr	x2, [x19, #176]
    eb50:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    eb54:	add	x1, x0, #0xf38
    eb58:	mov	x0, x22
    eb5c:	ldr	x2, [x2, #32]
    eb60:	cmp	x2, #0x0
    eb64:	csel	x1, x1, x2, eq  // eq = none
    eb68:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eb6c:	mov	x2, x25
    eb70:	mov	x0, x22
    eb74:	mov	x1, #0x2                   	// #2
    eb78:	bl	11328 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    eb7c:	ldr	x0, [x19, #152]
    eb80:	b	e908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1760>
    eb84:	ldr	x2, [x19, #176]
    eb88:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    eb8c:	add	x1, x1, #0xf50
    eb90:	mov	x0, x22
    eb94:	ldr	x2, [x2, #64]
    eb98:	cmp	x2, #0x0
    eb9c:	csel	x1, x1, x2, eq  // eq = none
    eba0:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eba4:	ldr	x0, [x19, #152]
    eba8:	b	e908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1760>
    ebac:	mov	x1, x25
    ebb0:	mov	x0, x22
    ebb4:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ebb8:	ldr	x1, [x19, #176]
    ebbc:	mov	x0, x22
    ebc0:	ldr	x2, [sp, #96]
    ebc4:	ldr	x1, [x1, #80]
    ebc8:	cmp	x1, #0x0
    ebcc:	csel	x1, x2, x1, eq  // eq = none
    ebd0:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ebd4:	ldp	x1, x5, [x19, #144]
    ebd8:	cmp	x5, x26
    ebdc:	b.ls	ec14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a6c>  // b.plast
    ebe0:	sub	x4, x28, x24, lsl #3
    ebe4:	sub	x2, x27, x24
    ebe8:	add	x4, x4, #0x18
    ebec:	add	x1, x1, x4
    ebf0:	b	ec08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a60>
    ebf4:	add	x0, x24, #0x4
    ebf8:	add	x24, x24, #0x1
    ebfc:	add	x0, x2, x0
    ec00:	cmp	x0, x5
    ec04:	b.cs	ec14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a6c>  // b.hs, b.nlast
    ec08:	ldr	x0, [x1, x24, lsl #3]
    ec0c:	cbz	x0, ebf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a4c>
    ec10:	b	eaf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1950>
    ec14:	ldr	x3, [x19, #176]
    ec18:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ec1c:	add	x2, x2, #0xf30
    ec20:	add	x1, x24, #0x1
    ec24:	mov	x0, x22
    ec28:	ldr	x3, [x3, #40]
    ec2c:	cmp	x3, #0x0
    ec30:	csel	x2, x2, x3, eq  // eq = none
    ec34:	bl	11328 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    ec38:	ldp	x25, x26, [sp, #64]
    ec3c:	ldp	x27, x28, [sp, #80]
    ec40:	b	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    ec44:	ldr	x2, [x1, #8]
    ec48:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ec4c:	add	x1, x0, #0xf18
    ec50:	mov	x0, x22
    ec54:	cmp	x2, #0x0
    ec58:	csel	x1, x1, x2, eq  // eq = none
    ec5c:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ec60:	cbnz	w0, e80c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1664>
    ec64:	b	e7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1640>
    ec68:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    ec6c:	add	x2, x2, #0xd38
    ec70:	b	eb30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1988>
    ec74:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    ec78:	add	x1, x1, #0xd38
    ec7c:	b	ea94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18ec>
    ec80:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ec84:	add	x3, x3, #0x2a8
    ec88:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ec8c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ec90:	add	x3, x3, #0x48
    ec94:	add	x1, x1, #0x20
    ec98:	add	x0, x0, #0x40
    ec9c:	mov	w2, #0x25d                 	// #605
    eca0:	stp	x21, x22, [sp, #32]
    eca4:	stp	x25, x26, [sp, #64]
    eca8:	stp	x27, x28, [sp, #80]
    ecac:	bl	8040 <__assert_fail@plt>
    ecb0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ecb4:	add	x3, x3, #0x2a8
    ecb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ecbc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ecc0:	add	x3, x3, #0x48
    ecc4:	add	x1, x1, #0x20
    ecc8:	add	x0, x0, #0x48
    eccc:	mov	w2, #0x25f                 	// #607
    ecd0:	stp	x25, x26, [sp, #64]
    ecd4:	stp	x27, x28, [sp, #80]
    ecd8:	bl	8040 <__assert_fail@plt>
    ecdc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ece0:	add	x3, x3, #0x2a8
    ece4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ece8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ecec:	add	x3, x3, #0x48
    ecf0:	add	x1, x1, #0x20
    ecf4:	add	x0, x0, #0xc28
    ecf8:	mov	w2, #0x25e                 	// #606
    ecfc:	stp	x25, x26, [sp, #64]
    ed00:	stp	x27, x28, [sp, #80]
    ed04:	bl	8040 <__assert_fail@plt>
    ed08:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ed0c:	add	x3, x3, #0x2a8
    ed10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ed14:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ed18:	add	x3, x3, #0x48
    ed1c:	add	x1, x1, #0x20
    ed20:	add	x0, x0, #0xca8
    ed24:	mov	w2, #0x25c                 	// #604
    ed28:	stp	x19, x20, [sp, #16]
    ed2c:	stp	x21, x22, [sp, #32]
    ed30:	stp	x23, x24, [sp, #48]
    ed34:	stp	x25, x26, [sp, #64]
    ed38:	stp	x27, x28, [sp, #80]
    ed3c:	bl	8040 <__assert_fail@plt>
    ed40:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ed44:	add	x3, x3, #0x2a8
    ed48:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ed4c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ed50:	add	x3, x3, #0x48
    ed54:	add	x1, x1, #0x20
    ed58:	add	x0, x0, #0x170
    ed5c:	mov	w2, #0x260                 	// #608
    ed60:	stp	x25, x26, [sp, #64]
    ed64:	stp	x27, x28, [sp, #80]
    ed68:	bl	8040 <__assert_fail@plt>
    ed6c:	nop
    ed70:	stp	x29, x30, [sp, #-176]!
    ed74:	mov	x29, sp
    ed78:	stp	x19, x20, [sp, #16]
    ed7c:	stp	x21, x22, [sp, #32]
    ed80:	stp	x23, x24, [sp, #48]
    ed84:	stp	x25, x26, [sp, #64]
    ed88:	str	x2, [sp, #104]
    ed8c:	cbz	x1, f458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b0>
    ed90:	mov	x19, x0
    ed94:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ed98:	mov	x26, x1
    ed9c:	ldr	x0, [x0, #4024]
    eda0:	ldr	w0, [x0]
    eda4:	tbnz	w0, #3, f408 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2260>
    eda8:	add	x23, sp, #0x98
    edac:	add	x24, sp, #0x88
    edb0:	mov	x0, x23
    edb4:	mov	w1, #0x0                   	// #0
    edb8:	mov	w20, #0x1                   	// #1
    edbc:	str	wzr, [sp, #100]
    edc0:	bl	7430 <scols_reset_iter@plt>
    edc4:	nop
    edc8:	mov	x2, x24
    edcc:	mov	x1, x23
    edd0:	mov	x0, x19
    edd4:	bl	7ef0 <scols_table_next_column@plt>
    edd8:	cbnz	w0, ee74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ccc>
    eddc:	ldr	x0, [sp, #136]
    ede0:	bl	7fb0 <scols_column_is_hidden@plt>
    ede4:	cbnz	w0, edc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c20>
    ede8:	ldr	x3, [sp, #104]
    edec:	mov	x1, x26
    edf0:	ldr	x2, [sp, #136]
    edf4:	mov	x0, x19
    edf8:	bl	e720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1578>
    edfc:	cbz	w0, ee1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c74>
    ee00:	mov	w0, #0x0                   	// #0
    ee04:	ldp	x19, x20, [sp, #16]
    ee08:	ldp	x21, x22, [sp, #32]
    ee0c:	ldp	x23, x24, [sp, #48]
    ee10:	ldp	x25, x26, [sp, #64]
    ee14:	ldp	x29, x30, [sp], #176
    ee18:	ret
    ee1c:	ldr	x21, [sp, #136]
    ee20:	mov	x0, x26
    ee24:	ldr	x1, [x21, #8]
    ee28:	bl	8160 <scols_line_get_cell@plt>
    ee2c:	mov	x3, x0
    ee30:	ldr	x4, [sp, #104]
    ee34:	mov	x2, x26
    ee38:	mov	x1, x21
    ee3c:	mov	x0, x19
    ee40:	bl	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x990>
    ee44:	cbnz	w0, ee00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c58>
    ee48:	ldr	x0, [sp, #136]
    ee4c:	mov	x2, x24
    ee50:	mov	x1, x23
    ee54:	ldr	x0, [x0, #104]
    ee58:	cmp	x0, #0x0
    ee5c:	ldr	w0, [sp, #100]
    ee60:	csel	w0, w0, w20, eq  // eq = none
    ee64:	str	w0, [sp, #100]
    ee68:	mov	x0, x19
    ee6c:	bl	7ef0 <scols_table_next_column@plt>
    ee70:	cbz	w0, eddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c34>
    ee74:	stp	x27, x28, [sp, #80]
    ee78:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
    ee7c:	add	x27, x27, #0xd38
    ee80:	mov	w0, #0x0                   	// #0
    ee84:	nop
    ee88:	cmp	w0, #0x0
    ee8c:	ldr	w0, [sp, #100]
    ee90:	and	w28, w0, #0x1
    ee94:	csel	w28, w28, wzr, eq  // eq = none
    ee98:	cbz	w28, f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>
    ee9c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    eea0:	ldr	x0, [x0, #4016]
    eea4:	str	x0, [sp, #120]
    eea8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    eeac:	ldr	x0, [x0, #4024]
    eeb0:	ldr	w0, [x0]
    eeb4:	tbnz	w0, #3, f2c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2120>
    eeb8:	ldr	x2, [x19, #88]
    eebc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    eec0:	ldr	x1, [x19, #72]
    eec4:	cmp	x2, #0x0
    eec8:	add	x0, x0, #0xb8
    eecc:	str	wzr, [sp, #100]
    eed0:	csel	x0, x0, x2, eq  // eq = none
    eed4:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    eed8:	bl	7370 <fputs@plt>
    eedc:	add	x25, x25, #0xf58
    eee0:	ldr	x2, [x19, #232]
    eee4:	mov	x0, x23
    eee8:	mov	w1, #0x0                   	// #0
    eeec:	add	x2, x2, #0x1
    eef0:	str	x2, [x19, #232]
    eef4:	bl	7430 <scols_reset_iter@plt>
    eef8:	mov	x2, x24
    eefc:	mov	x1, x23
    ef00:	mov	x0, x19
    ef04:	bl	7ef0 <scols_table_next_column@plt>
    ef08:	cbnz	w0, f108 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f60>
    ef0c:	ldr	x0, [sp, #136]
    ef10:	bl	7fb0 <scols_column_is_hidden@plt>
    ef14:	cbnz	w0, eef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d50>
    ef18:	ldr	x20, [sp, #136]
    ef1c:	ldr	x0, [x20, #104]
    ef20:	cbz	x0, f14c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    ef24:	ldr	x1, [x20, #8]
    ef28:	mov	x0, x26
    ef2c:	mov	x22, #0x0                   	// #0
    ef30:	bl	8160 <scols_line_get_cell@plt>
    ef34:	ldrb	w1, [x19, #248]
    ef38:	tbz	w1, #1, ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1db0>
    ef3c:	cbz	x0, ef48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da0>
    ef40:	ldr	x22, [x0, #8]
    ef44:	cbnz	x22, ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1db0>
    ef48:	ldr	x22, [x26, #24]
    ef4c:	cbnz	x22, ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1db0>
    ef50:	ldr	x22, [x20, #88]
    ef54:	nop
    ef58:	ldr	x0, [x20, #104]
    ef5c:	ldr	x21, [x20, #16]
    ef60:	str	x21, [sp, #144]
    ef64:	cbz	x0, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    ef68:	cbz	x21, f450 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22a8>
    ef6c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ef70:	ldr	x1, [x1, #4024]
    ef74:	ldr	w1, [x1]
    ef78:	tbnz	w1, #5, f178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fd0>
    ef7c:	bl	79b0 <strdup@plt>
    ef80:	mov	x28, x0
    ef84:	cbz	x0, f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f88>
    ef88:	mov	x0, x20
    ef8c:	bl	7850 <scols_column_is_customwrap@plt>
    ef90:	cbz	w0, f118 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f70>
    ef94:	ldp	x3, x2, [x20, #152]
    ef98:	mov	x1, x28
    ef9c:	mov	x0, x20
    efa0:	blr	x3
    efa4:	cbz	x0, f118 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f70>
    efa8:	sub	x1, x0, x28
    efac:	mov	x2, #0x0                   	// #0
    efb0:	mov	x0, x28
    efb4:	str	x1, [sp, #112]
    efb8:	bl	170a0 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>
    efbc:	str	x0, [sp, #144]
    efc0:	ldr	x1, [sp, #112]
    efc4:	cmn	x1, #0x1
    efc8:	b.eq	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f88>  // b.none
    efcc:	cbnz	x1, f1c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x201c>
    efd0:	ldr	x1, [x19, #72]
    efd4:	cbz	x22, f16c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fc4>
    efd8:	mov	x0, x22
    efdc:	bl	7370 <fputs@plt>
    efe0:	ldr	x1, [x19, #72]
    efe4:	mov	x0, x28
    efe8:	bl	7370 <fputs@plt>
    efec:	ldr	x3, [x19, #72]
    eff0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    eff4:	mov	x2, #0x4                   	// #4
    eff8:	add	x0, x0, #0x118
    effc:	mov	x1, #0x1                   	// #1
    f000:	bl	7d30 <fwrite@plt>
    f004:	mov	x0, x28
    f008:	bl	7bd0 <free@plt>
    f00c:	mov	x0, x19
    f010:	bl	7d00 <scols_table_is_minout@plt>
    f014:	cbz	w0, f02c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f018:	mov	x2, x26
    f01c:	mov	x1, x20
    f020:	mov	x0, x19
    f024:	bl	d5a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f8>
    f028:	cbnz	w0, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    f02c:	mov	x0, x19
    f030:	add	x22, x20, #0xc8
    f034:	bl	7910 <scols_table_is_maxout@plt>
    f038:	cbnz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f03c:	ldr	x0, [x20, #216]
    f040:	ldr	x0, [x0, #104]
    f044:	cmp	x0, x22
    f048:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f04c:	ldr	x2, [x20, #200]
    f050:	str	x2, [sp, #112]
    f054:	sub	x28, x2, #0xc8
    f058:	mov	x0, x28
    f05c:	bl	7fb0 <scols_column_is_hidden@plt>
    f060:	ldr	x2, [sp, #112]
    f064:	cbnz	w0, f30c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2164>
    f068:	ldr	x28, [sp, #144]
    f06c:	cmp	x21, x28
    f070:	b.ls	f0a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f00>  // b.plast
    f074:	nop
    f078:	ldrb	w1, [x19, #248]
    f07c:	mov	x0, x27
    f080:	tbnz	w1, #3, f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eec>
    f084:	ldr	x0, [x19, #176]
    f088:	ldr	x0, [x0, #96]
    f08c:	cmp	x0, #0x0
    f090:	csel	x0, x25, x0, eq  // eq = none
    f094:	ldr	x1, [x19, #72]
    f098:	add	x28, x28, #0x1
    f09c:	bl	7370 <fputs@plt>
    f0a0:	cmp	x21, x28
    f0a4:	b.ne	f078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ed0>  // b.any
    f0a8:	ldr	x0, [x20, #216]
    f0ac:	ldr	x0, [x0, #104]
    f0b0:	cmp	x0, x22
    f0b4:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f0b8:	ldr	x21, [x20, #200]
    f0bc:	sub	x20, x21, #0xc8
    f0c0:	mov	x0, x20
    f0c4:	bl	7fb0 <scols_column_is_hidden@plt>
    f0c8:	cbnz	w0, f1d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2028>
    f0cc:	ldp	x1, x0, [x19, #72]
    f0d0:	cmp	x0, #0x0
    f0d4:	csel	x0, x25, x0, eq  // eq = none
    f0d8:	bl	7370 <fputs@plt>
    f0dc:	ldr	x0, [sp, #136]
    f0e0:	mov	x2, x24
    f0e4:	mov	x1, x23
    f0e8:	ldr	x0, [x0, #104]
    f0ec:	cmp	x0, #0x0
    f0f0:	ldr	w0, [sp, #100]
    f0f4:	csinc	w0, w0, wzr, eq  // eq = none
    f0f8:	str	w0, [sp, #100]
    f0fc:	mov	x0, x19
    f100:	bl	7ef0 <scols_table_next_column@plt>
    f104:	cbz	w0, ef0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d64>
    f108:	ldr	w0, [sp, #100]
    f10c:	cbnz	w0, eea8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d00>
    f110:	ldp	x27, x28, [sp, #80]
    f114:	b	ee00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c58>
    f118:	add	x1, sp, #0x90
    f11c:	mov	x0, x28
    f120:	bl	177b0 <scols_init_debug@@SMARTCOLS_2.25+0x2de0>
    f124:	mov	x1, x0
    f128:	cmn	x1, #0x1
    f12c:	b.ne	efcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e24>  // b.any
    f130:	mov	x0, x28
    f134:	bl	7bd0 <free@plt>
    f138:	bl	8050 <__errno_location@plt>
    f13c:	ldr	w0, [x0]
    f140:	cbz	w0, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    f144:	neg	w0, w0
    f148:	b	ee88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce0>
    f14c:	ldr	x0, [sp, #104]
    f150:	bl	11408 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
    f154:	mov	x3, x0
    f158:	mov	x2, x26
    f15c:	mov	x1, x20
    f160:	mov	x0, x19
    f164:	bl	d750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5a8>
    f168:	b	eef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d50>
    f16c:	mov	x0, x28
    f170:	bl	7370 <fputs@plt>
    f174:	b	f004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e5c>
    f178:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f17c:	ldr	x0, [x0, #4016]
    f180:	ldr	x28, [x0]
    f184:	bl	76b0 <getpid@plt>
    f188:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f18c:	mov	w2, w0
    f190:	add	x4, x4, #0xb60
    f194:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f198:	add	x3, x3, #0xb40
    f19c:	mov	x0, x28
    f1a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f1a4:	add	x1, x1, #0xb50
    f1a8:	bl	8170 <fprintf@plt>
    f1ac:	mov	x0, x20
    f1b0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f1b4:	add	x1, x1, #0x1b0
    f1b8:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f1bc:	ldr	x0, [x20, #104]
    f1c0:	b	ef7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dd4>
    f1c4:	mov	x0, x20
    f1c8:	bl	d470 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    f1cc:	b	efd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e28>
    f1d0:	ldr	x0, [x21, #16]
    f1d4:	ldr	x0, [x0, #104]
    f1d8:	cmp	x0, x21
    f1dc:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f1e0:	ldr	x21, [x21]
    f1e4:	sub	x20, x21, #0xc8
    f1e8:	mov	x0, x20
    f1ec:	bl	7fb0 <scols_column_is_hidden@plt>
    f1f0:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f1f4:	ldr	x0, [x21, #16]
    f1f8:	ldr	x0, [x0, #104]
    f1fc:	cmp	x0, x21
    f200:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f204:	ldr	x21, [x21]
    f208:	sub	x20, x21, #0xc8
    f20c:	mov	x0, x20
    f210:	bl	7fb0 <scols_column_is_hidden@plt>
    f214:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f218:	ldr	x0, [x21, #16]
    f21c:	ldr	x0, [x0, #104]
    f220:	cmp	x0, x21
    f224:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f228:	ldr	x21, [x21]
    f22c:	sub	x20, x21, #0xc8
    f230:	mov	x0, x20
    f234:	bl	7fb0 <scols_column_is_hidden@plt>
    f238:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f23c:	ldr	x0, [x21, #16]
    f240:	ldr	x0, [x0, #104]
    f244:	cmp	x0, x21
    f248:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f24c:	ldr	x21, [x21]
    f250:	sub	x20, x21, #0xc8
    f254:	mov	x0, x20
    f258:	bl	7fb0 <scols_column_is_hidden@plt>
    f25c:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f260:	ldr	x0, [x21, #16]
    f264:	ldr	x0, [x0, #104]
    f268:	cmp	x0, x21
    f26c:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f270:	ldr	x21, [x21]
    f274:	sub	x20, x21, #0xc8
    f278:	mov	x0, x20
    f27c:	bl	7fb0 <scols_column_is_hidden@plt>
    f280:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f284:	ldr	x0, [x21, #16]
    f288:	ldr	x0, [x0, #104]
    f28c:	cmp	x0, x21
    f290:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f294:	ldr	x21, [x21]
    f298:	sub	x20, x21, #0xc8
    f29c:	mov	x0, x20
    f2a0:	bl	7fb0 <scols_column_is_hidden@plt>
    f2a4:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f2a8:	ldr	x0, [x21, #16]
    f2ac:	ldr	x0, [x0, #104]
    f2b0:	cmp	x0, x21
    f2b4:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f2b8:	mov	x0, x20
    f2bc:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    f2c0:	cbz	w0, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f24>
    f2c4:	b	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    f2c8:	ldr	x0, [sp, #120]
    f2cc:	ldr	x20, [x0]
    f2d0:	bl	76b0 <getpid@plt>
    f2d4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f2d8:	mov	w2, w0
    f2dc:	add	x4, x4, #0xb98
    f2e0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f2e4:	add	x3, x3, #0xb40
    f2e8:	mov	x0, x20
    f2ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f2f0:	add	x1, x1, #0xb50
    f2f4:	bl	8170 <fprintf@plt>
    f2f8:	mov	x0, x26
    f2fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f300:	add	x1, x1, #0x1b0
    f304:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f308:	b	eeb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d10>
    f30c:	ldr	x0, [x28, #216]
    f310:	ldr	x0, [x0, #104]
    f314:	cmp	x0, x2
    f318:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f31c:	ldr	x2, [x28, #200]
    f320:	str	x2, [sp, #112]
    f324:	sub	x28, x2, #0xc8
    f328:	mov	x0, x28
    f32c:	bl	7fb0 <scols_column_is_hidden@plt>
    f330:	ldr	x2, [sp, #112]
    f334:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f338:	ldr	x0, [x28, #216]
    f33c:	ldr	x0, [x0, #104]
    f340:	cmp	x0, x2
    f344:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f348:	ldr	x2, [x28, #200]
    f34c:	str	x2, [sp, #112]
    f350:	sub	x28, x2, #0xc8
    f354:	mov	x0, x28
    f358:	bl	7fb0 <scols_column_is_hidden@plt>
    f35c:	ldr	x2, [sp, #112]
    f360:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f364:	ldr	x0, [x28, #216]
    f368:	ldr	x0, [x0, #104]
    f36c:	cmp	x0, x2
    f370:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f374:	ldr	x2, [x28, #200]
    f378:	str	x2, [sp, #112]
    f37c:	sub	x28, x2, #0xc8
    f380:	mov	x0, x28
    f384:	bl	7fb0 <scols_column_is_hidden@plt>
    f388:	ldr	x2, [sp, #112]
    f38c:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f390:	ldr	x0, [x28, #216]
    f394:	ldr	x0, [x0, #104]
    f398:	cmp	x0, x2
    f39c:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f3a0:	ldr	x2, [x28, #200]
    f3a4:	str	x2, [sp, #112]
    f3a8:	sub	x28, x2, #0xc8
    f3ac:	mov	x0, x28
    f3b0:	bl	7fb0 <scols_column_is_hidden@plt>
    f3b4:	ldr	x2, [sp, #112]
    f3b8:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f3bc:	ldr	x0, [x28, #216]
    f3c0:	ldr	x0, [x0, #104]
    f3c4:	cmp	x0, x2
    f3c8:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f3cc:	ldr	x2, [x28, #200]
    f3d0:	str	x2, [sp, #112]
    f3d4:	sub	x28, x2, #0xc8
    f3d8:	mov	x0, x28
    f3dc:	bl	7fb0 <scols_column_is_hidden@plt>
    f3e0:	ldr	x2, [sp, #112]
    f3e4:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f3e8:	ldr	x0, [x28, #216]
    f3ec:	ldr	x0, [x0, #104]
    f3f0:	cmp	x0, x2
    f3f4:	b.eq	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>  // b.none
    f3f8:	mov	x0, x28
    f3fc:	bl	d540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    f400:	cbz	w0, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    f404:	b	f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    f408:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f40c:	ldr	x0, [x0, #4016]
    f410:	ldr	x20, [x0]
    f414:	bl	76b0 <getpid@plt>
    f418:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f41c:	mov	w2, w0
    f420:	add	x4, x4, #0xb98
    f424:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f428:	add	x3, x3, #0xb40
    f42c:	mov	x0, x20
    f430:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f434:	add	x1, x1, #0xb50
    f438:	bl	8170 <fprintf@plt>
    f43c:	mov	x0, x26
    f440:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f444:	add	x1, x1, #0x1a0
    f448:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f44c:	b	eda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c00>
    f450:	mov	w0, #0xffffffea            	// #-22
    f454:	b	ee88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce0>
    f458:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f45c:	add	x3, x3, #0x2a8
    f460:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f464:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f468:	add	x3, x3, #0x60
    f46c:	add	x1, x1, #0x20
    f470:	add	x0, x0, #0x40
    f474:	mov	w2, #0x290                 	// #656
    f478:	stp	x27, x28, [sp, #80]
    f47c:	bl	8040 <__assert_fail@plt>
    f480:	stp	x29, x30, [sp, #-64]!
    f484:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f488:	mov	x29, sp
    f48c:	ldr	x2, [x2, #4024]
    f490:	stp	x19, x20, [sp, #16]
    f494:	mov	x19, x1
    f498:	stp	x21, x22, [sp, #32]
    f49c:	mov	x20, x3
    f4a0:	ldr	w1, [x2]
    f4a4:	mov	x21, x0
    f4a8:	tbnz	w1, #3, f4fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2354>
    f4ac:	mov	x0, x21
    f4b0:	bl	107a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35f8>
    f4b4:	mov	x2, x20
    f4b8:	mov	x1, x19
    f4bc:	mov	x0, x21
    f4c0:	bl	ed70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    f4c4:	mov	w20, w0
    f4c8:	cbnz	w0, f4e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
    f4cc:	cbz	x19, f544 <scols_table_get_termheight@@SMARTCOLS_2.31+0x239c>
    f4d0:	ldr	x1, [x19, #64]
    f4d4:	add	x0, x19, #0x40
    f4d8:	cmp	x1, x0
    f4dc:	b.eq	f58c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>  // b.none
    f4e0:	mov	x0, x21
    f4e4:	bl	10680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34d8>
    f4e8:	mov	w0, w20
    f4ec:	ldp	x19, x20, [sp, #16]
    f4f0:	ldp	x21, x22, [sp, #32]
    f4f4:	ldp	x29, x30, [sp], #64
    f4f8:	ret
    f4fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f500:	ldr	x0, [x0, #4016]
    f504:	ldr	x22, [x0]
    f508:	bl	76b0 <getpid@plt>
    f50c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f510:	mov	w2, w0
    f514:	add	x4, x4, #0xb98
    f518:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f51c:	add	x3, x3, #0xb40
    f520:	mov	x0, x22
    f524:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f528:	add	x1, x1, #0xb50
    f52c:	bl	8170 <fprintf@plt>
    f530:	mov	x0, x19
    f534:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f538:	add	x1, x1, #0x1c8
    f53c:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f540:	b	f4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2304>
    f544:	mov	x1, #0x0                   	// #0
    f548:	mov	x0, x21
    f54c:	bl	143e0 <scols_line_link_group@@SMARTCOLS_2.34+0x420>
    f550:	mov	w2, w0
    f554:	mov	x0, x21
    f558:	str	w2, [sp, #60]
    f55c:	bl	7cf0 <scols_table_is_json@plt>
    f560:	mov	w1, w0
    f564:	ldr	w2, [sp, #60]
    f568:	cbz	w0, f5e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x243c>
    f56c:	mov	x0, x21
    f570:	mov	w1, #0x0                   	// #0
    f574:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    f578:	mov	w0, w20
    f57c:	ldp	x19, x20, [sp, #16]
    f580:	ldp	x21, x22, [sp, #32]
    f584:	ldp	x29, x30, [sp], #64
    f588:	ret
    f58c:	mov	x1, x19
    f590:	mov	x0, x21
    f594:	bl	143e0 <scols_line_link_group@@SMARTCOLS_2.34+0x420>
    f598:	mov	w2, w0
    f59c:	mov	x0, x21
    f5a0:	str	w2, [sp, #60]
    f5a4:	bl	7cf0 <scols_table_is_json@plt>
    f5a8:	mov	w1, w0
    f5ac:	ldr	w2, [sp, #60]
    f5b0:	cbnz	w0, f638 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2490>
    f5b4:	ldr	x0, [x19, #112]
    f5b8:	cbz	x0, f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2424>
    f5bc:	ldr	x3, [x0, #72]
    f5c0:	add	x0, x19, #0x50
    f5c4:	cmp	x3, x0
    f5c8:	b.eq	f65c <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b4>  // b.none
    f5cc:	ldr	x0, [x19, #120]
    f5d0:	cbz	x0, f5e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x243c>
    f5d4:	ldr	x0, [x0, #40]
    f5d8:	add	x19, x19, #0x50
    f5dc:	cmp	x0, x19
    f5e0:	cset	w1, eq  // eq = none
    f5e4:	mov	x0, x21
    f5e8:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    f5ec:	mov	w0, w20
    f5f0:	ldp	x19, x20, [sp, #16]
    f5f4:	ldp	x21, x22, [sp, #32]
    f5f8:	ldp	x29, x30, [sp], #64
    f5fc:	ret
    f600:	ldr	x1, [x1, #72]
    f604:	add	x0, x19, #0x50
    f608:	cmp	x1, x0
    f60c:	b.ne	f56c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c4>  // b.any
    f610:	mov	x0, x21
    f614:	mov	w1, #0x1                   	// #1
    f618:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    f61c:	ldr	x0, [x19, #112]
    f620:	cbz	x0, f4e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
    f624:	mov	x0, x21
    f628:	bl	10728 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3580>
    f62c:	ldr	x19, [x19, #112]
    f630:	cbz	x19, f4e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
    f634:	mov	w2, #0x0                   	// #0
    f638:	ldr	x1, [x19, #112]
    f63c:	cbnz	x1, f600 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2458>
    f640:	ldr	x0, [x19, #120]
    f644:	cbnz	x0, f56c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c4>
    f648:	cbz	x21, f664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24bc>
    f64c:	ldr	x0, [x21, #168]
    f650:	cmp	x19, x0
    f654:	b.ne	f56c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c4>  // b.any
    f658:	b	f610 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2468>
    f65c:	mov	w1, #0x1                   	// #1
    f660:	b	f5e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x243c>
    f664:	mov	w1, #0x0                   	// #0
    f668:	mov	x0, #0x0                   	// #0
    f66c:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    f670:	b	f4e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
    f674:	nop
    f678:	stp	x29, x30, [sp, #-80]!
    f67c:	mov	x29, sp
    f680:	stp	x19, x20, [sp, #16]
    f684:	stp	x21, x22, [sp, #32]
    f688:	str	xzr, [sp, #72]
    f68c:	cbz	x0, f9f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x284c>
    f690:	ldr	x21, [x0, #184]
    f694:	mov	x19, x0
    f698:	cbz	x21, f8bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2714>
    f69c:	str	x23, [sp, #48]
    f6a0:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f6a4:	ldr	x0, [x23, #4024]
    f6a8:	ldr	w0, [x0]
    f6ac:	tbnz	w0, #4, f8d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x272c>
    f6b0:	mov	x0, x21
    f6b4:	bl	7340 <strlen@plt>
    f6b8:	ldrb	w1, [x19, #249]
    f6bc:	tbz	w1, #4, f794 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25ec>
    f6c0:	add	x20, x0, #0x1
    f6c4:	mov	x0, x21
    f6c8:	str	x20, [sp, #72]
    f6cc:	bl	79b0 <strdup@plt>
    f6d0:	mov	x22, x0
    f6d4:	cbz	x0, fa1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2874>
    f6d8:	ldrb	w0, [x19, #248]
    f6dc:	mov	x1, #0x50                  	// #80
    f6e0:	tbz	w0, #2, f6e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2540>
    f6e4:	ldr	x1, [x19, #40]
    f6e8:	add	x20, x20, x1
    f6ec:	mov	x0, x20
    f6f0:	str	x1, [sp, #64]
    f6f4:	bl	7720 <malloc@plt>
    f6f8:	mov	x21, x0
    f6fc:	cbz	x0, f988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f700:	add	x0, x19, #0xb8
    f704:	bl	7ae0 <scols_cell_get_alignment@plt>
    f708:	cmp	w0, #0x1
    f70c:	b.eq	f920 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2778>  // b.none
    f710:	cmp	w0, #0x2
    f714:	b.ne	f930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2788>  // b.any
    f718:	ldr	x0, [x19, #176]
    f71c:	mov	w4, #0x1                   	// #1
    f720:	ldr	x0, [x0, #88]
    f724:	mov	w6, #0x20                  	// #32
    f728:	cbz	x0, f730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2588>
    f72c:	ldrsb	w6, [x0]
    f730:	mov	x2, x20
    f734:	add	x3, sp, #0x40
    f738:	mov	x1, x21
    f73c:	mov	x0, x22
    f740:	mov	w5, #0x0                   	// #0
    f744:	mov	w20, #0xffffffea            	// #-22
    f748:	bl	17898 <scols_init_debug@@SMARTCOLS_2.25+0x2ec8>
    f74c:	cmn	w0, #0x1
    f750:	b.eq	f878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>  // b.none
    f754:	ldrb	w0, [x19, #248]
    f758:	ldr	x1, [x19, #72]
    f75c:	tbz	w0, #1, f860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b8>
    f760:	ldr	x0, [x19, #192]
    f764:	cbz	x0, f860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b8>
    f768:	bl	7370 <fputs@plt>
    f76c:	ldr	x1, [x19, #72]
    f770:	mov	x0, x21
    f774:	bl	7370 <fputs@plt>
    f778:	ldr	x3, [x19, #72]
    f77c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f780:	mov	x2, #0x4                   	// #4
    f784:	mov	x1, #0x1                   	// #1
    f788:	add	x0, x0, #0x118
    f78c:	bl	7d30 <fwrite@plt>
    f790:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26c0>
    f794:	bl	17678 <scols_init_debug@@SMARTCOLS_2.25+0x2ca8>
    f798:	add	x20, x0, #0x1
    f79c:	cbz	x0, f8ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2704>
    f7a0:	mov	x0, x20
    f7a4:	bl	7720 <malloc@plt>
    f7a8:	mov	x22, x0
    f7ac:	cbz	x0, fa1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2874>
    f7b0:	mov	x2, x0
    f7b4:	add	x1, sp, #0x48
    f7b8:	ldr	x0, [x19, #184]
    f7bc:	mov	x3, #0x0                   	// #0
    f7c0:	bl	17290 <scols_init_debug@@SMARTCOLS_2.25+0x28c0>
    f7c4:	mov	x21, x0
    f7c8:	cbz	x0, f988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f7cc:	ldr	x0, [sp, #72]
    f7d0:	sub	x0, x0, #0x1
    f7d4:	cmn	x0, #0x3
    f7d8:	b.ls	f6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2530>  // b.plast
    f7dc:	mov	x0, x22
    f7e0:	bl	7bd0 <free@plt>
    f7e4:	mov	x21, #0x0                   	// #0
    f7e8:	mov	x0, x21
    f7ec:	bl	7bd0 <free@plt>
    f7f0:	mov	w20, #0xffffffea            	// #-22
    f7f4:	ldr	x23, [x23, #4024]
    f7f8:	ldr	w0, [x23]
    f7fc:	tbz	w0, #4, f894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26ec>
    f800:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f804:	ldr	x0, [x0, #4016]
    f808:	ldr	x21, [x0]
    f80c:	bl	76b0 <getpid@plt>
    f810:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f814:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f818:	add	x4, x4, #0xc38
    f81c:	add	x3, x3, #0xb40
    f820:	mov	w2, w0
    f824:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f828:	mov	x0, x21
    f82c:	add	x1, x1, #0xb50
    f830:	bl	8170 <fprintf@plt>
    f834:	mov	x0, x19
    f838:	mov	w2, w20
    f83c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f840:	add	x1, x1, #0x210
    f844:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f848:	mov	w0, w20
    f84c:	ldp	x19, x20, [sp, #16]
    f850:	ldp	x21, x22, [sp, #32]
    f854:	ldr	x23, [sp, #48]
    f858:	ldp	x29, x30, [sp], #80
    f85c:	ret
    f860:	mov	x0, x21
    f864:	bl	7370 <fputs@plt>
    f868:	ldr	x1, [x19, #72]
    f86c:	mov	w0, #0xa                   	// #10
    f870:	mov	w20, #0x0                   	// #0
    f874:	bl	7560 <fputc@plt>
    f878:	mov	x0, x22
    f87c:	bl	7bd0 <free@plt>
    f880:	mov	x0, x21
    f884:	bl	7bd0 <free@plt>
    f888:	ldr	x23, [x23, #4024]
    f88c:	ldr	w0, [x23]
    f890:	tbnz	w0, #4, f800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2658>
    f894:	ldr	x23, [sp, #48]
    f898:	mov	w0, w20
    f89c:	ldp	x19, x20, [sp, #16]
    f8a0:	ldp	x21, x22, [sp, #32]
    f8a4:	ldp	x29, x30, [sp], #80
    f8a8:	ret
    f8ac:	ldr	x23, [x23, #4024]
    f8b0:	ldr	w0, [x23]
    f8b4:	tbnz	w0, #4, f990 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e8>
    f8b8:	ldr	x23, [sp, #48]
    f8bc:	mov	w20, #0x0                   	// #0
    f8c0:	mov	w0, w20
    f8c4:	ldp	x19, x20, [sp, #16]
    f8c8:	ldp	x21, x22, [sp, #32]
    f8cc:	ldp	x29, x30, [sp], #80
    f8d0:	ret
    f8d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f8d8:	ldr	x0, [x0, #4016]
    f8dc:	ldr	x20, [x0]
    f8e0:	bl	76b0 <getpid@plt>
    f8e4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f8e8:	mov	w2, w0
    f8ec:	add	x4, x4, #0xc38
    f8f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f8f4:	add	x3, x3, #0xb40
    f8f8:	mov	x0, x20
    f8fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f900:	add	x1, x1, #0xb50
    f904:	bl	8170 <fprintf@plt>
    f908:	mov	x0, x19
    f90c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f910:	add	x1, x1, #0x1e0
    f914:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f918:	ldr	x21, [x19, #184]
    f91c:	b	f6b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2508>
    f920:	ldr	x0, [x19, #176]
    f924:	mov	w4, #0x2                   	// #2
    f928:	ldr	x0, [x0, #88]
    f92c:	b	f724 <scols_table_get_termheight@@SMARTCOLS_2.31+0x257c>
    f930:	ldp	x0, x1, [sp, #64]
    f934:	cmp	x1, x0
    f938:	b.cc	f94c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a4>  // b.lo, b.ul, b.last
    f93c:	ldr	x0, [x19, #176]
    f940:	mov	w4, #0x0                   	// #0
    f944:	ldr	x0, [x0, #88]
    f948:	b	f724 <scols_table_get_termheight@@SMARTCOLS_2.31+0x257c>
    f94c:	mov	x0, x19
    f950:	bl	7910 <scols_table_is_maxout@plt>
    f954:	cbnz	w0, f93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2794>
    f958:	bl	7b60 <__ctype_b_loc@plt>
    f95c:	ldr	x2, [x19, #176]
    f960:	ldr	x1, [x0]
    f964:	ldr	x0, [x2, #88]
    f968:	cbz	x0, f9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2838>
    f96c:	ldrsb	w6, [x0]
    f970:	ldrh	w1, [x1, w6, sxtw #1]
    f974:	tbz	w1, #0, f9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2844>
    f978:	ldr	x1, [sp, #72]
    f97c:	mov	w4, #0x0                   	// #0
    f980:	str	x1, [sp, #64]
    f984:	b	f724 <scols_table_get_termheight@@SMARTCOLS_2.31+0x257c>
    f988:	mov	w20, #0xffffffea            	// #-22
    f98c:	b	f878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    f990:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    f994:	mov	w20, #0x0                   	// #0
    f998:	ldr	x0, [x0, #4016]
    f99c:	ldr	x21, [x0]
    f9a0:	bl	76b0 <getpid@plt>
    f9a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f9a8:	mov	w2, w0
    f9ac:	add	x4, x4, #0xc38
    f9b0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f9b4:	add	x3, x3, #0xb40
    f9b8:	mov	x0, x21
    f9bc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    f9c0:	add	x1, x1, #0xb50
    f9c4:	bl	8170 <fprintf@plt>
    f9c8:	mov	x0, x19
    f9cc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f9d0:	add	x1, x1, #0x1f0
    f9d4:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f9d8:	ldr	x23, [sp, #48]
    f9dc:	b	f898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f0>
    f9e0:	ldrh	w1, [x1, #64]
    f9e4:	tbnz	w1, #0, f978 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27d0>
    f9e8:	mov	w6, #0x20                  	// #32
    f9ec:	mov	w4, #0x0                   	// #0
    f9f0:	b	f730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2588>
    f9f4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    f9f8:	add	x3, x3, #0x2a8
    f9fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fa00:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fa04:	add	x3, x3, #0x70
    fa08:	add	x1, x1, #0x20
    fa0c:	add	x0, x0, #0xca8
    fa10:	mov	w2, #0x2bf                 	// #703
    fa14:	str	x23, [sp, #48]
    fa18:	bl	8040 <__assert_fail@plt>
    fa1c:	mov	x22, #0x0                   	// #0
    fa20:	mov	x21, #0x0                   	// #0
    fa24:	mov	w20, #0xfffffff4            	// #-12
    fa28:	b	f878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    fa2c:	nop
    fa30:	stp	x29, x30, [sp, #-112]!
    fa34:	mov	x29, sp
    fa38:	stp	x19, x20, [sp, #16]
    fa3c:	cbz	x0, fcc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b18>
    fa40:	ldrh	w2, [x0, #248]
    fa44:	mov	x19, x0
    fa48:	and	w2, w2, #0x180
    fa4c:	cmp	w2, #0x100
    fa50:	b.eq	fa68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c0>  // b.none
    fa54:	stp	x21, x22, [sp, #32]
    fa58:	mov	x21, x1
    fa5c:	bl	7410 <scols_table_is_noheadings@plt>
    fa60:	cbz	w0, fa7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28d4>
    fa64:	ldp	x21, x22, [sp, #32]
    fa68:	mov	w20, #0x0                   	// #0
    fa6c:	mov	w0, w20
    fa70:	ldp	x19, x20, [sp, #16]
    fa74:	ldp	x29, x30, [sp], #112
    fa78:	ret
    fa7c:	mov	x0, x19
    fa80:	bl	7f20 <scols_table_is_export@plt>
    fa84:	cbnz	w0, fa64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28bc>
    fa88:	mov	x0, x19
    fa8c:	bl	7cf0 <scols_table_is_json@plt>
    fa90:	cbnz	w0, fa64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28bc>
    fa94:	ldr	x1, [x19, #112]
    fa98:	add	x0, x19, #0x70
    fa9c:	cmp	x1, x0
    faa0:	b.eq	fa64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28bc>  // b.none
    faa4:	stp	x25, x26, [sp, #64]
    faa8:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    faac:	ldr	x0, [x25, #4024]
    fab0:	stp	x23, x24, [sp, #48]
    fab4:	ldr	w0, [x0]
    fab8:	tbnz	w0, #4, fc78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad0>
    fabc:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fac0:	add	x23, sp, #0x50
    fac4:	add	x24, x24, #0xf58
    fac8:	add	x22, sp, #0x58
    facc:	mov	x0, x22
    fad0:	mov	w1, #0x0                   	// #0
    fad4:	bl	7430 <scols_reset_iter@plt>
    fad8:	mov	x2, x23
    fadc:	mov	x1, x22
    fae0:	mov	x0, x19
    fae4:	bl	7ef0 <scols_table_next_column@plt>
    fae8:	cbnz	w0, fc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    faec:	ldr	x0, [sp, #80]
    faf0:	bl	7fb0 <scols_column_is_hidden@plt>
    faf4:	cbnz	w0, fad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2930>
    faf8:	mov	x0, x21
    fafc:	bl	11238 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    fb00:	ldr	x0, [sp, #80]
    fb04:	ldrb	w1, [x0, #224]
    fb08:	tbnz	w1, #1, fb80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29d8>
    fb0c:	add	x0, x0, #0xa8
    fb10:	bl	7570 <scols_cell_get_data@plt>
    fb14:	mov	x1, x0
    fb18:	mov	x0, x21
    fb1c:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fb20:	mov	w20, w0
    fb24:	cbz	w0, fb5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29b4>
    fb28:	ldr	x0, [x19, #232]
    fb2c:	ldr	x2, [x19, #48]
    fb30:	ldrb	w1, [x19, #249]
    fb34:	ldrsb	w3, [x19, #248]
    fb38:	add	x0, x2, x0
    fb3c:	str	x0, [x19, #240]
    fb40:	orr	w0, w1, #0x1
    fb44:	strb	w0, [x19, #249]
    fb48:	tbnz	w3, #31, fbe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a38>
    fb4c:	ldp	x21, x22, [sp, #32]
    fb50:	ldp	x23, x24, [sp, #48]
    fb54:	ldp	x25, x26, [sp, #64]
    fb58:	b	fa6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c4>
    fb5c:	ldr	x1, [sp, #80]
    fb60:	mov	x4, x21
    fb64:	mov	x0, x19
    fb68:	mov	x2, #0x0                   	// #0
    fb6c:	add	x3, x1, #0xa8
    fb70:	bl	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x990>
    fb74:	mov	w20, w0
    fb78:	cbz	w0, fad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2930>
    fb7c:	b	fb28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2980>
    fb80:	mov	x0, x19
    fb84:	bl	7420 <scols_table_is_tree@plt>
    fb88:	cbnz	w0, fb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29ec>
    fb8c:	ldr	x0, [sp, #80]
    fb90:	b	fb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2964>
    fb94:	ldr	x0, [sp, #80]
    fb98:	bl	7dd0 <scols_column_is_tree@plt>
    fb9c:	cbz	w0, fb8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29e4>
    fba0:	ldr	x0, [x19, #152]
    fba4:	cmn	x0, #0x1
    fba8:	b.eq	fb8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29e4>  // b.none
    fbac:	mov	x26, #0x0                   	// #0
    fbb0:	b	fbc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a20>
    fbb4:	ldr	x0, [x19, #152]
    fbb8:	add	x26, x26, #0x1
    fbbc:	add	x0, x0, #0x1
    fbc0:	cmp	x26, x0
    fbc4:	b.cs	fb8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29e4>  // b.hs, b.nlast
    fbc8:	mov	x1, x24
    fbcc:	mov	x0, x21
    fbd0:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fbd4:	mov	w20, w0
    fbd8:	cbz	w0, fbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a0c>
    fbdc:	b	fb28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2980>
    fbe0:	ldr	x25, [x25, #4024]
    fbe4:	ldr	w0, [x25]
    fbe8:	tbz	w0, #4, fb4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a4>
    fbec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    fbf0:	ldr	x0, [x0, #4016]
    fbf4:	ldr	x21, [x0]
    fbf8:	bl	76b0 <getpid@plt>
    fbfc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fc00:	mov	w2, w0
    fc04:	add	x4, x4, #0xc38
    fc08:	mov	x0, x21
    fc0c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fc10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fc14:	add	x3, x3, #0xb40
    fc18:	add	x1, x1, #0xb50
    fc1c:	bl	8170 <fprintf@plt>
    fc20:	ldp	x3, x2, [x19, #232]
    fc24:	mov	x0, x19
    fc28:	mov	w4, w20
    fc2c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fc30:	add	x1, x1, #0x240
    fc34:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fc38:	ldp	x21, x22, [sp, #32]
    fc3c:	ldp	x23, x24, [sp, #48]
    fc40:	ldp	x25, x26, [sp, #64]
    fc44:	b	fa6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c4>
    fc48:	ldr	x2, [x19, #88]
    fc4c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fc50:	ldr	x1, [x19, #72]
    fc54:	cmp	x2, #0x0
    fc58:	add	x0, x0, #0xb8
    fc5c:	mov	w20, #0x0                   	// #0
    fc60:	csel	x0, x0, x2, eq  // eq = none
    fc64:	bl	7370 <fputs@plt>
    fc68:	ldr	x0, [x19, #232]
    fc6c:	add	x0, x0, #0x1
    fc70:	str	x0, [x19, #232]
    fc74:	b	fb2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>
    fc78:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    fc7c:	ldr	x0, [x0, #4016]
    fc80:	ldr	x20, [x0]
    fc84:	bl	76b0 <getpid@plt>
    fc88:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fc8c:	mov	w2, w0
    fc90:	add	x4, x4, #0xc38
    fc94:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fc98:	add	x3, x3, #0xb40
    fc9c:	mov	x0, x20
    fca0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fca4:	add	x1, x1, #0xb50
    fca8:	bl	8170 <fprintf@plt>
    fcac:	mov	x0, x19
    fcb0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fcb4:	add	x1, x1, #0x230
    fcb8:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fcbc:	b	fabc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2914>
    fcc0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fcc4:	add	x3, x3, #0x2a8
    fcc8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fccc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fcd0:	add	x3, x3, #0x88
    fcd4:	add	x1, x1, #0x20
    fcd8:	add	x0, x0, #0xca8
    fcdc:	mov	w2, #0x324                 	// #804
    fce0:	stp	x21, x22, [sp, #32]
    fce4:	stp	x23, x24, [sp, #48]
    fce8:	stp	x25, x26, [sp, #64]
    fcec:	bl	8040 <__assert_fail@plt>
    fcf0:	stp	x29, x30, [sp, #-112]!
    fcf4:	mov	x29, sp
    fcf8:	stp	x19, x20, [sp, #16]
    fcfc:	stp	x21, x22, [sp, #32]
    fd00:	stp	x23, x24, [sp, #48]
    fd04:	stp	x25, x26, [sp, #64]
    fd08:	str	x27, [sp, #80]
    fd0c:	cbz	x0, fea0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf8>
    fd10:	mov	x19, x0
    fd14:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    fd18:	mov	x25, x1
    fd1c:	mov	x21, x2
    fd20:	ldr	x0, [x0, #4024]
    fd24:	mov	x24, x3
    fd28:	ldr	w0, [x0]
    fd2c:	tbnz	w0, #4, fe34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8c>
    fd30:	add	x26, sp, #0x68
    fd34:	nop
    fd38:	mov	x2, x26
    fd3c:	mov	x1, x21
    fd40:	mov	x0, x19
    fd44:	bl	7da0 <scols_table_next_line@plt>
    fd48:	cbnz	w0, fe7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd4>
    fd4c:	cbz	x21, fdd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c28>
    fd50:	ldr	x22, [x21, #8]
    fd54:	cbz	x22, fdd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c28>
    fd58:	ldr	x23, [x21]
    fd5c:	cbz	x23, fdd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c28>
    fd60:	cmp	x22, x23
    fd64:	mov	x0, x19
    fd68:	cset	w27, eq  // eq = none
    fd6c:	bl	107a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35f8>
    fd70:	ldr	x1, [sp, #104]
    fd74:	mov	x2, x25
    fd78:	mov	x0, x19
    fd7c:	bl	ed70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    fd80:	mov	w20, w0
    fd84:	mov	w2, w27
    fd88:	mov	w1, w27
    fd8c:	mov	x0, x19
    fd90:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    fd94:	cbz	x24, fda4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bfc>
    fd98:	ldr	x0, [sp, #104]
    fd9c:	cmp	x0, x24
    fda0:	b.eq	fdb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c08>  // b.none
    fda4:	cmp	x22, x23
    fda8:	b.ne	fe0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>  // b.any
    fdac:	cbz	w20, fd38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b90>
    fdb0:	mov	w0, w20
    fdb4:	ldp	x19, x20, [sp, #16]
    fdb8:	ldp	x21, x22, [sp, #32]
    fdbc:	ldp	x23, x24, [sp, #48]
    fdc0:	ldp	x25, x26, [sp, #64]
    fdc4:	ldr	x27, [sp, #80]
    fdc8:	ldp	x29, x30, [sp], #112
    fdcc:	ret
    fdd0:	mov	x0, x19
    fdd4:	bl	107a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35f8>
    fdd8:	ldr	x1, [sp, #104]
    fddc:	mov	x2, x25
    fde0:	mov	x0, x19
    fde4:	bl	ed70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    fde8:	mov	w20, w0
    fdec:	mov	w2, #0x0                   	// #0
    fdf0:	mov	x0, x19
    fdf4:	mov	w1, #0x0                   	// #0
    fdf8:	bl	10800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3658>
    fdfc:	cbz	x24, fe0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>
    fe00:	ldr	x0, [sp, #104]
    fe04:	cmp	x0, x24
    fe08:	b.eq	fdb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c08>  // b.none
    fe0c:	ldrsb	w0, [x19, #248]
    fe10:	tbz	w0, #31, fe20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c78>
    fe14:	ldp	x0, x1, [x19, #232]
    fe18:	cmp	x1, x0
    fe1c:	b.hi	fdac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c04>  // b.pmore
    fe20:	mov	x1, x25
    fe24:	mov	x0, x19
    fe28:	bl	fa30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2888>
    fe2c:	cbz	w20, fd38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b90>
    fe30:	b	fdb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c08>
    fe34:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    fe38:	ldr	x0, [x0, #4016]
    fe3c:	ldr	x20, [x0]
    fe40:	bl	76b0 <getpid@plt>
    fe44:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fe48:	mov	w2, w0
    fe4c:	add	x4, x4, #0xc38
    fe50:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fe54:	add	x3, x3, #0xb40
    fe58:	mov	x0, x20
    fe5c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    fe60:	add	x1, x1, #0xb50
    fe64:	bl	8170 <fprintf@plt>
    fe68:	mov	x0, x19
    fe6c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fe70:	add	x1, x1, #0x268
    fe74:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fe78:	b	fd30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b88>
    fe7c:	mov	w20, #0x0                   	// #0
    fe80:	mov	w0, w20
    fe84:	ldp	x19, x20, [sp, #16]
    fe88:	ldp	x21, x22, [sp, #32]
    fe8c:	ldp	x23, x24, [sp, #48]
    fe90:	ldp	x25, x26, [sp, #64]
    fe94:	ldr	x27, [sp, #80]
    fe98:	ldp	x29, x30, [sp], #112
    fe9c:	ret
    fea0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    fea4:	add	x3, x3, #0x2a8
    fea8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    feac:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    feb0:	add	x3, x3, #0xa0
    feb4:	add	x1, x1, #0x20
    feb8:	add	x0, x0, #0xca8
    febc:	mov	w2, #0x35c                 	// #860
    fec0:	bl	8040 <__assert_fail@plt>
    fec4:	nop
    fec8:	stp	x29, x30, [sp, #-80]!
    fecc:	mov	x29, sp
    fed0:	stp	x19, x20, [sp, #16]
    fed4:	add	x19, sp, #0x38
    fed8:	mov	x20, x0
    fedc:	mov	x0, x19
    fee0:	str	x21, [sp, #32]
    fee4:	mov	x21, x1
    fee8:	mov	w1, #0x0                   	// #0
    feec:	bl	7430 <scols_reset_iter@plt>
    fef0:	mov	x1, x21
    fef4:	mov	x2, x19
    fef8:	mov	x0, x20
    fefc:	mov	x3, #0x0                   	// #0
    ff00:	bl	fcf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b48>
    ff04:	ldp	x19, x20, [sp, #16]
    ff08:	ldr	x21, [sp, #32]
    ff0c:	ldp	x29, x30, [sp], #80
    ff10:	ret
    ff14:	nop
    ff18:	stp	x29, x30, [sp, #-48]!
    ff1c:	mov	x29, sp
    ff20:	stp	x19, x20, [sp, #16]
    ff24:	cbz	x0, ffcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e24>
    ff28:	mov	x19, x0
    ff2c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ff30:	mov	x20, x1
    ff34:	ldr	x0, [x0, #4024]
    ff38:	ldr	w0, [x0]
    ff3c:	tbnz	w0, #4, ff60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2db8>
    ff40:	mov	x3, x20
    ff44:	mov	x0, x19
    ff48:	ldp	x19, x20, [sp, #16]
    ff4c:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e58>
    ff50:	ldp	x29, x30, [sp], #48
    ff54:	add	x2, x2, #0x480
    ff58:	mov	x1, #0x0                   	// #0
    ff5c:	b	14578 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
    ff60:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
    ff64:	str	x21, [sp, #32]
    ff68:	ldr	x0, [x0, #4016]
    ff6c:	ldr	x21, [x0]
    ff70:	bl	76b0 <getpid@plt>
    ff74:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ff78:	mov	w2, w0
    ff7c:	add	x4, x4, #0xc38
    ff80:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ff84:	add	x3, x3, #0xb40
    ff88:	mov	x0, x21
    ff8c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ff90:	add	x1, x1, #0xb50
    ff94:	bl	8170 <fprintf@plt>
    ff98:	mov	x0, x19
    ff9c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ffa0:	add	x1, x1, #0x278
    ffa4:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    ffa8:	mov	x3, x20
    ffac:	mov	x0, x19
    ffb0:	ldp	x19, x20, [sp, #16]
    ffb4:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e58>
    ffb8:	ldr	x21, [sp, #32]
    ffbc:	add	x2, x2, #0x480
    ffc0:	ldp	x29, x30, [sp], #48
    ffc4:	mov	x1, #0x0                   	// #0
    ffc8:	b	14578 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
    ffcc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ffd0:	add	x3, x3, #0x2a8
    ffd4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
    ffd8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
    ffdc:	add	x3, x3, #0xb8
    ffe0:	add	x1, x1, #0x20
    ffe4:	add	x0, x0, #0xca8
    ffe8:	mov	w2, #0x3ad                 	// #941
    ffec:	str	x21, [sp, #32]
    fff0:	bl	8040 <__assert_fail@plt>
    fff4:	nop
    fff8:	stp	x29, x30, [sp, #-32]!
    fffc:	mov	x29, sp
   10000:	str	x19, [sp, #16]
   10004:	mov	x19, x0
   10008:	cbz	x0, 1001c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e74>
   1000c:	mov	x0, x1
   10010:	bl	11198 <scols_get_library_version@@SMARTCOLS_2.25+0x198>
   10014:	ldrb	w0, [x19, #249]
   10018:	tbnz	w0, #1, 10028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e80>
   1001c:	ldr	x19, [sp, #16]
   10020:	ldp	x29, x30, [sp], #32
   10024:	ret
   10028:	mov	x0, x19
   1002c:	mov	x1, #0x0                   	// #0
   10030:	bl	7ac0 <scols_table_set_symbols@plt>
   10034:	ldrb	w0, [x19, #249]
   10038:	and	w0, w0, #0xfffffffd
   1003c:	strb	w0, [x19, #249]
   10040:	ldr	x19, [sp, #16]
   10044:	ldp	x29, x30, [sp], #32
   10048:	ret
   1004c:	nop
   10050:	stp	x29, x30, [sp, #-128]!
   10054:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10058:	mov	x29, sp
   1005c:	ldr	x2, [x2, #4024]
   10060:	stp	x21, x22, [sp, #32]
   10064:	mov	x22, x0
   10068:	stp	x19, x20, [sp, #16]
   1006c:	ldr	w0, [x2]
   10070:	str	x27, [sp, #80]
   10074:	mov	x27, x1
   10078:	tbnz	w0, #4, 102d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x312c>
   1007c:	ldr	x0, [x22, #176]
   10080:	str	xzr, [x27]
   10084:	cbz	x0, 10324 <scols_table_get_termheight@@SMARTCOLS_2.31+0x317c>
   10088:	stp	x23, x24, [sp, #48]
   1008c:	stp	x25, x26, [sp, #64]
   10090:	ldrb	w0, [x22, #249]
   10094:	and	w0, w0, #0xfffffffd
   10098:	strb	w0, [x22, #249]
   1009c:	ldr	w0, [x22, #224]
   100a0:	cbz	w0, 10268 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30c0>
   100a4:	ldrb	w0, [x22, #248]
   100a8:	mov	x23, #0x2000                	// #8192
   100ac:	tbnz	w0, #2, 10298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30f0>
   100b0:	ldrb	w0, [x22, #248]
   100b4:	and	w0, w0, #0x7f
   100b8:	strb	w0, [x22, #248]
   100bc:	mov	x0, x22
   100c0:	mov	x25, #0x0                   	// #0
   100c4:	bl	7420 <scols_table_is_tree@plt>
   100c8:	cbnz	w0, 101d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3030>
   100cc:	ldr	w0, [x22, #224]
   100d0:	cmp	w0, #0x2
   100d4:	b.eq	10204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>  // b.none
   100d8:	cmp	w0, #0x3
   100dc:	b.eq	103d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3230>  // b.none
   100e0:	cmp	w0, #0x1
   100e4:	b.eq	10390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31e8>  // b.none
   100e8:	add	x24, sp, #0x68
   100ec:	add	x26, sp, #0x60
   100f0:	mov	x0, x24
   100f4:	mov	w1, #0x0                   	// #0
   100f8:	bl	7430 <scols_reset_iter@plt>
   100fc:	mov	x2, x26
   10100:	mov	x1, x24
   10104:	mov	x0, x22
   10108:	bl	7da0 <scols_table_next_line@plt>
   1010c:	cbnz	w0, 10178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fd0>
   10110:	ldr	x21, [sp, #96]
   10114:	cbz	x21, 10404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x325c>
   10118:	ldr	x0, [x21, #40]
   1011c:	mov	x19, #0x0                   	// #0
   10120:	mov	x20, #0x0                   	// #0
   10124:	cbz	x0, 101d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3028>
   10128:	mov	x1, x20
   1012c:	mov	x0, x21
   10130:	bl	8160 <scols_line_get_cell@plt>
   10134:	cbz	x0, 10148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fa0>
   10138:	bl	7570 <scols_cell_get_data@plt>
   1013c:	cbz	x0, 10148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fa0>
   10140:	bl	7340 <strlen@plt>
   10144:	add	x19, x19, x0
   10148:	ldr	x0, [x21, #40]
   1014c:	add	x20, x20, #0x1
   10150:	cmp	x20, x0
   10154:	b.cc	10128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f80>  // b.lo, b.ul, b.last
   10158:	add	x19, x25, x19
   1015c:	cmp	x23, x19
   10160:	mov	x2, x26
   10164:	csel	x23, x23, x19, cs  // cs = hs, nlast
   10168:	mov	x1, x24
   1016c:	mov	x0, x22
   10170:	bl	7da0 <scols_table_next_line@plt>
   10174:	cbz	w0, 10110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f68>
   10178:	add	x0, x23, #0x1
   1017c:	bl	110e8 <scols_get_library_version@@SMARTCOLS_2.25+0xe8>
   10180:	str	x0, [x27]
   10184:	cbz	x0, 103c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3220>
   10188:	ldr	x1, [x22, #128]
   1018c:	add	x0, x22, #0x80
   10190:	cmp	x1, x0
   10194:	b.eq	101a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ffc>  // b.none
   10198:	mov	x0, x22
   1019c:	bl	7420 <scols_table_is_tree@plt>
   101a0:	cbnz	w0, 103a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31fc>
   101a4:	ldr	w0, [x22, #224]
   101a8:	cbz	w0, 1034c <scols_table_get_termheight@@SMARTCOLS_2.31+0x31a4>
   101ac:	mov	w19, #0x0                   	// #0
   101b0:	mov	w0, w19
   101b4:	ldp	x19, x20, [sp, #16]
   101b8:	ldp	x21, x22, [sp, #32]
   101bc:	ldp	x23, x24, [sp, #48]
   101c0:	ldp	x25, x26, [sp, #64]
   101c4:	ldr	x27, [sp, #80]
   101c8:	ldp	x29, x30, [sp], #128
   101cc:	ret
   101d0:	mov	x19, x25
   101d4:	b	1015c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fb4>
   101d8:	ldr	x0, [x22, #176]
   101dc:	mov	x25, #0x2                   	// #2
   101e0:	ldr	x19, [x22, #32]
   101e4:	ldr	x0, [x0, #16]
   101e8:	cbz	x0, 101f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x304c>
   101ec:	bl	7340 <strlen@plt>
   101f0:	mov	x25, x0
   101f4:	ldr	w0, [x22, #224]
   101f8:	mul	x25, x19, x25
   101fc:	cmp	w0, #0x2
   10200:	b.ne	100d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f30>  // b.any
   10204:	add	x24, sp, #0x68
   10208:	add	x26, sp, #0x60
   1020c:	mov	x0, x24
   10210:	mov	w1, #0x0                   	// #0
   10214:	bl	7430 <scols_reset_iter@plt>
   10218:	mov	x2, x26
   1021c:	mov	x1, x24
   10220:	mov	x0, x22
   10224:	bl	7ef0 <scols_table_next_column@plt>
   10228:	cbnz	w0, 100f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f48>
   1022c:	ldr	x0, [sp, #96]
   10230:	bl	7fb0 <scols_column_is_hidden@plt>
   10234:	cbnz	w0, 10218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3070>
   10238:	ldr	x0, [sp, #96]
   1023c:	add	x0, x0, #0xa8
   10240:	bl	7570 <scols_cell_get_data@plt>
   10244:	bl	7340 <strlen@plt>
   10248:	add	x0, x0, #0x2
   1024c:	add	x25, x25, x0
   10250:	mov	x2, x26
   10254:	mov	x1, x24
   10258:	mov	x0, x22
   1025c:	bl	7ef0 <scols_table_next_column@plt>
   10260:	cbz	w0, 1022c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3084>
   10264:	b	100f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f48>
   10268:	ldr	w1, [x22, #64]
   1026c:	cmp	w1, #0x1
   10270:	b.eq	10280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30d8>  // b.none
   10274:	cmp	w1, #0x2
   10278:	mov	w0, #0x1                   	// #1
   1027c:	b.ne	103b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3208>  // b.any
   10280:	ldrb	w1, [x22, #248]
   10284:	bfi	w1, w0, #2, #1
   10288:	strb	w1, [x22, #248]
   1028c:	ldrb	w0, [x22, #248]
   10290:	mov	x23, #0x2000                	// #8192
   10294:	tbz	w0, #2, 100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f08>
   10298:	mov	x0, x22
   1029c:	bl	7c40 <scols_table_get_termwidth@plt>
   102a0:	ldr	x1, [x22, #56]
   102a4:	mov	x23, x0
   102a8:	cmp	x1, #0x0
   102ac:	ccmp	x1, x0, #0x2, ne  // ne = any
   102b0:	b.cc	103f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3248>  // b.lo, b.ul, b.last
   102b4:	ldrb	w0, [x22, #248]
   102b8:	tbz	w0, #2, 100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f08>
   102bc:	ldr	w0, [x22, #224]
   102c0:	cbnz	w0, 100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f08>
   102c4:	mov	x0, x22
   102c8:	bl	7420 <scols_table_is_tree@plt>
   102cc:	cbz	w0, 100bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f14>
   102d0:	b	100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f08>
   102d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   102d8:	ldr	x0, [x0, #4016]
   102dc:	ldr	x19, [x0]
   102e0:	bl	76b0 <getpid@plt>
   102e4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   102e8:	mov	w2, w0
   102ec:	add	x4, x4, #0xc38
   102f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   102f4:	add	x3, x3, #0xb40
   102f8:	mov	x0, x19
   102fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10300:	add	x1, x1, #0xb50
   10304:	bl	8170 <fprintf@plt>
   10308:	mov	x0, x22
   1030c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10310:	add	x1, x1, #0x290
   10314:	bl	d1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
   10318:	ldr	x0, [x22, #176]
   1031c:	str	xzr, [x27]
   10320:	cbnz	x0, 10088 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ee0>
   10324:	mov	x0, x22
   10328:	bl	7f30 <scols_table_set_default_symbols@plt>
   1032c:	mov	w19, w0
   10330:	cbnz	w0, 103e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3240>
   10334:	stp	x23, x24, [sp, #48]
   10338:	stp	x25, x26, [sp, #64]
   1033c:	ldrb	w0, [x22, #249]
   10340:	orr	w0, w0, #0x2
   10344:	strb	w0, [x22, #249]
   10348:	b	1009c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef4>
   1034c:	ldr	x1, [x27]
   10350:	mov	x0, x22
   10354:	bl	11d48 <scols_get_library_version@@SMARTCOLS_2.25+0xd48>
   10358:	mov	w19, w0
   1035c:	cbz	w0, 101ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3004>
   10360:	ldp	x23, x24, [sp, #48]
   10364:	ldp	x25, x26, [sp, #64]
   10368:	ldr	x0, [x27]
   1036c:	mov	x1, x0
   10370:	mov	x0, x22
   10374:	bl	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
   10378:	mov	w0, w19
   1037c:	ldp	x19, x20, [sp, #16]
   10380:	ldp	x21, x22, [sp, #32]
   10384:	ldr	x27, [sp, #80]
   10388:	ldp	x29, x30, [sp], #128
   1038c:	ret
   10390:	ldr	x0, [x22, #16]
   10394:	add	x24, sp, #0x68
   10398:	add	x26, sp, #0x60
   1039c:	add	x25, x25, x0
   103a0:	b	100f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f48>
   103a4:	mov	x0, x22
   103a8:	bl	13808 <scols_get_library_version@@SMARTCOLS_2.25+0x2808>
   103ac:	b	101a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ffc>
   103b0:	bl	7e00 <isatty@plt>
   103b4:	and	w0, w0, #0x1
   103b8:	ldrb	w1, [x22, #248]
   103bc:	bfi	w1, w0, #2, #1
   103c0:	strb	w1, [x22, #248]
   103c4:	b	1028c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30e4>
   103c8:	mov	w19, #0xfffffff4            	// #-12
   103cc:	ldp	x23, x24, [sp, #48]
   103d0:	ldp	x25, x26, [sp, #64]
   103d4:	b	1036c <scols_table_get_termheight@@SMARTCOLS_2.31+0x31c4>
   103d8:	ldr	x0, [x22, #32]
   103dc:	add	x0, x0, x0, lsl #1
   103e0:	add	x25, x25, x0
   103e4:	b	10204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
   103e8:	ldr	x0, [x27]
   103ec:	b	1036c <scols_table_get_termheight@@SMARTCOLS_2.31+0x31c4>
   103f0:	sub	x23, x0, x1
   103f4:	mov	x0, x22
   103f8:	mov	x1, x23
   103fc:	bl	7650 <scols_table_set_termwidth@plt>
   10400:	b	102b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x310c>
   10404:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10408:	add	x3, x3, #0x2a8
   1040c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10410:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10414:	add	x3, x3, #0xd0
   10418:	add	x1, x1, #0x20
   1041c:	add	x0, x0, #0x40
   10420:	mov	w2, #0x3b7                 	// #951
   10424:	bl	8040 <__assert_fail@plt>
   10428:	stp	x29, x30, [sp, #-48]!
   1042c:	mov	x29, sp
   10430:	stp	x19, x20, [sp, #16]
   10434:	mov	x20, x0
   10438:	ldr	w0, [x0, #216]
   1043c:	tbnz	w0, #31, 10478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32d0>
   10440:	str	x21, [sp, #32]
   10444:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10448:	add	x21, x21, #0x388
   1044c:	mov	w19, #0x0                   	// #0
   10450:	ldr	x3, [x20, #72]
   10454:	mov	x0, x21
   10458:	mov	x2, #0x3                   	// #3
   1045c:	mov	x1, #0x1                   	// #1
   10460:	add	w19, w19, #0x1
   10464:	bl	7d30 <fwrite@plt>
   10468:	ldr	w0, [x20, #216]
   1046c:	cmp	w0, w19
   10470:	b.ge	10450 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32a8>  // b.tcont
   10474:	ldr	x21, [sp, #32]
   10478:	ldp	x19, x20, [sp, #16]
   1047c:	ldp	x29, x30, [sp], #48
   10480:	ret
   10484:	nop
   10488:	stp	x29, x30, [sp, #-80]!
   1048c:	mov	x29, sp
   10490:	stp	x19, x20, [sp, #16]
   10494:	mov	x19, x0
   10498:	str	wzr, [x0, #216]
   1049c:	bl	7cf0 <scols_table_is_json@plt>
   104a0:	cbnz	w0, 104b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3308>
   104a4:	ldp	x19, x20, [sp, #16]
   104a8:	ldp	x29, x30, [sp], #80
   104ac:	ret
   104b0:	ldr	x1, [x19, #72]
   104b4:	mov	w0, #0x7b                  	// #123
   104b8:	stp	x21, x22, [sp, #32]
   104bc:	stp	x23, x24, [sp, #48]
   104c0:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   104c4:	add	x24, x24, #0xc0
   104c8:	str	x25, [sp, #64]
   104cc:	bl	7560 <fputc@plt>
   104d0:	ldr	x2, [x19, #88]
   104d4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   104d8:	ldr	x1, [x19, #72]
   104dc:	cmp	x2, #0x0
   104e0:	add	x0, x0, #0xb8
   104e4:	mov	w25, #0x4002                	// #16386
   104e8:	csel	x0, x0, x2, eq  // eq = none
   104ec:	bl	7370 <fputs@plt>
   104f0:	mov	x0, x19
   104f4:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   104f8:	ldr	x21, [x19, #8]
   104fc:	mov	w0, #0x22                  	// #34
   10500:	ldr	x23, [x19, #72]
   10504:	mov	x1, x23
   10508:	bl	7560 <fputc@plt>
   1050c:	cbz	x21, 10584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33dc>
   10510:	ldrsb	w22, [x21]
   10514:	mov	w1, #0xfd                  	// #253
   10518:	and	w20, w22, #0xff
   1051c:	sub	w0, w20, #0x5c
   10520:	sub	w2, w20, #0x22
   10524:	and	w0, w0, #0xfffffffb
   10528:	tst	w2, w1
   1052c:	and	w0, w0, #0xff
   10530:	cbz	w22, 10584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33dc>
   10534:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   10538:	b.ne	10554 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33ac>  // b.any
   1053c:	mov	w2, w20
   10540:	mov	x1, x24
   10544:	mov	x0, x23
   10548:	add	x21, x21, #0x1
   1054c:	bl	8170 <fprintf@plt>
   10550:	b	10510 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3368>
   10554:	bl	7b60 <__ctype_b_loc@plt>
   10558:	ldr	x0, [x0]
   1055c:	ubfiz	x1, x20, #1, #8
   10560:	ldrh	w0, [x0, x1]
   10564:	and	w0, w25, w0
   10568:	cmp	w0, #0x4, lsl #12
   1056c:	b.ne	1053c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3394>  // b.any
   10570:	mov	w0, w22
   10574:	mov	x1, x23
   10578:	add	x21, x21, #0x1
   1057c:	bl	7560 <fputc@plt>
   10580:	b	10510 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3368>
   10584:	mov	x1, x23
   10588:	mov	w0, #0x22                  	// #34
   1058c:	bl	7560 <fputc@plt>
   10590:	ldr	x3, [x19, #72]
   10594:	mov	x2, #0x3                   	// #3
   10598:	mov	x1, #0x1                   	// #1
   1059c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   105a0:	add	x0, x0, #0x390
   105a4:	bl	7d30 <fwrite@plt>
   105a8:	ldr	x2, [x19, #88]
   105ac:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   105b0:	ldr	x1, [x19, #72]
   105b4:	cmp	x2, #0x0
   105b8:	add	x0, x0, #0xb8
   105bc:	csel	x0, x0, x2, eq  // eq = none
   105c0:	bl	7370 <fputs@plt>
   105c4:	ldr	w0, [x19, #216]
   105c8:	mov	w1, #0x1                   	// #1
   105cc:	ldp	x21, x22, [sp, #32]
   105d0:	add	w0, w0, w1
   105d4:	ldp	x23, x24, [sp, #48]
   105d8:	ldr	x25, [sp, #64]
   105dc:	stp	w0, w1, [x19, #216]
   105e0:	ldp	x19, x20, [sp, #16]
   105e4:	ldp	x29, x30, [sp], #80
   105e8:	ret
   105ec:	nop
   105f0:	stp	x29, x30, [sp, #-32]!
   105f4:	mov	x29, sp
   105f8:	ldr	w1, [x0, #216]
   105fc:	str	x19, [sp, #16]
   10600:	mov	x19, x0
   10604:	sub	w1, w1, #0x1
   10608:	str	w1, [x0, #216]
   1060c:	bl	7cf0 <scols_table_is_json@plt>
   10610:	cbnz	w0, 10620 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3478>
   10614:	ldr	x19, [sp, #16]
   10618:	ldp	x29, x30, [sp], #32
   1061c:	ret
   10620:	mov	x0, x19
   10624:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   10628:	ldr	x1, [x19, #72]
   1062c:	mov	w0, #0x5d                  	// #93
   10630:	bl	7560 <fputc@plt>
   10634:	ldr	x3, [x19, #88]
   10638:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1063c:	ldr	w2, [x19, #216]
   10640:	add	x0, x0, #0xb8
   10644:	ldr	x1, [x19, #72]
   10648:	sub	w2, w2, #0x1
   1064c:	cmp	x3, #0x0
   10650:	str	w2, [x19, #216]
   10654:	csel	x0, x0, x3, eq  // eq = none
   10658:	bl	7370 <fputs@plt>
   1065c:	ldr	x1, [x19, #72]
   10660:	mov	w0, #0x7d                  	// #125
   10664:	bl	7560 <fputc@plt>
   10668:	mov	w0, #0x1                   	// #1
   1066c:	str	w0, [x19, #220]
   10670:	ldr	x19, [sp, #16]
   10674:	ldp	x29, x30, [sp], #32
   10678:	ret
   1067c:	nop
   10680:	stp	x29, x30, [sp, #-32]!
   10684:	mov	x29, sp
   10688:	str	x19, [sp, #16]
   1068c:	mov	x19, x0
   10690:	bl	7cf0 <scols_table_is_json@plt>
   10694:	cbnz	w0, 106dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3534>
   10698:	ldr	x2, [x19, #88]
   1069c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   106a0:	ldr	x1, [x19, #72]
   106a4:	cmp	x2, #0x0
   106a8:	add	x0, x0, #0xb8
   106ac:	csel	x0, x0, x2, eq  // eq = none
   106b0:	bl	7370 <fputs@plt>
   106b4:	ldr	x0, [x19, #232]
   106b8:	mov	w2, #0x1                   	// #1
   106bc:	ldr	w1, [x19, #216]
   106c0:	add	x0, x0, #0x1
   106c4:	str	x0, [x19, #232]
   106c8:	add	w1, w1, #0x1
   106cc:	stp	w1, w2, [x19, #216]
   106d0:	ldr	x19, [sp, #16]
   106d4:	ldp	x29, x30, [sp], #32
   106d8:	ret
   106dc:	ldr	x1, [x19, #72]
   106e0:	mov	w0, #0x2c                  	// #44
   106e4:	bl	7560 <fputc@plt>
   106e8:	ldr	x2, [x19, #88]
   106ec:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   106f0:	ldr	x1, [x19, #72]
   106f4:	cmp	x2, #0x0
   106f8:	add	x0, x0, #0xb8
   106fc:	csel	x0, x0, x2, eq  // eq = none
   10700:	bl	7370 <fputs@plt>
   10704:	mov	x0, x19
   10708:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   1070c:	ldr	x3, [x19, #72]
   10710:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10714:	mov	x2, #0xd                   	// #13
   10718:	mov	x1, #0x1                   	// #1
   1071c:	add	x0, x0, #0x398
   10720:	bl	7d30 <fwrite@plt>
   10724:	b	10698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f0>
   10728:	stp	x29, x30, [sp, #-32]!
   1072c:	mov	x29, sp
   10730:	ldr	w1, [x0, #216]
   10734:	str	x19, [sp, #16]
   10738:	mov	x19, x0
   1073c:	sub	w1, w1, #0x1
   10740:	str	w1, [x0, #216]
   10744:	bl	7cf0 <scols_table_is_json@plt>
   10748:	cbnz	w0, 10758 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35b0>
   1074c:	ldr	x19, [sp, #16]
   10750:	ldp	x29, x30, [sp], #32
   10754:	ret
   10758:	mov	x0, x19
   1075c:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   10760:	ldr	x1, [x19, #72]
   10764:	mov	w0, #0x5d                  	// #93
   10768:	bl	7560 <fputc@plt>
   1076c:	ldr	x2, [x19, #88]
   10770:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10774:	ldr	x1, [x19, #72]
   10778:	cmp	x2, #0x0
   1077c:	add	x0, x0, #0xb8
   10780:	csel	x0, x0, x2, eq  // eq = none
   10784:	bl	7370 <fputs@plt>
   10788:	mov	w0, #0x1                   	// #1
   1078c:	str	w0, [x19, #220]
   10790:	ldr	x19, [sp, #16]
   10794:	ldp	x29, x30, [sp], #32
   10798:	ret
   1079c:	nop
   107a0:	stp	x29, x30, [sp, #-32]!
   107a4:	mov	x29, sp
   107a8:	str	x19, [sp, #16]
   107ac:	mov	x19, x0
   107b0:	bl	7cf0 <scols_table_is_json@plt>
   107b4:	cbnz	w0, 107d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3628>
   107b8:	ldr	w0, [x19, #216]
   107bc:	add	w0, w0, #0x1
   107c0:	str	w0, [x19, #216]
   107c4:	ldr	x19, [sp, #16]
   107c8:	ldp	x29, x30, [sp], #32
   107cc:	ret
   107d0:	mov	x0, x19
   107d4:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   107d8:	ldr	x1, [x19, #72]
   107dc:	mov	w0, #0x7b                  	// #123
   107e0:	bl	7560 <fputc@plt>
   107e4:	str	wzr, [x19, #220]
   107e8:	ldr	w0, [x19, #216]
   107ec:	add	w0, w0, #0x1
   107f0:	str	w0, [x19, #216]
   107f4:	ldr	x19, [sp, #16]
   107f8:	ldp	x29, x30, [sp], #32
   107fc:	ret
   10800:	stp	x29, x30, [sp, #-48]!
   10804:	mov	x29, sp
   10808:	ldr	w3, [x0, #216]
   1080c:	stp	x19, x20, [sp, #16]
   10810:	mov	x19, x0
   10814:	sub	w3, w3, #0x1
   10818:	str	x21, [sp, #32]
   1081c:	mov	w20, w2
   10820:	str	w3, [x0, #216]
   10824:	mov	w21, w1
   10828:	bl	7cf0 <scols_table_is_json@plt>
   1082c:	cbz	w0, 10894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36ec>
   10830:	ldr	w0, [x19, #220]
   10834:	cbnz	w0, 108e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x373c>
   10838:	ldr	x1, [x19, #72]
   1083c:	cmp	w21, #0x0
   10840:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10844:	add	x2, x2, #0x3b0
   10848:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1084c:	add	x0, x0, #0x3a8
   10850:	csel	x0, x0, x2, ne  // ne = any
   10854:	bl	7370 <fputs@plt>
   10858:	ldrb	w0, [x19, #249]
   1085c:	tbnz	w0, #5, 1087c <scols_table_get_termheight@@SMARTCOLS_2.31+0x36d4>
   10860:	ldr	x2, [x19, #88]
   10864:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10868:	ldr	x1, [x19, #72]
   1086c:	cmp	x2, #0x0
   10870:	add	x0, x0, #0xb8
   10874:	csel	x0, x0, x2, eq  // eq = none
   10878:	bl	7370 <fputs@plt>
   1087c:	mov	w0, #0x1                   	// #1
   10880:	ldr	x21, [sp, #32]
   10884:	str	w0, [x19, #220]
   10888:	ldp	x19, x20, [sp, #16]
   1088c:	ldp	x29, x30, [sp], #48
   10890:	ret
   10894:	ldrb	w0, [x19, #249]
   10898:	tst	x0, #0x20
   1089c:	ccmp	w20, #0x0, #0x0, eq  // eq = none
   108a0:	b.ne	1087c <scols_table_get_termheight@@SMARTCOLS_2.31+0x36d4>  // b.any
   108a4:	ldr	x2, [x19, #88]
   108a8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   108ac:	ldr	x1, [x19, #72]
   108b0:	cmp	x2, #0x0
   108b4:	add	x0, x0, #0xb8
   108b8:	csel	x0, x0, x2, eq  // eq = none
   108bc:	bl	7370 <fputs@plt>
   108c0:	ldr	x0, [x19, #232]
   108c4:	ldr	x21, [sp, #32]
   108c8:	add	x0, x0, #0x1
   108cc:	str	x0, [x19, #232]
   108d0:	mov	w0, #0x1                   	// #1
   108d4:	str	w0, [x19, #220]
   108d8:	ldp	x19, x20, [sp, #16]
   108dc:	ldp	x29, x30, [sp], #48
   108e0:	ret
   108e4:	mov	x0, x19
   108e8:	bl	10428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3280>
   108ec:	b	10838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3690>
   108f0:	stp	x29, x30, [sp, #-272]!
   108f4:	mov	x29, sp
   108f8:	stp	x19, x20, [sp, #16]
   108fc:	mov	x20, x1
   10900:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10904:	str	q0, [sp, #96]
   10908:	str	q1, [sp, #112]
   1090c:	str	q2, [sp, #128]
   10910:	str	q3, [sp, #144]
   10914:	str	q4, [sp, #160]
   10918:	str	q5, [sp, #176]
   1091c:	str	q6, [sp, #192]
   10920:	str	q7, [sp, #208]
   10924:	stp	x2, x3, [sp, #224]
   10928:	stp	x4, x5, [sp, #240]
   1092c:	stp	x6, x7, [sp, #256]
   10930:	cbz	x0, 10944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x379c>
   10934:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10938:	ldr	x1, [x1, #4024]
   1093c:	ldr	w1, [x1]
   10940:	tbz	w1, #24, 109a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37f8>
   10944:	ldr	x19, [x19, #4016]
   10948:	add	x0, sp, #0x110
   1094c:	add	x5, sp, #0x110
   10950:	stp	x0, x5, [sp, #64]
   10954:	mov	w3, #0xffffff80            	// #-128
   10958:	add	x2, sp, #0xe0
   1095c:	mov	w4, #0xffffffd0            	// #-48
   10960:	str	x2, [sp, #80]
   10964:	mov	x1, x20
   10968:	stp	w4, w3, [sp, #88]
   1096c:	add	x2, sp, #0x20
   10970:	ldp	x4, x5, [sp, #64]
   10974:	ldr	x0, [x19]
   10978:	stp	x4, x5, [sp, #32]
   1097c:	ldp	x4, x5, [sp, #80]
   10980:	stp	x4, x5, [sp, #48]
   10984:	bl	8020 <vfprintf@plt>
   10988:	ldr	x1, [x19]
   1098c:	mov	w0, #0xa                   	// #10
   10990:	bl	7560 <fputc@plt>
   10994:	ldp	x19, x20, [sp, #16]
   10998:	ldp	x29, x30, [sp], #272
   1099c:	ret
   109a0:	ldr	x3, [x19, #4016]
   109a4:	mov	x2, x0
   109a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   109ac:	add	x1, x1, #0xb28
   109b0:	ldr	x0, [x3]
   109b4:	bl	8170 <fprintf@plt>
   109b8:	b	10944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x379c>
   109bc:	nop
   109c0:	stp	x29, x30, [sp, #-64]!
   109c4:	mov	x29, sp
   109c8:	stp	x19, x20, [sp, #16]
   109cc:	str	xzr, [sp, #56]
   109d0:	cbz	x0, 10bb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a0c>
   109d4:	adrp	x20, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   109d8:	mov	x19, x0
   109dc:	stp	x21, x22, [sp, #32]
   109e0:	mov	x21, x1
   109e4:	ldr	x0, [x20, #4024]
   109e8:	ldr	w0, [x0]
   109ec:	tbnz	w0, #4, 10a90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38e8>
   109f0:	cbz	x21, 109f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3850>
   109f4:	str	wzr, [x21]
   109f8:	ldr	x1, [x19, #96]
   109fc:	add	x0, x19, #0x60
   10a00:	cmp	x1, x0
   10a04:	b.eq	10ba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39fc>  // b.none
   10a08:	ldr	x1, [x19, #112]
   10a0c:	add	x0, x19, #0x70
   10a10:	cmp	x1, x0
   10a14:	b.eq	10ad8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3930>  // b.none
   10a18:	ldrb	w2, [x19, #249]
   10a1c:	add	x1, sp, #0x38
   10a20:	mov	x0, x19
   10a24:	and	w2, w2, #0xfffffffe
   10a28:	strb	w2, [x19, #249]
   10a2c:	bl	10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ea8>
   10a30:	mov	w20, w0
   10a34:	cbz	w0, 10a4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38a4>
   10a38:	ldp	x21, x22, [sp, #32]
   10a3c:	mov	w0, w20
   10a40:	ldp	x19, x20, [sp, #16]
   10a44:	ldp	x29, x30, [sp], #64
   10a48:	ret
   10a4c:	mov	x0, x19
   10a50:	bl	10488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32e0>
   10a54:	ldr	w0, [x19, #224]
   10a58:	cbz	w0, 10b40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3998>
   10a5c:	ldr	x1, [sp, #56]
   10a60:	mov	x0, x19
   10a64:	bl	fa30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2888>
   10a68:	mov	w20, w0
   10a6c:	cbz	w0, 10b08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3960>
   10a70:	ldr	x1, [sp, #56]
   10a74:	mov	x0, x19
   10a78:	bl	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
   10a7c:	ldp	x21, x22, [sp, #32]
   10a80:	mov	w0, w20
   10a84:	ldp	x19, x20, [sp, #16]
   10a88:	ldp	x29, x30, [sp], #64
   10a8c:	ret
   10a90:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10a94:	ldr	x0, [x0, #4016]
   10a98:	ldr	x22, [x0]
   10a9c:	bl	76b0 <getpid@plt>
   10aa0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10aa4:	mov	w2, w0
   10aa8:	add	x4, x4, #0xc38
   10aac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10ab0:	add	x3, x3, #0xb40
   10ab4:	mov	x0, x22
   10ab8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10abc:	add	x1, x1, #0xb50
   10ac0:	bl	8170 <fprintf@plt>
   10ac4:	mov	x0, x19
   10ac8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10acc:	add	x1, x1, #0x3b8
   10ad0:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10ad4:	b	109f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3848>
   10ad8:	ldr	x20, [x20, #4024]
   10adc:	ldr	w0, [x20]
   10ae0:	tbnz	w0, #4, 10b4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x39a4>
   10ae4:	mov	w20, #0x0                   	// #0
   10ae8:	cbz	x21, 10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3890>
   10aec:	mov	w0, #0x1                   	// #1
   10af0:	str	w0, [x21]
   10af4:	mov	w0, w20
   10af8:	ldp	x19, x20, [sp, #16]
   10afc:	ldp	x21, x22, [sp, #32]
   10b00:	ldp	x29, x30, [sp], #64
   10b04:	ret
   10b08:	mov	x0, x19
   10b0c:	bl	7420 <scols_table_is_tree@plt>
   10b10:	ldr	x1, [sp, #56]
   10b14:	cbz	w0, 10b94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39ec>
   10b18:	mov	x0, x19
   10b1c:	bl	ff18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d70>
   10b20:	mov	w20, w0
   10b24:	mov	x0, x19
   10b28:	bl	105f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3448>
   10b2c:	ldr	x1, [sp, #56]
   10b30:	mov	x0, x19
   10b34:	bl	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
   10b38:	ldp	x21, x22, [sp, #32]
   10b3c:	b	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38d8>
   10b40:	mov	x0, x19
   10b44:	bl	f678 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d0>
   10b48:	b	10a5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38b4>
   10b4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10b50:	ldr	x0, [x0, #4016]
   10b54:	ldr	x20, [x0]
   10b58:	bl	76b0 <getpid@plt>
   10b5c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10b60:	mov	w2, w0
   10b64:	add	x4, x4, #0xc38
   10b68:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10b6c:	add	x3, x3, #0xb40
   10b70:	mov	x0, x20
   10b74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10b78:	add	x1, x1, #0xb50
   10b7c:	bl	8170 <fprintf@plt>
   10b80:	mov	x0, x19
   10b84:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10b88:	add	x1, x1, #0x3e0
   10b8c:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10b90:	b	10ae4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x393c>
   10b94:	mov	x0, x19
   10b98:	bl	fec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d20>
   10b9c:	mov	w20, w0
   10ba0:	b	10b24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x397c>
   10ba4:	ldr	x20, [x20, #4024]
   10ba8:	ldr	w0, [x20]
   10bac:	tbnz	w0, #4, 10bbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a14>
   10bb0:	ldp	x21, x22, [sp, #32]
   10bb4:	mov	w20, #0xffffffea            	// #-22
   10bb8:	b	10a3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3894>
   10bbc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10bc0:	mov	w20, #0xffffffea            	// #-22
   10bc4:	ldr	x0, [x0, #4016]
   10bc8:	ldr	x21, [x0]
   10bcc:	bl	76b0 <getpid@plt>
   10bd0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10bd4:	mov	w2, w0
   10bd8:	add	x4, x4, #0xc38
   10bdc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10be0:	add	x3, x3, #0xb40
   10be4:	mov	x0, x21
   10be8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10bec:	add	x1, x1, #0xb50
   10bf0:	bl	8170 <fprintf@plt>
   10bf4:	mov	x0, x19
   10bf8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10bfc:	add	x1, x1, #0x3c8
   10c00:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10c04:	ldp	x21, x22, [sp, #32]
   10c08:	b	10a3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3894>
   10c0c:	nop

0000000000010c10 <scols_table_print_range@@SMARTCOLS_2.28>:
   10c10:	stp	x29, x30, [sp, #-80]!
   10c14:	mov	x29, sp
   10c18:	stp	x19, x20, [sp, #16]
   10c1c:	mov	x20, x0
   10c20:	stp	x21, x22, [sp, #32]
   10c24:	mov	x21, x1
   10c28:	mov	x22, x2
   10c2c:	str	xzr, [sp, #48]
   10c30:	bl	7420 <scols_table_is_tree@plt>
   10c34:	cbnz	w0, 10d20 <scols_table_print_range@@SMARTCOLS_2.28+0x110>
   10c38:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10c3c:	ldr	x0, [x0, #4024]
   10c40:	ldr	w0, [x0]
   10c44:	tbnz	w0, #4, 10cd8 <scols_table_print_range@@SMARTCOLS_2.28+0xc8>
   10c48:	add	x1, sp, #0x30
   10c4c:	mov	x0, x20
   10c50:	bl	10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ea8>
   10c54:	mov	w19, w0
   10c58:	cbnz	w0, 10ca0 <scols_table_print_range@@SMARTCOLS_2.28+0x90>
   10c5c:	cbz	x21, 10cb4 <scols_table_print_range@@SMARTCOLS_2.28+0xa4>
   10c60:	ldr	x0, [x20, #112]
   10c64:	add	x21, x21, #0x30
   10c68:	add	x1, x20, #0x70
   10c6c:	stp	x21, x1, [sp, #56]
   10c70:	cmp	x21, x0
   10c74:	str	wzr, [sp, #72]
   10c78:	b.eq	10cc0 <scols_table_print_range@@SMARTCOLS_2.28+0xb0>  // b.none
   10c7c:	ldr	x1, [sp, #48]
   10c80:	mov	x3, x22
   10c84:	add	x2, sp, #0x38
   10c88:	mov	x0, x20
   10c8c:	bl	fcf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b48>
   10c90:	mov	w19, w0
   10c94:	ldr	x1, [sp, #48]
   10c98:	mov	x0, x20
   10c9c:	bl	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
   10ca0:	mov	w0, w19
   10ca4:	ldp	x19, x20, [sp, #16]
   10ca8:	ldp	x21, x22, [sp, #32]
   10cac:	ldp	x29, x30, [sp], #80
   10cb0:	ret
   10cb4:	add	x0, sp, #0x38
   10cb8:	mov	w1, #0x0                   	// #0
   10cbc:	bl	7430 <scols_reset_iter@plt>
   10cc0:	ldr	x1, [sp, #48]
   10cc4:	mov	x0, x20
   10cc8:	bl	fa30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2888>
   10ccc:	mov	w19, w0
   10cd0:	cbz	w0, 10c7c <scols_table_print_range@@SMARTCOLS_2.28+0x6c>
   10cd4:	b	10c94 <scols_table_print_range@@SMARTCOLS_2.28+0x84>
   10cd8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10cdc:	ldr	x0, [x0, #4016]
   10ce0:	ldr	x19, [x0]
   10ce4:	bl	76b0 <getpid@plt>
   10ce8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10cec:	mov	w2, w0
   10cf0:	add	x4, x4, #0xc38
   10cf4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10cf8:	add	x3, x3, #0xb40
   10cfc:	mov	x0, x19
   10d00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10d04:	add	x1, x1, #0xb50
   10d08:	bl	8170 <fprintf@plt>
   10d0c:	mov	x0, x20
   10d10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10d14:	add	x1, x1, #0x3f8
   10d18:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10d1c:	b	10c48 <scols_table_print_range@@SMARTCOLS_2.28+0x38>
   10d20:	mov	w19, #0xffffffea            	// #-22
   10d24:	b	10ca0 <scols_table_print_range@@SMARTCOLS_2.28+0x90>

0000000000010d28 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   10d28:	stp	x29, x30, [sp, #-80]!
   10d2c:	mov	x29, sp
   10d30:	stp	x21, x22, [sp, #32]
   10d34:	cbz	x0, 10e24 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xfc>
   10d38:	stp	x19, x20, [sp, #16]
   10d3c:	mov	x19, x0
   10d40:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10d44:	mov	x21, x1
   10d48:	mov	x22, x2
   10d4c:	ldr	x0, [x0, #4024]
   10d50:	mov	x20, x3
   10d54:	ldr	w0, [x0]
   10d58:	str	x23, [sp, #48]
   10d5c:	tbnz	w0, #4, 10dcc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xa4>
   10d60:	mov	x0, x20
   10d64:	add	x1, sp, #0x48
   10d68:	bl	80b0 <open_memstream@plt>
   10d6c:	mov	x20, x0
   10d70:	cbz	x0, 10e14 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xec>
   10d74:	mov	x0, x19
   10d78:	bl	7640 <scols_table_get_stream@plt>
   10d7c:	mov	x1, x20
   10d80:	mov	x23, x0
   10d84:	mov	x0, x19
   10d88:	bl	7700 <scols_table_set_stream@plt>
   10d8c:	mov	x1, x21
   10d90:	mov	x2, x22
   10d94:	mov	x0, x19
   10d98:	bl	76a0 <scols_table_print_range@plt>
   10d9c:	mov	w21, w0
   10da0:	mov	x0, x20
   10da4:	bl	7690 <fclose@plt>
   10da8:	mov	x1, x23
   10dac:	mov	x0, x19
   10db0:	bl	7700 <scols_table_set_stream@plt>
   10db4:	ldp	x19, x20, [sp, #16]
   10db8:	ldr	x23, [sp, #48]
   10dbc:	mov	w0, w21
   10dc0:	ldp	x21, x22, [sp, #32]
   10dc4:	ldp	x29, x30, [sp], #80
   10dc8:	ret
   10dcc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10dd0:	ldr	x0, [x0, #4016]
   10dd4:	ldr	x23, [x0]
   10dd8:	bl	76b0 <getpid@plt>
   10ddc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10de0:	mov	w2, w0
   10de4:	add	x4, x4, #0xc38
   10de8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10dec:	add	x3, x3, #0xb40
   10df0:	mov	x0, x23
   10df4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10df8:	add	x1, x1, #0xb50
   10dfc:	bl	8170 <fprintf@plt>
   10e00:	mov	x0, x19
   10e04:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10e08:	add	x1, x1, #0x410
   10e0c:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10e10:	b	10d60 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>
   10e14:	mov	w21, #0xfffffff4            	// #-12
   10e18:	ldp	x19, x20, [sp, #16]
   10e1c:	ldr	x23, [sp, #48]
   10e20:	b	10dbc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>
   10e24:	mov	w21, #0xffffffea            	// #-22
   10e28:	b	10dbc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>
   10e2c:	nop

0000000000010e30 <scols_print_table@@SMARTCOLS_2.25>:
   10e30:	stp	x29, x30, [sp, #-48]!
   10e34:	mov	x29, sp
   10e38:	add	x1, sp, #0x2c
   10e3c:	stp	x19, x20, [sp, #16]
   10e40:	mov	x20, x0
   10e44:	str	wzr, [sp, #44]
   10e48:	bl	109c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3818>
   10e4c:	ldr	w1, [sp, #44]
   10e50:	mov	w19, w0
   10e54:	orr	w1, w0, w1
   10e58:	cbz	w1, 10e6c <scols_print_table@@SMARTCOLS_2.25+0x3c>
   10e5c:	mov	w0, w19
   10e60:	ldp	x19, x20, [sp, #16]
   10e64:	ldp	x29, x30, [sp], #48
   10e68:	ret
   10e6c:	ldr	x1, [x20, #72]
   10e70:	mov	w0, #0xa                   	// #10
   10e74:	bl	7560 <fputc@plt>
   10e78:	mov	w0, w19
   10e7c:	ldp	x19, x20, [sp, #16]
   10e80:	ldp	x29, x30, [sp], #48
   10e84:	ret

0000000000010e88 <scols_print_table_to_string@@SMARTCOLS_2.25>:
   10e88:	stp	x29, x30, [sp, #-64]!
   10e8c:	mov	x29, sp
   10e90:	stp	x21, x22, [sp, #32]
   10e94:	cbz	x0, 10f6c <scols_print_table_to_string@@SMARTCOLS_2.25+0xe4>
   10e98:	stp	x19, x20, [sp, #16]
   10e9c:	mov	x19, x0
   10ea0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10ea4:	mov	x20, x1
   10ea8:	ldr	x0, [x0, #4024]
   10eac:	ldr	w0, [x0]
   10eb0:	tbnz	w0, #4, 10f18 <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
   10eb4:	mov	x0, x20
   10eb8:	add	x1, sp, #0x38
   10ebc:	bl	80b0 <open_memstream@plt>
   10ec0:	mov	x20, x0
   10ec4:	cbz	x0, 10f60 <scols_print_table_to_string@@SMARTCOLS_2.25+0xd8>
   10ec8:	mov	x0, x19
   10ecc:	bl	7640 <scols_table_get_stream@plt>
   10ed0:	mov	x1, x20
   10ed4:	mov	x22, x0
   10ed8:	mov	x0, x19
   10edc:	bl	7700 <scols_table_set_stream@plt>
   10ee0:	mov	x1, #0x0                   	// #0
   10ee4:	mov	x0, x19
   10ee8:	bl	109c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3818>
   10eec:	mov	w21, w0
   10ef0:	mov	x0, x20
   10ef4:	bl	7690 <fclose@plt>
   10ef8:	mov	x0, x19
   10efc:	mov	x1, x22
   10f00:	bl	7700 <scols_table_set_stream@plt>
   10f04:	ldp	x19, x20, [sp, #16]
   10f08:	mov	w0, w21
   10f0c:	ldp	x21, x22, [sp, #32]
   10f10:	ldp	x29, x30, [sp], #64
   10f14:	ret
   10f18:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   10f1c:	ldr	x0, [x0, #4016]
   10f20:	ldr	x21, [x0]
   10f24:	bl	76b0 <getpid@plt>
   10f28:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10f2c:	mov	w2, w0
   10f30:	add	x4, x4, #0xc38
   10f34:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10f38:	add	x3, x3, #0xb40
   10f3c:	mov	x0, x21
   10f40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   10f44:	add	x1, x1, #0xb50
   10f48:	bl	8170 <fprintf@plt>
   10f4c:	mov	x0, x19
   10f50:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10f54:	add	x1, x1, #0x430
   10f58:	bl	108f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3748>
   10f5c:	b	10eb4 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2c>
   10f60:	mov	w21, #0xfffffff4            	// #-12
   10f64:	ldp	x19, x20, [sp, #16]
   10f68:	b	10f08 <scols_print_table_to_string@@SMARTCOLS_2.25+0x80>
   10f6c:	mov	w21, #0xffffffea            	// #-22
   10f70:	b	10f08 <scols_print_table_to_string@@SMARTCOLS_2.25+0x80>
   10f74:	nop

0000000000010f78 <scols_parse_version_string@@SMARTCOLS_2.25>:
   10f78:	stp	x29, x30, [sp, #-48]!
   10f7c:	mov	x29, sp
   10f80:	stp	x19, x20, [sp, #16]
   10f84:	str	x21, [sp, #32]
   10f88:	cbz	x0, 10fe0 <scols_parse_version_string@@SMARTCOLS_2.25+0x68>
   10f8c:	ldrsb	w19, [x0]
   10f90:	mov	x21, x0
   10f94:	mov	w20, #0x0                   	// #0
   10f98:	cbz	w19, 10fcc <scols_parse_version_string@@SMARTCOLS_2.25+0x54>
   10f9c:	nop
   10fa0:	cmp	w19, #0x2e
   10fa4:	b.eq	10fc4 <scols_parse_version_string@@SMARTCOLS_2.25+0x4c>  // b.none
   10fa8:	bl	7b60 <__ctype_b_loc@plt>
   10fac:	ldr	x0, [x0]
   10fb0:	ldrh	w0, [x0, w19, sxtw #1]
   10fb4:	tbz	w0, #11, 10fcc <scols_parse_version_string@@SMARTCOLS_2.25+0x54>
   10fb8:	add	w20, w20, w20, lsl #2
   10fbc:	sub	w19, w19, #0x30
   10fc0:	add	w20, w19, w20, lsl #1
   10fc4:	ldrsb	w19, [x21, #1]!
   10fc8:	cbnz	w19, 10fa0 <scols_parse_version_string@@SMARTCOLS_2.25+0x28>
   10fcc:	mov	w0, w20
   10fd0:	ldp	x19, x20, [sp, #16]
   10fd4:	ldr	x21, [sp, #32]
   10fd8:	ldp	x29, x30, [sp], #48
   10fdc:	ret
   10fe0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10fe4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10fe8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   10fec:	add	x3, x3, #0x480
   10ff0:	add	x1, x1, #0x448
   10ff4:	add	x0, x0, #0x468
   10ff8:	mov	w2, #0x25                  	// #37
   10ffc:	bl	8040 <__assert_fail@plt>

0000000000011000 <scols_get_library_version@@SMARTCOLS_2.25>:
   11000:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11004:	cbz	x0, 11010 <scols_get_library_version@@SMARTCOLS_2.25+0x10>
   11008:	add	x2, x1, #0x478
   1100c:	str	x2, [x0]
   11010:	add	x0, x1, #0x478
   11014:	b	72b0 <scols_parse_version_string@plt>
   11018:	stp	x29, x30, [sp, #-272]!
   1101c:	mov	x29, sp
   11020:	stp	x19, x20, [sp, #16]
   11024:	mov	x20, x1
   11028:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1102c:	str	q0, [sp, #96]
   11030:	str	q1, [sp, #112]
   11034:	str	q2, [sp, #128]
   11038:	str	q3, [sp, #144]
   1103c:	str	q4, [sp, #160]
   11040:	str	q5, [sp, #176]
   11044:	str	q6, [sp, #192]
   11048:	str	q7, [sp, #208]
   1104c:	stp	x2, x3, [sp, #224]
   11050:	stp	x4, x5, [sp, #240]
   11054:	stp	x6, x7, [sp, #256]
   11058:	cbz	x0, 1106c <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   1105c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11060:	ldr	x1, [x1, #4024]
   11064:	ldr	w1, [x1]
   11068:	tbz	w1, #24, 110c8 <scols_get_library_version@@SMARTCOLS_2.25+0xc8>
   1106c:	ldr	x19, [x19, #4016]
   11070:	add	x0, sp, #0x110
   11074:	add	x5, sp, #0x110
   11078:	stp	x0, x5, [sp, #64]
   1107c:	mov	w3, #0xffffff80            	// #-128
   11080:	add	x2, sp, #0xe0
   11084:	mov	w4, #0xffffffd0            	// #-48
   11088:	str	x2, [sp, #80]
   1108c:	mov	x1, x20
   11090:	stp	w4, w3, [sp, #88]
   11094:	add	x2, sp, #0x20
   11098:	ldp	x4, x5, [sp, #64]
   1109c:	ldr	x0, [x19]
   110a0:	stp	x4, x5, [sp, #32]
   110a4:	ldp	x4, x5, [sp, #80]
   110a8:	stp	x4, x5, [sp, #48]
   110ac:	bl	8020 <vfprintf@plt>
   110b0:	ldr	x1, [x19]
   110b4:	mov	w0, #0xa                   	// #10
   110b8:	bl	7560 <fputc@plt>
   110bc:	ldp	x19, x20, [sp, #16]
   110c0:	ldp	x29, x30, [sp], #272
   110c4:	ret
   110c8:	ldr	x3, [x19, #4016]
   110cc:	mov	x2, x0
   110d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   110d4:	add	x1, x1, #0xb28
   110d8:	ldr	x0, [x3]
   110dc:	bl	8170 <fprintf@plt>
   110e0:	b	1106c <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   110e4:	nop
   110e8:	stp	x29, x30, [sp, #-48]!
   110ec:	mov	x29, sp
   110f0:	stp	x19, x20, [sp, #16]
   110f4:	mov	x20, x0
   110f8:	add	x0, x0, #0x28
   110fc:	bl	7720 <malloc@plt>
   11100:	mov	x19, x0
   11104:	cbz	x0, 11124 <scols_get_library_version@@SMARTCOLS_2.25+0x124>
   11108:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1110c:	add	x1, x19, #0x28
   11110:	stp	x1, x1, [x19]
   11114:	ldr	x0, [x0, #4024]
   11118:	stp	xzr, x20, [x19, #16]
   1111c:	ldr	w0, [x0]
   11120:	tbnz	w0, #6, 11134 <scols_get_library_version@@SMARTCOLS_2.25+0x134>
   11124:	mov	x0, x19
   11128:	ldp	x19, x20, [sp, #16]
   1112c:	ldp	x29, x30, [sp], #48
   11130:	ret
   11134:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11138:	str	x21, [sp, #32]
   1113c:	ldr	x0, [x0, #4016]
   11140:	ldr	x21, [x0]
   11144:	bl	76b0 <getpid@plt>
   11148:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1114c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11150:	add	x4, x4, #0x4a0
   11154:	add	x3, x3, #0xb40
   11158:	mov	w2, w0
   1115c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11160:	mov	x0, x21
   11164:	add	x1, x1, #0xb50
   11168:	bl	8170 <fprintf@plt>
   1116c:	mov	x2, x20
   11170:	mov	x0, x19
   11174:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11178:	add	x1, x1, #0x4a8
   1117c:	bl	11018 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   11180:	mov	x0, x19
   11184:	ldp	x19, x20, [sp, #16]
   11188:	ldr	x21, [sp, #32]
   1118c:	ldp	x29, x30, [sp], #48
   11190:	ret
   11194:	nop
   11198:	cbz	x0, 11230 <scols_get_library_version@@SMARTCOLS_2.25+0x230>
   1119c:	stp	x29, x30, [sp, #-32]!
   111a0:	mov	x29, sp
   111a4:	stp	x19, x20, [sp, #16]
   111a8:	mov	x19, x0
   111ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   111b0:	ldr	x0, [x0, #4024]
   111b4:	ldr	w0, [x0]
   111b8:	tbnz	w0, #6, 111d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d4>
   111bc:	ldr	x0, [x19, #16]
   111c0:	bl	7bd0 <free@plt>
   111c4:	mov	x0, x19
   111c8:	ldp	x19, x20, [sp, #16]
   111cc:	ldp	x29, x30, [sp], #32
   111d0:	b	7bd0 <free@plt>
   111d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   111d8:	ldr	x0, [x0, #4016]
   111dc:	ldr	x20, [x0]
   111e0:	bl	76b0 <getpid@plt>
   111e4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   111e8:	mov	w2, w0
   111ec:	add	x4, x4, #0x4a0
   111f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   111f4:	add	x3, x3, #0xb40
   111f8:	mov	x0, x20
   111fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11200:	add	x1, x1, #0xb50
   11204:	bl	8170 <fprintf@plt>
   11208:	mov	x0, x19
   1120c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11210:	add	x1, x1, #0xb70
   11214:	bl	11018 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   11218:	ldr	x0, [x19, #16]
   1121c:	bl	7bd0 <free@plt>
   11220:	mov	x0, x19
   11224:	ldp	x19, x20, [sp, #16]
   11228:	ldp	x29, x30, [sp], #32
   1122c:	b	7bd0 <free@plt>
   11230:	ret
   11234:	nop
   11238:	mov	x1, x0
   1123c:	cbz	x0, 1125c <scols_get_library_version@@SMARTCOLS_2.25+0x25c>
   11240:	ldr	x2, [x1]
   11244:	mov	w0, #0x0                   	// #0
   11248:	strb	wzr, [x2]
   1124c:	str	xzr, [x1, #32]
   11250:	ldr	x2, [x1]
   11254:	str	x2, [x1, #8]
   11258:	ret
   1125c:	mov	w0, #0xffffffea            	// #-22
   11260:	ret
   11264:	nop
   11268:	stp	x29, x30, [sp, #-48]!
   1126c:	mov	x29, sp
   11270:	stp	x21, x22, [sp, #32]
   11274:	cbz	x0, 1131c <scols_get_library_version@@SMARTCOLS_2.25+0x31c>
   11278:	stp	x19, x20, [sp, #16]
   1127c:	mov	x20, x1
   11280:	cbz	x1, 112f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f8>
   11284:	mov	x19, x0
   11288:	ldrsb	w0, [x1]
   1128c:	mov	w22, #0x0                   	// #0
   11290:	cbz	w0, 112e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2e4>
   11294:	mov	x0, x1
   11298:	bl	7340 <strlen@plt>
   1129c:	mov	x21, x0
   112a0:	ldp	x2, x0, [x19]
   112a4:	ldr	x1, [x19, #24]
   112a8:	sub	x2, x0, x2
   112ac:	sub	x1, x1, x2
   112b0:	cmp	x21, x1
   112b4:	b.cs	11310 <scols_get_library_version@@SMARTCOLS_2.25+0x310>  // b.hs, b.nlast
   112b8:	mov	x1, x20
   112bc:	add	x2, x21, #0x1
   112c0:	bl	7280 <memcpy@plt>
   112c4:	ldr	x0, [x19, #8]
   112c8:	add	x21, x0, x21
   112cc:	str	x21, [x19, #8]
   112d0:	ldp	x19, x20, [sp, #16]
   112d4:	mov	w0, w22
   112d8:	ldp	x21, x22, [sp, #32]
   112dc:	ldp	x29, x30, [sp], #48
   112e0:	ret
   112e4:	mov	w0, w22
   112e8:	ldp	x19, x20, [sp, #16]
   112ec:	ldp	x21, x22, [sp, #32]
   112f0:	ldp	x29, x30, [sp], #48
   112f4:	ret
   112f8:	mov	w22, #0x0                   	// #0
   112fc:	mov	w0, w22
   11300:	ldp	x19, x20, [sp, #16]
   11304:	ldp	x21, x22, [sp, #32]
   11308:	ldp	x29, x30, [sp], #48
   1130c:	ret
   11310:	mov	w22, #0xffffffea            	// #-22
   11314:	ldp	x19, x20, [sp, #16]
   11318:	b	112d4 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   1131c:	mov	w22, #0xffffffea            	// #-22
   11320:	b	112d4 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   11324:	nop
   11328:	cbz	x1, 11390 <scols_get_library_version@@SMARTCOLS_2.25+0x390>
   1132c:	stp	x29, x30, [sp, #-48]!
   11330:	mov	x29, sp
   11334:	stp	x19, x20, [sp, #16]
   11338:	mov	x20, x1
   1133c:	mov	x19, #0x0                   	// #0
   11340:	stp	x21, x22, [sp, #32]
   11344:	mov	x21, x0
   11348:	mov	x22, x2
   1134c:	b	11358 <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   11350:	cmp	x20, x19
   11354:	b.eq	1137c <scols_get_library_version@@SMARTCOLS_2.25+0x37c>  // b.none
   11358:	mov	x1, x22
   1135c:	mov	x0, x21
   11360:	add	x19, x19, #0x1
   11364:	bl	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   11368:	cbz	w0, 11350 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
   1136c:	ldp	x19, x20, [sp, #16]
   11370:	ldp	x21, x22, [sp, #32]
   11374:	ldp	x29, x30, [sp], #48
   11378:	ret
   1137c:	mov	w0, #0x0                   	// #0
   11380:	ldp	x19, x20, [sp, #16]
   11384:	ldp	x21, x22, [sp, #32]
   11388:	ldp	x29, x30, [sp], #48
   1138c:	ret
   11390:	mov	w0, #0x0                   	// #0
   11394:	ret
   11398:	stp	x29, x30, [sp, #-32]!
   1139c:	mov	x29, sp
   113a0:	stp	x19, x20, [sp, #16]
   113a4:	mov	x20, x1
   113a8:	mov	x19, x0
   113ac:	bl	11238 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   113b0:	cbz	w0, 113c0 <scols_get_library_version@@SMARTCOLS_2.25+0x3c0>
   113b4:	ldp	x19, x20, [sp, #16]
   113b8:	ldp	x29, x30, [sp], #32
   113bc:	ret
   113c0:	mov	x1, x20
   113c4:	mov	x0, x19
   113c8:	ldp	x19, x20, [sp, #16]
   113cc:	ldp	x29, x30, [sp], #32
   113d0:	b	11268 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   113d4:	nop
   113d8:	cbz	x0, 113e8 <scols_get_library_version@@SMARTCOLS_2.25+0x3e8>
   113dc:	ldp	x2, x1, [x0]
   113e0:	sub	x1, x1, x2
   113e4:	str	x1, [x0, #32]
   113e8:	ret
   113ec:	nop
   113f0:	cbz	x0, 113fc <scols_get_library_version@@SMARTCOLS_2.25+0x3fc>
   113f4:	ldr	x0, [x0]
   113f8:	ret
   113fc:	mov	x0, #0x0                   	// #0
   11400:	ret
   11404:	nop
   11408:	cbz	x0, 11414 <scols_get_library_version@@SMARTCOLS_2.25+0x414>
   1140c:	ldr	x0, [x0, #24]
   11410:	ret
   11414:	mov	x0, #0x0                   	// #0
   11418:	ret
   1141c:	nop
   11420:	stp	x29, x30, [sp, #-64]!
   11424:	mov	x29, sp
   11428:	stp	x19, x20, [sp, #16]
   1142c:	mov	x19, x1
   11430:	stp	x21, x22, [sp, #32]
   11434:	mov	x21, x2
   11438:	mov	x22, x3
   1143c:	str	x23, [sp, #48]
   11440:	mov	x23, x0
   11444:	mov	x0, x1
   11448:	bl	113f0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   1144c:	cbz	x0, 114d8 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>
   11450:	mov	x20, x0
   11454:	ldr	x0, [x19, #16]
   11458:	cbz	x0, 114c0 <scols_get_library_version@@SMARTCOLS_2.25+0x4c0>
   1145c:	ldrb	w0, [x23, #249]
   11460:	tbz	w0, #4, 114a8 <scols_get_library_version@@SMARTCOLS_2.25+0x4a8>
   11464:	mov	x0, x20
   11468:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   1146c:	str	x0, [x21]
   11470:	mov	x1, x20
   11474:	ldr	x0, [x19, #16]
   11478:	bl	7d70 <strcpy@plt>
   1147c:	ldr	x0, [x19, #16]
   11480:	cbz	x0, 114d8 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>
   11484:	ldr	x1, [x21]
   11488:	sub	x1, x1, #0x1
   1148c:	cmn	x1, #0x3
   11490:	b.hi	114d8 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>  // b.pmore
   11494:	ldp	x19, x20, [sp, #16]
   11498:	ldp	x21, x22, [sp, #32]
   1149c:	ldr	x23, [sp, #48]
   114a0:	ldp	x29, x30, [sp], #64
   114a4:	ret
   114a8:	ldr	x2, [x19, #16]
   114ac:	mov	x3, x22
   114b0:	mov	x0, x20
   114b4:	mov	x1, x21
   114b8:	bl	17290 <scols_init_debug@@SMARTCOLS_2.25+0x28c0>
   114bc:	b	11480 <scols_get_library_version@@SMARTCOLS_2.25+0x480>
   114c0:	ldr	x0, [x19, #24]
   114c4:	bl	17678 <scols_init_debug@@SMARTCOLS_2.25+0x2ca8>
   114c8:	add	x0, x0, #0x1
   114cc:	bl	7720 <malloc@plt>
   114d0:	str	x0, [x19, #16]
   114d4:	cbnz	x0, 1145c <scols_get_library_version@@SMARTCOLS_2.25+0x45c>
   114d8:	str	xzr, [x21]
   114dc:	mov	x0, #0x0                   	// #0
   114e0:	ldp	x19, x20, [sp, #16]
   114e4:	ldp	x21, x22, [sp, #32]
   114e8:	ldr	x23, [sp, #48]
   114ec:	ldp	x29, x30, [sp], #64
   114f0:	ret
   114f4:	nop
   114f8:	stp	x29, x30, [sp, #-48]!
   114fc:	mov	x29, sp
   11500:	str	x19, [sp, #16]
   11504:	mov	x19, x0
   11508:	bl	113f0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   1150c:	str	xzr, [sp, #40]
   11510:	cbz	x0, 11548 <scols_get_library_version@@SMARTCOLS_2.25+0x548>
   11514:	ldr	x1, [x19, #32]
   11518:	cbnz	x1, 1152c <scols_get_library_version@@SMARTCOLS_2.25+0x52c>
   1151c:	mov	x0, x1
   11520:	ldr	x19, [sp, #16]
   11524:	ldp	x29, x30, [sp], #48
   11528:	ret
   1152c:	add	x2, sp, #0x28
   11530:	bl	170a0 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>
   11534:	ldr	x1, [sp, #40]
   11538:	ldr	x19, [sp, #16]
   1153c:	mov	x0, x1
   11540:	ldp	x29, x30, [sp], #48
   11544:	ret
   11548:	mov	x1, #0x0                   	// #0
   1154c:	mov	x0, x1
   11550:	ldr	x19, [sp, #16]
   11554:	ldp	x29, x30, [sp], #48
   11558:	ret
   1155c:	nop
   11560:	stp	x29, x30, [sp, #-272]!
   11564:	mov	x29, sp
   11568:	stp	x19, x20, [sp, #16]
   1156c:	mov	x20, x1
   11570:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11574:	str	q0, [sp, #96]
   11578:	str	q1, [sp, #112]
   1157c:	str	q2, [sp, #128]
   11580:	str	q3, [sp, #144]
   11584:	str	q4, [sp, #160]
   11588:	str	q5, [sp, #176]
   1158c:	str	q6, [sp, #192]
   11590:	str	q7, [sp, #208]
   11594:	stp	x2, x3, [sp, #224]
   11598:	stp	x4, x5, [sp, #240]
   1159c:	stp	x6, x7, [sp, #256]
   115a0:	cbz	x0, 115b4 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   115a4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   115a8:	ldr	x1, [x1, #4024]
   115ac:	ldr	w1, [x1]
   115b0:	tbz	w1, #24, 11610 <scols_get_library_version@@SMARTCOLS_2.25+0x610>
   115b4:	ldr	x19, [x19, #4016]
   115b8:	add	x0, sp, #0x110
   115bc:	add	x5, sp, #0x110
   115c0:	stp	x0, x5, [sp, #64]
   115c4:	mov	w3, #0xffffff80            	// #-128
   115c8:	add	x2, sp, #0xe0
   115cc:	mov	w4, #0xffffffd0            	// #-48
   115d0:	str	x2, [sp, #80]
   115d4:	mov	x1, x20
   115d8:	stp	w4, w3, [sp, #88]
   115dc:	add	x2, sp, #0x20
   115e0:	ldp	x4, x5, [sp, #64]
   115e4:	ldr	x0, [x19]
   115e8:	stp	x4, x5, [sp, #32]
   115ec:	ldp	x4, x5, [sp, #80]
   115f0:	stp	x4, x5, [sp, #48]
   115f4:	bl	8020 <vfprintf@plt>
   115f8:	ldr	x1, [x19]
   115fc:	mov	w0, #0xa                   	// #10
   11600:	bl	7560 <fputc@plt>
   11604:	ldp	x19, x20, [sp, #16]
   11608:	ldp	x29, x30, [sp], #272
   1160c:	ret
   11610:	ldr	x3, [x19, #4016]
   11614:	mov	x2, x0
   11618:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1161c:	add	x1, x1, #0xb28
   11620:	ldr	x0, [x3]
   11624:	bl	8170 <fprintf@plt>
   11628:	b	115b4 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   1162c:	nop
   11630:	stp	x29, x30, [sp, #-32]!
   11634:	mov	x29, sp
   11638:	stp	x19, x20, [sp, #16]
   1163c:	ldr	x20, [x0, #200]
   11640:	sub	x19, x20, #0xc8
   11644:	mov	x0, x19
   11648:	bl	7fb0 <scols_column_is_hidden@plt>
   1164c:	cbnz	w0, 1165c <scols_get_library_version@@SMARTCOLS_2.25+0x65c>
   11650:	ldp	x19, x20, [sp, #16]
   11654:	ldp	x29, x30, [sp], #32
   11658:	ret
   1165c:	ldr	x1, [x20, #16]
   11660:	mov	w0, #0x1                   	// #1
   11664:	ldr	x1, [x1, #104]
   11668:	cmp	x1, x20
   1166c:	b.eq	11650 <scols_get_library_version@@SMARTCOLS_2.25+0x650>  // b.none
   11670:	mov	x0, x19
   11674:	bl	11630 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   11678:	cmp	w0, #0x0
   1167c:	cset	w0, ne  // ne = any
   11680:	ldp	x19, x20, [sp, #16]
   11684:	ldp	x29, x30, [sp], #32
   11688:	ret
   1168c:	nop
   11690:	stp	x29, x30, [sp, #-48]!
   11694:	mov	x29, sp
   11698:	stp	x19, x20, [sp, #16]
   1169c:	mov	x19, x0
   116a0:	mov	x0, x1
   116a4:	str	x21, [sp, #32]
   116a8:	mov	x21, x1
   116ac:	bl	113f0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   116b0:	cbz	x0, 116e4 <scols_get_library_version@@SMARTCOLS_2.25+0x6e4>
   116b4:	mov	x20, x0
   116b8:	mov	x0, x19
   116bc:	bl	7850 <scols_column_is_customwrap@plt>
   116c0:	cbz	w0, 117ac <scols_get_library_version@@SMARTCOLS_2.25+0x7ac>
   116c4:	ldr	x3, [x19, #144]
   116c8:	mov	x1, x20
   116cc:	ldr	x2, [x19, #160]
   116d0:	mov	x0, x19
   116d4:	blr	x3
   116d8:	mov	x20, x0
   116dc:	cmn	x20, #0x1
   116e0:	b.ne	116e8 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>  // b.any
   116e4:	mov	x20, #0x0                   	// #0
   116e8:	ldr	x0, [x19, #32]
   116ec:	ldrb	w1, [x19, #224]
   116f0:	cmp	x0, x20
   116f4:	csel	x0, x0, x20, cs  // cs = hs, nlast
   116f8:	str	x0, [x19, #32]
   116fc:	tbz	w1, #0, 11710 <scols_get_library_version@@SMARTCOLS_2.25+0x710>
   11700:	ldr	x0, [x19, #40]
   11704:	cbz	x0, 11710 <scols_get_library_version@@SMARTCOLS_2.25+0x710>
   11708:	cmp	x20, x0, lsl #1
   1170c:	b.hi	11738 <scols_get_library_version@@SMARTCOLS_2.25+0x738>  // b.pmore
   11710:	mov	x0, x19
   11714:	bl	7ea0 <scols_column_is_noextremes@plt>
   11718:	cbnz	w0, 1174c <scols_get_library_version@@SMARTCOLS_2.25+0x74c>
   1171c:	ldr	x2, [x19, #16]
   11720:	mov	x0, x19
   11724:	cmp	x2, x20
   11728:	csel	x20, x2, x20, cs  // cs = hs, nlast
   1172c:	str	x20, [x19, #16]
   11730:	bl	7dd0 <scols_column_is_tree@plt>
   11734:	cbnz	w0, 11780 <scols_get_library_version@@SMARTCOLS_2.25+0x780>
   11738:	mov	w0, #0x0                   	// #0
   1173c:	ldp	x19, x20, [sp, #16]
   11740:	ldr	x21, [sp, #32]
   11744:	ldp	x29, x30, [sp], #48
   11748:	ret
   1174c:	ldr	x2, [x19, #16]
   11750:	ldr	x1, [x19, #64]
   11754:	cmp	x2, x20
   11758:	ldr	w0, [x19, #72]
   1175c:	add	x1, x1, x20
   11760:	csel	x20, x2, x20, cs  // cs = hs, nlast
   11764:	add	w0, w0, #0x1
   11768:	str	x20, [x19, #16]
   1176c:	str	x1, [x19, #64]
   11770:	str	w0, [x19, #72]
   11774:	mov	x0, x19
   11778:	bl	7dd0 <scols_column_is_tree@plt>
   1177c:	cbz	w0, 11738 <scols_get_library_version@@SMARTCOLS_2.25+0x738>
   11780:	mov	x0, x21
   11784:	bl	114f8 <scols_get_library_version@@SMARTCOLS_2.25+0x4f8>
   11788:	ldr	x1, [x19, #48]
   1178c:	ldr	x21, [sp, #32]
   11790:	cmp	x1, x0
   11794:	csel	x1, x1, x0, cs  // cs = hs, nlast
   11798:	str	x1, [x19, #48]
   1179c:	mov	w0, #0x0                   	// #0
   117a0:	ldp	x19, x20, [sp, #16]
   117a4:	ldp	x29, x30, [sp], #48
   117a8:	ret
   117ac:	mov	x0, x20
   117b0:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   117b4:	mov	x20, x0
   117b8:	b	116dc <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   117bc:	nop
   117c0:	sub	sp, sp, #0x50
   117c4:	stp	x29, x30, [sp, #32]
   117c8:	add	x29, sp, #0x20
   117cc:	stp	x19, x20, [sp, #48]
   117d0:	mov	x20, x0
   117d4:	mov	x19, x1
   117d8:	mov	x0, x1
   117dc:	bl	7fb0 <scols_column_is_hidden@plt>
   117e0:	cbnz	w0, 118c8 <scols_get_library_version@@SMARTCOLS_2.25+0x8c8>
   117e4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   117e8:	ldr	x1, [x1, #4024]
   117ec:	ldr	w0, [x1]
   117f0:	tbnz	w0, #5, 11804 <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   117f4:	ldp	x29, x30, [sp, #32]
   117f8:	ldp	x19, x20, [sp, #48]
   117fc:	add	sp, sp, #0x50
   11800:	ret
   11804:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11808:	str	x21, [sp, #64]
   1180c:	ldr	x0, [x0, #4016]
   11810:	ldr	x21, [x0]
   11814:	bl	76b0 <getpid@plt>
   11818:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1181c:	mov	w2, w0
   11820:	add	x4, x4, #0xb60
   11824:	mov	x0, x21
   11828:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1182c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11830:	add	x3, x3, #0xb40
   11834:	add	x1, x1, #0xb50
   11838:	bl	8170 <fprintf@plt>
   1183c:	ldr	d0, [x19, #56]
   11840:	fmov	d1, #1.000000000000000000e+00
   11844:	ldp	x3, x4, [x19, #8]
   11848:	fcmpe	d0, d1
   1184c:	ldr	x2, [x19, #168]
   11850:	b.le	1192c <scols_get_library_version@@SMARTCOLS_2.25+0x92c>
   11854:	ldrb	w0, [x19, #224]
   11858:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1185c:	add	x6, x1, #0x4c8
   11860:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11864:	add	x1, x1, #0x4c0
   11868:	ldr	w8, [x19, #80]
   1186c:	tst	x0, #0x1
   11870:	fcvtzs	w5, d0
   11874:	csel	x1, x1, x6, ne  // ne = any
   11878:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1187c:	ldp	x7, x6, [x19, #32]
   11880:	str	x1, [sp, #8]
   11884:	tst	x8, #0x1
   11888:	add	x8, x0, #0xd20
   1188c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11890:	add	x0, x0, #0x4d0
   11894:	ldr	x1, [x19, #24]
   11898:	csel	x0, x0, x8, ne  // ne = any
   1189c:	str	x1, [sp]
   118a0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   118a4:	str	x0, [sp, #16]
   118a8:	add	x1, x1, #0x4f0
   118ac:	mov	x0, x19
   118b0:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   118b4:	ldp	x29, x30, [sp, #32]
   118b8:	ldp	x19, x20, [sp, #48]
   118bc:	ldr	x21, [sp, #64]
   118c0:	add	sp, sp, #0x50
   118c4:	ret
   118c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   118cc:	ldr	x0, [x0, #4024]
   118d0:	ldr	w0, [x0]
   118d4:	tbz	w0, #5, 117f4 <scols_get_library_version@@SMARTCOLS_2.25+0x7f4>
   118d8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   118dc:	ldr	x0, [x0, #4016]
   118e0:	ldr	x20, [x0]
   118e4:	bl	76b0 <getpid@plt>
   118e8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   118ec:	mov	w2, w0
   118f0:	add	x4, x4, #0xb60
   118f4:	mov	x0, x20
   118f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   118fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11900:	add	x3, x3, #0xb40
   11904:	add	x1, x1, #0xb50
   11908:	bl	8170 <fprintf@plt>
   1190c:	mov	x0, x19
   11910:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11914:	ldp	x29, x30, [sp, #32]
   11918:	add	x1, x1, #0x4d8
   1191c:	ldr	x2, [x19, #168]
   11920:	ldp	x19, x20, [sp, #48]
   11924:	add	sp, sp, #0x50
   11928:	b	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1192c:	ldr	d1, [x20]
   11930:	ucvtf	d1, d1
   11934:	fmul	d0, d1, d0
   11938:	b	11854 <scols_get_library_version@@SMARTCOLS_2.25+0x854>
   1193c:	nop
   11940:	stp	x29, x30, [sp, #-32]!
   11944:	mov	x29, sp
   11948:	stp	x19, x20, [sp, #16]
   1194c:	mov	x19, x2
   11950:	mov	x20, x3
   11954:	bl	e720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1578>
   11958:	cbz	w0, 11968 <scols_get_library_version@@SMARTCOLS_2.25+0x968>
   1195c:	ldp	x19, x20, [sp, #16]
   11960:	ldp	x29, x30, [sp], #32
   11964:	ret
   11968:	mov	x1, x20
   1196c:	mov	x0, x19
   11970:	ldp	x19, x20, [sp, #16]
   11974:	ldp	x29, x30, [sp], #32
   11978:	b	11690 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   1197c:	nop
   11980:	stp	x29, x30, [sp, #-112]!
   11984:	mov	x29, sp
   11988:	stp	x19, x20, [sp, #16]
   1198c:	stp	x21, x22, [sp, #32]
   11990:	stp	x23, x24, [sp, #48]
   11994:	cbz	x0, 11d20 <scols_get_library_version@@SMARTCOLS_2.25+0xd20>
   11998:	mov	x20, x1
   1199c:	cbz	x1, 11cfc <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>
   119a0:	ldr	x1, [x1, #24]
   119a4:	str	xzr, [x20, #16]
   119a8:	mov	x22, x2
   119ac:	mov	x21, x0
   119b0:	mov	w24, #0x0                   	// #0
   119b4:	cbnz	x1, 11a04 <scols_get_library_version@@SMARTCOLS_2.25+0xa04>
   119b8:	ldr	d1, [x20, #56]
   119bc:	fmov	d0, #1.000000000000000000e+00
   119c0:	fcmpe	d1, d0
   119c4:	b.mi	11c54 <scols_get_library_version@@SMARTCOLS_2.25+0xc54>  // b.first
   119c8:	add	x19, x20, #0xa8
   119cc:	mov	x0, x19
   119d0:	bl	7570 <scols_cell_get_data@plt>
   119d4:	cbz	x0, 11c10 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   119d8:	mov	x0, x19
   119dc:	bl	7570 <scols_cell_get_data@plt>
   119e0:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   119e4:	mov	w24, #0x0                   	// #0
   119e8:	ldr	x1, [x20, #24]
   119ec:	cmp	x1, x0
   119f0:	csel	x0, x1, x0, cs  // cs = hs, nlast
   119f4:	str	x0, [x20, #24]
   119f8:	cbnz	x0, 11a04 <scols_get_library_version@@SMARTCOLS_2.25+0xa04>
   119fc:	mov	x0, #0x1                   	// #1
   11a00:	str	x0, [x20, #24]
   11a04:	mov	x0, x21
   11a08:	bl	7420 <scols_table_is_tree@plt>
   11a0c:	cbz	w0, 11af4 <scols_get_library_version@@SMARTCOLS_2.25+0xaf4>
   11a10:	mov	x3, x22
   11a14:	mov	x1, x20
   11a18:	mov	x0, x21
   11a1c:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25>
   11a20:	add	x2, x2, #0x940
   11a24:	bl	14578 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   11a28:	mov	w19, w0
   11a2c:	cbnz	w0, 11b40 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>
   11a30:	mov	x0, x20
   11a34:	bl	7dd0 <scols_column_is_tree@plt>
   11a38:	cbz	w0, 11ba0 <scols_get_library_version@@SMARTCOLS_2.25+0xba0>
   11a3c:	ldr	x2, [x21, #128]
   11a40:	add	x1, x21, #0x80
   11a44:	ldr	w0, [x20, #72]
   11a48:	cmp	x2, x1
   11a4c:	b.eq	11ba4 <scols_get_library_version@@SMARTCOLS_2.25+0xba4>  // b.none
   11a50:	ldr	x2, [x21, #152]
   11a54:	ldr	x1, [x20, #16]
   11a58:	add	x2, x2, #0x1
   11a5c:	ldr	x5, [x20, #32]
   11a60:	add	x1, x2, x1
   11a64:	ldr	x4, [x20, #48]
   11a68:	add	x5, x5, x2
   11a6c:	str	x1, [x20, #16]
   11a70:	mov	x3, x1
   11a74:	add	x4, x4, x2
   11a78:	str	x5, [x20, #32]
   11a7c:	str	x4, [x20, #48]
   11a80:	cbnz	w0, 11c44 <scols_get_library_version@@SMARTCOLS_2.25+0xc44>
   11a84:	ldr	x0, [x20, #24]
   11a88:	cmp	x0, x3
   11a8c:	b.hi	11c2c <scols_get_library_version@@SMARTCOLS_2.25+0xc2c>  // b.pmore
   11a90:	ldr	d0, [x20, #56]
   11a94:	fmov	d1, #1.000000000000000000e+00
   11a98:	fcmpe	d0, d1
   11a9c:	b.lt	11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.tstop
   11aa0:	fcvtzu	x0, d0
   11aa4:	ldr	x1, [x20, #16]
   11aa8:	cmp	x1, x0
   11aac:	b.cs	11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.hs, b.nlast
   11ab0:	ldr	x1, [x20, #24]
   11ab4:	cmp	x0, x1
   11ab8:	b.ls	11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.plast
   11abc:	str	x0, [x20, #16]
   11ac0:	ldr	x0, [x20, #32]
   11ac4:	mov	w19, #0x0                   	// #0
   11ac8:	cmp	x0, #0x0
   11acc:	csel	w24, w24, wzr, eq  // eq = none
   11ad0:	cbz	w24, 11b40 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>
   11ad4:	ldr	x0, [x20, #24]
   11ad8:	cmp	x0, #0x1
   11adc:	b.ne	11b40 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>  // b.any
   11ae0:	ldr	x0, [x20, #16]
   11ae4:	cmp	x0, #0x1
   11ae8:	b.hi	11b40 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>  // b.pmore
   11aec:	stp	xzr, xzr, [x20, #16]
   11af0:	b	11b40 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>
   11af4:	add	x23, sp, #0x58
   11af8:	mov	w1, #0x0                   	// #0
   11afc:	mov	x0, x23
   11b00:	str	x25, [sp, #64]
   11b04:	bl	7430 <scols_reset_iter@plt>
   11b08:	add	x25, sp, #0x50
   11b0c:	mov	x2, x25
   11b10:	mov	x1, x23
   11b14:	mov	x0, x21
   11b18:	bl	7da0 <scols_table_next_line@plt>
   11b1c:	cbnz	w0, 11b90 <scols_get_library_version@@SMARTCOLS_2.25+0xb90>
   11b20:	ldr	x1, [sp, #80]
   11b24:	mov	x3, x22
   11b28:	mov	x2, x20
   11b2c:	mov	x0, x21
   11b30:	bl	e720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1578>
   11b34:	mov	w19, w0
   11b38:	cbz	w0, 11b68 <scols_get_library_version@@SMARTCOLS_2.25+0xb68>
   11b3c:	ldr	x25, [sp, #64]
   11b40:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11b44:	ldr	x0, [x0, #4024]
   11b48:	ldr	w0, [x0]
   11b4c:	tbnz	w0, #5, 11bec <scols_get_library_version@@SMARTCOLS_2.25+0xbec>
   11b50:	mov	w0, w19
   11b54:	ldp	x19, x20, [sp, #16]
   11b58:	ldp	x21, x22, [sp, #32]
   11b5c:	ldp	x23, x24, [sp, #48]
   11b60:	ldp	x29, x30, [sp], #112
   11b64:	ret
   11b68:	mov	x1, x22
   11b6c:	mov	x0, x20
   11b70:	bl	11690 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   11b74:	mov	w19, w0
   11b78:	cbnz	w0, 11b3c <scols_get_library_version@@SMARTCOLS_2.25+0xb3c>
   11b7c:	mov	x2, x25
   11b80:	mov	x1, x23
   11b84:	mov	x0, x21
   11b88:	bl	7da0 <scols_table_next_line@plt>
   11b8c:	cbz	w0, 11b20 <scols_get_library_version@@SMARTCOLS_2.25+0xb20>
   11b90:	mov	x0, x20
   11b94:	ldr	x25, [sp, #64]
   11b98:	bl	7dd0 <scols_column_is_tree@plt>
   11b9c:	cbnz	w0, 11a3c <scols_get_library_version@@SMARTCOLS_2.25+0xa3c>
   11ba0:	ldr	w0, [x20, #72]
   11ba4:	cbz	w0, 11c1c <scols_get_library_version@@SMARTCOLS_2.25+0xc1c>
   11ba8:	ldr	x1, [x20, #16]
   11bac:	mov	x3, x1
   11bb0:	ldr	x2, [x20, #40]
   11bb4:	cbnz	x2, 11a84 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>
   11bb8:	ldr	x2, [x20, #64]
   11bbc:	sxtw	x0, w0
   11bc0:	cmp	x2, x0
   11bc4:	udiv	x0, x2, x0
   11bc8:	str	x0, [x20, #40]
   11bcc:	b.cc	11a84 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>  // b.lo, b.ul, b.last
   11bd0:	ldr	x1, [x20, #32]
   11bd4:	cmp	x1, x0, lsl #1
   11bd8:	b.ls	11a84 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>  // b.plast
   11bdc:	ldrb	w0, [x20, #224]
   11be0:	orr	w0, w0, #0x1
   11be4:	strb	w0, [x20, #224]
   11be8:	b	11a84 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>
   11bec:	mov	x1, x20
   11bf0:	add	x0, x21, #0x28
   11bf4:	bl	117c0 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>
   11bf8:	mov	w0, w19
   11bfc:	ldp	x19, x20, [sp, #16]
   11c00:	ldp	x21, x22, [sp, #32]
   11c04:	ldp	x23, x24, [sp, #48]
   11c08:	ldp	x29, x30, [sp], #112
   11c0c:	ret
   11c10:	mov	w24, #0x1                   	// #1
   11c14:	ldr	x0, [x20, #24]
   11c18:	b	119f8 <scols_get_library_version@@SMARTCOLS_2.25+0x9f8>
   11c1c:	ldr	x3, [x20, #16]
   11c20:	ldr	x0, [x20, #24]
   11c24:	cmp	x0, x3
   11c28:	b.ls	11a90 <scols_get_library_version@@SMARTCOLS_2.25+0xa90>  // b.plast
   11c2c:	mov	x0, x20
   11c30:	bl	7350 <scols_column_is_strict_width@plt>
   11c34:	cbnz	w0, 11a90 <scols_get_library_version@@SMARTCOLS_2.25+0xa90>
   11c38:	ldr	x0, [x20, #24]
   11c3c:	str	x0, [x20, #16]
   11c40:	b	11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>
   11c44:	ldr	x3, [x20, #64]
   11c48:	add	x2, x3, x2
   11c4c:	str	x2, [x20, #64]
   11c50:	b	11bac <scols_get_library_version@@SMARTCOLS_2.25+0xbac>
   11c54:	bl	7910 <scols_table_is_maxout@plt>
   11c58:	cbz	w0, 119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   11c5c:	ldrb	w0, [x21, #248]
   11c60:	tbz	w0, #2, 119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   11c64:	ldr	d0, [x21, #40]
   11c68:	ldr	d1, [x20, #56]
   11c6c:	ucvtf	d0, d0
   11c70:	fmul	d0, d0, d1
   11c74:	fcvtzu	x0, d0
   11c78:	str	x0, [x20, #24]
   11c7c:	cbz	x0, 119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   11c80:	ldr	x1, [x20, #216]
   11c84:	add	x0, x20, #0xc8
   11c88:	ldr	x1, [x1, #104]
   11c8c:	cmp	x1, x0
   11c90:	b.eq	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   11c94:	ldr	x23, [x20, #200]
   11c98:	sub	x19, x23, #0xc8
   11c9c:	mov	x0, x19
   11ca0:	bl	7fb0 <scols_column_is_hidden@plt>
   11ca4:	cbnz	w0, 11cb8 <scols_get_library_version@@SMARTCOLS_2.25+0xcb8>
   11ca8:	ldr	x0, [x20, #24]
   11cac:	sub	x0, x0, #0x1
   11cb0:	str	x0, [x20, #24]
   11cb4:	b	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   11cb8:	ldr	x0, [x19, #216]
   11cbc:	ldr	x0, [x0, #104]
   11cc0:	cmp	x0, x23
   11cc4:	b.eq	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   11cc8:	ldr	x23, [x19, #200]
   11ccc:	sub	x19, x23, #0xc8
   11cd0:	mov	x0, x19
   11cd4:	bl	7fb0 <scols_column_is_hidden@plt>
   11cd8:	cbz	w0, 11ca8 <scols_get_library_version@@SMARTCOLS_2.25+0xca8>
   11cdc:	ldr	x0, [x23, #16]
   11ce0:	ldr	x0, [x0, #104]
   11ce4:	cmp	x0, x23
   11ce8:	b.eq	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   11cec:	mov	x0, x19
   11cf0:	bl	11630 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   11cf4:	cbz	w0, 11ca8 <scols_get_library_version@@SMARTCOLS_2.25+0xca8>
   11cf8:	b	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   11cfc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11d00:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11d04:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11d08:	add	x3, x3, #0x778
   11d0c:	add	x1, x1, #0x540
   11d10:	add	x0, x0, #0xc28
   11d14:	mov	w2, #0x64                  	// #100
   11d18:	str	x25, [sp, #64]
   11d1c:	bl	8040 <__assert_fail@plt>
   11d20:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11d24:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   11d28:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11d2c:	add	x3, x3, #0x778
   11d30:	add	x1, x1, #0x540
   11d34:	add	x0, x0, #0xca8
   11d38:	mov	w2, #0x63                  	// #99
   11d3c:	str	x25, [sp, #64]
   11d40:	bl	8040 <__assert_fail@plt>
   11d44:	nop
   11d48:	stp	x29, x30, [sp, #-176]!
   11d4c:	mov	x29, sp
   11d50:	stp	x19, x20, [sp, #16]
   11d54:	mov	x19, x0
   11d58:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11d5c:	stp	x21, x22, [sp, #32]
   11d60:	ldr	x0, [x0, #4024]
   11d64:	stp	x23, x24, [sp, #48]
   11d68:	stp	x25, x26, [sp, #64]
   11d6c:	mov	x26, x1
   11d70:	ldr	w0, [x0]
   11d74:	stp	x27, x28, [sp, #80]
   11d78:	tbnz	w0, #4, 120f4 <scols_get_library_version@@SMARTCOLS_2.25+0x10f4>
   11d7c:	ldr	x2, [x19, #80]
   11d80:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   11d84:	ldrb	w1, [x19, #248]
   11d88:	add	x0, x0, #0xf58
   11d8c:	cmp	x2, #0x0
   11d90:	add	x21, sp, #0x80
   11d94:	orr	w1, w1, #0x10
   11d98:	strb	w1, [x19, #248]
   11d9c:	csel	x0, x0, x2, eq  // eq = none
   11da0:	add	x22, sp, #0x70
   11da4:	mov	w25, #0x0                   	// #0
   11da8:	mov	x23, #0x0                   	// #0
   11dac:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   11db0:	mov	x20, #0x0                   	// #0
   11db4:	ldr	x2, [x19, #128]
   11db8:	add	x1, x19, #0x80
   11dbc:	str	x0, [sp, #104]
   11dc0:	mov	x0, x21
   11dc4:	cmp	x2, x1
   11dc8:	mov	w1, #0x0                   	// #0
   11dcc:	cset	w24, ne  // ne = any
   11dd0:	bl	7430 <scols_reset_iter@plt>
   11dd4:	nop
   11dd8:	mov	x2, x22
   11ddc:	mov	x1, x21
   11de0:	mov	x0, x19
   11de4:	bl	7ef0 <scols_table_next_column@plt>
   11de8:	cbnz	w0, 11e90 <scols_get_library_version@@SMARTCOLS_2.25+0xe90>
   11dec:	ldr	x0, [sp, #112]
   11df0:	bl	7fb0 <scols_column_is_hidden@plt>
   11df4:	cbnz	w0, 11dd8 <scols_get_library_version@@SMARTCOLS_2.25+0xdd8>
   11df8:	ldr	x0, [sp, #112]
   11dfc:	bl	7dd0 <scols_column_is_tree@plt>
   11e00:	cmp	w0, #0x0
   11e04:	ccmp	w24, #0x1, #0x0, ne  // ne = any
   11e08:	ldr	x1, [sp, #112]
   11e0c:	b.eq	12050 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.none
   11e10:	mov	x2, x26
   11e14:	mov	x0, x19
   11e18:	bl	11980 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   11e1c:	mov	w28, w0
   11e20:	cbnz	w0, 12078 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>
   11e24:	ldr	x0, [sp, #112]
   11e28:	add	x1, x0, #0xc8
   11e2c:	ldr	x2, [x0, #216]
   11e30:	ldr	x2, [x2, #104]
   11e34:	cmp	x2, x1
   11e38:	b.eq	11f64 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>  // b.none
   11e3c:	ldr	x28, [x0, #200]
   11e40:	sub	x27, x28, #0xc8
   11e44:	mov	x0, x27
   11e48:	bl	7fb0 <scols_column_is_hidden@plt>
   11e4c:	cbnz	w0, 11f70 <scols_get_library_version@@SMARTCOLS_2.25+0xf70>
   11e50:	ldp	x3, x0, [sp, #104]
   11e54:	ldr	x2, [x0, #16]
   11e58:	mov	x1, x3
   11e5c:	add	x2, x3, x2
   11e60:	ldr	x3, [x0, #24]
   11e64:	add	x20, x20, x2
   11e68:	ldrb	w0, [x0, #224]
   11e6c:	mov	x2, x22
   11e70:	add	x1, x1, x3
   11e74:	and	w0, w0, #0x1
   11e78:	add	x23, x23, x1
   11e7c:	add	w25, w25, w0
   11e80:	mov	x1, x21
   11e84:	mov	x0, x19
   11e88:	bl	7ef0 <scols_table_next_column@plt>
   11e8c:	cbz	w0, 11dec <scols_get_library_version@@SMARTCOLS_2.25+0xdec>
   11e90:	ldrb	w0, [x19, #248]
   11e94:	tbz	w0, #2, 120b8 <scols_get_library_version@@SMARTCOLS_2.25+0x10b8>
   11e98:	ldr	x0, [x19, #40]
   11e9c:	cmp	x0, x23
   11ea0:	b.cc	12624 <scols_get_library_version@@SMARTCOLS_2.25+0x1624>  // b.lo, b.ul, b.last
   11ea4:	cmp	x20, x0
   11ea8:	b.ls	121f8 <scols_get_library_version@@SMARTCOLS_2.25+0x11f8>  // b.plast
   11eac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11eb0:	ldr	x0, [x0, #4024]
   11eb4:	cbz	w25, 122a0 <scols_get_library_version@@SMARTCOLS_2.25+0x12a0>
   11eb8:	ldr	w0, [x0]
   11ebc:	tbnz	w0, #4, 129fc <scols_get_library_version@@SMARTCOLS_2.25+0x19fc>
   11ec0:	mov	x24, x20
   11ec4:	mov	x0, x21
   11ec8:	mov	w1, #0x0                   	// #0
   11ecc:	bl	7430 <scols_reset_iter@plt>
   11ed0:	mov	x2, x22
   11ed4:	mov	x1, x21
   11ed8:	mov	x0, x19
   11edc:	bl	7ef0 <scols_table_next_column@plt>
   11ee0:	cbnz	w0, 11f40 <scols_get_library_version@@SMARTCOLS_2.25+0xf40>
   11ee4:	ldr	x0, [sp, #112]
   11ee8:	ldrb	w1, [x0, #224]
   11eec:	tbz	w1, #0, 11ed0 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   11ef0:	bl	7fb0 <scols_column_is_hidden@plt>
   11ef4:	mov	w1, w0
   11ef8:	mov	x2, x26
   11efc:	mov	x0, x19
   11f00:	cbnz	w1, 11ed0 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   11f04:	ldr	x1, [sp, #112]
   11f08:	ldr	x20, [x1, #16]
   11f0c:	bl	11980 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   11f10:	mov	w28, w0
   11f14:	cbnz	w0, 12ad4 <scols_get_library_version@@SMARTCOLS_2.25+0x1ad4>
   11f18:	ldr	x0, [sp, #112]
   11f1c:	ldr	x0, [x0, #16]
   11f20:	subs	x1, x0, x20
   11f24:	b.cs	1261c <scols_get_library_version@@SMARTCOLS_2.25+0x161c>  // b.hs, b.nlast
   11f28:	add	x24, x24, x1
   11f2c:	mov	x2, x22
   11f30:	mov	x1, x21
   11f34:	mov	x0, x19
   11f38:	bl	7ef0 <scols_table_next_column@plt>
   11f3c:	cbz	w0, 11ee4 <scols_get_library_version@@SMARTCOLS_2.25+0xee4>
   11f40:	ldr	x0, [x19, #40]
   11f44:	cmp	x24, x0
   11f48:	b.cc	12b3c <scols_get_library_version@@SMARTCOLS_2.25+0x1b3c>  // b.lo, b.ul, b.last
   11f4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   11f50:	ldr	x0, [x0, #4024]
   11f54:	ldr	w0, [x0]
   11f58:	b.hi	122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.pmore
   11f5c:	mov	x20, x24
   11f60:	b	128d0 <scols_get_library_version@@SMARTCOLS_2.25+0x18d0>
   11f64:	mov	x1, #0x0                   	// #0
   11f68:	ldr	x2, [x0, #16]
   11f6c:	b	11e60 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   11f70:	ldr	x0, [x27, #216]
   11f74:	ldr	x0, [x0, #104]
   11f78:	cmp	x0, x28
   11f7c:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   11f80:	ldr	x28, [x27, #200]
   11f84:	sub	x27, x28, #0xc8
   11f88:	mov	x0, x27
   11f8c:	bl	7fb0 <scols_column_is_hidden@plt>
   11f90:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   11f94:	ldr	x0, [x28, #16]
   11f98:	ldr	x0, [x0, #104]
   11f9c:	cmp	x0, x28
   11fa0:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   11fa4:	ldr	x28, [x28]
   11fa8:	sub	x27, x28, #0xc8
   11fac:	mov	x0, x27
   11fb0:	bl	7fb0 <scols_column_is_hidden@plt>
   11fb4:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   11fb8:	ldr	x0, [x28, #16]
   11fbc:	ldr	x0, [x0, #104]
   11fc0:	cmp	x0, x28
   11fc4:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   11fc8:	ldr	x28, [x28]
   11fcc:	sub	x27, x28, #0xc8
   11fd0:	mov	x0, x27
   11fd4:	bl	7fb0 <scols_column_is_hidden@plt>
   11fd8:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   11fdc:	ldr	x0, [x28, #16]
   11fe0:	ldr	x0, [x0, #104]
   11fe4:	cmp	x0, x28
   11fe8:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   11fec:	ldr	x28, [x28]
   11ff0:	sub	x27, x28, #0xc8
   11ff4:	mov	x0, x27
   11ff8:	bl	7fb0 <scols_column_is_hidden@plt>
   11ffc:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   12000:	ldr	x0, [x28, #16]
   12004:	ldr	x0, [x0, #104]
   12008:	cmp	x0, x28
   1200c:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   12010:	ldr	x28, [x28]
   12014:	sub	x27, x28, #0xc8
   12018:	mov	x0, x27
   1201c:	bl	7fb0 <scols_column_is_hidden@plt>
   12020:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   12024:	ldr	x0, [x28, #16]
   12028:	ldr	x0, [x0, #104]
   1202c:	cmp	x0, x28
   12030:	b.eq	12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   12034:	mov	x0, x27
   12038:	bl	11630 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   1203c:	cbz	w0, 11e50 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   12040:	ldr	x0, [sp, #112]
   12044:	mov	x1, #0x0                   	// #0
   12048:	ldr	x2, [x0, #16]
   1204c:	b	11e60 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   12050:	ldrb	w0, [x1, #224]
   12054:	mov	w24, #0x2                   	// #2
   12058:	mov	x2, x26
   1205c:	orr	w0, w0, w24
   12060:	strb	w0, [x1, #224]
   12064:	mov	x0, x19
   12068:	bl	11980 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   1206c:	mov	w28, w0
   12070:	cbz	w0, 11e24 <scols_get_library_version@@SMARTCOLS_2.25+0xe24>
   12074:	nop
   12078:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1207c:	ldr	x0, [x0, #4024]
   12080:	ldr	w0, [x0]
   12084:	and	w0, w0, #0x10
   12088:	ldrb	w1, [x19, #248]
   1208c:	and	w1, w1, #0xffffffef
   12090:	strb	w1, [x19, #248]
   12094:	cbnz	w0, 12140 <scols_get_library_version@@SMARTCOLS_2.25+0x1140>
   12098:	mov	w0, w28
   1209c:	ldp	x19, x20, [sp, #16]
   120a0:	ldp	x21, x22, [sp, #32]
   120a4:	ldp	x23, x24, [sp, #48]
   120a8:	ldp	x25, x26, [sp, #64]
   120ac:	ldp	x27, x28, [sp, #80]
   120b0:	ldp	x29, x30, [sp], #176
   120b4:	ret
   120b8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   120bc:	ldr	x21, [x1, #4024]
   120c0:	ldr	w1, [x21]
   120c4:	and	w28, w1, #0x10
   120c8:	tbnz	w1, #4, 12408 <scols_get_library_version@@SMARTCOLS_2.25+0x1408>
   120cc:	and	w0, w0, #0xffffffef
   120d0:	strb	w0, [x19, #248]
   120d4:	mov	w0, w28
   120d8:	ldp	x19, x20, [sp, #16]
   120dc:	ldp	x21, x22, [sp, #32]
   120e0:	ldp	x23, x24, [sp, #48]
   120e4:	ldp	x25, x26, [sp, #64]
   120e8:	ldp	x27, x28, [sp, #80]
   120ec:	ldp	x29, x30, [sp], #176
   120f0:	ret
   120f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   120f8:	ldr	x0, [x0, #4016]
   120fc:	ldr	x20, [x0]
   12100:	bl	76b0 <getpid@plt>
   12104:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12108:	mov	w2, w0
   1210c:	add	x4, x4, #0xc38
   12110:	mov	x0, x20
   12114:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12118:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1211c:	add	x3, x3, #0xb40
   12120:	add	x1, x1, #0xb50
   12124:	bl	8170 <fprintf@plt>
   12128:	ldr	x2, [x19, #40]
   1212c:	mov	x0, x19
   12130:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12134:	add	x1, x1, #0x560
   12138:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1213c:	b	11d7c <scols_get_library_version@@SMARTCOLS_2.25+0xd7c>
   12140:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12144:	ldr	x0, [x0, #4016]
   12148:	ldr	x21, [x0]
   1214c:	bl	76b0 <getpid@plt>
   12150:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12154:	add	x4, x4, #0xc38
   12158:	mov	w2, w0
   1215c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12160:	mov	x0, x21
   12164:	add	x3, x3, #0xb40
   12168:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1216c:	add	x1, x1, #0xb50
   12170:	bl	8170 <fprintf@plt>
   12174:	mov	x0, x19
   12178:	mov	x2, x20
   1217c:	mov	w3, w28
   12180:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12184:	add	x1, x1, #0x750
   12188:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1218c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12190:	ldr	x0, [x0, #4024]
   12194:	ldr	w0, [x0]
   12198:	tbz	w0, #4, 12098 <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   1219c:	add	x20, sp, #0x98
   121a0:	mov	w1, #0x0                   	// #0
   121a4:	mov	x0, x20
   121a8:	add	x21, sp, #0x78
   121ac:	add	x22, x19, #0x28
   121b0:	bl	7430 <scols_reset_iter@plt>
   121b4:	b	121c4 <scols_get_library_version@@SMARTCOLS_2.25+0x11c4>
   121b8:	ldr	x1, [sp, #120]
   121bc:	mov	x0, x22
   121c0:	bl	117c0 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>
   121c4:	mov	x2, x21
   121c8:	mov	x1, x20
   121cc:	mov	x0, x19
   121d0:	bl	7ef0 <scols_table_next_column@plt>
   121d4:	cbz	w0, 121b8 <scols_get_library_version@@SMARTCOLS_2.25+0x11b8>
   121d8:	mov	w0, w28
   121dc:	ldp	x19, x20, [sp, #16]
   121e0:	ldp	x21, x22, [sp, #32]
   121e4:	ldp	x23, x24, [sp, #48]
   121e8:	ldp	x25, x26, [sp, #64]
   121ec:	ldp	x27, x28, [sp, #80]
   121f0:	ldp	x29, x30, [sp], #176
   121f4:	ret
   121f8:	b.cs	129c8 <scols_get_library_version@@SMARTCOLS_2.25+0x19c8>  // b.hs, b.nlast
   121fc:	cbz	w25, 1272c <scols_get_library_version@@SMARTCOLS_2.25+0x172c>
   12200:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12204:	ldr	x0, [x0, #4024]
   12208:	ldr	w0, [x0]
   1220c:	tbnz	w0, #4, 12a44 <scols_get_library_version@@SMARTCOLS_2.25+0x1a44>
   12210:	mov	x24, x20
   12214:	mov	x0, x21
   12218:	mov	w1, #0x0                   	// #0
   1221c:	bl	7430 <scols_reset_iter@plt>
   12220:	mov	x2, x22
   12224:	mov	x1, x21
   12228:	mov	x0, x19
   1222c:	bl	7ef0 <scols_table_next_column@plt>
   12230:	cbnz	w0, 126bc <scols_get_library_version@@SMARTCOLS_2.25+0x16bc>
   12234:	ldr	x0, [sp, #112]
   12238:	ldrb	w1, [x0, #224]
   1223c:	tbz	w1, #0, 12220 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>
   12240:	bl	7fb0 <scols_column_is_hidden@plt>
   12244:	cbnz	w0, 12220 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>
   12248:	ldr	x1, [sp, #112]
   1224c:	ldr	x0, [x19, #40]
   12250:	ldr	x2, [x1, #16]
   12254:	subs	x3, x0, x24
   12258:	b.ne	1227c <scols_get_library_version@@SMARTCOLS_2.25+0x127c>  // b.any
   1225c:	str	x2, [x1, #16]
   12260:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12264:	ldr	x0, [x0, #4024]
   12268:	ldr	w0, [x0]
   1226c:	and	w0, w0, #0x10
   12270:	mov	x20, x24
   12274:	mov	w28, #0x0                   	// #0
   12278:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1227c:	ldr	x4, [x1, #32]
   12280:	add	x3, x3, x2
   12284:	sub	x2, x4, x2
   12288:	cmp	x3, x4
   1228c:	add	x24, x24, x2
   12290:	b.hi	125ec <scols_get_library_version@@SMARTCOLS_2.25+0x15ec>  // b.pmore
   12294:	mov	x24, x0
   12298:	mov	x2, x3
   1229c:	b	1225c <scols_get_library_version@@SMARTCOLS_2.25+0x125c>
   122a0:	ldr	w0, [x0]
   122a4:	mov	x24, x20
   122a8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   122ac:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   122b0:	mov	w25, #0x1                   	// #1
   122b4:	add	x26, x26, #0xc38
   122b8:	ldr	x27, [x1, #4016]
   122bc:	tbnz	w0, #4, 123b8 <scols_get_library_version@@SMARTCOLS_2.25+0x13b8>
   122c0:	mov	x0, x21
   122c4:	mov	w1, #0x0                   	// #0
   122c8:	bl	7430 <scols_reset_iter@plt>
   122cc:	mov	x20, x24
   122d0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   122d4:	ldr	x23, [x0, #4024]
   122d8:	mov	x2, x22
   122dc:	mov	x1, x21
   122e0:	mov	x0, x19
   122e4:	bl	7ef0 <scols_table_next_column@plt>
   122e8:	cbnz	w0, 12388 <scols_get_library_version@@SMARTCOLS_2.25+0x1388>
   122ec:	ldr	w0, [x23]
   122f0:	tbnz	w0, #4, 1245c <scols_get_library_version@@SMARTCOLS_2.25+0x145c>
   122f4:	ldr	x0, [sp, #112]
   122f8:	bl	7fb0 <scols_column_is_hidden@plt>
   122fc:	mov	w28, w0
   12300:	cbnz	w0, 122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12304:	ldr	x0, [x19, #40]
   12308:	cmp	x0, x20
   1230c:	b.cs	1250c <scols_get_library_version@@SMARTCOLS_2.25+0x150c>  // b.hs, b.nlast
   12310:	ldr	x0, [sp, #112]
   12314:	ldp	x2, x1, [x0, #16]
   12318:	cmp	x2, x1
   1231c:	b.eq	122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>  // b.none
   12320:	bl	7dd0 <scols_column_is_tree@plt>
   12324:	cbnz	w0, 124a4 <scols_get_library_version@@SMARTCOLS_2.25+0x14a4>
   12328:	ldr	x0, [sp, #112]
   1232c:	ldr	x1, [x0, #16]
   12330:	cbz	x1, 122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12334:	cbz	x20, 122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12338:	bl	7f60 <scols_column_is_trunc@plt>
   1233c:	cbz	w0, 124b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14b8>
   12340:	cmp	w25, #0x2
   12344:	b.eq	12524 <scols_get_library_version@@SMARTCOLS_2.25+0x1524>  // b.none
   12348:	cmp	w25, #0x3
   1234c:	b.eq	1251c <scols_get_library_version@@SMARTCOLS_2.25+0x151c>  // b.none
   12350:	cmp	w25, #0x1
   12354:	b.eq	12584 <scols_get_library_version@@SMARTCOLS_2.25+0x1584>  // b.none
   12358:	ldr	x0, [sp, #112]
   1235c:	ldr	x1, [x0, #16]
   12360:	cbnz	x1, 122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12364:	ldr	w1, [x0, #80]
   12368:	mov	x2, x22
   1236c:	orr	w1, w1, #0x20
   12370:	str	w1, [x0, #80]
   12374:	mov	x1, x21
   12378:	mov	x0, x19
   1237c:	bl	7ef0 <scols_table_next_column@plt>
   12380:	cbz	w0, 122ec <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   12384:	nop
   12388:	cmp	x24, x20
   1238c:	ldr	x0, [x19, #40]
   12390:	b.eq	12514 <scols_get_library_version@@SMARTCOLS_2.25+0x1514>  // b.none
   12394:	cmp	x20, x0
   12398:	b.ls	12604 <scols_get_library_version@@SMARTCOLS_2.25+0x1604>  // b.plast
   1239c:	cmp	w25, #0x3
   123a0:	b.gt	125fc <scols_get_library_version@@SMARTCOLS_2.25+0x15fc>
   123a4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   123a8:	mov	x24, x20
   123ac:	ldr	x0, [x0, #4024]
   123b0:	ldr	w0, [x0]
   123b4:	tbz	w0, #4, 122c0 <scols_get_library_version@@SMARTCOLS_2.25+0x12c0>
   123b8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   123bc:	ldr	x0, [x0, #4016]
   123c0:	ldr	x20, [x0]
   123c4:	bl	76b0 <getpid@plt>
   123c8:	mov	x4, x26
   123cc:	mov	w2, w0
   123d0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   123d4:	mov	x0, x20
   123d8:	add	x3, x3, #0xb40
   123dc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   123e0:	add	x1, x1, #0xb50
   123e4:	bl	8170 <fprintf@plt>
   123e8:	ldr	x4, [x19, #40]
   123ec:	mov	x3, x24
   123f0:	mov	w2, w25
   123f4:	mov	x0, x19
   123f8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   123fc:	add	x1, x1, #0x680
   12400:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12404:	b	122c0 <scols_get_library_version@@SMARTCOLS_2.25+0x12c0>
   12408:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1240c:	mov	w28, #0x0                   	// #0
   12410:	ldr	x0, [x0, #4016]
   12414:	ldr	x22, [x0]
   12418:	bl	76b0 <getpid@plt>
   1241c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12420:	mov	w2, w0
   12424:	add	x4, x4, #0xc38
   12428:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1242c:	add	x3, x3, #0xb40
   12430:	mov	x0, x22
   12434:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12438:	add	x1, x1, #0xb50
   1243c:	bl	8170 <fprintf@plt>
   12440:	mov	x0, x19
   12444:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12448:	add	x1, x1, #0x588
   1244c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12450:	ldr	w0, [x21]
   12454:	and	w0, w0, #0x10
   12458:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1245c:	ldr	x28, [x27]
   12460:	bl	76b0 <getpid@plt>
   12464:	mov	x4, x26
   12468:	mov	w2, w0
   1246c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12470:	mov	x0, x28
   12474:	add	x3, x3, #0xb40
   12478:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1247c:	add	x1, x1, #0xb50
   12480:	bl	8170 <fprintf@plt>
   12484:	ldr	x0, [sp, #112]
   12488:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1248c:	add	x1, x1, #0x6b8
   12490:	ldr	x3, [x0, #16]
   12494:	ldr	x4, [x0, #48]
   12498:	ldr	x2, [x0, #168]
   1249c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   124a0:	b	122f4 <scols_get_library_version@@SMARTCOLS_2.25+0x12f4>
   124a4:	ldr	x0, [sp, #112]
   124a8:	ldr	x1, [x0, #48]
   124ac:	cmp	x1, x20
   124b0:	b.cc	1232c <scols_get_library_version@@SMARTCOLS_2.25+0x132c>  // b.lo, b.ul, b.last
   124b4:	b	122d8 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   124b8:	ldr	x0, [sp, #112]
   124bc:	bl	78f0 <scols_column_is_wrap@plt>
   124c0:	cbnz	w0, 125dc <scols_get_library_version@@SMARTCOLS_2.25+0x15dc>
   124c4:	cmp	w25, #0x3
   124c8:	ldr	x0, [sp, #112]
   124cc:	b.ne	1235c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.any
   124d0:	ldr	d0, [x0, #56]
   124d4:	fcmpe	d0, #0.0
   124d8:	b.ls	1235c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.plast
   124dc:	fmov	d1, #1.000000000000000000e+00
   124e0:	fcmpe	d0, d1
   124e4:	b.ge	1235c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.tcont
   124e8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   124ec:	ldr	x1, [x1, #4024]
   124f0:	ldr	w1, [x1]
   124f4:	tbnz	w1, #4, 126e0 <scols_get_library_version@@SMARTCOLS_2.25+0x16e0>
   124f8:	ldr	x1, [x0, #16]
   124fc:	sub	x20, x20, #0x1
   12500:	sub	x1, x1, #0x1
   12504:	str	x1, [x0, #16]
   12508:	b	12360 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>
   1250c:	cmp	x24, x20
   12510:	b.ne	12078 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>  // b.any
   12514:	add	w25, w25, #0x1
   12518:	b	12394 <scols_get_library_version@@SMARTCOLS_2.25+0x1394>
   1251c:	ldr	x0, [sp, #112]
   12520:	b	124d0 <scols_get_library_version@@SMARTCOLS_2.25+0x14d0>
   12524:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12528:	ldr	x0, [x0, #4024]
   1252c:	ldr	w0, [x0]
   12530:	tbnz	w0, #4, 1253c <scols_get_library_version@@SMARTCOLS_2.25+0x153c>
   12534:	ldr	x0, [sp, #112]
   12538:	b	124f8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   1253c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12540:	ldr	x0, [x0, #4016]
   12544:	ldr	x28, [x0]
   12548:	bl	76b0 <getpid@plt>
   1254c:	mov	x4, x26
   12550:	mov	w2, w0
   12554:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12558:	add	x3, x3, #0xb40
   1255c:	mov	x0, x28
   12560:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12564:	add	x1, x1, #0xb50
   12568:	bl	8170 <fprintf@plt>
   1256c:	mov	x0, x19
   12570:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12574:	add	x1, x1, #0x708
   12578:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1257c:	ldr	x0, [sp, #112]
   12580:	b	124f8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   12584:	ldr	x0, [sp, #112]
   12588:	ldr	d0, [x0, #56]
   1258c:	ldr	x1, [x0, #16]
   12590:	fcmpe	d0, #0.0
   12594:	b.ls	12360 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.plast
   12598:	fmov	d1, #1.000000000000000000e+00
   1259c:	fcmpe	d0, d1
   125a0:	b.ge	12360 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.tcont
   125a4:	ldr	d1, [x19, #40]
   125a8:	ucvtf	d1, d1
   125ac:	fmul	d0, d1, d0
   125b0:	fcvtzu	x2, d0
   125b4:	cmp	x2, x1
   125b8:	b.hi	12360 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.pmore
   125bc:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   125c0:	ldr	x2, [x2, #4024]
   125c4:	ldr	w2, [x2]
   125c8:	tbnz	w2, #4, 128dc <scols_get_library_version@@SMARTCOLS_2.25+0x18dc>
   125cc:	sub	x1, x1, #0x1
   125d0:	sub	x20, x20, #0x1
   125d4:	str	x1, [x0, #16]
   125d8:	b	12360 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>
   125dc:	ldr	x0, [sp, #112]
   125e0:	bl	7850 <scols_column_is_customwrap@plt>
   125e4:	cbz	w0, 12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1340>
   125e8:	b	124c4 <scols_get_library_version@@SMARTCOLS_2.25+0x14c4>
   125ec:	str	x4, [x1, #16]
   125f0:	cmp	x0, x24
   125f4:	b.ne	12220 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>  // b.any
   125f8:	b	12260 <scols_get_library_version@@SMARTCOLS_2.25+0x1260>
   125fc:	ldrb	w0, [x19, #249]
   12600:	tbnz	w0, #6, 1281c <scols_get_library_version@@SMARTCOLS_2.25+0x181c>
   12604:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12608:	mov	w28, #0x0                   	// #0
   1260c:	ldr	x0, [x0, #4024]
   12610:	ldr	w0, [x0]
   12614:	and	w0, w0, #0x10
   12618:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1261c:	sub	w25, w25, #0x1
   12620:	b	11ed0 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   12624:	mov	x0, x19
   12628:	bl	7910 <scols_table_is_maxout@plt>
   1262c:	cbz	w0, 126b4 <scols_get_library_version@@SMARTCOLS_2.25+0x16b4>
   12630:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12634:	ldr	x0, [x0, #4024]
   12638:	ldr	w0, [x0]
   1263c:	tbnz	w0, #4, 12978 <scols_get_library_version@@SMARTCOLS_2.25+0x1978>
   12640:	mov	x0, x21
   12644:	mov	w1, #0x0                   	// #0
   12648:	bl	7430 <scols_reset_iter@plt>
   1264c:	ldr	x3, [x19, #40]
   12650:	mov	x2, x22
   12654:	mov	x1, x21
   12658:	mov	x0, x19
   1265c:	cmp	x3, x23
   12660:	b.cs	126a4 <scols_get_library_version@@SMARTCOLS_2.25+0x16a4>  // b.hs, b.nlast
   12664:	bl	7ef0 <scols_table_next_column@plt>
   12668:	cbnz	w0, 126a4 <scols_get_library_version@@SMARTCOLS_2.25+0x16a4>
   1266c:	ldr	x0, [sp, #112]
   12670:	bl	7fb0 <scols_column_is_hidden@plt>
   12674:	cbnz	w0, 1264c <scols_get_library_version@@SMARTCOLS_2.25+0x164c>
   12678:	ldr	x1, [sp, #112]
   1267c:	sub	x23, x23, #0x1
   12680:	ldr	x3, [x19, #40]
   12684:	mov	x2, x22
   12688:	ldr	x0, [x1, #24]
   1268c:	cmp	x3, x23
   12690:	sub	x0, x0, #0x1
   12694:	str	x0, [x1, #24]
   12698:	mov	x1, x21
   1269c:	mov	x0, x19
   126a0:	b.cc	12664 <scols_get_library_version@@SMARTCOLS_2.25+0x1664>  // b.lo, b.ul, b.last
   126a4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   126a8:	ldr	x0, [x0, #4024]
   126ac:	ldr	w0, [x0]
   126b0:	tbnz	w0, #4, 12928 <scols_get_library_version@@SMARTCOLS_2.25+0x1928>
   126b4:	ldr	x0, [x19, #40]
   126b8:	b	11ea4 <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   126bc:	ldr	x0, [x19, #40]
   126c0:	cmp	x0, x24
   126c4:	b.hi	12728 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>  // b.pmore
   126c8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   126cc:	cmp	x24, x0
   126d0:	ldr	x1, [x1, #4024]
   126d4:	ldr	w0, [x1]
   126d8:	b.hi	122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.pmore
   126dc:	b	1226c <scols_get_library_version@@SMARTCOLS_2.25+0x126c>
   126e0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   126e4:	ldr	x0, [x0, #4016]
   126e8:	ldr	x28, [x0]
   126ec:	bl	76b0 <getpid@plt>
   126f0:	mov	x4, x26
   126f4:	mov	w2, w0
   126f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   126fc:	add	x3, x3, #0xb40
   12700:	mov	x0, x28
   12704:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12708:	add	x1, x1, #0xb50
   1270c:	bl	8170 <fprintf@plt>
   12710:	mov	x0, x19
   12714:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12718:	add	x1, x1, #0x728
   1271c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12720:	ldr	x0, [sp, #112]
   12724:	b	124f8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   12728:	mov	x20, x24
   1272c:	mov	x0, x19
   12730:	bl	7910 <scols_table_is_maxout@plt>
   12734:	cbz	w0, 127b0 <scols_get_library_version@@SMARTCOLS_2.25+0x17b0>
   12738:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1273c:	ldr	x0, [x0, #4024]
   12740:	ldr	w0, [x0]
   12744:	tbnz	w0, #4, 12aec <scols_get_library_version@@SMARTCOLS_2.25+0x1aec>
   12748:	ldr	x0, [x19, #40]
   1274c:	mov	x24, x20
   12750:	cmp	x24, x0
   12754:	b.cs	129e4 <scols_get_library_version@@SMARTCOLS_2.25+0x19e4>  // b.hs, b.nlast
   12758:	mov	x0, x21
   1275c:	mov	w1, #0x0                   	// #0
   12760:	bl	7430 <scols_reset_iter@plt>
   12764:	nop
   12768:	mov	x2, x22
   1276c:	mov	x1, x21
   12770:	mov	x0, x19
   12774:	bl	7ef0 <scols_table_next_column@plt>
   12778:	cbnz	w0, 129d8 <scols_get_library_version@@SMARTCOLS_2.25+0x19d8>
   1277c:	ldr	x0, [sp, #112]
   12780:	bl	7fb0 <scols_column_is_hidden@plt>
   12784:	cbnz	w0, 12768 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>
   12788:	ldr	x1, [sp, #112]
   1278c:	add	x24, x24, #0x1
   12790:	ldr	x2, [x19, #40]
   12794:	ldr	x0, [x1, #16]
   12798:	cmp	x2, x24
   1279c:	add	x0, x0, #0x1
   127a0:	str	x0, [x1, #16]
   127a4:	b.ne	12768 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>  // b.any
   127a8:	mov	x0, x24
   127ac:	b	12750 <scols_get_library_version@@SMARTCOLS_2.25+0x1750>
   127b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   127b4:	ldr	x1, [x0, #4024]
   127b8:	ldr	x0, [x19, #40]
   127bc:	ldr	w1, [x1]
   127c0:	cmp	x0, x20
   127c4:	and	w1, w1, #0x10
   127c8:	b.ls	12b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1b34>  // b.plast
   127cc:	ldr	x23, [x19, #104]
   127d0:	sub	x24, x23, #0xc8
   127d4:	cbnz	w1, 12a8c <scols_get_library_version@@SMARTCOLS_2.25+0x1a8c>
   127d8:	mov	x0, x24
   127dc:	bl	7ba0 <scols_column_is_right@plt>
   127e0:	mov	w28, w0
   127e4:	cbnz	w0, 128b4 <scols_get_library_version@@SMARTCOLS_2.25+0x18b4>
   127e8:	ldr	x2, [x19, #40]
   127ec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   127f0:	cmp	x2, x20
   127f4:	ldr	x0, [x0, #4024]
   127f8:	b.eq	12610 <scols_get_library_version@@SMARTCOLS_2.25+0x1610>  // b.none
   127fc:	ldur	x1, [x23, #-184]
   12800:	ldr	w0, [x0]
   12804:	add	x1, x2, x1
   12808:	sub	x1, x1, x20
   1280c:	and	w0, w0, #0x10
   12810:	mov	x20, x2
   12814:	stur	x1, [x23, #-184]
   12818:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1281c:	mov	x0, x21
   12820:	mov	w1, #0x1                   	// #1
   12824:	bl	7430 <scols_reset_iter@plt>
   12828:	mov	x2, x22
   1282c:	mov	x1, x21
   12830:	mov	x0, x19
   12834:	bl	7ef0 <scols_table_next_column@plt>
   12838:	cbnz	w0, 12604 <scols_get_library_version@@SMARTCOLS_2.25+0x1604>
   1283c:	ldr	x0, [sp, #112]
   12840:	bl	7fb0 <scols_column_is_hidden@plt>
   12844:	mov	w28, w0
   12848:	cbnz	w0, 12828 <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   1284c:	ldr	x1, [x19, #40]
   12850:	cmp	x1, x20
   12854:	b.cs	12078 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>  // b.hs, b.nlast
   12858:	ldp	x4, x2, [sp, #104]
   1285c:	ldr	x0, [x2, #16]
   12860:	ldr	w3, [x2, #80]
   12864:	add	x6, x0, x4
   12868:	sub	x4, x20, x0
   1286c:	orr	w5, w3, #0x20
   12870:	add	x0, x1, x0
   12874:	cmp	x1, x4
   12878:	b.ls	128a8 <scols_get_library_version@@SMARTCOLS_2.25+0x18a8>  // b.plast
   1287c:	orr	w3, w3, #0x1
   12880:	sub	x0, x0, x20
   12884:	str	x0, [x2, #16]
   12888:	mov	x20, x1
   1288c:	str	w3, [x2, #80]
   12890:	mov	x1, x21
   12894:	mov	x2, x22
   12898:	mov	x0, x19
   1289c:	bl	7ef0 <scols_table_next_column@plt>
   128a0:	cbz	w0, 1283c <scols_get_library_version@@SMARTCOLS_2.25+0x183c>
   128a4:	b	12604 <scols_get_library_version@@SMARTCOLS_2.25+0x1604>
   128a8:	sub	x20, x20, x6
   128ac:	str	w5, [x2, #80]
   128b0:	b	12828 <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   128b4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   128b8:	mov	x24, x20
   128bc:	ldr	x1, [x19, #40]
   128c0:	ldr	x0, [x0, #4024]
   128c4:	cmp	x1, x20
   128c8:	ldr	w0, [x0]
   128cc:	b.cc	122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.lo, b.ul, b.last
   128d0:	and	w0, w0, #0x10
   128d4:	mov	w28, #0x0                   	// #0
   128d8:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   128dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   128e0:	ldr	x0, [x0, #4016]
   128e4:	ldr	x28, [x0]
   128e8:	bl	76b0 <getpid@plt>
   128ec:	mov	x4, x26
   128f0:	mov	w2, w0
   128f4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   128f8:	add	x3, x3, #0xb40
   128fc:	mov	x0, x28
   12900:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12904:	add	x1, x1, #0xb50
   12908:	bl	8170 <fprintf@plt>
   1290c:	mov	x0, x19
   12910:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12914:	add	x1, x1, #0x6e0
   12918:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1291c:	ldr	x0, [sp, #112]
   12920:	ldr	x1, [x0, #16]
   12924:	b	125cc <scols_get_library_version@@SMARTCOLS_2.25+0x15cc>
   12928:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1292c:	ldr	x0, [x0, #4016]
   12930:	ldr	x24, [x0]
   12934:	bl	76b0 <getpid@plt>
   12938:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1293c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12940:	add	x4, x4, #0xc38
   12944:	add	x3, x3, #0xb40
   12948:	mov	w2, w0
   1294c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12950:	mov	x0, x24
   12954:	add	x1, x1, #0xb50
   12958:	bl	8170 <fprintf@plt>
   1295c:	mov	x0, x19
   12960:	mov	x2, x23
   12964:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12968:	add	x1, x1, #0x5d8
   1296c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12970:	ldr	x0, [x19, #40]
   12974:	b	11ea4 <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   12978:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1297c:	ldr	x0, [x0, #4016]
   12980:	ldr	x24, [x0]
   12984:	bl	76b0 <getpid@plt>
   12988:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1298c:	mov	w2, w0
   12990:	add	x4, x4, #0xc38
   12994:	mov	x0, x24
   12998:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1299c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   129a0:	add	x3, x3, #0xb40
   129a4:	add	x1, x1, #0xb50
   129a8:	bl	8170 <fprintf@plt>
   129ac:	ldr	x3, [x19, #40]
   129b0:	mov	x2, x23
   129b4:	mov	x0, x19
   129b8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   129bc:	add	x1, x1, #0x5a0
   129c0:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   129c4:	b	12640 <scols_get_library_version@@SMARTCOLS_2.25+0x1640>
   129c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   129cc:	ldr	x0, [x0, #4024]
   129d0:	ldr	w0, [x0]
   129d4:	b	128d0 <scols_get_library_version@@SMARTCOLS_2.25+0x18d0>
   129d8:	ldr	x0, [x19, #40]
   129dc:	cmp	x0, x24
   129e0:	b.hi	12758 <scols_get_library_version@@SMARTCOLS_2.25+0x1758>  // b.pmore
   129e4:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   129e8:	cmp	x0, x24
   129ec:	ldr	x1, [x1, #4024]
   129f0:	ldr	w0, [x1]
   129f4:	b.cc	122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.lo, b.ul, b.last
   129f8:	b	1226c <scols_get_library_version@@SMARTCOLS_2.25+0x126c>
   129fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12a00:	ldr	x0, [x0, #4016]
   12a04:	ldr	x23, [x0]
   12a08:	bl	76b0 <getpid@plt>
   12a0c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a10:	mov	w2, w0
   12a14:	add	x4, x4, #0xc38
   12a18:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a1c:	add	x3, x3, #0xb40
   12a20:	mov	x0, x23
   12a24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a28:	add	x1, x1, #0xb50
   12a2c:	bl	8170 <fprintf@plt>
   12a30:	mov	x0, x19
   12a34:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12a38:	add	x1, x1, #0x5f8
   12a3c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12a40:	b	11ec0 <scols_get_library_version@@SMARTCOLS_2.25+0xec0>
   12a44:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12a48:	ldr	x0, [x0, #4016]
   12a4c:	ldr	x23, [x0]
   12a50:	bl	76b0 <getpid@plt>
   12a54:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a58:	mov	w2, w0
   12a5c:	add	x4, x4, #0xc38
   12a60:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a64:	add	x3, x3, #0xb40
   12a68:	mov	x0, x23
   12a6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12a70:	add	x1, x1, #0xb50
   12a74:	bl	8170 <fprintf@plt>
   12a78:	mov	x0, x19
   12a7c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12a80:	add	x1, x1, #0x618
   12a84:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12a88:	b	12210 <scols_get_library_version@@SMARTCOLS_2.25+0x1210>
   12a8c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12a90:	ldr	x0, [x0, #4016]
   12a94:	ldr	x25, [x0]
   12a98:	bl	76b0 <getpid@plt>
   12a9c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12aa0:	mov	w2, w0
   12aa4:	add	x4, x4, #0xc38
   12aa8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12aac:	add	x3, x3, #0xb40
   12ab0:	mov	x0, x25
   12ab4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12ab8:	add	x1, x1, #0xb50
   12abc:	bl	8170 <fprintf@plt>
   12ac0:	mov	x0, x19
   12ac4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12ac8:	add	x1, x1, #0x660
   12acc:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12ad0:	b	127d8 <scols_get_library_version@@SMARTCOLS_2.25+0x17d8>
   12ad4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12ad8:	mov	x20, x24
   12adc:	ldr	x0, [x0, #4024]
   12ae0:	ldr	w0, [x0]
   12ae4:	and	w0, w0, #0x10
   12ae8:	b	12088 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   12aec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12af0:	ldr	x0, [x0, #4016]
   12af4:	ldr	x23, [x0]
   12af8:	bl	76b0 <getpid@plt>
   12afc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12b00:	mov	w2, w0
   12b04:	add	x4, x4, #0xc38
   12b08:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12b0c:	add	x3, x3, #0xb40
   12b10:	mov	x0, x23
   12b14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12b18:	add	x1, x1, #0xb50
   12b1c:	bl	8170 <fprintf@plt>
   12b20:	mov	x0, x19
   12b24:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12b28:	add	x1, x1, #0x640
   12b2c:	bl	11560 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12b30:	b	12748 <scols_get_library_version@@SMARTCOLS_2.25+0x1748>
   12b34:	mov	x24, x20
   12b38:	b	126c8 <scols_get_library_version@@SMARTCOLS_2.25+0x16c8>
   12b3c:	mov	x20, x24
   12b40:	b	121fc <scols_get_library_version@@SMARTCOLS_2.25+0x11fc>
   12b44:	nop
   12b48:	stp	x29, x30, [sp, #-272]!
   12b4c:	mov	x29, sp
   12b50:	stp	x19, x20, [sp, #16]
   12b54:	mov	x20, x1
   12b58:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12b5c:	str	q0, [sp, #96]
   12b60:	str	q1, [sp, #112]
   12b64:	str	q2, [sp, #128]
   12b68:	str	q3, [sp, #144]
   12b6c:	str	q4, [sp, #160]
   12b70:	str	q5, [sp, #176]
   12b74:	str	q6, [sp, #192]
   12b78:	str	q7, [sp, #208]
   12b7c:	stp	x2, x3, [sp, #224]
   12b80:	stp	x4, x5, [sp, #240]
   12b84:	stp	x6, x7, [sp, #256]
   12b88:	cbz	x0, 12b9c <scols_get_library_version@@SMARTCOLS_2.25+0x1b9c>
   12b8c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12b90:	ldr	x1, [x1, #4024]
   12b94:	ldr	w1, [x1]
   12b98:	tbz	w1, #24, 12bf8 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf8>
   12b9c:	ldr	x19, [x19, #4016]
   12ba0:	add	x0, sp, #0x110
   12ba4:	add	x5, sp, #0x110
   12ba8:	stp	x0, x5, [sp, #64]
   12bac:	mov	w3, #0xffffff80            	// #-128
   12bb0:	add	x2, sp, #0xe0
   12bb4:	mov	w4, #0xffffffd0            	// #-48
   12bb8:	str	x2, [sp, #80]
   12bbc:	mov	x1, x20
   12bc0:	stp	w4, w3, [sp, #88]
   12bc4:	add	x2, sp, #0x20
   12bc8:	ldp	x4, x5, [sp, #64]
   12bcc:	ldr	x0, [x19]
   12bd0:	stp	x4, x5, [sp, #32]
   12bd4:	ldp	x4, x5, [sp, #80]
   12bd8:	stp	x4, x5, [sp, #48]
   12bdc:	bl	8020 <vfprintf@plt>
   12be0:	ldr	x1, [x19]
   12be4:	mov	w0, #0xa                   	// #10
   12be8:	bl	7560 <fputc@plt>
   12bec:	ldp	x19, x20, [sp, #16]
   12bf0:	ldp	x29, x30, [sp], #272
   12bf4:	ret
   12bf8:	ldr	x3, [x19, #4016]
   12bfc:	mov	x2, x0
   12c00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12c04:	add	x1, x1, #0xb28
   12c08:	ldr	x0, [x3]
   12c0c:	bl	8170 <fprintf@plt>
   12c10:	b	12b9c <scols_get_library_version@@SMARTCOLS_2.25+0x1b9c>
   12c14:	nop
   12c18:	stp	x29, x30, [sp, #-80]!
   12c1c:	mov	x29, sp
   12c20:	stp	x19, x20, [sp, #16]
   12c24:	mov	x19, x0
   12c28:	ldr	x0, [x0, #128]
   12c2c:	stp	x21, x22, [sp, #32]
   12c30:	cbz	x0, 12c60 <scols_get_library_version@@SMARTCOLS_2.25+0x1c60>
   12c34:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12c38:	add	x1, x19, #0x60
   12c3c:	str	x1, [x19, #104]
   12c40:	add	x4, x0, #0x10
   12c44:	ldr	x2, [x2, #4024]
   12c48:	ldr	x3, [x0, #24]
   12c4c:	str	x1, [x0, #24]
   12c50:	ldr	w0, [x2]
   12c54:	stp	x4, x3, [x19, #96]
   12c58:	str	x1, [x3]
   12c5c:	tbnz	w0, #7, 12cf8 <scols_get_library_version@@SMARTCOLS_2.25+0x1cf8>
   12c60:	add	x20, sp, #0x38
   12c64:	mov	w1, #0x0                   	// #0
   12c68:	mov	x0, x20
   12c6c:	add	x21, sp, #0x30
   12c70:	bl	7430 <scols_reset_iter@plt>
   12c74:	mov	x2, x21
   12c78:	mov	x1, x20
   12c7c:	mov	x0, x19
   12c80:	bl	81c0 <scols_line_next_child@plt>
   12c84:	cbnz	w0, 12ca4 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca4>
   12c88:	ldr	x0, [sp, #48]
   12c8c:	bl	12c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1c18>
   12c90:	mov	x2, x21
   12c94:	mov	x1, x20
   12c98:	mov	x0, x19
   12c9c:	bl	81c0 <scols_line_next_child@plt>
   12ca0:	cbz	w0, 12c88 <scols_get_library_version@@SMARTCOLS_2.25+0x1c88>
   12ca4:	ldr	x1, [x19, #128]
   12ca8:	cbz	x1, 12ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce8>
   12cac:	ldr	x2, [x1, #24]
   12cb0:	add	x0, x19, #0x60
   12cb4:	cmp	x2, x0
   12cb8:	b.ne	12ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce8>  // b.any
   12cbc:	ldp	x3, x0, [x1, #8]
   12cc0:	add	x2, x1, #0x10
   12cc4:	mov	x1, #0x0                   	// #0
   12cc8:	cmp	x2, x0
   12ccc:	b.eq	12ce0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce0>  // b.none
   12cd0:	ldr	x0, [x0]
   12cd4:	add	x1, x1, #0x1
   12cd8:	cmp	x2, x0
   12cdc:	b.ne	12cd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1cd0>  // b.any
   12ce0:	cmp	x3, x1
   12ce4:	b.eq	12d6c <scols_get_library_version@@SMARTCOLS_2.25+0x1d6c>  // b.none
   12ce8:	ldp	x19, x20, [sp, #16]
   12cec:	ldp	x21, x22, [sp, #32]
   12cf0:	ldp	x29, x30, [sp], #80
   12cf4:	ret
   12cf8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12cfc:	ldr	x0, [x0, #4016]
   12d00:	ldr	x20, [x0]
   12d04:	bl	76b0 <getpid@plt>
   12d08:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12d0c:	mov	w2, w0
   12d10:	add	x4, x4, #0x790
   12d14:	mov	x0, x20
   12d18:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12d1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12d20:	add	x3, x3, #0xb40
   12d24:	add	x1, x1, #0xb50
   12d28:	bl	8170 <fprintf@plt>
   12d2c:	ldr	x0, [x19, #128]
   12d30:	mov	x4, #0x0                   	// #0
   12d34:	add	x2, x0, #0x10
   12d38:	ldp	x3, x1, [x0, #8]
   12d3c:	cmp	x2, x1
   12d40:	b.eq	12d58 <scols_get_library_version@@SMARTCOLS_2.25+0x1d58>  // b.none
   12d44:	nop
   12d48:	ldr	x1, [x1]
   12d4c:	add	x4, x4, #0x1
   12d50:	cmp	x2, x1
   12d54:	b.ne	12d48 <scols_get_library_version@@SMARTCOLS_2.25+0x1d48>  // b.any
   12d58:	mov	x2, x19
   12d5c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12d60:	add	x1, x1, #0x798
   12d64:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   12d68:	b	12c60 <scols_get_library_version@@SMARTCOLS_2.25+0x1c60>
   12d6c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12d70:	ldr	x0, [x0, #4024]
   12d74:	ldr	w0, [x0]
   12d78:	tbnz	w0, #7, 12dbc <scols_get_library_version@@SMARTCOLS_2.25+0x1dbc>
   12d7c:	mov	x0, x20
   12d80:	mov	w1, #0x0                   	// #0
   12d84:	bl	7430 <scols_reset_iter@plt>
   12d88:	mov	x2, x21
   12d8c:	mov	x1, x20
   12d90:	mov	x0, x19
   12d94:	bl	9d38 <scols_line_next_child@@SMARTCOLS_2.25+0x78>
   12d98:	cbnz	w0, 12ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce8>
   12d9c:	ldr	x0, [sp, #48]
   12da0:	bl	12c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1c18>
   12da4:	mov	x2, x21
   12da8:	mov	x1, x20
   12dac:	mov	x0, x19
   12db0:	bl	9d38 <scols_line_next_child@@SMARTCOLS_2.25+0x78>
   12db4:	cbz	w0, 12d9c <scols_get_library_version@@SMARTCOLS_2.25+0x1d9c>
   12db8:	b	12ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce8>
   12dbc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12dc0:	ldr	x0, [x0, #4016]
   12dc4:	ldr	x22, [x0]
   12dc8:	bl	76b0 <getpid@plt>
   12dcc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12dd0:	mov	w2, w0
   12dd4:	add	x4, x4, #0x790
   12dd8:	mov	x0, x22
   12ddc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12de0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12de4:	add	x3, x3, #0xb40
   12de8:	add	x1, x1, #0xb50
   12dec:	bl	8170 <fprintf@plt>
   12df0:	ldr	x0, [x19, #128]
   12df4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12df8:	add	x1, x1, #0x7b8
   12dfc:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   12e00:	b	12d7c <scols_get_library_version@@SMARTCOLS_2.25+0x1d7c>
   12e04:	nop
   12e08:	stp	x29, x30, [sp, #-16]!
   12e0c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e14:	mov	x29, sp
   12e18:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e1c:	add	x3, x3, #0xb98
   12e20:	add	x1, x1, #0x7c8
   12e24:	add	x0, x0, #0x7e8
   12e28:	mov	w2, #0x9d                  	// #157
   12e2c:	bl	8040 <__assert_fail@plt>
   12e30:	stp	x29, x30, [sp, #-16]!
   12e34:	mov	x29, sp
   12e38:	tbnz	w0, #31, 12e58 <scols_get_library_version@@SMARTCOLS_2.25+0x1e58>
   12e3c:	cmp	w0, #0x7
   12e40:	b.gt	12e78 <scols_get_library_version@@SMARTCOLS_2.25+0x1e78>
   12e44:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12e48:	add	x1, x1, #0x5a0
   12e4c:	ldp	x29, x30, [sp], #16
   12e50:	ldr	x0, [x1, w0, sxtw #3]
   12e54:	ret
   12e58:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e5c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e60:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12e64:	add	x3, x3, #0xb98
   12e68:	add	x1, x1, #0x7c8
   12e6c:	add	x0, x0, #0x810
   12e70:	mov	w2, #0x9c                  	// #156
   12e74:	bl	8040 <__assert_fail@plt>
   12e78:	bl	12e08 <scols_get_library_version@@SMARTCOLS_2.25+0x1e08>
   12e7c:	nop
   12e80:	stp	x29, x30, [sp, #-96]!
   12e84:	mov	x29, sp
   12e88:	stp	x25, x26, [sp, #64]
   12e8c:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12e90:	stp	x19, x20, [sp, #16]
   12e94:	mov	x19, x2
   12e98:	ldr	x20, [x25, #4024]
   12e9c:	stp	x21, x22, [sp, #32]
   12ea0:	mov	x22, x0
   12ea4:	stp	x23, x24, [sp, #48]
   12ea8:	mov	x24, x1
   12eac:	ldr	w0, [x20]
   12eb0:	and	w2, w0, #0x8
   12eb4:	tbnz	w0, #3, 12fcc <scols_get_library_version@@SMARTCOLS_2.25+0x1fcc>
   12eb8:	ldr	w20, [x19, #64]
   12ebc:	ldr	x0, [x24, #128]
   12ec0:	cmp	x19, x0
   12ec4:	cbnz	w20, 12f18 <scols_get_library_version@@SMARTCOLS_2.25+0x1f18>
   12ec8:	b.eq	12ef8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef8>  // b.none
   12ecc:	cbnz	w2, 13040 <scols_get_library_version@@SMARTCOLS_2.25+0x2040>
   12ed0:	cmp	w20, #0x3
   12ed4:	b.eq	1323c <scols_get_library_version@@SMARTCOLS_2.25+0x223c>  // b.none
   12ed8:	cbnz	w20, 1348c <scols_get_library_version@@SMARTCOLS_2.25+0x248c>
   12edc:	mov	w0, w20
   12ee0:	ldp	x19, x20, [sp, #16]
   12ee4:	ldp	x21, x22, [sp, #32]
   12ee8:	ldp	x23, x24, [sp, #48]
   12eec:	ldp	x25, x26, [sp, #64]
   12ef0:	ldp	x29, x30, [sp], #96
   12ef4:	ret
   12ef8:	ldr	x1, [x19, #16]
   12efc:	add	x0, x24, #0x60
   12f00:	cmp	x1, x0
   12f04:	b.ne	12ecc <scols_get_library_version@@SMARTCOLS_2.25+0x1ecc>  // b.any
   12f08:	cbz	w2, 130cc <scols_get_library_version@@SMARTCOLS_2.25+0x20cc>
   12f0c:	mov	w23, #0x1                   	// #1
   12f10:	stp	x27, x28, [sp, #80]
   12f14:	b	13048 <scols_get_library_version@@SMARTCOLS_2.25+0x2048>
   12f18:	b.eq	13274 <scols_get_library_version@@SMARTCOLS_2.25+0x2274>  // b.none
   12f1c:	ldr	x0, [x24, #120]
   12f20:	cmp	x19, x0
   12f24:	b.eq	13024 <scols_get_library_version@@SMARTCOLS_2.25+0x2024>  // b.none
   12f28:	sub	w0, w20, #0x1
   12f2c:	cmp	w0, #0x1
   12f30:	ccmp	w20, #0x6, #0x4, hi  // hi = pmore
   12f34:	b.eq	13268 <scols_get_library_version@@SMARTCOLS_2.25+0x2268>  // b.none
   12f38:	sub	w0, w20, #0x3
   12f3c:	cmp	w0, #0x1
   12f40:	ccmp	w20, #0x7, #0x4, hi  // hi = pmore
   12f44:	b.ne	12ecc <scols_get_library_version@@SMARTCOLS_2.25+0x1ecc>  // b.any
   12f48:	mov	w23, #0x7                   	// #7
   12f4c:	cbnz	w2, 1324c <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   12f50:	cmp	w20, #0x5
   12f54:	b.eq	13418 <scols_get_library_version@@SMARTCOLS_2.25+0x2418>  // b.none
   12f58:	cmp	w20, #0x3
   12f5c:	b.ne	130d4 <scols_get_library_version@@SMARTCOLS_2.25+0x20d4>  // b.any
   12f60:	ldr	x0, [x25, #4024]
   12f64:	and	w1, w23, #0xfffffffd
   12f68:	cmp	w1, #0x5
   12f6c:	ldr	w1, [x0]
   12f70:	b.eq	130dc <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>  // b.none
   12f74:	and	w0, w23, #0xfffffffb
   12f78:	cbz	w0, 130dc <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   12f7c:	tbz	w1, #3, 13494 <scols_get_library_version@@SMARTCOLS_2.25+0x2494>
   12f80:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12f84:	ldr	x0, [x0, #4016]
   12f88:	ldr	x19, [x0]
   12f8c:	bl	76b0 <getpid@plt>
   12f90:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12f94:	mov	w2, w0
   12f98:	add	x4, x4, #0xb98
   12f9c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12fa0:	add	x3, x3, #0xb40
   12fa4:	mov	x0, x19
   12fa8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12fac:	add	x1, x1, #0xb50
   12fb0:	bl	8170 <fprintf@plt>
   12fb4:	mov	x0, x24
   12fb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   12fbc:	add	x1, x1, #0x8a8
   12fc0:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   12fc4:	stp	x27, x28, [sp, #80]
   12fc8:	bl	7a80 <abort@plt>
   12fcc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   12fd0:	ldr	x0, [x0, #4016]
   12fd4:	ldr	x21, [x0]
   12fd8:	bl	76b0 <getpid@plt>
   12fdc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12fe0:	mov	w2, w0
   12fe4:	add	x4, x4, #0xb98
   12fe8:	mov	x0, x21
   12fec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12ff0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   12ff4:	add	x3, x3, #0xb40
   12ff8:	add	x1, x1, #0xb50
   12ffc:	bl	8170 <fprintf@plt>
   13000:	ldr	x3, [x22, #152]
   13004:	mov	x2, x19
   13008:	mov	x0, x24
   1300c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13010:	add	x1, x1, #0x820
   13014:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13018:	ldr	w2, [x20]
   1301c:	and	w2, w2, #0x8
   13020:	b	12eb8 <scols_get_library_version@@SMARTCOLS_2.25+0x1eb8>
   13024:	ldr	x1, [x19, #40]
   13028:	add	x0, x24, #0x50
   1302c:	cmp	x1, x0
   13030:	cset	w23, eq  // eq = none
   13034:	add	w23, w23, #0x4
   13038:	cbz	w2, 12f50 <scols_get_library_version@@SMARTCOLS_2.25+0x1f50>
   1303c:	b	1324c <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   13040:	mov	w23, #0x0                   	// #0
   13044:	stp	x27, x28, [sp, #80]
   13048:	adrp	x27, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1304c:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13050:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13054:	ldr	x27, [x27, #4016]
   13058:	add	x26, x26, #0xb98
   1305c:	add	x21, x21, #0xb40
   13060:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13064:	add	x20, x20, #0xb50
   13068:	ldr	x28, [x27]
   1306c:	bl	76b0 <getpid@plt>
   13070:	mov	x4, x26
   13074:	mov	w2, w0
   13078:	mov	x3, x21
   1307c:	mov	x0, x28
   13080:	mov	x1, x20
   13084:	bl	8170 <fprintf@plt>
   13088:	ldr	w2, [x19, #64]
   1308c:	tbnz	w2, #31, 133ac <scols_get_library_version@@SMARTCOLS_2.25+0x23ac>
   13090:	cmp	w2, #0x7
   13094:	b.gt	133a8 <scols_get_library_version@@SMARTCOLS_2.25+0x23a8>
   13098:	adrp	x3, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1309c:	add	x3, x3, #0x5a0
   130a0:	mov	x0, x24
   130a4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   130a8:	add	x1, x1, #0x850
   130ac:	ldr	x2, [x3, w2, sxtw #3]
   130b0:	ldr	x3, [x3, w23, sxtw #3]
   130b4:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   130b8:	cmp	w23, #0x1
   130bc:	b.ne	13340 <scols_get_library_version@@SMARTCOLS_2.25+0x2340>  // b.any
   130c0:	ldr	w0, [x19, #64]
   130c4:	cbnz	w0, 133cc <scols_get_library_version@@SMARTCOLS_2.25+0x23cc>
   130c8:	ldp	x27, x28, [sp, #80]
   130cc:	mov	w23, #0x1                   	// #1
   130d0:	mov	w20, #0x0                   	// #0
   130d4:	ldr	x0, [x25, #4024]
   130d8:	ldr	w1, [x0]
   130dc:	ldp	x0, x4, [x22, #144]
   130e0:	cmp	w20, #0x0
   130e4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   130e8:	b.ne	13160 <scols_get_library_version@@SMARTCOLS_2.25+0x2160>  // b.any
   130ec:	cbz	x4, 131d8 <scols_get_library_version@@SMARTCOLS_2.25+0x21d8>
   130f0:	sub	x3, x4, #0x1
   130f4:	mov	x6, #0x0                   	// #0
   130f8:	add	x2, x0, x3, lsl #3
   130fc:	b	13110 <scols_get_library_version@@SMARTCOLS_2.25+0x2110>
   13100:	mov	x6, #0x0                   	// #0
   13104:	sub	x2, x2, #0x8
   13108:	cbz	x3, 13260 <scols_get_library_version@@SMARTCOLS_2.25+0x2260>
   1310c:	sub	x3, x3, #0x1
   13110:	ldr	x5, [x2]
   13114:	mov	x21, x2
   13118:	cbnz	x5, 13100 <scols_get_library_version@@SMARTCOLS_2.25+0x2100>
   1311c:	add	x6, x6, #0x1
   13120:	cmp	x6, #0x3
   13124:	b.ne	13104 <scols_get_library_version@@SMARTCOLS_2.25+0x2104>  // b.any
   13128:	tbnz	w1, #7, 13190 <scols_get_library_version@@SMARTCOLS_2.25+0x2190>
   1312c:	cmp	w23, #0x0
   13130:	mov	w20, #0x0                   	// #0
   13134:	csel	x0, x19, xzr, ne  // ne = any
   13138:	stp	x0, x0, [x21]
   1313c:	str	x0, [x21, #16]
   13140:	mov	w0, w20
   13144:	str	w23, [x19, #64]
   13148:	ldp	x19, x20, [sp, #16]
   1314c:	ldp	x21, x22, [sp, #32]
   13150:	ldp	x23, x24, [sp, #48]
   13154:	ldp	x25, x26, [sp, #64]
   13158:	ldp	x29, x30, [sp], #96
   1315c:	ret
   13160:	cbz	x4, 13358 <scols_get_library_version@@SMARTCOLS_2.25+0x2358>
   13164:	mov	x2, #0x0                   	// #0
   13168:	b	1317c <scols_get_library_version@@SMARTCOLS_2.25+0x217c>
   1316c:	add	x2, x2, #0x1
   13170:	add	x0, x0, #0x8
   13174:	cmp	x2, x4
   13178:	b.eq	13358 <scols_get_library_version@@SMARTCOLS_2.25+0x2358>  // b.none
   1317c:	ldr	x3, [x0]
   13180:	mov	x21, x0
   13184:	cmp	x19, x3
   13188:	b.ne	1316c <scols_get_library_version@@SMARTCOLS_2.25+0x216c>  // b.any
   1318c:	b	13128 <scols_get_library_version@@SMARTCOLS_2.25+0x2128>
   13190:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13194:	ldr	x0, [x0, #4016]
   13198:	ldr	x20, [x0]
   1319c:	bl	76b0 <getpid@plt>
   131a0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   131a4:	mov	w2, w0
   131a8:	add	x4, x4, #0x790
   131ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   131b0:	add	x3, x3, #0xb40
   131b4:	mov	x0, x20
   131b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   131bc:	add	x1, x1, #0xb50
   131c0:	bl	8170 <fprintf@plt>
   131c4:	mov	x0, x19
   131c8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   131cc:	add	x1, x1, #0x958
   131d0:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   131d4:	b	1312c <scols_get_library_version@@SMARTCOLS_2.25+0x212c>
   131d8:	mov	w20, #0x0                   	// #0
   131dc:	tbnz	w1, #4, 1329c <scols_get_library_version@@SMARTCOLS_2.25+0x229c>
   131e0:	add	x4, x4, #0x3
   131e4:	lsl	x1, x4, #3
   131e8:	bl	7980 <realloc@plt>
   131ec:	mov	x1, x0
   131f0:	cbz	x0, 13350 <scols_get_library_version@@SMARTCOLS_2.25+0x2350>
   131f4:	str	x0, [x22, #144]
   131f8:	cbz	w20, 13254 <scols_get_library_version@@SMARTCOLS_2.25+0x2254>
   131fc:	ldr	x0, [x25, #4024]
   13200:	ldr	w0, [x0]
   13204:	tbnz	w0, #4, 132f4 <scols_get_library_version@@SMARTCOLS_2.25+0x22f4>
   13208:	ldr	x2, [x22, #152]
   1320c:	add	x0, x1, #0x18
   13210:	lsl	x2, x2, #3
   13214:	bl	72a0 <memmove@plt>
   13218:	ldr	x21, [x22, #144]
   1321c:	stp	xzr, xzr, [x21]
   13220:	str	xzr, [x21, #16]
   13224:	ldr	x25, [x25, #4024]
   13228:	ldr	x0, [x22, #152]
   1322c:	ldr	w1, [x25]
   13230:	add	x0, x0, #0x3
   13234:	str	x0, [x22, #152]
   13238:	b	13128 <scols_get_library_version@@SMARTCOLS_2.25+0x2128>
   1323c:	ldr	x0, [x25, #4024]
   13240:	mov	w23, #0x0                   	// #0
   13244:	ldr	w1, [x0]
   13248:	b	130dc <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   1324c:	stp	x27, x28, [sp, #80]
   13250:	b	13048 <scols_get_library_version@@SMARTCOLS_2.25+0x2048>
   13254:	ldr	x21, [x22, #152]
   13258:	add	x21, x0, x21, lsl #3
   1325c:	b	1321c <scols_get_library_version@@SMARTCOLS_2.25+0x221c>
   13260:	mov	w20, #0x1                   	// #1
   13264:	b	131dc <scols_get_library_version@@SMARTCOLS_2.25+0x21dc>
   13268:	mov	w23, #0x6                   	// #6
   1326c:	cbz	w2, 12f50 <scols_get_library_version@@SMARTCOLS_2.25+0x1f50>
   13270:	b	1324c <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   13274:	ldr	x1, [x19, #16]
   13278:	add	x0, x24, #0x60
   1327c:	cmp	x0, x1
   13280:	b.eq	1347c <scols_get_library_version@@SMARTCOLS_2.25+0x247c>  // b.none
   13284:	ldr	x1, [x19, #24]
   13288:	cmp	x1, x0
   1328c:	cset	w23, eq  // eq = none
   13290:	add	w23, w23, #0x2
   13294:	cbz	w2, 12f50 <scols_get_library_version@@SMARTCOLS_2.25+0x1f50>
   13298:	b	1324c <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   1329c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   132a0:	ldr	x0, [x0, #4016]
   132a4:	ldr	x21, [x0]
   132a8:	bl	76b0 <getpid@plt>
   132ac:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   132b0:	mov	w2, w0
   132b4:	add	x4, x4, #0xc38
   132b8:	mov	x0, x21
   132bc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   132c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   132c4:	add	x3, x3, #0xb40
   132c8:	add	x1, x1, #0xb50
   132cc:	bl	8170 <fprintf@plt>
   132d0:	ldr	x2, [x22, #152]
   132d4:	mov	x0, x22
   132d8:	mov	w4, #0x1                   	// #1
   132dc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   132e0:	add	x3, x2, #0x3
   132e4:	add	x1, x1, #0x8c8
   132e8:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   132ec:	ldp	x0, x4, [x22, #144]
   132f0:	b	131e0 <scols_get_library_version@@SMARTCOLS_2.25+0x21e0>
   132f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   132f8:	ldr	x0, [x0, #4016]
   132fc:	ldr	x20, [x0]
   13300:	bl	76b0 <getpid@plt>
   13304:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13308:	mov	w2, w0
   1330c:	add	x4, x4, #0xc38
   13310:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13314:	add	x3, x3, #0xb40
   13318:	mov	x0, x20
   1331c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13320:	add	x1, x1, #0xb50
   13324:	bl	8170 <fprintf@plt>
   13328:	mov	x0, x22
   1332c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13330:	add	x1, x1, #0x908
   13334:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13338:	ldr	x1, [x22, #144]
   1333c:	b	13208 <scols_get_library_version@@SMARTCOLS_2.25+0x2208>
   13340:	ldr	w20, [x19, #64]
   13344:	ldp	x27, x28, [sp, #80]
   13348:	cbz	w23, 12ed0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed0>
   1334c:	b	12f50 <scols_get_library_version@@SMARTCOLS_2.25+0x1f50>
   13350:	ldr	x25, [x25, #4024]
   13354:	ldr	w1, [x25]
   13358:	mov	w20, #0xfffffff4            	// #-12
   1335c:	tbz	w1, #3, 12edc <scols_get_library_version@@SMARTCOLS_2.25+0x1edc>
   13360:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13364:	ldr	x0, [x0, #4016]
   13368:	ldr	x19, [x0]
   1336c:	bl	76b0 <getpid@plt>
   13370:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13374:	mov	w2, w0
   13378:	add	x4, x4, #0xb98
   1337c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13380:	add	x3, x3, #0xb40
   13384:	mov	x0, x19
   13388:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1338c:	add	x1, x1, #0xb50
   13390:	bl	8170 <fprintf@plt>
   13394:	mov	x0, x24
   13398:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1339c:	add	x1, x1, #0x928
   133a0:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   133a4:	b	12edc <scols_get_library_version@@SMARTCOLS_2.25+0x1edc>
   133a8:	bl	12e08 <scols_get_library_version@@SMARTCOLS_2.25+0x1e08>
   133ac:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   133b0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   133b4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   133b8:	add	x3, x3, #0xb98
   133bc:	add	x1, x1, #0x7c8
   133c0:	add	x0, x0, #0x810
   133c4:	mov	w2, #0x9c                  	// #156
   133c8:	bl	8040 <__assert_fail@plt>
   133cc:	ldr	x25, [x25, #4024]
   133d0:	ldr	w0, [x25]
   133d4:	tbz	w0, #3, 12fc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1fc8>
   133d8:	ldr	x22, [x27]
   133dc:	bl	76b0 <getpid@plt>
   133e0:	mov	x4, x26
   133e4:	mov	w2, w0
   133e8:	mov	x3, x21
   133ec:	mov	x1, x20
   133f0:	mov	x0, x22
   133f4:	bl	8170 <fprintf@plt>
   133f8:	ldr	w0, [x19, #64]
   133fc:	bl	12e30 <scols_get_library_version@@SMARTCOLS_2.25+0x1e30>
   13400:	mov	x2, x0
   13404:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13408:	mov	x0, x24
   1340c:	add	x1, x1, #0x868
   13410:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13414:	bl	7a80 <abort@plt>
   13418:	ldr	x25, [x25, #4024]
   1341c:	ldr	w0, [x25]
   13420:	tbz	w0, #3, 13494 <scols_get_library_version@@SMARTCOLS_2.25+0x2494>
   13424:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13428:	ldr	x0, [x0, #4016]
   1342c:	ldr	x20, [x0]
   13430:	bl	76b0 <getpid@plt>
   13434:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13438:	mov	w2, w0
   1343c:	add	x4, x4, #0xb98
   13440:	mov	x0, x20
   13444:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13448:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1344c:	add	x3, x3, #0xb40
   13450:	add	x1, x1, #0xb50
   13454:	bl	8170 <fprintf@plt>
   13458:	ldr	w0, [x19, #64]
   1345c:	bl	12e30 <scols_get_library_version@@SMARTCOLS_2.25+0x1e30>
   13460:	mov	x2, x0
   13464:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13468:	mov	x0, x24
   1346c:	add	x1, x1, #0x888
   13470:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13474:	stp	x27, x28, [sp, #80]
   13478:	bl	7a80 <abort@plt>
   1347c:	stp	x27, x28, [sp, #80]
   13480:	mov	w23, #0x1                   	// #1
   13484:	cbnz	w2, 13048 <scols_get_library_version@@SMARTCOLS_2.25+0x2048>
   13488:	bl	7a80 <abort@plt>
   1348c:	mov	w23, #0x0                   	// #0
   13490:	b	130d4 <scols_get_library_version@@SMARTCOLS_2.25+0x20d4>
   13494:	stp	x27, x28, [sp, #80]
   13498:	bl	7a80 <abort@plt>
   1349c:	nop
   134a0:	cbz	x0, 134b0 <scols_get_library_version@@SMARTCOLS_2.25+0x24b0>
   134a4:	ldr	w1, [x0]
   134a8:	add	w1, w1, #0x1
   134ac:	str	w1, [x0]
   134b0:	ret
   134b4:	nop
   134b8:	stp	x29, x30, [sp, #-48]!
   134bc:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   134c0:	mov	x29, sp
   134c4:	ldr	x2, [x2, #4024]
   134c8:	stp	x19, x20, [sp, #16]
   134cc:	mov	x19, x0
   134d0:	mov	x20, x1
   134d4:	ldr	w0, [x2]
   134d8:	tbnz	w0, #7, 13520 <scols_get_library_version@@SMARTCOLS_2.25+0x2520>
   134dc:	ldr	x1, [x19, #8]
   134e0:	str	x19, [x20, #128]
   134e4:	mov	x0, x19
   134e8:	add	x1, x1, #0x1
   134ec:	str	x1, [x19, #8]
   134f0:	bl	134a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24a0>
   134f4:	add	x1, x20, #0x60
   134f8:	str	x1, [x20, #104]
   134fc:	add	x3, x19, #0x10
   13500:	mov	x0, x20
   13504:	ldr	x2, [x19, #24]
   13508:	str	x1, [x19, #24]
   1350c:	stp	x3, x2, [x20, #96]
   13510:	ldp	x19, x20, [sp, #16]
   13514:	str	x1, [x2]
   13518:	ldp	x29, x30, [sp], #48
   1351c:	b	7ca0 <scols_ref_line@plt>
   13520:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13524:	str	x21, [sp, #32]
   13528:	ldr	x0, [x0, #4016]
   1352c:	ldr	x21, [x0]
   13530:	bl	76b0 <getpid@plt>
   13534:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13538:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1353c:	add	x4, x4, #0x790
   13540:	add	x3, x3, #0xb40
   13544:	mov	w2, w0
   13548:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1354c:	mov	x0, x21
   13550:	add	x1, x1, #0xb50
   13554:	bl	8170 <fprintf@plt>
   13558:	mov	x2, x20
   1355c:	mov	x0, x19
   13560:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13564:	add	x1, x1, #0x978
   13568:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   1356c:	ldr	x21, [sp, #32]
   13570:	b	134dc <scols_get_library_version@@SMARTCOLS_2.25+0x24dc>
   13574:	nop
   13578:	cbz	x0, 13654 <scols_get_library_version@@SMARTCOLS_2.25+0x2654>
   1357c:	stp	x29, x30, [sp, #-80]!
   13580:	mov	x29, sp
   13584:	stp	x19, x20, [sp, #16]
   13588:	ldr	x19, [x0, #32]
   1358c:	stp	x21, x22, [sp, #32]
   13590:	mov	x21, x0
   13594:	stp	x23, x24, [sp, #48]
   13598:	add	x23, x0, #0x20
   1359c:	cmp	x19, x23
   135a0:	b.eq	13640 <scols_get_library_version@@SMARTCOLS_2.25+0x2640>  // b.none
   135a4:	adrp	x22, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   135a8:	adrp	x24, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   135ac:	stp	x25, x26, [sp, #64]
   135b0:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   135b4:	add	x25, x25, #0x790
   135b8:	ldr	x22, [x22, #4024]
   135bc:	ldr	x24, [x24, #4016]
   135c0:	b	135f4 <scols_get_library_version@@SMARTCOLS_2.25+0x25f4>
   135c4:	ldp	x2, x1, [x19]
   135c8:	ldr	x0, [x20, #120]
   135cc:	str	x1, [x2, #8]
   135d0:	str	x2, [x1]
   135d4:	stp	x19, x19, [x19]
   135d8:	bl	134a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24a0>
   135dc:	str	xzr, [x20, #120]
   135e0:	mov	x0, x20
   135e4:	bl	7930 <scols_unref_line@plt>
   135e8:	ldr	x19, [x21, #32]
   135ec:	cmp	x19, x23
   135f0:	b.eq	1363c <scols_get_library_version@@SMARTCOLS_2.25+0x263c>  // b.none
   135f4:	ldr	w0, [x22]
   135f8:	sub	x20, x19, #0x50
   135fc:	tbz	w0, #7, 135c4 <scols_get_library_version@@SMARTCOLS_2.25+0x25c4>
   13600:	ldr	x26, [x24]
   13604:	bl	76b0 <getpid@plt>
   13608:	mov	x4, x25
   1360c:	mov	w2, w0
   13610:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13614:	add	x3, x3, #0xb40
   13618:	mov	x0, x26
   1361c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13620:	add	x1, x1, #0xb50
   13624:	bl	8170 <fprintf@plt>
   13628:	mov	x0, x21
   1362c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13630:	add	x1, x1, #0xbe0
   13634:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13638:	b	135c4 <scols_get_library_version@@SMARTCOLS_2.25+0x25c4>
   1363c:	ldp	x25, x26, [sp, #64]
   13640:	ldp	x19, x20, [sp, #16]
   13644:	ldp	x21, x22, [sp, #32]
   13648:	ldp	x23, x24, [sp, #48]
   1364c:	ldp	x29, x30, [sp], #80
   13650:	ret
   13654:	ret
   13658:	cbz	x0, 1368c <scols_get_library_version@@SMARTCOLS_2.25+0x268c>
   1365c:	stp	x29, x30, [sp, #-32]!
   13660:	mov	x29, sp
   13664:	stp	x19, x20, [sp, #16]
   13668:	mov	x19, x0
   1366c:	ldr	w0, [x0]
   13670:	sub	w0, w0, #0x1
   13674:	str	w0, [x19]
   13678:	cmp	w0, #0x0
   1367c:	b.le	13690 <scols_get_library_version@@SMARTCOLS_2.25+0x2690>
   13680:	ldp	x19, x20, [sp, #16]
   13684:	ldp	x29, x30, [sp], #32
   13688:	ret
   1368c:	ret
   13690:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13694:	ldr	x0, [x0, #4024]
   13698:	ldr	w0, [x0]
   1369c:	tbnz	w0, #7, 136c4 <scols_get_library_version@@SMARTCOLS_2.25+0x26c4>
   136a0:	mov	x0, x19
   136a4:	bl	13578 <scols_get_library_version@@SMARTCOLS_2.25+0x2578>
   136a8:	ldp	x2, x1, [x19, #48]
   136ac:	mov	x0, x19
   136b0:	ldp	x19, x20, [sp, #16]
   136b4:	str	x1, [x2, #8]
   136b8:	str	x2, [x1]
   136bc:	ldp	x29, x30, [sp], #32
   136c0:	b	7bd0 <free@plt>
   136c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   136c8:	ldr	x0, [x0, #4016]
   136cc:	ldr	x20, [x0]
   136d0:	bl	76b0 <getpid@plt>
   136d4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   136d8:	mov	w2, w0
   136dc:	add	x4, x4, #0x790
   136e0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   136e4:	add	x3, x3, #0xb40
   136e8:	mov	x0, x20
   136ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   136f0:	add	x1, x1, #0xb50
   136f4:	bl	8170 <fprintf@plt>
   136f8:	mov	x0, x19
   136fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13700:	add	x1, x1, #0xb70
   13704:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13708:	b	136a0 <scols_get_library_version@@SMARTCOLS_2.25+0x26a0>
   1370c:	nop
   13710:	cbz	x0, 13800 <scols_get_library_version@@SMARTCOLS_2.25+0x2800>
   13714:	stp	x29, x30, [sp, #-80]!
   13718:	mov	x29, sp
   1371c:	stp	x19, x20, [sp, #16]
   13720:	ldr	x19, [x0, #16]
   13724:	stp	x21, x22, [sp, #32]
   13728:	mov	x21, x0
   1372c:	stp	x23, x24, [sp, #48]
   13730:	add	x23, x0, #0x10
   13734:	cmp	x23, x19
   13738:	b.eq	137ec <scols_get_library_version@@SMARTCOLS_2.25+0x27ec>  // b.none
   1373c:	adrp	x22, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13740:	adrp	x24, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13744:	stp	x25, x26, [sp, #64]
   13748:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1374c:	add	x25, x25, #0x790
   13750:	ldr	x22, [x22, #4024]
   13754:	ldr	x24, [x24, #4016]
   13758:	b	1379c <scols_get_library_version@@SMARTCOLS_2.25+0x279c>
   1375c:	ldp	x2, x1, [x19]
   13760:	ldr	x0, [x20, #128]
   13764:	str	x1, [x2, #8]
   13768:	str	x2, [x1]
   1376c:	stp	x19, x19, [x19]
   13770:	bl	13658 <scols_get_library_version@@SMARTCOLS_2.25+0x2658>
   13774:	ldr	x2, [x20, #128]
   13778:	mov	x0, x20
   1377c:	ldr	x1, [x2, #8]
   13780:	add	x1, x1, #0x1
   13784:	str	x1, [x2, #8]
   13788:	str	xzr, [x20, #128]
   1378c:	bl	7930 <scols_unref_line@plt>
   13790:	ldr	x19, [x21, #16]
   13794:	cmp	x19, x23
   13798:	b.eq	137e8 <scols_get_library_version@@SMARTCOLS_2.25+0x27e8>  // b.none
   1379c:	ldr	w0, [x22]
   137a0:	sub	x20, x19, #0x60
   137a4:	tbz	w0, #7, 1375c <scols_get_library_version@@SMARTCOLS_2.25+0x275c>
   137a8:	ldr	x26, [x24]
   137ac:	bl	76b0 <getpid@plt>
   137b0:	mov	x4, x25
   137b4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   137b8:	add	x3, x3, #0xb40
   137bc:	mov	w2, w0
   137c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   137c4:	mov	x0, x26
   137c8:	add	x1, x1, #0xb50
   137cc:	bl	8170 <fprintf@plt>
   137d0:	mov	x2, x20
   137d4:	mov	x0, x21
   137d8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   137dc:	add	x1, x1, #0x988
   137e0:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   137e4:	b	1375c <scols_get_library_version@@SMARTCOLS_2.25+0x275c>
   137e8:	ldp	x25, x26, [sp, #64]
   137ec:	ldp	x19, x20, [sp, #16]
   137f0:	ldp	x21, x22, [sp, #32]
   137f4:	ldp	x23, x24, [sp, #48]
   137f8:	ldp	x29, x30, [sp], #80
   137fc:	ret
   13800:	ret
   13804:	nop
   13808:	stp	x29, x30, [sp, #-96]!
   1380c:	mov	w1, #0x0                   	// #0
   13810:	mov	x29, sp
   13814:	stp	x19, x20, [sp, #16]
   13818:	add	x19, sp, #0x48
   1381c:	mov	x20, x0
   13820:	mov	x0, x19
   13824:	str	x21, [sp, #32]
   13828:	add	x21, sp, #0x40
   1382c:	bl	7430 <scols_reset_iter@plt>
   13830:	mov	x2, x21
   13834:	mov	x1, x19
   13838:	mov	x0, x20
   1383c:	bl	ab90 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   13840:	cbnz	w0, 13888 <scols_get_library_version@@SMARTCOLS_2.25+0x2888>
   13844:	ldr	x4, [sp, #64]
   13848:	add	x5, x4, #0x10
   1384c:	ldr	x1, [x4, #16]
   13850:	cmp	x1, x5
   13854:	b.eq	13830 <scols_get_library_version@@SMARTCOLS_2.25+0x2830>  // b.none
   13858:	ldp	x3, x2, [x1]
   1385c:	str	x2, [x3, #8]
   13860:	str	x3, [x2]
   13864:	stp	x1, x1, [x1]
   13868:	ldr	x1, [x4, #16]
   1386c:	cmp	x1, x5
   13870:	b.ne	13858 <scols_get_library_version@@SMARTCOLS_2.25+0x2858>  // b.any
   13874:	mov	x2, x21
   13878:	mov	x1, x19
   1387c:	mov	x0, x20
   13880:	bl	ab90 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   13884:	cbz	w0, 13844 <scols_get_library_version@@SMARTCOLS_2.25+0x2844>
   13888:	mov	x0, x19
   1388c:	add	x21, sp, #0x38
   13890:	mov	w1, #0x0                   	// #0
   13894:	bl	7430 <scols_reset_iter@plt>
   13898:	mov	x2, x21
   1389c:	mov	x1, x19
   138a0:	mov	x0, x20
   138a4:	bl	7da0 <scols_table_next_line@plt>
   138a8:	cbnz	w0, 138d8 <scols_get_library_version@@SMARTCOLS_2.25+0x28d8>
   138ac:	ldr	x0, [sp, #56]
   138b0:	ldr	x1, [x0, #112]
   138b4:	cbnz	x1, 13898 <scols_get_library_version@@SMARTCOLS_2.25+0x2898>
   138b8:	ldr	x1, [x0, #120]
   138bc:	cbnz	x1, 13898 <scols_get_library_version@@SMARTCOLS_2.25+0x2898>
   138c0:	bl	12c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1c18>
   138c4:	mov	x2, x21
   138c8:	mov	x1, x19
   138cc:	mov	x0, x20
   138d0:	bl	7da0 <scols_table_next_line@plt>
   138d4:	cbz	w0, 138ac <scols_get_library_version@@SMARTCOLS_2.25+0x28ac>
   138d8:	ldp	x19, x20, [sp, #16]
   138dc:	ldr	x21, [sp, #32]
   138e0:	ldp	x29, x30, [sp], #96
   138e4:	ret
   138e8:	stp	x29, x30, [sp, #-96]!
   138ec:	mov	x29, sp
   138f0:	stp	x23, x24, [sp, #48]
   138f4:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   138f8:	stp	x21, x22, [sp, #32]
   138fc:	ldr	x21, [x23, #4024]
   13900:	stp	x19, x20, [sp, #16]
   13904:	mov	x19, x0
   13908:	mov	x20, x1
   1390c:	ldr	w0, [x21]
   13910:	tbnz	w0, #3, 139c8 <scols_get_library_version@@SMARTCOLS_2.25+0x29c8>
   13914:	ldr	x3, [x19, #152]
   13918:	cbz	x3, 13974 <scols_get_library_version@@SMARTCOLS_2.25+0x2974>
   1391c:	mov	x4, #0x0                   	// #0
   13920:	mov	x22, #0x0                   	// #0
   13924:	nop
   13928:	ldr	x2, [x19, #144]
   1392c:	mov	x1, x20
   13930:	mov	x0, x19
   13934:	ldr	x21, [x2, x22, lsl #3]
   13938:	add	x22, x22, #0x1
   1393c:	cmp	x21, #0x0
   13940:	mov	x2, x21
   13944:	ccmp	x21, x4, #0x4, ne  // ne = any
   13948:	b.eq	13960 <scols_get_library_version@@SMARTCOLS_2.25+0x2960>  // b.none
   1394c:	bl	12e80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e80>
   13950:	mov	x4, x21
   13954:	mov	w21, w0
   13958:	cbnz	w0, 13a70 <scols_get_library_version@@SMARTCOLS_2.25+0x2a70>
   1395c:	ldr	x3, [x19, #152]
   13960:	cmp	x22, x3
   13964:	b.cc	13928 <scols_get_library_version@@SMARTCOLS_2.25+0x2928>  // b.lo, b.ul, b.last
   13968:	ldr	x0, [x23, #4024]
   1396c:	ldr	w0, [x0]
   13970:	tbnz	w0, #3, 13b28 <scols_get_library_version@@SMARTCOLS_2.25+0x2b28>
   13974:	ldr	x2, [x20, #128]
   13978:	cbz	x2, 139ac <scols_get_library_version@@SMARTCOLS_2.25+0x29ac>
   1397c:	ldr	w0, [x2, #64]
   13980:	cbnz	w0, 139ac <scols_get_library_version@@SMARTCOLS_2.25+0x29ac>
   13984:	ldr	x23, [x23, #4024]
   13988:	ldr	w0, [x23]
   1398c:	tbnz	w0, #3, 13adc <scols_get_library_version@@SMARTCOLS_2.25+0x2adc>
   13990:	mov	x1, x20
   13994:	mov	x0, x19
   13998:	ldp	x19, x20, [sp, #16]
   1399c:	ldp	x21, x22, [sp, #32]
   139a0:	ldp	x23, x24, [sp, #48]
   139a4:	ldp	x29, x30, [sp], #96
   139a8:	b	12e80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e80>
   139ac:	mov	w21, #0x0                   	// #0
   139b0:	mov	w0, w21
   139b4:	ldp	x19, x20, [sp, #16]
   139b8:	ldp	x21, x22, [sp, #32]
   139bc:	ldp	x23, x24, [sp, #48]
   139c0:	ldp	x29, x30, [sp], #96
   139c4:	ret
   139c8:	stp	x25, x26, [sp, #64]
   139cc:	adrp	x26, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   139d0:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   139d4:	ldr	x26, [x26, #4016]
   139d8:	str	x27, [sp, #80]
   139dc:	add	x25, x25, #0xb98
   139e0:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   139e4:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   139e8:	add	x24, x24, #0xb40
   139ec:	ldr	x27, [x26]
   139f0:	add	x22, x22, #0xb50
   139f4:	bl	76b0 <getpid@plt>
   139f8:	mov	w2, w0
   139fc:	mov	x4, x25
   13a00:	mov	x3, x24
   13a04:	mov	x1, x22
   13a08:	mov	x0, x27
   13a0c:	bl	8170 <fprintf@plt>
   13a10:	ldp	x3, x2, [x20, #120]
   13a14:	mov	x0, x20
   13a18:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13a1c:	add	x1, x1, #0x9a0
   13a20:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13a24:	ldr	w0, [x21]
   13a28:	tbz	w0, #3, 13b74 <scols_get_library_version@@SMARTCOLS_2.25+0x2b74>
   13a2c:	ldr	x21, [x26]
   13a30:	bl	76b0 <getpid@plt>
   13a34:	mov	x4, x25
   13a38:	mov	x3, x24
   13a3c:	mov	w2, w0
   13a40:	mov	x1, x22
   13a44:	mov	x0, x21
   13a48:	bl	8170 <fprintf@plt>
   13a4c:	mov	x0, x20
   13a50:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13a54:	add	x1, x1, #0x9d8
   13a58:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13a5c:	ldr	x3, [x19, #152]
   13a60:	ldp	x25, x26, [sp, #64]
   13a64:	ldr	x27, [sp, #80]
   13a68:	cbnz	x3, 1391c <scols_get_library_version@@SMARTCOLS_2.25+0x291c>
   13a6c:	b	13968 <scols_get_library_version@@SMARTCOLS_2.25+0x2968>
   13a70:	ldr	x23, [x23, #4024]
   13a74:	ldr	w0, [x23]
   13a78:	tbz	w0, #3, 139b0 <scols_get_library_version@@SMARTCOLS_2.25+0x29b0>
   13a7c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13a80:	ldr	x0, [x0, #4016]
   13a84:	ldr	x19, [x0]
   13a88:	bl	76b0 <getpid@plt>
   13a8c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13a90:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13a94:	add	x4, x4, #0xb98
   13a98:	add	x3, x3, #0xb40
   13a9c:	mov	w2, w0
   13aa0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13aa4:	mov	x0, x19
   13aa8:	add	x1, x1, #0xb50
   13aac:	bl	8170 <fprintf@plt>
   13ab0:	mov	x0, x20
   13ab4:	mov	w2, w21
   13ab8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13abc:	add	x1, x1, #0xa10
   13ac0:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13ac4:	mov	w0, w21
   13ac8:	ldp	x19, x20, [sp, #16]
   13acc:	ldp	x21, x22, [sp, #32]
   13ad0:	ldp	x23, x24, [sp, #48]
   13ad4:	ldp	x29, x30, [sp], #96
   13ad8:	ret
   13adc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13ae0:	ldr	x0, [x0, #4016]
   13ae4:	ldr	x21, [x0]
   13ae8:	bl	76b0 <getpid@plt>
   13aec:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13af0:	mov	w2, w0
   13af4:	add	x4, x4, #0xb98
   13af8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13afc:	add	x3, x3, #0xb40
   13b00:	mov	x0, x21
   13b04:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13b08:	add	x1, x1, #0xb50
   13b0c:	bl	8170 <fprintf@plt>
   13b10:	mov	x0, x20
   13b14:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13b18:	add	x1, x1, #0x9f8
   13b1c:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13b20:	ldr	x2, [x20, #128]
   13b24:	b	13990 <scols_get_library_version@@SMARTCOLS_2.25+0x2990>
   13b28:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13b2c:	ldr	x0, [x0, #4016]
   13b30:	ldr	x21, [x0]
   13b34:	bl	76b0 <getpid@plt>
   13b38:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13b3c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13b40:	add	x4, x4, #0xb98
   13b44:	add	x3, x3, #0xb40
   13b48:	mov	w2, w0
   13b4c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13b50:	mov	x0, x21
   13b54:	add	x1, x1, #0xb50
   13b58:	bl	8170 <fprintf@plt>
   13b5c:	mov	x0, x20
   13b60:	mov	w2, #0x0                   	// #0
   13b64:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13b68:	add	x1, x1, #0xa10
   13b6c:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13b70:	b	13974 <scols_get_library_version@@SMARTCOLS_2.25+0x2974>
   13b74:	ldp	x25, x26, [sp, #64]
   13b78:	ldr	x27, [sp, #80]
   13b7c:	b	13914 <scols_get_library_version@@SMARTCOLS_2.25+0x2914>
   13b80:	stp	x29, x30, [sp, #-112]!
   13b84:	mov	x29, sp
   13b88:	stp	x25, x26, [sp, #64]
   13b8c:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13b90:	stp	x19, x20, [sp, #16]
   13b94:	mov	x19, x0
   13b98:	ldr	x0, [x25, #4024]
   13b9c:	stp	x21, x22, [sp, #32]
   13ba0:	stp	x23, x24, [sp, #48]
   13ba4:	ldr	w0, [x0]
   13ba8:	tbnz	w0, #4, 13cc4 <scols_get_library_version@@SMARTCOLS_2.25+0x2cc4>
   13bac:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13bb0:	add	x20, sp, #0x58
   13bb4:	mov	x0, x20
   13bb8:	mov	w1, #0x0                   	// #0
   13bbc:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13bc0:	bl	7430 <scols_reset_iter@plt>
   13bc4:	add	x21, sp, #0x50
   13bc8:	add	x24, x24, #0x790
   13bcc:	ldr	x23, [x23, #4016]
   13bd0:	ldr	x22, [x25, #4024]
   13bd4:	b	13be0 <scols_get_library_version@@SMARTCOLS_2.25+0x2be0>
   13bd8:	ldr	x1, [sp, #80]
   13bdc:	str	wzr, [x1, #64]
   13be0:	mov	x2, x21
   13be4:	mov	x1, x20
   13be8:	mov	x0, x19
   13bec:	bl	ab90 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   13bf0:	cbnz	w0, 13c38 <scols_get_library_version@@SMARTCOLS_2.25+0x2c38>
   13bf4:	ldr	w1, [x22]
   13bf8:	tbz	w1, #7, 13bd8 <scols_get_library_version@@SMARTCOLS_2.25+0x2bd8>
   13bfc:	ldr	x26, [x23]
   13c00:	bl	76b0 <getpid@plt>
   13c04:	mov	x4, x24
   13c08:	mov	w2, w0
   13c0c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13c10:	mov	x0, x26
   13c14:	add	x3, x3, #0xb40
   13c18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13c1c:	add	x1, x1, #0xb50
   13c20:	bl	8170 <fprintf@plt>
   13c24:	ldr	x0, [sp, #80]
   13c28:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13c2c:	add	x1, x1, #0xa50
   13c30:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13c34:	b	13bd8 <scols_get_library_version@@SMARTCOLS_2.25+0x2bd8>
   13c38:	ldr	x0, [x19, #144]
   13c3c:	cbz	x0, 13c5c <scols_get_library_version@@SMARTCOLS_2.25+0x2c5c>
   13c40:	ldr	x25, [x25, #4024]
   13c44:	ldr	w1, [x25]
   13c48:	tbnz	w1, #4, 13c78 <scols_get_library_version@@SMARTCOLS_2.25+0x2c78>
   13c4c:	ldr	x2, [x19, #152]
   13c50:	mov	w1, #0x0                   	// #0
   13c54:	lsl	x2, x2, #3
   13c58:	bl	7870 <memset@plt>
   13c5c:	ldp	x21, x22, [sp, #32]
   13c60:	ldp	x23, x24, [sp, #48]
   13c64:	ldp	x25, x26, [sp, #64]
   13c68:	str	xzr, [x19, #160]
   13c6c:	ldp	x19, x20, [sp, #16]
   13c70:	ldp	x29, x30, [sp], #112
   13c74:	ret
   13c78:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13c7c:	ldr	x0, [x0, #4016]
   13c80:	ldr	x20, [x0]
   13c84:	bl	76b0 <getpid@plt>
   13c88:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13c8c:	mov	w2, w0
   13c90:	add	x4, x4, #0xc38
   13c94:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13c98:	add	x3, x3, #0xb40
   13c9c:	mov	x0, x20
   13ca0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13ca4:	add	x1, x1, #0xb50
   13ca8:	bl	8170 <fprintf@plt>
   13cac:	mov	x0, x19
   13cb0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13cb4:	add	x1, x1, #0xa60
   13cb8:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13cbc:	ldr	x0, [x19, #144]
   13cc0:	b	13c4c <scols_get_library_version@@SMARTCOLS_2.25+0x2c4c>
   13cc4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13cc8:	ldr	x0, [x0, #4016]
   13ccc:	ldr	x20, [x0]
   13cd0:	bl	76b0 <getpid@plt>
   13cd4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13cd8:	mov	w2, w0
   13cdc:	add	x4, x4, #0xc38
   13ce0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13ce4:	add	x3, x3, #0xb40
   13ce8:	mov	x0, x20
   13cec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13cf0:	add	x1, x1, #0xb50
   13cf4:	bl	8170 <fprintf@plt>
   13cf8:	mov	x0, x19
   13cfc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13d00:	add	x1, x1, #0xa38
   13d04:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13d08:	b	13bac <scols_get_library_version@@SMARTCOLS_2.25+0x2bac>
   13d0c:	nop
   13d10:	ldr	x1, [x0, #152]
   13d14:	cbz	x1, 13d40 <scols_get_library_version@@SMARTCOLS_2.25+0x2d40>
   13d18:	ldr	x3, [x0, #144]
   13d1c:	sub	x3, x3, #0x8
   13d20:	ldr	x0, [x3, x1, lsl #3]
   13d24:	cbz	x0, 13d38 <scols_get_library_version@@SMARTCOLS_2.25+0x2d38>
   13d28:	ldr	w2, [x0, #64]
   13d2c:	and	w2, w2, #0xfffffffb
   13d30:	cmp	w2, #0x3
   13d34:	b.eq	13d44 <scols_get_library_version@@SMARTCOLS_2.25+0x2d44>  // b.none
   13d38:	subs	x1, x1, #0x3
   13d3c:	b.ne	13d20 <scols_get_library_version@@SMARTCOLS_2.25+0x2d20>  // b.any
   13d40:	mov	x0, #0x0                   	// #0
   13d44:	ret

0000000000013d48 <scols_table_group_lines@@SMARTCOLS_2.34>:
   13d48:	stp	x29, x30, [sp, #-64]!
   13d4c:	cmp	x0, #0x0
   13d50:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   13d54:	mov	x29, sp
   13d58:	stp	x19, x20, [sp, #16]
   13d5c:	b.eq	13ef8 <scols_table_group_lines@@SMARTCOLS_2.34+0x1b0>  // b.none
   13d60:	stp	x21, x22, [sp, #32]
   13d64:	mov	x19, x2
   13d68:	mov	x22, x0
   13d6c:	mov	x20, x1
   13d70:	ldr	x21, [x2, #128]
   13d74:	cbz	x1, 13dd0 <scols_table_group_lines@@SMARTCOLS_2.34+0x88>
   13d78:	ldr	x1, [x1, #128]
   13d7c:	cbz	x1, 13da8 <scols_table_group_lines@@SMARTCOLS_2.34+0x60>
   13d80:	cbz	x21, 13f54 <scols_table_group_lines@@SMARTCOLS_2.34+0x20c>
   13d84:	cmp	x1, x21
   13d88:	b.ne	13e90 <scols_table_group_lines@@SMARTCOLS_2.34+0x148>  // b.any
   13d8c:	cbz	x1, 13dac <scols_table_group_lines@@SMARTCOLS_2.34+0x64>
   13d90:	ldp	x21, x22, [sp, #32]
   13d94:	mov	w19, #0x0                   	// #0
   13d98:	mov	w0, w19
   13d9c:	ldp	x19, x20, [sp, #16]
   13da0:	ldp	x29, x30, [sp], #64
   13da4:	ret
   13da8:	cbz	x21, 13dd4 <scols_table_group_lines@@SMARTCOLS_2.34+0x8c>
   13dac:	mov	x1, x20
   13db0:	mov	x0, x21
   13db4:	mov	w19, #0x0                   	// #0
   13db8:	bl	134b8 <scols_get_library_version@@SMARTCOLS_2.25+0x24b8>
   13dbc:	mov	w0, w19
   13dc0:	ldp	x19, x20, [sp, #16]
   13dc4:	ldp	x21, x22, [sp, #32]
   13dc8:	ldp	x29, x30, [sp], #64
   13dcc:	ret
   13dd0:	cbnz	x21, 13d90 <scols_table_group_lines@@SMARTCOLS_2.34+0x48>
   13dd4:	mov	x1, #0x48                  	// #72
   13dd8:	mov	x0, #0x1                   	// #1
   13ddc:	bl	7900 <calloc@plt>
   13de0:	mov	x21, x0
   13de4:	cbz	x0, 13fb4 <scols_table_group_lines@@SMARTCOLS_2.34+0x26c>
   13de8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13dec:	ldr	x0, [x0, #4024]
   13df0:	ldr	w0, [x0]
   13df4:	tbnz	w0, #7, 13e40 <scols_table_group_lines@@SMARTCOLS_2.34+0xf8>
   13df8:	mov	x0, x21
   13dfc:	mov	w1, #0x1                   	// #1
   13e00:	ldr	x4, [x22, #136]
   13e04:	add	x2, x21, #0x30
   13e08:	str	w1, [x0], #16
   13e0c:	add	x3, x21, #0x20
   13e10:	add	x5, x22, #0x80
   13e14:	stp	x3, x3, [x21, #32]
   13e18:	mov	x1, x19
   13e1c:	stp	x0, x0, [x21, #16]
   13e20:	mov	x0, x21
   13e24:	stp	x5, x4, [x21, #48]
   13e28:	str	x2, [x22, #136]
   13e2c:	str	x2, [x4]
   13e30:	bl	134b8 <scols_get_library_version@@SMARTCOLS_2.25+0x24b8>
   13e34:	cbz	x20, 13d90 <scols_table_group_lines@@SMARTCOLS_2.34+0x48>
   13e38:	ldr	x1, [x20, #128]
   13e3c:	b	13d8c <scols_table_group_lines@@SMARTCOLS_2.34+0x44>
   13e40:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13e44:	str	x23, [sp, #48]
   13e48:	ldr	x0, [x0, #4016]
   13e4c:	ldr	x23, [x0]
   13e50:	bl	76b0 <getpid@plt>
   13e54:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13e58:	mov	w2, w0
   13e5c:	add	x4, x4, #0x790
   13e60:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13e64:	add	x3, x3, #0xb40
   13e68:	mov	x0, x23
   13e6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13e70:	add	x1, x1, #0xb50
   13e74:	bl	8170 <fprintf@plt>
   13e78:	mov	x0, x21
   13e7c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13e80:	add	x1, x1, #0xb68
   13e84:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13e88:	ldr	x23, [sp, #48]
   13e8c:	b	13df8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   13e90:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13e94:	mov	w19, #0xffffffea            	// #-22
   13e98:	ldr	x0, [x0, #4024]
   13e9c:	ldr	w0, [x0]
   13ea0:	tbnz	w0, #7, 13eac <scols_table_group_lines@@SMARTCOLS_2.34+0x164>
   13ea4:	ldp	x21, x22, [sp, #32]
   13ea8:	b	13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   13eac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13eb0:	ldr	x0, [x0, #4016]
   13eb4:	ldr	x20, [x0]
   13eb8:	bl	76b0 <getpid@plt>
   13ebc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13ec0:	mov	w2, w0
   13ec4:	add	x4, x4, #0x790
   13ec8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13ecc:	add	x3, x3, #0xb40
   13ed0:	mov	x0, x20
   13ed4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13ed8:	add	x1, x1, #0xb50
   13edc:	bl	8170 <fprintf@plt>
   13ee0:	mov	x0, #0x0                   	// #0
   13ee4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13ee8:	add	x1, x1, #0xad0
   13eec:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13ef0:	ldp	x21, x22, [sp, #32]
   13ef4:	b	13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   13ef8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13efc:	mov	w19, #0xffffffea            	// #-22
   13f00:	ldr	x0, [x0, #4024]
   13f04:	ldr	w0, [x0]
   13f08:	tbz	w0, #7, 13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   13f0c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13f10:	ldr	x0, [x0, #4016]
   13f14:	ldr	x20, [x0]
   13f18:	bl	76b0 <getpid@plt>
   13f1c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13f20:	mov	w2, w0
   13f24:	add	x4, x4, #0x790
   13f28:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13f2c:	add	x3, x3, #0xb40
   13f30:	mov	x0, x20
   13f34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13f38:	add	x1, x1, #0xb50
   13f3c:	bl	8170 <fprintf@plt>
   13f40:	mov	x0, #0x0                   	// #0
   13f44:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13f48:	add	x1, x1, #0xa70
   13f4c:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13f50:	b	13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   13f54:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13f58:	mov	w19, #0xffffffea            	// #-22
   13f5c:	ldr	x0, [x0, #4024]
   13f60:	ldr	w0, [x0]
   13f64:	tbz	w0, #7, 13ea4 <scols_table_group_lines@@SMARTCOLS_2.34+0x15c>
   13f68:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   13f6c:	ldr	x0, [x0, #4016]
   13f70:	ldr	x20, [x0]
   13f74:	bl	76b0 <getpid@plt>
   13f78:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13f7c:	mov	w2, w0
   13f80:	add	x4, x4, #0x790
   13f84:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13f88:	add	x3, x3, #0xb40
   13f8c:	mov	x0, x20
   13f90:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   13f94:	add	x1, x1, #0xb50
   13f98:	bl	8170 <fprintf@plt>
   13f9c:	mov	x0, #0x0                   	// #0
   13fa0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   13fa4:	add	x1, x1, #0xa98
   13fa8:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   13fac:	ldp	x21, x22, [sp, #32]
   13fb0:	b	13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   13fb4:	mov	w19, #0xfffffff4            	// #-12
   13fb8:	ldp	x21, x22, [sp, #32]
   13fbc:	b	13d98 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>

0000000000013fc0 <scols_line_link_group@@SMARTCOLS_2.34>:
   13fc0:	cmp	x0, #0x0
   13fc4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   13fc8:	b.eq	140b0 <scols_line_link_group@@SMARTCOLS_2.34+0xf0>  // b.none
   13fcc:	stp	x29, x30, [sp, #-48]!
   13fd0:	mov	x29, sp
   13fd4:	stp	x19, x20, [sp, #16]
   13fd8:	mov	x19, x0
   13fdc:	mov	x20, x1
   13fe0:	ldr	x0, [x1, #128]
   13fe4:	cbz	x0, 1409c <scols_line_link_group@@SMARTCOLS_2.34+0xdc>
   13fe8:	ldr	x1, [x19, #112]
   13fec:	cbnz	x1, 1409c <scols_line_link_group@@SMARTCOLS_2.34+0xdc>
   13ff0:	ldr	x1, [x19, #80]
   13ff4:	stp	x21, x22, [sp, #32]
   13ff8:	add	x21, x19, #0x50
   13ffc:	cmp	x21, x1
   14000:	b.ne	140a4 <scols_line_link_group@@SMARTCOLS_2.34+0xe4>  // b.any
   14004:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14008:	ldr	x1, [x1, #4024]
   1400c:	ldr	w1, [x1]
   14010:	tbnz	w1, #7, 14050 <scols_line_link_group@@SMARTCOLS_2.34+0x90>
   14014:	ldr	x1, [x0, #40]
   14018:	str	x21, [x0, #40]
   1401c:	add	x2, x0, #0x20
   14020:	stp	x2, x1, [x19, #80]
   14024:	mov	x0, x19
   14028:	str	x21, [x1]
   1402c:	bl	7ca0 <scols_ref_line@plt>
   14030:	ldr	x0, [x20, #128]
   14034:	str	x0, [x19, #120]
   14038:	bl	134a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24a0>
   1403c:	ldp	x21, x22, [sp, #32]
   14040:	mov	w0, #0x0                   	// #0
   14044:	ldp	x19, x20, [sp, #16]
   14048:	ldp	x29, x30, [sp], #48
   1404c:	ret
   14050:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14054:	ldr	x0, [x0, #4016]
   14058:	ldr	x22, [x0]
   1405c:	bl	76b0 <getpid@plt>
   14060:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14064:	mov	w2, w0
   14068:	add	x4, x4, #0x790
   1406c:	mov	x0, x22
   14070:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14074:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14078:	add	x3, x3, #0xb40
   1407c:	add	x1, x1, #0xb50
   14080:	bl	8170 <fprintf@plt>
   14084:	ldr	x0, [x20, #128]
   14088:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1408c:	add	x1, x1, #0xbf0
   14090:	bl	12b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>
   14094:	ldr	x0, [x20, #128]
   14098:	b	14014 <scols_line_link_group@@SMARTCOLS_2.34+0x54>
   1409c:	mov	w0, #0xffffffea            	// #-22
   140a0:	b	14044 <scols_line_link_group@@SMARTCOLS_2.34+0x84>
   140a4:	mov	w0, #0xffffffea            	// #-22
   140a8:	ldp	x21, x22, [sp, #32]
   140ac:	b	14044 <scols_line_link_group@@SMARTCOLS_2.34+0x84>
   140b0:	mov	w0, #0xffffffea            	// #-22
   140b4:	ret
   140b8:	stp	x29, x30, [sp, #-272]!
   140bc:	mov	x29, sp
   140c0:	stp	x19, x20, [sp, #16]
   140c4:	mov	x20, x1
   140c8:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   140cc:	str	q0, [sp, #96]
   140d0:	str	q1, [sp, #112]
   140d4:	str	q2, [sp, #128]
   140d8:	str	q3, [sp, #144]
   140dc:	str	q4, [sp, #160]
   140e0:	str	q5, [sp, #176]
   140e4:	str	q6, [sp, #192]
   140e8:	str	q7, [sp, #208]
   140ec:	stp	x2, x3, [sp, #224]
   140f0:	stp	x4, x5, [sp, #240]
   140f4:	stp	x6, x7, [sp, #256]
   140f8:	cbz	x0, 1410c <scols_line_link_group@@SMARTCOLS_2.34+0x14c>
   140fc:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14100:	ldr	x1, [x1, #4024]
   14104:	ldr	w1, [x1]
   14108:	tbz	w1, #24, 14168 <scols_line_link_group@@SMARTCOLS_2.34+0x1a8>
   1410c:	ldr	x19, [x19, #4016]
   14110:	add	x0, sp, #0x110
   14114:	add	x5, sp, #0x110
   14118:	stp	x0, x5, [sp, #64]
   1411c:	mov	w3, #0xffffff80            	// #-128
   14120:	add	x2, sp, #0xe0
   14124:	mov	w4, #0xffffffd0            	// #-48
   14128:	str	x2, [sp, #80]
   1412c:	mov	x1, x20
   14130:	stp	w4, w3, [sp, #88]
   14134:	add	x2, sp, #0x20
   14138:	ldp	x4, x5, [sp, #64]
   1413c:	ldr	x0, [x19]
   14140:	stp	x4, x5, [sp, #32]
   14144:	ldp	x4, x5, [sp, #80]
   14148:	stp	x4, x5, [sp, #48]
   1414c:	bl	8020 <vfprintf@plt>
   14150:	ldr	x1, [x19]
   14154:	mov	w0, #0xa                   	// #10
   14158:	bl	7560 <fputc@plt>
   1415c:	ldp	x19, x20, [sp, #16]
   14160:	ldp	x29, x30, [sp], #272
   14164:	ret
   14168:	ldr	x3, [x19, #4016]
   1416c:	mov	x2, x0
   14170:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14174:	add	x1, x1, #0xb28
   14178:	ldr	x0, [x3]
   1417c:	bl	8170 <fprintf@plt>
   14180:	b	1410c <scols_line_link_group@@SMARTCOLS_2.34+0x14c>
   14184:	nop
   14188:	stp	x29, x30, [sp, #-96]!
   1418c:	mov	x29, sp
   14190:	stp	x23, x24, [sp, #48]
   14194:	adrp	x24, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14198:	ldr	x5, [x24, #4024]
   1419c:	stp	x25, x26, [sp, #64]
   141a0:	mov	x25, x1
   141a4:	stp	x19, x20, [sp, #16]
   141a8:	mov	x20, x2
   141ac:	ldr	w1, [x5]
   141b0:	stp	x21, x22, [sp, #32]
   141b4:	mov	x21, x3
   141b8:	mov	x22, x4
   141bc:	stp	x27, x28, [sp, #80]
   141c0:	mov	x27, x0
   141c4:	tbnz	w1, #3, 1433c <scols_line_link_group@@SMARTCOLS_2.34+0x37c>
   141c8:	cbz	x25, 14310 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
   141cc:	ldr	x2, [x25, #128]
   141d0:	cbz	x2, 14310 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
   141d4:	ldr	x1, [x2, #24]
   141d8:	add	x0, x25, #0x60
   141dc:	cmp	x1, x0
   141e0:	b.ne	14310 <scols_line_link_group@@SMARTCOLS_2.34+0x350>  // b.any
   141e4:	ldr	x0, [x2, #32]
   141e8:	add	x2, x2, #0x20
   141ec:	cmp	x0, x2
   141f0:	b.eq	14310 <scols_line_link_group@@SMARTCOLS_2.34+0x350>  // b.none
   141f4:	ldr	x0, [x27, #160]
   141f8:	ldr	x1, [x27, #128]
   141fc:	add	x0, x0, #0x1
   14200:	str	x0, [x27, #160]
   14204:	add	x0, x27, #0x80
   14208:	cmp	x1, x0
   1420c:	b.eq	14228 <scols_line_link_group@@SMARTCOLS_2.34+0x268>  // b.none
   14210:	mov	x1, x25
   14214:	mov	x0, x27
   14218:	bl	138e8 <scols_get_library_version@@SMARTCOLS_2.25+0x28e8>
   1421c:	mov	w19, w0
   14220:	cbnz	w0, 14298 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   14224:	nop
   14228:	mov	x3, x22
   1422c:	mov	x2, x20
   14230:	mov	x1, x25
   14234:	mov	x0, x27
   14238:	blr	x21
   1423c:	mov	w19, w0
   14240:	cbnz	w0, 14298 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   14244:	ldr	x28, [x24, #4024]
   14248:	ldr	w5, [x28]
   1424c:	and	w5, w5, #0x8
   14250:	cbz	x25, 142a4 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>
   14254:	ldr	x23, [x25, #64]
   14258:	add	x26, x25, #0x40
   1425c:	cmp	x26, x23
   14260:	b.eq	142a4 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>  // b.none
   14264:	cbnz	w5, 14384 <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>
   14268:	mov	x4, x22
   1426c:	mov	x3, x21
   14270:	mov	x2, x20
   14274:	sub	x1, x23, #0x50
   14278:	mov	x0, x27
   1427c:	bl	14188 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   14280:	mov	w19, w0
   14284:	cbnz	w0, 14298 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   14288:	ldr	x23, [x23]
   1428c:	cmp	x23, x26
   14290:	b.ne	14268 <scols_line_link_group@@SMARTCOLS_2.34+0x2a8>  // b.any
   14294:	nop
   14298:	ldr	x24, [x24, #4024]
   1429c:	ldr	w5, [x24]
   142a0:	and	w5, w5, #0x8
   142a4:	cbz	w5, 142f0 <scols_line_link_group@@SMARTCOLS_2.34+0x330>
   142a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   142ac:	ldr	x0, [x0, #4016]
   142b0:	ldr	x20, [x0]
   142b4:	bl	76b0 <getpid@plt>
   142b8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   142bc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   142c0:	add	x4, x4, #0xb98
   142c4:	add	x3, x3, #0xb40
   142c8:	mov	w2, w0
   142cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   142d0:	mov	x0, x20
   142d4:	add	x1, x1, #0xb50
   142d8:	bl	8170 <fprintf@plt>
   142dc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   142e0:	mov	x0, x25
   142e4:	mov	w2, w19
   142e8:	add	x1, x1, #0xbd0
   142ec:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   142f0:	mov	w0, w19
   142f4:	ldp	x19, x20, [sp, #16]
   142f8:	ldp	x21, x22, [sp, #32]
   142fc:	ldp	x23, x24, [sp, #48]
   14300:	ldp	x25, x26, [sp, #64]
   14304:	ldp	x27, x28, [sp, #80]
   14308:	ldp	x29, x30, [sp], #96
   1430c:	ret
   14310:	cbz	x27, 14228 <scols_line_link_group@@SMARTCOLS_2.34+0x268>
   14314:	ldr	x1, [x27, #128]
   14318:	add	x0, x27, #0x80
   1431c:	cmp	x1, x0
   14320:	b.eq	14228 <scols_line_link_group@@SMARTCOLS_2.34+0x268>  // b.none
   14324:	mov	x1, x25
   14328:	mov	x0, x27
   1432c:	bl	138e8 <scols_get_library_version@@SMARTCOLS_2.25+0x28e8>
   14330:	mov	w19, w0
   14334:	cbz	w0, 14228 <scols_line_link_group@@SMARTCOLS_2.34+0x268>
   14338:	b	14298 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   1433c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14340:	ldr	x0, [x0, #4016]
   14344:	ldr	x19, [x0]
   14348:	bl	76b0 <getpid@plt>
   1434c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14350:	mov	w2, w0
   14354:	add	x4, x4, #0xb98
   14358:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1435c:	add	x3, x3, #0xb40
   14360:	mov	x0, x19
   14364:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14368:	add	x1, x1, #0xb50
   1436c:	bl	8170 <fprintf@plt>
   14370:	mov	x0, x25
   14374:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14378:	add	x1, x1, #0xbb0
   1437c:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14380:	b	141c8 <scols_line_link_group@@SMARTCOLS_2.34+0x208>
   14384:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14388:	ldr	x0, [x0, #4016]
   1438c:	ldr	x23, [x0]
   14390:	bl	76b0 <getpid@plt>
   14394:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14398:	mov	w2, w0
   1439c:	add	x4, x4, #0xb98
   143a0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   143a4:	add	x3, x3, #0xb40
   143a8:	mov	x0, x23
   143ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   143b0:	add	x1, x1, #0xb50
   143b4:	bl	8170 <fprintf@plt>
   143b8:	mov	x0, x25
   143bc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   143c0:	add	x1, x1, #0xbc0
   143c4:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   143c8:	ldr	x23, [x25, #64]
   143cc:	cmp	x23, x26
   143d0:	b.ne	14268 <scols_line_link_group@@SMARTCOLS_2.34+0x2a8>  // b.any
   143d4:	ldr	w5, [x28]
   143d8:	and	w5, w5, #0x8
   143dc:	b	142a4 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>
   143e0:	stp	x29, x30, [sp, #-48]!
   143e4:	mov	x29, sp
   143e8:	stp	x19, x20, [sp, #16]
   143ec:	mov	x19, x1
   143f0:	ldrb	w1, [x0, #249]
   143f4:	tbz	w1, #2, 1445c <scols_line_link_group@@SMARTCOLS_2.34+0x49c>
   143f8:	ldr	x1, [x0, #160]
   143fc:	mov	w20, #0x0                   	// #0
   14400:	cbnz	x1, 14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   14404:	cbz	x19, 144c8 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   14408:	ldr	x2, [x19, #64]
   1440c:	add	x1, x19, #0x40
   14410:	cmp	x2, x1
   14414:	b.eq	14470 <scols_line_link_group@@SMARTCOLS_2.34+0x4b0>  // b.none
   14418:	mov	w0, w20
   1441c:	ldp	x19, x20, [sp, #16]
   14420:	ldp	x29, x30, [sp], #48
   14424:	ret
   14428:	ldr	x3, [x1, #72]
   1442c:	add	x2, x19, #0x50
   14430:	mov	w20, #0x0                   	// #0
   14434:	cmp	x3, x2
   14438:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   1443c:	nop
   14440:	mov	x2, x1
   14444:	add	x3, x1, #0x50
   14448:	ldr	x1, [x1, #112]
   1444c:	cbz	x1, 14540 <scols_line_link_group@@SMARTCOLS_2.34+0x580>
   14450:	ldr	x2, [x1, #72]
   14454:	cmp	x2, x3
   14458:	b.eq	14440 <scols_line_link_group@@SMARTCOLS_2.34+0x480>  // b.none
   1445c:	mov	w20, #0x0                   	// #0
   14460:	mov	w0, w20
   14464:	ldp	x19, x20, [sp, #16]
   14468:	ldp	x29, x30, [sp], #48
   1446c:	ret
   14470:	ldr	x1, [x19, #112]
   14474:	cbz	x1, 1452c <scols_line_link_group@@SMARTCOLS_2.34+0x56c>
   14478:	ldr	x2, [x19, #128]
   1447c:	cbz	x2, 14428 <scols_line_link_group@@SMARTCOLS_2.34+0x468>
   14480:	ldr	x4, [x2, #24]
   14484:	add	x3, x19, #0x60
   14488:	mov	w20, #0x0                   	// #0
   1448c:	cmp	x4, x3
   14490:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14494:	ldr	x3, [x2, #32]
   14498:	add	x2, x2, #0x20
   1449c:	cmp	x3, x2
   144a0:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   144a4:	cbnz	x1, 14428 <scols_line_link_group@@SMARTCOLS_2.34+0x468>
   144a8:	ldr	x3, [x19, #120]
   144ac:	cbz	x3, 144c8 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   144b0:	ldr	x1, [x3, #40]
   144b4:	add	x0, x19, #0x50
   144b8:	mov	w20, #0x0                   	// #0
   144bc:	cmp	x1, x0
   144c0:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   144c4:	nop
   144c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   144cc:	mov	w20, #0x1                   	// #1
   144d0:	ldr	x0, [x0, #4024]
   144d4:	ldr	w0, [x0]
   144d8:	tbz	w0, #3, 14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   144dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   144e0:	str	x21, [sp, #32]
   144e4:	ldr	x0, [x0, #4016]
   144e8:	ldr	x21, [x0]
   144ec:	bl	76b0 <getpid@plt>
   144f0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   144f4:	mov	w2, w0
   144f8:	add	x4, x4, #0xb98
   144fc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14500:	add	x3, x3, #0xb40
   14504:	mov	x0, x21
   14508:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1450c:	add	x1, x1, #0xb50
   14510:	bl	8170 <fprintf@plt>
   14514:	mov	x0, x19
   14518:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1451c:	add	x1, x1, #0xbf0
   14520:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14524:	ldr	x21, [sp, #32]
   14528:	b	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   1452c:	ldr	x3, [x19, #120]
   14530:	cbz	x3, 1455c <scols_line_link_group@@SMARTCOLS_2.34+0x59c>
   14534:	ldr	x2, [x19, #128]
   14538:	cbnz	x2, 14480 <scols_line_link_group@@SMARTCOLS_2.34+0x4c0>
   1453c:	b	144b0 <scols_line_link_group@@SMARTCOLS_2.34+0x4f0>
   14540:	ldr	x1, [x2, #120]
   14544:	cbnz	x1, 144a8 <scols_line_link_group@@SMARTCOLS_2.34+0x4e8>
   14548:	ldr	x0, [x0, #168]
   1454c:	mov	w20, #0x0                   	// #0
   14550:	cmp	x0, x2
   14554:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14558:	b	144a8 <scols_line_link_group@@SMARTCOLS_2.34+0x4e8>
   1455c:	ldr	x2, [x0, #168]
   14560:	cmp	x19, x2
   14564:	b.ne	14418 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14568:	ldr	x2, [x19, #128]
   1456c:	cbnz	x2, 14480 <scols_line_link_group@@SMARTCOLS_2.34+0x4c0>
   14570:	b	144c8 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   14574:	nop
   14578:	stp	x29, x30, [sp, #-144]!
   1457c:	mov	x29, sp
   14580:	stp	x19, x20, [sp, #16]
   14584:	stp	x21, x22, [sp, #32]
   14588:	stp	x23, x24, [sp, #48]
   1458c:	stp	x25, x26, [sp, #64]
   14590:	stp	x27, x28, [sp, #80]
   14594:	cbz	x0, 14910 <scols_line_link_group@@SMARTCOLS_2.34+0x950>
   14598:	adrp	x26, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1459c:	mov	x28, x0
   145a0:	mov	x20, x1
   145a4:	mov	x21, x2
   145a8:	ldr	x0, [x26, #4024]
   145ac:	mov	x22, x3
   145b0:	ldr	w0, [x0]
   145b4:	tbnz	w0, #4, 14870 <scols_line_link_group@@SMARTCOLS_2.34+0x8b0>
   145b8:	ldrb	w0, [x28, #249]
   145bc:	add	x1, x28, #0x80
   145c0:	ldr	x2, [x28, #128]
   145c4:	and	w0, w0, #0xfffffffb
   145c8:	stp	xzr, xzr, [x28, #160]
   145cc:	cmp	x2, x1
   145d0:	strb	w0, [x28, #249]
   145d4:	b.eq	145e0 <scols_line_link_group@@SMARTCOLS_2.34+0x620>  // b.none
   145d8:	mov	x0, x28
   145dc:	bl	13b80 <scols_get_library_version@@SMARTCOLS_2.25+0x2b80>
   145e0:	add	x23, sp, #0x78
   145e4:	add	x24, sp, #0x70
   145e8:	mov	x0, x23
   145ec:	mov	w1, #0x0                   	// #0
   145f0:	bl	7430 <scols_reset_iter@plt>
   145f4:	nop
   145f8:	mov	x2, x24
   145fc:	mov	x1, x23
   14600:	mov	x0, x28
   14604:	bl	7da0 <scols_table_next_line@plt>
   14608:	cbnz	w0, 14644 <scols_line_link_group@@SMARTCOLS_2.34+0x684>
   1460c:	ldr	x1, [x28, #168]
   14610:	ldr	x0, [sp, #112]
   14614:	cbz	x1, 14760 <scols_line_link_group@@SMARTCOLS_2.34+0x7a0>
   14618:	cbz	x0, 1462c <scols_line_link_group@@SMARTCOLS_2.34+0x66c>
   1461c:	ldr	x1, [x0, #112]
   14620:	cbnz	x1, 145f8 <scols_line_link_group@@SMARTCOLS_2.34+0x638>
   14624:	ldr	x1, [x0, #120]
   14628:	cbnz	x1, 145f8 <scols_line_link_group@@SMARTCOLS_2.34+0x638>
   1462c:	str	x0, [x28, #168]
   14630:	mov	x2, x24
   14634:	mov	x1, x23
   14638:	mov	x0, x28
   1463c:	bl	7da0 <scols_table_next_line@plt>
   14640:	cbz	w0, 1460c <scols_line_link_group@@SMARTCOLS_2.34+0x64c>
   14644:	mov	x0, x23
   14648:	mov	w1, #0x0                   	// #0
   1464c:	bl	7430 <scols_reset_iter@plt>
   14650:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14654:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14658:	ldr	x0, [x0, #4016]
   1465c:	str	x0, [sp, #104]
   14660:	add	x0, x27, #0xb98
   14664:	str	x0, [sp, #96]
   14668:	mov	x2, x24
   1466c:	mov	x1, x23
   14670:	mov	x0, x28
   14674:	bl	7da0 <scols_table_next_line@plt>
   14678:	cbnz	w0, 147d0 <scols_line_link_group@@SMARTCOLS_2.34+0x810>
   1467c:	ldr	x1, [sp, #112]
   14680:	ldr	x0, [x1, #112]
   14684:	cbnz	x0, 14668 <scols_line_link_group@@SMARTCOLS_2.34+0x6a8>
   14688:	ldr	x0, [x1, #120]
   1468c:	cbnz	x0, 14668 <scols_line_link_group@@SMARTCOLS_2.34+0x6a8>
   14690:	ldr	x0, [x28, #168]
   14694:	cmp	x1, x0
   14698:	b.eq	148b8 <scols_line_link_group@@SMARTCOLS_2.34+0x8f8>  // b.none
   1469c:	mov	x4, x22
   146a0:	mov	x3, x21
   146a4:	mov	x2, x20
   146a8:	mov	x0, x28
   146ac:	bl	14188 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   146b0:	mov	w6, w0
   146b4:	cbnz	w0, 14724 <scols_line_link_group@@SMARTCOLS_2.34+0x764>
   146b8:	ldr	x25, [x26, #4024]
   146bc:	ldr	x0, [x28, #160]
   146c0:	cbz	x0, 14668 <scols_line_link_group@@SMARTCOLS_2.34+0x6a8>
   146c4:	mov	x0, x28
   146c8:	bl	13d10 <scols_get_library_version@@SMARTCOLS_2.25+0x2d10>
   146cc:	ldr	w1, [x25]
   146d0:	mov	x19, x0
   146d4:	tbnz	w1, #3, 14768 <scols_line_link_group@@SMARTCOLS_2.34+0x7a8>
   146d8:	cbz	x19, 147ac <scols_line_link_group@@SMARTCOLS_2.34+0x7ec>
   146dc:	ldr	x0, [x28, #160]
   146e0:	ldr	x27, [x19, #32]!
   146e4:	sub	x0, x0, #0x1
   146e8:	str	x0, [x28, #160]
   146ec:	cmp	x27, x19
   146f0:	b.ne	14704 <scols_line_link_group@@SMARTCOLS_2.34+0x744>  // b.any
   146f4:	b	146c0 <scols_line_link_group@@SMARTCOLS_2.34+0x700>
   146f8:	ldr	x27, [x27]
   146fc:	cmp	x27, x19
   14700:	b.eq	14868 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>  // b.none
   14704:	mov	x4, x22
   14708:	mov	x3, x21
   1470c:	mov	x2, x20
   14710:	sub	x1, x27, #0x50
   14714:	mov	x0, x28
   14718:	bl	14188 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   1471c:	mov	w6, w0
   14720:	cbz	w0, 146f8 <scols_line_link_group@@SMARTCOLS_2.34+0x738>
   14724:	ldrb	w0, [x28, #249]
   14728:	ldr	x26, [x26, #4024]
   1472c:	and	w0, w0, #0xfffffffb
   14730:	strb	w0, [x28, #249]
   14734:	str	xzr, [x28, #160]
   14738:	ldr	w0, [x26]
   1473c:	tbnz	w0, #4, 147f0 <scols_line_link_group@@SMARTCOLS_2.34+0x830>
   14740:	mov	w0, w6
   14744:	ldp	x19, x20, [sp, #16]
   14748:	ldp	x21, x22, [sp, #32]
   1474c:	ldp	x23, x24, [sp, #48]
   14750:	ldp	x25, x26, [sp, #64]
   14754:	ldp	x27, x28, [sp, #80]
   14758:	ldp	x29, x30, [sp], #144
   1475c:	ret
   14760:	str	x0, [x28, #168]
   14764:	b	14618 <scols_line_link_group@@SMARTCOLS_2.34+0x658>
   14768:	ldr	x0, [sp, #104]
   1476c:	ldr	x27, [x0]
   14770:	bl	76b0 <getpid@plt>
   14774:	ldr	x4, [sp, #96]
   14778:	mov	w2, w0
   1477c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14780:	mov	x0, x27
   14784:	add	x3, x3, #0xb40
   14788:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1478c:	add	x1, x1, #0xb50
   14790:	bl	8170 <fprintf@plt>
   14794:	ldr	x0, [sp, #112]
   14798:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1479c:	ldr	x2, [x28, #160]
   147a0:	add	x1, x1, #0xc28
   147a4:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   147a8:	cbnz	x19, 146dc <scols_line_link_group@@SMARTCOLS_2.34+0x71c>
   147ac:	ldr	x0, [x26, #4024]
   147b0:	ldr	w0, [x0]
   147b4:	tbnz	w0, #3, 148c8 <scols_line_link_group@@SMARTCOLS_2.34+0x908>
   147b8:	str	xzr, [x28, #160]
   147bc:	mov	x2, x24
   147c0:	mov	x1, x23
   147c4:	mov	x0, x28
   147c8:	bl	7da0 <scols_table_next_line@plt>
   147cc:	cbz	w0, 1467c <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>
   147d0:	ldrb	w0, [x28, #249]
   147d4:	mov	w6, #0x0                   	// #0
   147d8:	ldr	x26, [x26, #4024]
   147dc:	and	w0, w0, #0xfffffffb
   147e0:	strb	w0, [x28, #249]
   147e4:	str	xzr, [x28, #160]
   147e8:	ldr	w0, [x26]
   147ec:	tbz	w0, #4, 14740 <scols_line_link_group@@SMARTCOLS_2.34+0x780>
   147f0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   147f4:	str	w6, [sp, #96]
   147f8:	ldr	x0, [x0, #4016]
   147fc:	ldr	x19, [x0]
   14800:	bl	76b0 <getpid@plt>
   14804:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14808:	mov	w2, w0
   1480c:	add	x4, x4, #0xc38
   14810:	mov	x0, x19
   14814:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14818:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1481c:	add	x3, x3, #0xb40
   14820:	add	x1, x1, #0xb50
   14824:	bl	8170 <fprintf@plt>
   14828:	ldr	w6, [sp, #96]
   1482c:	mov	x0, x28
   14830:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14834:	add	x1, x1, #0xc78
   14838:	mov	w2, w6
   1483c:	str	w6, [sp, #96]
   14840:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14844:	ldr	w6, [sp, #96]
   14848:	ldp	x19, x20, [sp, #16]
   1484c:	mov	w0, w6
   14850:	ldp	x21, x22, [sp, #32]
   14854:	ldp	x23, x24, [sp, #48]
   14858:	ldp	x25, x26, [sp, #64]
   1485c:	ldp	x27, x28, [sp, #80]
   14860:	ldp	x29, x30, [sp], #144
   14864:	ret
   14868:	ldr	x0, [x28, #160]
   1486c:	b	146c0 <scols_line_link_group@@SMARTCOLS_2.34+0x700>
   14870:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14874:	ldr	x0, [x0, #4016]
   14878:	ldr	x19, [x0]
   1487c:	bl	76b0 <getpid@plt>
   14880:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14884:	mov	w2, w0
   14888:	add	x4, x4, #0xc38
   1488c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14890:	add	x3, x3, #0xb40
   14894:	mov	x0, x19
   14898:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1489c:	add	x1, x1, #0xb50
   148a0:	bl	8170 <fprintf@plt>
   148a4:	mov	x0, x28
   148a8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   148ac:	add	x1, x1, #0xc18
   148b0:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   148b4:	b	145b8 <scols_line_link_group@@SMARTCOLS_2.34+0x5f8>
   148b8:	ldrb	w0, [x28, #249]
   148bc:	orr	w0, w0, #0x4
   148c0:	strb	w0, [x28, #249]
   148c4:	b	1469c <scols_line_link_group@@SMARTCOLS_2.34+0x6dc>
   148c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   148cc:	ldr	x0, [x0, #4016]
   148d0:	ldr	x19, [x0]
   148d4:	bl	76b0 <getpid@plt>
   148d8:	ldr	x4, [sp, #96]
   148dc:	mov	w2, w0
   148e0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   148e4:	mov	x0, x19
   148e8:	add	x3, x3, #0xb40
   148ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   148f0:	add	x1, x1, #0xb50
   148f4:	bl	8170 <fprintf@plt>
   148f8:	ldr	x0, [sp, #112]
   148fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14900:	add	x1, x1, #0xc50
   14904:	bl	140b8 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14908:	str	xzr, [x28, #160]
   1490c:	b	147bc <scols_line_link_group@@SMARTCOLS_2.34+0x7fc>
   14910:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14914:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14918:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1491c:	add	x3, x3, #0xc90
   14920:	add	x1, x1, #0xc00
   14924:	add	x0, x0, #0xca8
   14928:	mov	w2, #0x5c                  	// #92
   1492c:	bl	8040 <__assert_fail@plt>
   14930:	stp	x29, x30, [sp, #-288]!
   14934:	mov	x10, x0
   14938:	mov	w9, #0xffffffc8            	// #-56
   1493c:	mov	x29, sp
   14940:	str	x19, [sp, #16]
   14944:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14948:	add	x11, sp, #0xe0
   1494c:	add	x0, sp, #0x120
   14950:	ldr	x19, [x19, #4016]
   14954:	mov	w8, #0xffffff80            	// #-128
   14958:	stp	x0, x0, [sp, #64]
   1495c:	str	x11, [sp, #80]
   14960:	stp	w9, w8, [sp, #88]
   14964:	ldp	x12, x13, [sp, #64]
   14968:	ldp	x8, x9, [sp, #80]
   1496c:	ldr	x0, [x19]
   14970:	stp	x12, x13, [sp, #32]
   14974:	stp	x8, x9, [sp, #48]
   14978:	str	q0, [sp, #96]
   1497c:	str	q1, [sp, #112]
   14980:	str	q2, [sp, #128]
   14984:	str	q3, [sp, #144]
   14988:	str	q4, [sp, #160]
   1498c:	str	q5, [sp, #176]
   14990:	str	q6, [sp, #192]
   14994:	str	q7, [sp, #208]
   14998:	stp	x1, x2, [sp, #232]
   1499c:	mov	x1, x10
   149a0:	add	x2, sp, #0x20
   149a4:	stp	x3, x4, [sp, #248]
   149a8:	stp	x5, x6, [sp, #264]
   149ac:	str	x7, [sp, #280]
   149b0:	bl	8020 <vfprintf@plt>
   149b4:	ldr	x1, [x19]
   149b8:	mov	w0, #0xa                   	// #10
   149bc:	bl	7560 <fputc@plt>
   149c0:	ldr	x19, [sp, #16]
   149c4:	ldp	x29, x30, [sp], #288
   149c8:	ret
   149cc:	nop

00000000000149d0 <scols_init_debug@@SMARTCOLS_2.25>:
   149d0:	stp	x29, x30, [sp, #-112]!
   149d4:	mov	x29, sp
   149d8:	stp	x19, x20, [sp, #16]
   149dc:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   149e0:	mov	w20, w0
   149e4:	stp	x21, x22, [sp, #32]
   149e8:	ldr	x21, [x19, #4024]
   149ec:	ldr	w0, [x21]
   149f0:	cbnz	w0, 14a10 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   149f4:	cbz	w20, 14a20 <scols_init_debug@@SMARTCOLS_2.25+0x50>
   149f8:	ldr	x0, [x19, #4024]
   149fc:	str	w20, [x0]
   14a00:	cbnz	w20, 14ae8 <scols_init_debug@@SMARTCOLS_2.25+0x118>
   14a04:	ldr	x19, [x19, #4024]
   14a08:	mov	w0, #0x2                   	// #2
   14a0c:	str	w0, [x19]
   14a10:	ldp	x19, x20, [sp, #16]
   14a14:	ldp	x21, x22, [sp, #32]
   14a18:	ldp	x29, x30, [sp], #112
   14a1c:	ret
   14a20:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14a24:	add	x0, x0, #0xcc8
   14a28:	stp	x23, x24, [sp, #48]
   14a2c:	bl	8070 <getenv@plt>
   14a30:	ldr	w1, [x21]
   14a34:	mov	x24, x0
   14a38:	and	w22, w1, #0x2
   14a3c:	tbnz	w1, #1, 14ae4 <scols_init_debug@@SMARTCOLS_2.25+0x114>
   14a40:	cbz	x0, 14cdc <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   14a44:	add	x23, sp, #0x68
   14a48:	mov	w2, #0x0                   	// #0
   14a4c:	mov	x1, x23
   14a50:	bl	7330 <strtoul@plt>
   14a54:	ldr	x1, [sp, #104]
   14a58:	mov	w20, w0
   14a5c:	cbz	x1, 14c98 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   14a60:	ldrsb	w0, [x1]
   14a64:	cbz	w0, 14c84 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   14a68:	mov	x0, x24
   14a6c:	stp	x25, x26, [sp, #64]
   14a70:	bl	79b0 <strdup@plt>
   14a74:	mov	x26, x0
   14a78:	cbz	x0, 14cd0 <scols_init_debug@@SMARTCOLS_2.25+0x300>
   14a7c:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14a80:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14a84:	add	x21, x21, #0xce0
   14a88:	add	x24, x24, #0xca0
   14a8c:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14a90:	stp	x27, x28, [sp, #80]
   14a94:	mov	w27, #0xffff                	// #65535
   14a98:	mov	x2, x23
   14a9c:	mov	x1, x21
   14aa0:	bl	76d0 <strtok_r@plt>
   14aa4:	mov	x28, x0
   14aa8:	cbz	x0, 14cb8 <scols_init_debug@@SMARTCOLS_2.25+0x2e8>
   14aac:	add	x20, x25, #0x5e0
   14ab0:	mov	x1, x24
   14ab4:	b	14ac0 <scols_init_debug@@SMARTCOLS_2.25+0xf0>
   14ab8:	ldr	x1, [x20, #24]!
   14abc:	cbz	x1, 14adc <scols_init_debug@@SMARTCOLS_2.25+0x10c>
   14ac0:	mov	x0, x28
   14ac4:	bl	7b30 <strcmp@plt>
   14ac8:	cbnz	w0, 14ab8 <scols_init_debug@@SMARTCOLS_2.25+0xe8>
   14acc:	ldr	w0, [x20, #8]
   14ad0:	orr	w22, w22, w0
   14ad4:	cmp	w22, w27
   14ad8:	b.eq	14cb8 <scols_init_debug@@SMARTCOLS_2.25+0x2e8>  // b.none
   14adc:	ldr	x0, [sp, #104]
   14ae0:	b	14a98 <scols_init_debug@@SMARTCOLS_2.25+0xc8>
   14ae4:	ldp	x23, x24, [sp, #48]
   14ae8:	bl	7510 <getuid@plt>
   14aec:	mov	w20, w0
   14af0:	bl	7480 <geteuid@plt>
   14af4:	cmp	w20, w0
   14af8:	b.eq	14c6c <scols_init_debug@@SMARTCOLS_2.25+0x29c>  // b.none
   14afc:	ldr	x2, [x19, #4024]
   14b00:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14b04:	ldr	x1, [x1, #4016]
   14b08:	ldr	w0, [x2]
   14b0c:	orr	w0, w0, #0x1000000
   14b10:	str	w0, [x2]
   14b14:	ldr	x20, [x1]
   14b18:	bl	76b0 <getpid@plt>
   14b1c:	mov	w2, w0
   14b20:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14b24:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14b28:	mov	x0, x20
   14b2c:	add	x3, x3, #0xb40
   14b30:	add	x1, x1, #0xce8
   14b34:	bl	8170 <fprintf@plt>
   14b38:	ldr	x19, [x19, #4024]
   14b3c:	ldr	w0, [x19]
   14b40:	orr	w0, w0, #0x2
   14b44:	str	w0, [x19]
   14b48:	sub	w1, w0, #0x2
   14b4c:	cmp	w1, #0x1
   14b50:	b.ls	14b68 <scols_init_debug@@SMARTCOLS_2.25+0x198>  // b.plast
   14b54:	add	x0, sp, #0x68
   14b58:	str	xzr, [sp, #104]
   14b5c:	bl	7be0 <scols_get_library_version@plt>
   14b60:	ldr	w0, [x19]
   14b64:	tbnz	w0, #1, 14bd4 <scols_init_debug@@SMARTCOLS_2.25+0x204>
   14b68:	tbz	w0, #0, 14a10 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   14b6c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14b70:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14b74:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14b78:	add	x2, x2, #0xcc8
   14b7c:	ldr	x0, [x0, #4016]
   14b80:	add	x1, x1, #0xd60
   14b84:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14b88:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14b8c:	mov	x21, x0
   14b90:	add	x19, x19, #0x5e0
   14b94:	ldr	x0, [x0]
   14b98:	add	x20, x20, #0xd98
   14b9c:	bl	8170 <fprintf@plt>
   14ba0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14ba4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14ba8:	add	x4, x4, #0xca8
   14bac:	add	x2, x2, #0xca0
   14bb0:	cbz	x4, 14bc4 <scols_init_debug@@SMARTCOLS_2.25+0x1f4>
   14bb4:	ldr	w3, [x19, #8]
   14bb8:	mov	x1, x20
   14bbc:	ldr	x0, [x21]
   14bc0:	bl	8170 <fprintf@plt>
   14bc4:	ldr	x2, [x19, #24]!
   14bc8:	cbz	x2, 14a10 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   14bcc:	ldr	x4, [x19, #16]
   14bd0:	b	14bb0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0>
   14bd4:	stp	x23, x24, [sp, #48]
   14bd8:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   14bdc:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14be0:	ldr	x23, [x23, #4016]
   14be4:	add	x22, x22, #0xc60
   14be8:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14bec:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   14bf0:	add	x21, x21, #0xb40
   14bf4:	add	x20, x20, #0xb50
   14bf8:	ldr	x24, [x23]
   14bfc:	bl	76b0 <getpid@plt>
   14c00:	mov	x4, x22
   14c04:	mov	w2, w0
   14c08:	mov	x3, x21
   14c0c:	mov	x1, x20
   14c10:	mov	x0, x24
   14c14:	bl	8170 <fprintf@plt>
   14c18:	ldr	w1, [x19]
   14c1c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14c20:	add	x0, x0, #0xd28
   14c24:	bl	14930 <scols_line_link_group@@SMARTCOLS_2.34+0x970>
   14c28:	ldr	w0, [x19]
   14c2c:	tbz	w0, #1, 14ce4 <scols_init_debug@@SMARTCOLS_2.25+0x314>
   14c30:	ldr	x23, [x23]
   14c34:	bl	76b0 <getpid@plt>
   14c38:	mov	x4, x22
   14c3c:	mov	w2, w0
   14c40:	mov	x3, x21
   14c44:	mov	x1, x20
   14c48:	mov	x0, x23
   14c4c:	bl	8170 <fprintf@plt>
   14c50:	ldr	x1, [sp, #104]
   14c54:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14c58:	add	x0, x0, #0xd48
   14c5c:	bl	14930 <scols_line_link_group@@SMARTCOLS_2.34+0x970>
   14c60:	ldr	w0, [x19]
   14c64:	ldp	x23, x24, [sp, #48]
   14c68:	b	14b68 <scols_init_debug@@SMARTCOLS_2.25+0x198>
   14c6c:	bl	7c00 <getgid@plt>
   14c70:	mov	w20, w0
   14c74:	bl	7440 <getegid@plt>
   14c78:	cmp	w20, w0
   14c7c:	b.ne	14afc <scols_init_debug@@SMARTCOLS_2.25+0x12c>  // b.any
   14c80:	b	14b38 <scols_init_debug@@SMARTCOLS_2.25+0x168>
   14c84:	mov	x0, x1
   14c88:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   14c8c:	add	x1, x1, #0xca0
   14c90:	bl	7b30 <strcmp@plt>
   14c94:	cbz	w0, 14ca8 <scols_init_debug@@SMARTCOLS_2.25+0x2d8>
   14c98:	ldr	x0, [x19, #4024]
   14c9c:	ldp	x23, x24, [sp, #48]
   14ca0:	str	w20, [x0]
   14ca4:	b	14a00 <scols_init_debug@@SMARTCOLS_2.25+0x30>
   14ca8:	mov	w0, #0xffff                	// #65535
   14cac:	ldp	x23, x24, [sp, #48]
   14cb0:	str	w0, [x21]
   14cb4:	b	14ae8 <scols_init_debug@@SMARTCOLS_2.25+0x118>
   14cb8:	mov	x0, x26
   14cbc:	mov	w20, w22
   14cc0:	bl	7bd0 <free@plt>
   14cc4:	ldp	x25, x26, [sp, #64]
   14cc8:	ldp	x27, x28, [sp, #80]
   14ccc:	b	14c98 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   14cd0:	ldp	x23, x24, [sp, #48]
   14cd4:	ldp	x25, x26, [sp, #64]
   14cd8:	b	14a04 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   14cdc:	ldp	x23, x24, [sp, #48]
   14ce0:	b	149f8 <scols_init_debug@@SMARTCOLS_2.25+0x28>
   14ce4:	ldp	x23, x24, [sp, #48]
   14ce8:	b	14b68 <scols_init_debug@@SMARTCOLS_2.25+0x198>
   14cec:	nop
   14cf0:	stp	x29, x30, [sp, #-48]!
   14cf4:	mov	w2, #0x0                   	// #0
   14cf8:	mov	x29, sp
   14cfc:	str	x19, [sp, #16]
   14d00:	mov	w19, w0
   14d04:	bl	75e0 <lseek@plt>
   14d08:	tbnz	x0, #63, 14d30 <scols_init_debug@@SMARTCOLS_2.25+0x360>
   14d0c:	add	x1, sp, #0x2f
   14d10:	mov	w0, w19
   14d14:	mov	x2, #0x1                   	// #1
   14d18:	bl	7df0 <read@plt>
   14d1c:	cmp	x0, #0x0
   14d20:	cset	x0, gt
   14d24:	ldr	x19, [sp, #16]
   14d28:	ldp	x29, x30, [sp], #48
   14d2c:	ret
   14d30:	mov	x0, #0x0                   	// #0
   14d34:	ldr	x19, [sp, #16]
   14d38:	ldp	x29, x30, [sp], #48
   14d3c:	ret
   14d40:	stp	x29, x30, [sp, #-144]!
   14d44:	mov	w1, w0
   14d48:	mov	w0, #0x0                   	// #0
   14d4c:	mov	x29, sp
   14d50:	add	x2, sp, #0x10
   14d54:	bl	7e80 <__fxstat@plt>
   14d58:	cbnz	w0, 14d74 <scols_init_debug@@SMARTCOLS_2.25+0x3a4>
   14d5c:	ldr	w0, [sp, #32]
   14d60:	ldp	x29, x30, [sp], #144
   14d64:	and	w0, w0, #0xf000
   14d68:	cmp	w0, #0x6, lsl #12
   14d6c:	cset	w0, eq  // eq = none
   14d70:	ret
   14d74:	mov	w0, #0x0                   	// #0
   14d78:	ldp	x29, x30, [sp], #144
   14d7c:	ret
   14d80:	stp	x29, x30, [sp, #-64]!
   14d84:	mov	x29, sp
   14d88:	stp	x21, x22, [sp, #32]
   14d8c:	mov	w22, w0
   14d90:	mov	w0, w22
   14d94:	stp	x19, x20, [sp, #16]
   14d98:	mov	x19, #0x400                 	// #1024
   14d9c:	mov	w20, #0x36                  	// #54
   14da0:	mov	x1, x19
   14da4:	str	x23, [sp, #48]
   14da8:	mov	x23, #0x0                   	// #0
   14dac:	bl	14cf0 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14db0:	cbz	x0, 14e04 <scols_init_debug@@SMARTCOLS_2.25+0x434>
   14db4:	nop
   14db8:	mov	x23, x19
   14dbc:	subs	w20, w20, #0x1
   14dc0:	b.ne	14df0 <scols_init_debug@@SMARTCOLS_2.25+0x420>  // b.any
   14dc4:	mov	w0, w22
   14dc8:	mov	x1, #0xffffffffffffffff    	// #-1
   14dcc:	mov	x21, #0xffffffffffffffff    	// #-1
   14dd0:	bl	14cf0 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14dd4:	cbz	x0, 14e6c <scols_init_debug@@SMARTCOLS_2.25+0x49c>
   14dd8:	mov	x0, x21
   14ddc:	ldp	x19, x20, [sp, #16]
   14de0:	ldp	x21, x22, [sp, #32]
   14de4:	ldr	x23, [sp, #48]
   14de8:	ldp	x29, x30, [sp], #64
   14dec:	ret
   14df0:	lsl	x19, x19, #1
   14df4:	mov	w0, w22
   14df8:	mov	x1, x19
   14dfc:	bl	14cf0 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14e00:	cbnz	x0, 14db8 <scols_init_debug@@SMARTCOLS_2.25+0x3e8>
   14e04:	sub	x0, x19, #0x1
   14e08:	mov	x21, x19
   14e0c:	mov	x19, x23
   14e10:	cmp	x19, x0
   14e14:	b.cs	14e44 <scols_init_debug@@SMARTCOLS_2.25+0x474>  // b.hs, b.nlast
   14e18:	add	x20, x21, x19
   14e1c:	mov	w0, w22
   14e20:	lsr	x20, x20, #1
   14e24:	mov	x1, x20
   14e28:	bl	14cf0 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14e2c:	cmp	x0, #0x0
   14e30:	csel	x21, x21, x20, ne  // ne = any
   14e34:	csel	x19, x20, x19, ne  // ne = any
   14e38:	sub	x0, x21, #0x1
   14e3c:	cmp	x0, x19
   14e40:	b.hi	14e18 <scols_init_debug@@SMARTCOLS_2.25+0x448>  // b.pmore
   14e44:	add	x21, x19, #0x1
   14e48:	mov	w0, w22
   14e4c:	mov	x1, #0x0                   	// #0
   14e50:	bl	14cf0 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14e54:	mov	x0, x21
   14e58:	ldp	x19, x20, [sp, #16]
   14e5c:	ldp	x21, x22, [sp, #32]
   14e60:	ldr	x23, [sp, #48]
   14e64:	ldp	x29, x30, [sp], #64
   14e68:	ret
   14e6c:	mov	x0, #0xfffffffffffffffe    	// #-2
   14e70:	b	14e10 <scols_init_debug@@SMARTCOLS_2.25+0x440>
   14e74:	nop
   14e78:	stp	x29, x30, [sp, #-208]!
   14e7c:	mov	x29, sp
   14e80:	stp	x19, x20, [sp, #16]
   14e84:	mov	x19, x1
   14e88:	mov	x1, #0x1272                	// #4722
   14e8c:	mov	x2, x19
   14e90:	mov	w20, w0
   14e94:	movk	x1, #0x8008, lsl #16
   14e98:	bl	81b0 <ioctl@plt>
   14e9c:	tbnz	w0, #31, 14eb0 <scols_init_debug@@SMARTCOLS_2.25+0x4e0>
   14ea0:	mov	w0, #0x0                   	// #0
   14ea4:	ldp	x19, x20, [sp, #16]
   14ea8:	ldp	x29, x30, [sp], #208
   14eac:	ret
   14eb0:	str	x21, [sp, #32]
   14eb4:	add	x21, sp, #0x50
   14eb8:	mov	w0, w20
   14ebc:	mov	x2, x21
   14ec0:	mov	x1, #0x1260                	// #4704
   14ec4:	bl	81b0 <ioctl@plt>
   14ec8:	tbnz	w0, #31, 14eec <scols_init_debug@@SMARTCOLS_2.25+0x51c>
   14ecc:	ldr	x1, [sp, #80]
   14ed0:	mov	w0, #0x0                   	// #0
   14ed4:	ldr	x21, [sp, #32]
   14ed8:	lsl	x1, x1, #9
   14edc:	str	x1, [x19]
   14ee0:	ldp	x19, x20, [sp, #16]
   14ee4:	ldp	x29, x30, [sp], #208
   14ee8:	ret
   14eec:	mov	x1, #0x204                 	// #516
   14ef0:	add	x2, sp, #0x30
   14ef4:	mov	w0, w20
   14ef8:	movk	x1, #0x8020, lsl #16
   14efc:	bl	81b0 <ioctl@plt>
   14f00:	tbnz	w0, #31, 14f1c <scols_init_debug@@SMARTCOLS_2.25+0x54c>
   14f04:	ldr	w1, [sp, #48]
   14f08:	mov	w0, #0x0                   	// #0
   14f0c:	ldr	x21, [sp, #32]
   14f10:	lsl	x1, x1, #9
   14f14:	str	x1, [x19]
   14f18:	b	14ea4 <scols_init_debug@@SMARTCOLS_2.25+0x4d4>
   14f1c:	mov	w1, w20
   14f20:	mov	x2, x21
   14f24:	mov	w0, #0x0                   	// #0
   14f28:	bl	7e80 <__fxstat@plt>
   14f2c:	ldr	w1, [sp, #96]
   14f30:	and	w1, w1, #0xf000
   14f34:	cbnz	w0, 14f50 <scols_init_debug@@SMARTCOLS_2.25+0x580>
   14f38:	cmp	w1, #0x8, lsl #12
   14f3c:	b.ne	14f50 <scols_init_debug@@SMARTCOLS_2.25+0x580>  // b.any
   14f40:	ldr	x1, [sp, #128]
   14f44:	ldr	x21, [sp, #32]
   14f48:	str	x1, [x19]
   14f4c:	b	14ea4 <scols_init_debug@@SMARTCOLS_2.25+0x4d4>
   14f50:	cmp	w1, #0x6, lsl #12
   14f54:	mov	w0, #0xffffffff            	// #-1
   14f58:	b.eq	14f64 <scols_init_debug@@SMARTCOLS_2.25+0x594>  // b.none
   14f5c:	ldr	x21, [sp, #32]
   14f60:	b	14ea4 <scols_init_debug@@SMARTCOLS_2.25+0x4d4>
   14f64:	mov	w0, w20
   14f68:	bl	14d80 <scols_init_debug@@SMARTCOLS_2.25+0x3b0>
   14f6c:	mov	x1, x0
   14f70:	mov	w0, #0x0                   	// #0
   14f74:	ldr	x21, [sp, #32]
   14f78:	str	x1, [x19]
   14f7c:	b	14ea4 <scols_init_debug@@SMARTCOLS_2.25+0x4d4>
   14f80:	stp	x29, x30, [sp, #-48]!
   14f84:	mov	x29, sp
   14f88:	str	x19, [sp, #16]
   14f8c:	mov	x19, x1
   14f90:	add	x1, sp, #0x28
   14f94:	bl	14e78 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>
   14f98:	cbnz	w0, 14fb4 <scols_init_debug@@SMARTCOLS_2.25+0x5e4>
   14f9c:	ldr	x1, [sp, #40]
   14fa0:	lsr	x1, x1, #9
   14fa4:	str	x1, [x19]
   14fa8:	ldr	x19, [sp, #16]
   14fac:	ldp	x29, x30, [sp], #48
   14fb0:	ret
   14fb4:	mov	w0, #0xffffffff            	// #-1
   14fb8:	b	14fa8 <scols_init_debug@@SMARTCOLS_2.25+0x5d8>
   14fbc:	nop
   14fc0:	stp	x29, x30, [sp, #-16]!
   14fc4:	mov	x2, x1
   14fc8:	mov	x1, #0x1268                	// #4712
   14fcc:	mov	x29, sp
   14fd0:	bl	81b0 <ioctl@plt>
   14fd4:	asr	w0, w0, #31
   14fd8:	ldp	x29, x30, [sp], #16
   14fdc:	ret
   14fe0:	stp	x29, x30, [sp, #-32]!
   14fe4:	mov	x29, sp
   14fe8:	add	x2, sp, #0x18
   14fec:	str	x1, [sp, #24]
   14ff0:	mov	x1, #0x127b                	// #4731
   14ff4:	bl	81b0 <ioctl@plt>
   14ff8:	asr	w0, w0, #31
   14ffc:	ldp	x29, x30, [sp], #32
   15000:	ret
   15004:	nop
   15008:	stp	x29, x30, [sp, #-32]!
   1500c:	mov	x1, #0x127a                	// #4730
   15010:	mov	x29, sp
   15014:	add	x2, sp, #0x1c
   15018:	bl	81b0 <ioctl@plt>
   1501c:	tbnz	w0, #31, 15034 <scols_init_debug@@SMARTCOLS_2.25+0x664>
   15020:	ldr	w0, [sp, #28]
   15024:	ldp	x29, x30, [sp], #32
   15028:	cmp	w0, #0x0
   1502c:	cset	w0, ne  // ne = any
   15030:	ret
   15034:	mov	w0, #0x0                   	// #0
   15038:	ldp	x29, x30, [sp], #32
   1503c:	ret
   15040:	stp	x29, x30, [sp, #-176]!
   15044:	mov	x29, sp
   15048:	stp	x19, x20, [sp, #16]
   1504c:	mov	x20, x0
   15050:	ldr	w0, [x0, #16]
   15054:	str	x21, [sp, #32]
   15058:	mov	x21, x1
   1505c:	and	w0, w0, #0xf000
   15060:	mov	w1, w2
   15064:	cmp	w0, #0x6, lsl #12
   15068:	b.eq	1512c <scols_init_debug@@SMARTCOLS_2.25+0x75c>  // b.none
   1506c:	mov	x0, x21
   15070:	bl	7790 <open@plt>
   15074:	mov	w19, w0
   15078:	tbz	w19, #31, 15090 <scols_init_debug@@SMARTCOLS_2.25+0x6c0>
   1507c:	mov	w0, w19
   15080:	ldp	x19, x20, [sp, #16]
   15084:	ldr	x21, [sp, #32]
   15088:	ldp	x29, x30, [sp], #176
   1508c:	ret
   15090:	add	x2, sp, #0x30
   15094:	mov	w1, w19
   15098:	mov	w0, #0x0                   	// #0
   1509c:	bl	7e80 <__fxstat@plt>
   150a0:	tbnz	w0, #31, 15100 <scols_init_debug@@SMARTCOLS_2.25+0x730>
   150a4:	ldr	x0, [x20]
   150a8:	ldr	x1, [sp, #48]
   150ac:	cmp	x1, x0
   150b0:	b.ne	15100 <scols_init_debug@@SMARTCOLS_2.25+0x730>  // b.any
   150b4:	ldr	x0, [x20, #8]
   150b8:	ldr	x1, [sp, #56]
   150bc:	cmp	x1, x0
   150c0:	b.ne	15100 <scols_init_debug@@SMARTCOLS_2.25+0x730>  // b.any
   150c4:	ldr	w0, [x20, #16]
   150c8:	and	w0, w0, #0xf000
   150cc:	cmp	w0, #0x6, lsl #12
   150d0:	b.ne	1507c <scols_init_debug@@SMARTCOLS_2.25+0x6ac>  // b.any
   150d4:	mov	w0, w19
   150d8:	bl	15008 <scols_init_debug@@SMARTCOLS_2.25+0x638>
   150dc:	cbz	w0, 1507c <scols_init_debug@@SMARTCOLS_2.25+0x6ac>
   150e0:	mov	w2, #0x5                   	// #5
   150e4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   150e8:	mov	x0, #0x0                   	// #0
   150ec:	add	x1, x1, #0xe70
   150f0:	bl	7ec0 <dcgettext@plt>
   150f4:	mov	x1, x21
   150f8:	bl	7de0 <warnx@plt>
   150fc:	b	1507c <scols_init_debug@@SMARTCOLS_2.25+0x6ac>
   15100:	mov	w0, w19
   15104:	bl	79f0 <close@plt>
   15108:	bl	8050 <__errno_location@plt>
   1510c:	mov	w19, #0xffffffff            	// #-1
   15110:	mov	w1, #0x4d                  	// #77
   15114:	str	w1, [x0]
   15118:	mov	w0, w19
   1511c:	ldp	x19, x20, [sp, #16]
   15120:	ldr	x21, [sp, #32]
   15124:	ldp	x29, x30, [sp], #176
   15128:	ret
   1512c:	orr	w1, w2, #0x80
   15130:	mov	x0, x21
   15134:	bl	7790 <open@plt>
   15138:	mov	w19, w0
   1513c:	b	15078 <scols_init_debug@@SMARTCOLS_2.25+0x6a8>
   15140:	stp	x29, x30, [sp, #-16]!
   15144:	mov	x2, #0x0                   	// #0
   15148:	mov	x1, #0x5331                	// #21297
   1514c:	mov	x29, sp
   15150:	bl	81b0 <ioctl@plt>
   15154:	cmp	w0, #0x0
   15158:	csel	w0, w0, wzr, ge  // ge = tcont
   1515c:	ldp	x29, x30, [sp], #16
   15160:	ret
   15164:	nop
   15168:	stp	x29, x30, [sp, #-48]!
   1516c:	mov	x29, sp
   15170:	stp	x19, x20, [sp, #16]
   15174:	mov	x20, x1
   15178:	mov	x19, x2
   1517c:	mov	x1, #0x301                 	// #769
   15180:	add	x2, sp, #0x20
   15184:	bl	81b0 <ioctl@plt>
   15188:	cbnz	w0, 151a8 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>
   1518c:	ldrb	w2, [sp, #32]
   15190:	ldrb	w1, [sp, #33]
   15194:	str	w2, [x20]
   15198:	str	w1, [x19]
   1519c:	ldp	x19, x20, [sp, #16]
   151a0:	ldp	x29, x30, [sp], #48
   151a4:	ret
   151a8:	mov	w0, #0xffffffff            	// #-1
   151ac:	b	1519c <scols_init_debug@@SMARTCOLS_2.25+0x7cc>
   151b0:	cmp	w0, #0x7
   151b4:	b.eq	152d8 <scols_init_debug@@SMARTCOLS_2.25+0x908>  // b.none
   151b8:	b.gt	15214 <scols_init_debug@@SMARTCOLS_2.25+0x844>
   151bc:	cmp	w0, #0x3
   151c0:	b.eq	152cc <scols_init_debug@@SMARTCOLS_2.25+0x8fc>  // b.none
   151c4:	b.le	151f8 <scols_init_debug@@SMARTCOLS_2.25+0x828>
   151c8:	cmp	w0, #0x5
   151cc:	b.eq	15290 <scols_init_debug@@SMARTCOLS_2.25+0x8c0>  // b.none
   151d0:	cmp	w0, #0x6
   151d4:	b.ne	151e4 <scols_init_debug@@SMARTCOLS_2.25+0x814>  // b.any
   151d8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   151dc:	add	x0, x0, #0xeb0
   151e0:	ret
   151e4:	cmp	w0, #0x4
   151e8:	b.ne	152e4 <scols_init_debug@@SMARTCOLS_2.25+0x914>  // b.any
   151ec:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   151f0:	add	x0, x0, #0xee8
   151f4:	ret
   151f8:	cmp	w0, #0x1
   151fc:	b.eq	152b4 <scols_init_debug@@SMARTCOLS_2.25+0x8e4>  // b.none
   15200:	cmp	w0, #0x2
   15204:	b.ne	1523c <scols_init_debug@@SMARTCOLS_2.25+0x86c>  // b.any
   15208:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1520c:	add	x0, x0, #0xf08
   15210:	ret
   15214:	cmp	w0, #0xd
   15218:	b.eq	152c0 <scols_init_debug@@SMARTCOLS_2.25+0x8f0>  // b.none
   1521c:	b.le	15260 <scols_init_debug@@SMARTCOLS_2.25+0x890>
   15220:	cmp	w0, #0x11
   15224:	b.eq	152a8 <scols_init_debug@@SMARTCOLS_2.25+0x8d8>  // b.none
   15228:	cmp	w0, #0x7f
   1522c:	b.ne	1524c <scols_init_debug@@SMARTCOLS_2.25+0x87c>  // b.any
   15230:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15234:	add	x0, x0, #0xef0
   15238:	ret
   1523c:	cbnz	w0, 152e4 <scols_init_debug@@SMARTCOLS_2.25+0x914>
   15240:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15244:	add	x0, x0, #0xeb8
   15248:	ret
   1524c:	cmp	w0, #0xe
   15250:	b.ne	152e4 <scols_init_debug@@SMARTCOLS_2.25+0x914>  // b.any
   15254:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15258:	add	x0, x0, #0xf10
   1525c:	ret
   15260:	cmp	w0, #0x9
   15264:	b.eq	1529c <scols_init_debug@@SMARTCOLS_2.25+0x8cc>  // b.none
   15268:	cmp	w0, #0xc
   1526c:	b.ne	1527c <scols_init_debug@@SMARTCOLS_2.25+0x8ac>  // b.any
   15270:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15274:	add	x0, x0, #0xec8
   15278:	ret
   1527c:	cmp	w0, #0x8
   15280:	b.ne	152e4 <scols_init_debug@@SMARTCOLS_2.25+0x914>  // b.any
   15284:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15288:	add	x0, x0, #0xef8
   1528c:	ret
   15290:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15294:	add	x0, x0, #0xec0
   15298:	ret
   1529c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152a0:	add	x0, x0, #0xee0
   152a4:	ret
   152a8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152ac:	add	x0, x0, #0xf00
   152b0:	ret
   152b4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152b8:	add	x0, x0, #0xea0
   152bc:	ret
   152c0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152c4:	add	x0, x0, #0xed0
   152c8:	ret
   152cc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152d0:	add	x0, x0, #0xe90
   152d4:	ret
   152d8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   152dc:	add	x0, x0, #0xea8
   152e0:	ret
   152e4:	mov	x0, #0x0                   	// #0
   152e8:	ret
   152ec:	nop
   152f0:	stp	x29, x30, [sp, #-176]!
   152f4:	mov	x29, sp
   152f8:	str	x21, [sp, #32]
   152fc:	mov	x21, x1
   15300:	mov	w1, #0x2f                  	// #47
   15304:	stp	x19, x20, [sp, #16]
   15308:	mov	x20, x0
   1530c:	bl	7a20 <strrchr@plt>
   15310:	str	xzr, [x21]
   15314:	cbz	x0, 15344 <scols_init_debug@@SMARTCOLS_2.25+0x974>
   15318:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1531c:	mov	x19, x0
   15320:	add	x1, x1, #0xf18
   15324:	mov	x2, #0x4                   	// #4
   15328:	bl	7810 <strncmp@plt>
   1532c:	cbnz	w0, 15344 <scols_init_debug@@SMARTCOLS_2.25+0x974>
   15330:	bl	7b60 <__ctype_b_loc@plt>
   15334:	ldrsb	x1, [x19, #4]
   15338:	ldr	x0, [x0]
   1533c:	ldrh	w0, [x0, x1, lsl #1]
   15340:	tbnz	w0, #11, 15358 <scols_init_debug@@SMARTCOLS_2.25+0x988>
   15344:	mov	w0, #0x0                   	// #0
   15348:	ldp	x19, x20, [sp, #16]
   1534c:	ldr	x21, [sp, #32]
   15350:	ldp	x29, x30, [sp], #176
   15354:	ret
   15358:	mov	x1, x20
   1535c:	add	x2, sp, #0x30
   15360:	mov	w0, #0x0                   	// #0
   15364:	bl	8090 <__xstat@plt>
   15368:	cbnz	w0, 15344 <scols_init_debug@@SMARTCOLS_2.25+0x974>
   1536c:	ldr	w0, [sp, #64]
   15370:	and	w0, w0, #0xf000
   15374:	cmp	w0, #0x6, lsl #12
   15378:	b.ne	15344 <scols_init_debug@@SMARTCOLS_2.25+0x974>  // b.any
   1537c:	add	x19, x19, #0x1
   15380:	mov	w0, #0x1                   	// #1
   15384:	str	x19, [x21]
   15388:	b	15348 <scols_init_debug@@SMARTCOLS_2.25+0x978>
   1538c:	nop
   15390:	sub	sp, sp, #0x230
   15394:	stp	x29, x30, [sp]
   15398:	mov	x29, sp
   1539c:	stp	x19, x20, [sp, #16]
   153a0:	cbz	x1, 15450 <scols_init_debug@@SMARTCOLS_2.25+0xa80>
   153a4:	mov	x19, x0
   153a8:	ldrsb	w0, [x1]
   153ac:	mov	x4, x1
   153b0:	cbz	w0, 15450 <scols_init_debug@@SMARTCOLS_2.25+0xa80>
   153b4:	cmp	x19, #0x0
   153b8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   153bc:	add	x0, x0, #0xd20
   153c0:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   153c4:	csel	x19, x0, x19, eq  // eq = none
   153c8:	add	x2, x2, #0xf20
   153cc:	mov	x3, x19
   153d0:	stp	x21, x22, [sp, #32]
   153d4:	add	x21, sp, #0x130
   153d8:	mov	x1, #0x100                 	// #256
   153dc:	mov	x0, x21
   153e0:	bl	7610 <snprintf@plt>
   153e4:	mov	x0, x21
   153e8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   153ec:	add	x1, x1, #0xf38
   153f0:	bl	76e0 <fopen@plt>
   153f4:	mov	x20, x0
   153f8:	cbz	x0, 1544c <scols_init_debug@@SMARTCOLS_2.25+0xa7c>
   153fc:	add	x22, sp, #0x38
   15400:	mov	x2, x0
   15404:	mov	w1, #0xf4                  	// #244
   15408:	mov	x0, x22
   1540c:	bl	8180 <fgets@plt>
   15410:	cbz	x0, 15428 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   15414:	mov	x0, x22
   15418:	bl	7340 <strlen@plt>
   1541c:	mov	x4, x0
   15420:	cmp	x0, #0x1
   15424:	b.hi	15468 <scols_init_debug@@SMARTCOLS_2.25+0xa98>  // b.pmore
   15428:	mov	x19, #0x0                   	// #0
   1542c:	mov	x0, x20
   15430:	bl	7690 <fclose@plt>
   15434:	mov	x0, x19
   15438:	ldp	x29, x30, [sp]
   1543c:	ldp	x19, x20, [sp, #16]
   15440:	ldp	x21, x22, [sp, #32]
   15444:	add	sp, sp, #0x230
   15448:	ret
   1544c:	ldp	x21, x22, [sp, #32]
   15450:	mov	x19, #0x0                   	// #0
   15454:	mov	x0, x19
   15458:	ldp	x29, x30, [sp]
   1545c:	ldp	x19, x20, [sp, #16]
   15460:	add	sp, sp, #0x230
   15464:	ret
   15468:	add	x5, sp, #0x37
   1546c:	mov	x3, x22
   15470:	mov	x0, x21
   15474:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15478:	mov	x1, #0x100                 	// #256
   1547c:	add	x2, x2, #0xf40
   15480:	strb	wzr, [x5, x4]
   15484:	bl	7610 <snprintf@plt>
   15488:	ldrsb	w0, [x19]
   1548c:	cbnz	w0, 154a0 <scols_init_debug@@SMARTCOLS_2.25+0xad0>
   15490:	mov	x0, x21
   15494:	mov	w1, #0x0                   	// #0
   15498:	bl	7ab0 <access@plt>
   1549c:	cbnz	w0, 15428 <scols_init_debug@@SMARTCOLS_2.25+0xa58>
   154a0:	mov	x0, x21
   154a4:	bl	79b0 <strdup@plt>
   154a8:	mov	x19, x0
   154ac:	b	1542c <scols_init_debug@@SMARTCOLS_2.25+0xa5c>
   154b0:	mov	x1, x0
   154b4:	mov	x0, #0x0                   	// #0
   154b8:	b	15390 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   154bc:	nop
   154c0:	mov	x12, #0x1040                	// #4160
   154c4:	sub	sp, sp, x12
   154c8:	stp	x29, x30, [sp]
   154cc:	mov	x29, sp
   154d0:	stp	x19, x20, [sp, #16]
   154d4:	cbz	x0, 155d4 <scols_init_debug@@SMARTCOLS_2.25+0xc04>
   154d8:	mov	x19, x0
   154dc:	ldrsb	w0, [x0]
   154e0:	cmp	w0, #0x2f
   154e4:	b.eq	155d4 <scols_init_debug@@SMARTCOLS_2.25+0xc04>  // b.none
   154e8:	stp	x21, x22, [sp, #32]
   154ec:	add	x22, sp, #0x40
   154f0:	mov	x0, x22
   154f4:	mov	x1, #0x1000                	// #4096
   154f8:	bl	72d0 <getcwd@plt>
   154fc:	mov	x20, x0
   15500:	cbz	x0, 15524 <scols_init_debug@@SMARTCOLS_2.25+0xb54>
   15504:	ldrb	w0, [x19]
   15508:	cmp	w0, #0x2e
   1550c:	b.eq	155b8 <scols_init_debug@@SMARTCOLS_2.25+0xbe8>  // b.none
   15510:	ldrsb	w0, [x19]
   15514:	cbnz	w0, 15540 <scols_init_debug@@SMARTCOLS_2.25+0xb70>
   15518:	mov	x0, x22
   1551c:	bl	79b0 <strdup@plt>
   15520:	mov	x20, x0
   15524:	ldp	x21, x22, [sp, #32]
   15528:	mov	x0, x20
   1552c:	mov	x12, #0x1040                	// #4160
   15530:	ldp	x29, x30, [sp]
   15534:	ldp	x19, x20, [sp, #16]
   15538:	add	sp, sp, x12
   1553c:	ret
   15540:	mov	x0, x22
   15544:	str	x23, [sp, #48]
   15548:	bl	7340 <strlen@plt>
   1554c:	mov	x21, x0
   15550:	mov	x0, x19
   15554:	bl	7340 <strlen@plt>
   15558:	mov	x23, x0
   1555c:	add	x0, x21, x0
   15560:	add	x0, x0, #0x2
   15564:	bl	7720 <malloc@plt>
   15568:	mov	x20, x0
   1556c:	cbz	x0, 15610 <scols_init_debug@@SMARTCOLS_2.25+0xc40>
   15570:	mov	x1, x22
   15574:	mov	x2, x21
   15578:	bl	7280 <memcpy@plt>
   1557c:	mov	w0, #0x2f                  	// #47
   15580:	strb	w0, [x20, x21]
   15584:	add	x21, x20, x21
   15588:	add	x2, x23, #0x1
   1558c:	mov	x1, x19
   15590:	add	x0, x21, #0x1
   15594:	bl	7280 <memcpy@plt>
   15598:	mov	x0, x20
   1559c:	mov	x12, #0x1040                	// #4160
   155a0:	ldp	x29, x30, [sp]
   155a4:	ldp	x19, x20, [sp, #16]
   155a8:	ldp	x21, x22, [sp, #32]
   155ac:	ldr	x23, [sp, #48]
   155b0:	add	sp, sp, x12
   155b4:	ret
   155b8:	ldrb	w1, [x19, #1]
   155bc:	cmp	w1, #0x2f
   155c0:	b.ne	155fc <scols_init_debug@@SMARTCOLS_2.25+0xc2c>  // b.any
   155c4:	ldrsb	w0, [x19, #2]
   155c8:	add	x19, x19, #0x2
   155cc:	cbz	w0, 15518 <scols_init_debug@@SMARTCOLS_2.25+0xb48>
   155d0:	b	15540 <scols_init_debug@@SMARTCOLS_2.25+0xb70>
   155d4:	bl	8050 <__errno_location@plt>
   155d8:	mov	x20, #0x0                   	// #0
   155dc:	mov	w1, #0x16                  	// #22
   155e0:	str	w1, [x0]
   155e4:	mov	x12, #0x1040                	// #4160
   155e8:	mov	x0, x20
   155ec:	ldp	x29, x30, [sp]
   155f0:	ldp	x19, x20, [sp, #16]
   155f4:	add	sp, sp, x12
   155f8:	ret
   155fc:	cmp	w0, #0x2e
   15600:	b.ne	15510 <scols_init_debug@@SMARTCOLS_2.25+0xb40>  // b.any
   15604:	ldrb	w0, [x19, #1]
   15608:	cbz	w0, 15518 <scols_init_debug@@SMARTCOLS_2.25+0xb48>
   1560c:	b	15510 <scols_init_debug@@SMARTCOLS_2.25+0xb40>
   15610:	ldp	x21, x22, [sp, #32]
   15614:	ldr	x23, [sp, #48]
   15618:	b	15528 <scols_init_debug@@SMARTCOLS_2.25+0xb58>
   1561c:	nop
   15620:	stp	x29, x30, [sp, #-48]!
   15624:	mov	x29, sp
   15628:	stp	x19, x20, [sp, #16]
   1562c:	cbz	x0, 15668 <scols_init_debug@@SMARTCOLS_2.25+0xc98>
   15630:	ldrsb	w1, [x0]
   15634:	mov	x19, x0
   15638:	cbz	w1, 15668 <scols_init_debug@@SMARTCOLS_2.25+0xc98>
   1563c:	mov	x1, #0x0                   	// #0
   15640:	bl	7ee0 <realpath@plt>
   15644:	mov	x20, x0
   15648:	cbz	x0, 1569c <scols_init_debug@@SMARTCOLS_2.25+0xccc>
   1564c:	add	x1, sp, #0x28
   15650:	bl	152f0 <scols_init_debug@@SMARTCOLS_2.25+0x920>
   15654:	cbnz	w0, 1567c <scols_init_debug@@SMARTCOLS_2.25+0xcac>
   15658:	mov	x0, x20
   1565c:	ldp	x19, x20, [sp, #16]
   15660:	ldp	x29, x30, [sp], #48
   15664:	ret
   15668:	mov	x20, #0x0                   	// #0
   1566c:	mov	x0, x20
   15670:	ldp	x19, x20, [sp, #16]
   15674:	ldp	x29, x30, [sp], #48
   15678:	ret
   1567c:	ldr	x0, [sp, #40]
   15680:	bl	154b0 <scols_init_debug@@SMARTCOLS_2.25+0xae0>
   15684:	mov	x1, x0
   15688:	cbz	x0, 15658 <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   1568c:	mov	x0, x20
   15690:	mov	x20, x1
   15694:	bl	7bd0 <free@plt>
   15698:	b	15658 <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   1569c:	mov	x0, x19
   156a0:	ldp	x19, x20, [sp, #16]
   156a4:	ldp	x29, x30, [sp], #48
   156a8:	b	79b0 <strdup@plt>
   156ac:	nop
   156b0:	stp	x29, x30, [sp, #-128]!
   156b4:	mov	x29, sp
   156b8:	stp	x19, x20, [sp, #16]
   156bc:	cbz	x0, 158ac <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   156c0:	mov	x20, x0
   156c4:	ldrsb	w0, [x0]
   156c8:	cbz	w0, 158ac <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   156cc:	add	x0, sp, #0x60
   156d0:	bl	7520 <pipe@plt>
   156d4:	mov	w19, w0
   156d8:	cbnz	w0, 158ac <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   156dc:	stp	x21, x22, [sp, #32]
   156e0:	bl	75c0 <fork@plt>
   156e4:	mov	w21, w0
   156e8:	cmn	w0, #0x1
   156ec:	b.eq	15a44 <scols_init_debug@@SMARTCOLS_2.25+0x1074>  // b.none
   156f0:	stp	x23, x24, [sp, #48]
   156f4:	stp	x25, x26, [sp, #64]
   156f8:	stp	x27, x28, [sp, #80]
   156fc:	cbz	w0, 158c0 <scols_init_debug@@SMARTCOLS_2.25+0xef0>
   15700:	ldr	w0, [sp, #100]
   15704:	mov	x25, #0xb280                	// #45696
   15708:	add	x28, sp, #0x68
   1570c:	add	x26, sp, #0x70
   15710:	mov	w23, #0x0                   	// #0
   15714:	mov	x20, #0x0                   	// #0
   15718:	mov	x27, #0x8                   	// #8
   1571c:	movk	x25, #0xee6, lsl #16
   15720:	bl	79f0 <close@plt>
   15724:	str	xzr, [sp, #104]
   15728:	mov	w0, #0xffffffff            	// #-1
   1572c:	str	w0, [sp, #100]
   15730:	bl	8050 <__errno_location@plt>
   15734:	ldr	w24, [sp, #96]
   15738:	mov	x22, x0
   1573c:	mov	x2, x27
   15740:	mov	x1, x28
   15744:	mov	w0, w24
   15748:	bl	7df0 <read@plt>
   1574c:	cmp	x0, #0x0
   15750:	b.le	15780 <scols_init_debug@@SMARTCOLS_2.25+0xdb0>
   15754:	add	x28, x28, x0
   15758:	add	x20, x20, x0
   1575c:	subs	x27, x27, x0
   15760:	b.eq	15b10 <scols_init_debug@@SMARTCOLS_2.25+0x1140>  // b.none
   15764:	mov	x2, x27
   15768:	mov	x1, x28
   1576c:	mov	w0, w24
   15770:	mov	w23, #0x0                   	// #0
   15774:	bl	7df0 <read@plt>
   15778:	cmp	x0, #0x0
   1577c:	b.gt	15754 <scols_init_debug@@SMARTCOLS_2.25+0xd84>
   15780:	b.eq	1579c <scols_init_debug@@SMARTCOLS_2.25+0xdcc>  // b.none
   15784:	ldr	w0, [x22]
   15788:	cmp	w0, #0xb
   1578c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   15790:	b.ne	1579c <scols_init_debug@@SMARTCOLS_2.25+0xdcc>  // b.any
   15794:	cmp	w23, #0x4
   15798:	b.le	15ab4 <scols_init_debug@@SMARTCOLS_2.25+0x10e4>
   1579c:	ldr	w27, [sp, #96]
   157a0:	cbz	x20, 15870 <scols_init_debug@@SMARTCOLS_2.25+0xea0>
   157a4:	cmp	x20, #0x8
   157a8:	b.ne	15b08 <scols_init_debug@@SMARTCOLS_2.25+0x1138>  // b.any
   157ac:	ldr	x23, [sp, #104]
   157b0:	tbnz	x23, #63, 15acc <scols_init_debug@@SMARTCOLS_2.25+0x10fc>
   157b4:	add	x0, x23, #0x1
   157b8:	bl	7720 <malloc@plt>
   157bc:	mov	x20, x0
   157c0:	cbz	x0, 15b38 <scols_init_debug@@SMARTCOLS_2.25+0x1168>
   157c4:	mov	x2, x23
   157c8:	mov	w1, #0x0                   	// #0
   157cc:	bl	7870 <memset@plt>
   157d0:	cbz	x23, 15ad8 <scols_init_debug@@SMARTCOLS_2.25+0x1108>
   157d4:	mov	x25, x20
   157d8:	add	x26, sp, #0x70
   157dc:	mov	w24, #0x0                   	// #0
   157e0:	mov	x28, #0x0                   	// #0
   157e4:	mov	x2, x23
   157e8:	mov	x1, x25
   157ec:	mov	w0, w27
   157f0:	bl	7df0 <read@plt>
   157f4:	cmp	x0, #0x0
   157f8:	b.le	15828 <scols_init_debug@@SMARTCOLS_2.25+0xe58>
   157fc:	add	x25, x25, x0
   15800:	add	x28, x28, x0
   15804:	subs	x23, x23, x0
   15808:	b.eq	1584c <scols_init_debug@@SMARTCOLS_2.25+0xe7c>  // b.none
   1580c:	mov	x2, x23
   15810:	mov	x1, x25
   15814:	mov	w0, w27
   15818:	mov	w24, #0x0                   	// #0
   1581c:	bl	7df0 <read@plt>
   15820:	cmp	x0, #0x0
   15824:	b.gt	157fc <scols_init_debug@@SMARTCOLS_2.25+0xe2c>
   15828:	b.eq	15844 <scols_init_debug@@SMARTCOLS_2.25+0xe74>  // b.none
   1582c:	ldr	w0, [x22]
   15830:	cmp	w0, #0xb
   15834:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   15838:	b.ne	15844 <scols_init_debug@@SMARTCOLS_2.25+0xe74>  // b.any
   1583c:	cmp	w24, #0x4
   15840:	b.le	15ae8 <scols_init_debug@@SMARTCOLS_2.25+0x1118>
   15844:	cmp	x28, #0x0
   15848:	csinv	x28, x28, xzr, ne  // ne = any
   1584c:	ldr	x0, [sp, #104]
   15850:	ldr	w27, [sp, #96]
   15854:	cmp	x0, x28
   15858:	b.eq	15ae0 <scols_init_debug@@SMARTCOLS_2.25+0x1110>  // b.none
   1585c:	ldr	w19, [x22]
   15860:	cbz	w19, 15870 <scols_init_debug@@SMARTCOLS_2.25+0xea0>
   15864:	mov	x0, x20
   15868:	mov	x20, #0x0                   	// #0
   1586c:	bl	7bd0 <free@plt>
   15870:	mov	w0, w27
   15874:	bl	79f0 <close@plt>
   15878:	mov	w0, w21
   1587c:	mov	w2, #0x0                   	// #0
   15880:	mov	x1, #0x0                   	// #0
   15884:	bl	8110 <waitpid@plt>
   15888:	ldp	x23, x24, [sp, #48]
   1588c:	mov	x0, x20
   15890:	ldp	x25, x26, [sp, #64]
   15894:	ldp	x27, x28, [sp, #80]
   15898:	str	w19, [x22]
   1589c:	ldp	x19, x20, [sp, #16]
   158a0:	ldp	x21, x22, [sp, #32]
   158a4:	ldp	x29, x30, [sp], #128
   158a8:	ret
   158ac:	mov	x20, #0x0                   	// #0
   158b0:	mov	x0, x20
   158b4:	ldp	x19, x20, [sp, #16]
   158b8:	ldp	x29, x30, [sp], #128
   158bc:	ret
   158c0:	ldr	w0, [sp, #96]
   158c4:	bl	79f0 <close@plt>
   158c8:	mov	w0, #0xffffffff            	// #-1
   158cc:	str	w0, [sp, #96]
   158d0:	bl	8050 <__errno_location@plt>
   158d4:	str	wzr, [x0]
   158d8:	mov	x19, x0
   158dc:	bl	7c00 <getgid@plt>
   158e0:	bl	7aa0 <setgid@plt>
   158e4:	tbz	w0, #31, 15a78 <scols_init_debug@@SMARTCOLS_2.25+0x10a8>
   158e8:	ldr	w0, [x19]
   158ec:	cbz	w0, 15a6c <scols_init_debug@@SMARTCOLS_2.25+0x109c>
   158f0:	neg	w0, w0
   158f4:	mov	x22, #0x0                   	// #0
   158f8:	sxtw	x0, w0
   158fc:	ldr	w23, [sp, #100]
   15900:	mov	x24, #0xb280                	// #45696
   15904:	add	x21, sp, #0x68
   15908:	add	x25, sp, #0x70
   1590c:	mov	x20, #0x8                   	// #8
   15910:	movk	x24, #0xee6, lsl #16
   15914:	str	x0, [sp, #104]
   15918:	str	wzr, [x19]
   1591c:	mov	x2, x20
   15920:	mov	x1, x21
   15924:	mov	w0, w23
   15928:	bl	7a60 <write@plt>
   1592c:	cmp	x0, #0x0
   15930:	b.le	15960 <scols_init_debug@@SMARTCOLS_2.25+0xf90>
   15934:	ldr	w1, [x19]
   15938:	subs	x20, x20, x0
   1593c:	b.eq	1597c <scols_init_debug@@SMARTCOLS_2.25+0xfac>  // b.none
   15940:	add	x21, x21, x0
   15944:	cmp	w1, #0xb
   15948:	b.ne	15918 <scols_init_debug@@SMARTCOLS_2.25+0xf48>  // b.any
   1594c:	mov	x0, x25
   15950:	mov	x1, #0x0                   	// #0
   15954:	stp	xzr, x24, [sp, #112]
   15958:	bl	7c50 <nanosleep@plt>
   1595c:	b	15918 <scols_init_debug@@SMARTCOLS_2.25+0xf48>
   15960:	ldr	w1, [x19]
   15964:	cmp	w1, #0x4
   15968:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   1596c:	b.ne	1599c <scols_init_debug@@SMARTCOLS_2.25+0xfcc>  // b.any
   15970:	cmp	w1, #0xb
   15974:	b.ne	15918 <scols_init_debug@@SMARTCOLS_2.25+0xf48>  // b.any
   15978:	b	1594c <scols_init_debug@@SMARTCOLS_2.25+0xf7c>
   1597c:	cmp	w1, #0xb
   15980:	b.ne	1599c <scols_init_debug@@SMARTCOLS_2.25+0xfcc>  // b.any
   15984:	mov	x2, #0xb280                	// #45696
   15988:	add	x0, sp, #0x70
   1598c:	movk	x2, #0xee6, lsl #16
   15990:	mov	x1, #0x0                   	// #0
   15994:	stp	xzr, x2, [sp, #112]
   15998:	bl	7c50 <nanosleep@plt>
   1599c:	cbz	x22, 15a3c <scols_init_debug@@SMARTCOLS_2.25+0x106c>
   159a0:	ldr	x20, [sp, #104]
   159a4:	ldr	w21, [sp, #100]
   159a8:	cbz	x20, 15a3c <scols_init_debug@@SMARTCOLS_2.25+0x106c>
   159ac:	mov	x23, #0xb280                	// #45696
   159b0:	add	x24, sp, #0x70
   159b4:	movk	x23, #0xee6, lsl #16
   159b8:	str	wzr, [x19]
   159bc:	mov	x2, x20
   159c0:	mov	x1, x22
   159c4:	mov	w0, w21
   159c8:	bl	7a60 <write@plt>
   159cc:	cmp	x0, #0x0
   159d0:	b.le	15a00 <scols_init_debug@@SMARTCOLS_2.25+0x1030>
   159d4:	ldr	w1, [x19]
   159d8:	subs	x20, x20, x0
   159dc:	b.eq	15a1c <scols_init_debug@@SMARTCOLS_2.25+0x104c>  // b.none
   159e0:	add	x22, x22, x0
   159e4:	cmp	w1, #0xb
   159e8:	b.ne	159b8 <scols_init_debug@@SMARTCOLS_2.25+0xfe8>  // b.any
   159ec:	mov	x0, x24
   159f0:	mov	x1, #0x0                   	// #0
   159f4:	stp	xzr, x23, [sp, #112]
   159f8:	bl	7c50 <nanosleep@plt>
   159fc:	b	159b8 <scols_init_debug@@SMARTCOLS_2.25+0xfe8>
   15a00:	ldr	w0, [x19]
   15a04:	cmp	w0, #0x4
   15a08:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   15a0c:	b.ne	15a3c <scols_init_debug@@SMARTCOLS_2.25+0x106c>  // b.any
   15a10:	cmp	w0, #0xb
   15a14:	b.ne	159b8 <scols_init_debug@@SMARTCOLS_2.25+0xfe8>  // b.any
   15a18:	b	159ec <scols_init_debug@@SMARTCOLS_2.25+0x101c>
   15a1c:	cmp	w1, #0xb
   15a20:	b.ne	15a3c <scols_init_debug@@SMARTCOLS_2.25+0x106c>  // b.any
   15a24:	mov	x2, #0xb280                	// #45696
   15a28:	add	x0, sp, #0x70
   15a2c:	movk	x2, #0xee6, lsl #16
   15a30:	mov	x1, #0x0                   	// #0
   15a34:	stp	xzr, x2, [sp, #112]
   15a38:	bl	7c50 <nanosleep@plt>
   15a3c:	mov	w0, #0x0                   	// #0
   15a40:	bl	7390 <exit@plt>
   15a44:	ldr	w0, [sp, #96]
   15a48:	mov	x20, #0x0                   	// #0
   15a4c:	bl	79f0 <close@plt>
   15a50:	ldr	w0, [sp, #100]
   15a54:	bl	79f0 <close@plt>
   15a58:	mov	x0, x20
   15a5c:	ldp	x19, x20, [sp, #16]
   15a60:	ldp	x21, x22, [sp, #32]
   15a64:	ldp	x29, x30, [sp], #128
   15a68:	ret
   15a6c:	mov	x22, #0x0                   	// #0
   15a70:	mov	x0, #0xffffffffffffffea    	// #-22
   15a74:	b	158fc <scols_init_debug@@SMARTCOLS_2.25+0xf2c>
   15a78:	bl	7510 <getuid@plt>
   15a7c:	bl	72f0 <setuid@plt>
   15a80:	tbnz	w0, #31, 158e8 <scols_init_debug@@SMARTCOLS_2.25+0xf18>
   15a84:	mov	x0, x20
   15a88:	mov	x1, #0x0                   	// #0
   15a8c:	str	xzr, [sp, #112]
   15a90:	bl	7ee0 <realpath@plt>
   15a94:	mov	x22, x0
   15a98:	cbz	x0, 158e8 <scols_init_debug@@SMARTCOLS_2.25+0xf18>
   15a9c:	add	x1, sp, #0x70
   15aa0:	bl	152f0 <scols_init_debug@@SMARTCOLS_2.25+0x920>
   15aa4:	cbnz	w0, 15b18 <scols_init_debug@@SMARTCOLS_2.25+0x1148>
   15aa8:	mov	x0, x22
   15aac:	bl	7340 <strlen@plt>
   15ab0:	b	158fc <scols_init_debug@@SMARTCOLS_2.25+0xf2c>
   15ab4:	add	w23, w23, #0x1
   15ab8:	mov	x0, x26
   15abc:	mov	x1, #0x0                   	// #0
   15ac0:	stp	xzr, x25, [sp, #112]
   15ac4:	bl	7c50 <nanosleep@plt>
   15ac8:	b	1573c <scols_init_debug@@SMARTCOLS_2.25+0xd6c>
   15acc:	neg	w19, w23
   15ad0:	mov	x20, #0x0                   	// #0
   15ad4:	b	15860 <scols_init_debug@@SMARTCOLS_2.25+0xe90>
   15ad8:	mov	x28, #0x0                   	// #0
   15adc:	nop
   15ae0:	strb	wzr, [x20, x28]
   15ae4:	b	15870 <scols_init_debug@@SMARTCOLS_2.25+0xea0>
   15ae8:	mov	x2, #0xb280                	// #45696
   15aec:	add	w24, w24, #0x1
   15af0:	movk	x2, #0xee6, lsl #16
   15af4:	mov	x0, x26
   15af8:	mov	x1, #0x0                   	// #0
   15afc:	stp	xzr, x2, [sp, #112]
   15b00:	bl	7c50 <nanosleep@plt>
   15b04:	b	157e4 <scols_init_debug@@SMARTCOLS_2.25+0xe14>
   15b08:	mov	x20, #0x0                   	// #0
   15b0c:	b	15870 <scols_init_debug@@SMARTCOLS_2.25+0xea0>
   15b10:	ldr	w27, [sp, #96]
   15b14:	b	157a4 <scols_init_debug@@SMARTCOLS_2.25+0xdd4>
   15b18:	ldr	x0, [sp, #112]
   15b1c:	bl	154b0 <scols_init_debug@@SMARTCOLS_2.25+0xae0>
   15b20:	mov	x1, x0
   15b24:	cbz	x0, 15aa8 <scols_init_debug@@SMARTCOLS_2.25+0x10d8>
   15b28:	mov	x0, x22
   15b2c:	mov	x22, x1
   15b30:	bl	7bd0 <free@plt>
   15b34:	b	15aa8 <scols_init_debug@@SMARTCOLS_2.25+0x10d8>
   15b38:	mov	w19, #0xc                   	// #12
   15b3c:	b	15864 <scols_init_debug@@SMARTCOLS_2.25+0xe94>
   15b40:	cbz	x2, 15b6c <scols_init_debug@@SMARTCOLS_2.25+0x119c>
   15b44:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15b48:	add	x3, x1, x2
   15b4c:	add	x4, x4, #0xf50
   15b50:	ldrb	w2, [x1], #1
   15b54:	eor	w2, w2, w0
   15b58:	cmp	x1, x3
   15b5c:	and	x2, x2, #0xff
   15b60:	ldr	w2, [x4, x2, lsl #2]
   15b64:	eor	w0, w2, w0, lsr #8
   15b68:	b.ne	15b50 <scols_init_debug@@SMARTCOLS_2.25+0x1180>  // b.any
   15b6c:	ret
   15b70:	cbz	x2, 15bb8 <scols_init_debug@@SMARTCOLS_2.25+0x11e8>
   15b74:	adrp	x6, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   15b78:	add	x7, x3, x4
   15b7c:	add	x6, x6, #0xf50
   15b80:	mov	x5, #0x0                   	// #0
   15b84:	nop
   15b88:	ldrb	w4, [x1, x5]
   15b8c:	cmp	x3, x5
   15b90:	eor	w4, w4, w0
   15b94:	b.hi	15ba0 <scols_init_debug@@SMARTCOLS_2.25+0x11d0>  // b.pmore
   15b98:	cmp	x7, x5
   15b9c:	csel	w4, w4, w0, ls  // ls = plast
   15ba0:	and	x4, x4, #0xff
   15ba4:	add	x5, x5, #0x1
   15ba8:	cmp	x2, x5
   15bac:	ldr	w4, [x6, x4, lsl #2]
   15bb0:	eor	w0, w4, w0, lsr #8
   15bb4:	b.ne	15b88 <scols_init_debug@@SMARTCOLS_2.25+0x11b8>  // b.any
   15bb8:	ret
   15bbc:	nop
   15bc0:	cbz	x2, 15bec <scols_init_debug@@SMARTCOLS_2.25+0x121c>
   15bc4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   15bc8:	add	x3, x1, x2
   15bcc:	add	x4, x4, #0x350
   15bd0:	ldrb	w2, [x1], #1
   15bd4:	eor	w2, w2, w0
   15bd8:	cmp	x1, x3
   15bdc:	and	x2, x2, #0xff
   15be0:	ldr	w2, [x4, x2, lsl #2]
   15be4:	eor	w0, w2, w0, lsr #8
   15be8:	b.ne	15bd0 <scols_init_debug@@SMARTCOLS_2.25+0x1200>  // b.any
   15bec:	ret
   15bf0:	stp	x29, x30, [sp, #-80]!
   15bf4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   15bf8:	mov	x29, sp
   15bfc:	ldr	x0, [x0, #4048]
   15c00:	stp	x21, x22, [sp, #32]
   15c04:	ldr	x21, [x0]
   15c08:	str	x25, [sp, #64]
   15c0c:	ldr	x25, [x21]
   15c10:	cbz	x25, 15cf0 <scols_init_debug@@SMARTCOLS_2.25+0x1320>
   15c14:	mov	x22, x21
   15c18:	stp	x23, x24, [sp, #48]
   15c1c:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   15c20:	add	x24, x24, #0x750
   15c24:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   15c28:	stp	x19, x20, [sp, #16]
   15c2c:	nop
   15c30:	add	x20, x23, #0x6b8
   15c34:	mov	x19, x24
   15c38:	mov	x2, #0x9                   	// #9
   15c3c:	b	15c54 <scols_init_debug@@SMARTCOLS_2.25+0x1284>
   15c40:	ldr	x19, [x20, #8]!
   15c44:	mov	x0, x19
   15c48:	cbz	x19, 15d18 <scols_init_debug@@SMARTCOLS_2.25+0x1348>
   15c4c:	bl	7340 <strlen@plt>
   15c50:	mov	x2, x0
   15c54:	mov	x1, x19
   15c58:	mov	x0, x25
   15c5c:	bl	7810 <strncmp@plt>
   15c60:	cbnz	w0, 15c40 <scols_init_debug@@SMARTCOLS_2.25+0x1270>
   15c64:	ldr	x0, [x22]
   15c68:	cbz	x0, 15c84 <scols_init_debug@@SMARTCOLS_2.25+0x12b4>
   15c6c:	mov	x0, x22
   15c70:	ldr	x1, [x0, #8]
   15c74:	str	x1, [x0], #8
   15c78:	cbnz	x1, 15c70 <scols_init_debug@@SMARTCOLS_2.25+0x12a0>
   15c7c:	ldr	x25, [x22]
   15c80:	cbnz	x25, 15c30 <scols_init_debug@@SMARTCOLS_2.25+0x1260>
   15c84:	ldr	x20, [x21]
   15c88:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   15c8c:	cbz	x20, 15ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1318>
   15c90:	add	x23, x23, #0x6b8
   15c94:	add	x22, x22, #0x760
   15c98:	add	x24, x23, #0x68
   15c9c:	mov	x19, x22
   15ca0:	mov	x2, #0x5                   	// #5
   15ca4:	mov	x1, x19
   15ca8:	mov	x0, x20
   15cac:	bl	7810 <strncmp@plt>
   15cb0:	cbnz	w0, 15d00 <scols_init_debug@@SMARTCOLS_2.25+0x1330>
   15cb4:	mov	x0, x20
   15cb8:	mov	w1, #0x2f                  	// #47
   15cbc:	bl	7ce0 <strchr@plt>
   15cc0:	cbz	x0, 15d00 <scols_init_debug@@SMARTCOLS_2.25+0x1330>
   15cc4:	ldr	x0, [x21]
   15cc8:	cbz	x0, 15ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1318>
   15ccc:	mov	x0, x21
   15cd0:	ldr	x1, [x0, #8]
   15cd4:	str	x1, [x0], #8
   15cd8:	cbnz	x1, 15cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1300>
   15cdc:	ldr	x20, [x21]
   15ce0:	cbnz	x20, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x12c8>
   15ce4:	nop
   15ce8:	ldp	x19, x20, [sp, #16]
   15cec:	ldp	x23, x24, [sp, #48]
   15cf0:	ldp	x21, x22, [sp, #32]
   15cf4:	ldr	x25, [sp, #64]
   15cf8:	ldp	x29, x30, [sp], #80
   15cfc:	ret
   15d00:	ldr	x19, [x24, #8]!
   15d04:	mov	x0, x19
   15d08:	cbz	x19, 15d28 <scols_init_debug@@SMARTCOLS_2.25+0x1358>
   15d0c:	bl	7340 <strlen@plt>
   15d10:	mov	x2, x0
   15d14:	b	15ca4 <scols_init_debug@@SMARTCOLS_2.25+0x12d4>
   15d18:	ldr	x25, [x22, #8]
   15d1c:	add	x22, x22, #0x8
   15d20:	cbnz	x25, 15c30 <scols_init_debug@@SMARTCOLS_2.25+0x1260>
   15d24:	b	15c84 <scols_init_debug@@SMARTCOLS_2.25+0x12b4>
   15d28:	ldr	x20, [x21, #8]
   15d2c:	add	x21, x21, #0x8
   15d30:	cbnz	x20, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x12c8>
   15d34:	b	15ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1318>
   15d38:	stp	x29, x30, [sp, #-32]!
   15d3c:	mov	x29, sp
   15d40:	stp	x19, x20, [sp, #16]
   15d44:	mov	x19, x0
   15d48:	bl	7510 <getuid@plt>
   15d4c:	cbnz	w0, 15d98 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   15d50:	bl	7480 <geteuid@plt>
   15d54:	cbnz	w0, 15d98 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   15d58:	bl	7c00 <getgid@plt>
   15d5c:	mov	w20, w0
   15d60:	bl	7440 <getegid@plt>
   15d64:	cmp	w20, w0
   15d68:	b.ne	15d98 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>  // b.any
   15d6c:	mov	w4, #0x0                   	// #0
   15d70:	mov	w3, #0x0                   	// #0
   15d74:	mov	w2, #0x0                   	// #0
   15d78:	mov	w1, #0x0                   	// #0
   15d7c:	mov	w0, #0x3                   	// #3
   15d80:	bl	80a0 <prctl@plt>
   15d84:	cbz	w0, 15d98 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   15d88:	mov	x0, x19
   15d8c:	ldp	x19, x20, [sp, #16]
   15d90:	ldp	x29, x30, [sp], #32
   15d94:	b	7490 <secure_getenv@plt>
   15d98:	mov	x0, #0x0                   	// #0
   15d9c:	ldp	x19, x20, [sp, #16]
   15da0:	ldp	x29, x30, [sp], #32
   15da4:	ret
   15da8:	sub	sp, sp, #0x450
   15dac:	stp	x29, x30, [sp]
   15db0:	mov	x29, sp
   15db4:	stp	x21, x22, [sp, #32]
   15db8:	mov	x22, x1
   15dbc:	mov	x21, x2
   15dc0:	mov	x1, #0x18                  	// #24
   15dc4:	stp	x23, x24, [sp, #48]
   15dc8:	mov	x23, x0
   15dcc:	mov	x24, x3
   15dd0:	mov	x0, #0x1                   	// #1
   15dd4:	bl	7900 <calloc@plt>
   15dd8:	cbz	x0, 15e7c <scols_init_debug@@SMARTCOLS_2.25+0x14ac>
   15ddc:	stp	x19, x20, [sp, #16]
   15de0:	mov	x19, x0
   15de4:	str	x24, [x0]
   15de8:	cbz	x21, 15f0c <scols_init_debug@@SMARTCOLS_2.25+0x153c>
   15dec:	add	x20, sp, #0x48
   15df0:	mov	x1, x21
   15df4:	mov	x0, x20
   15df8:	mov	x2, #0x100                 	// #256
   15dfc:	bl	7380 <mbstowcs@plt>
   15e00:	cbnz	x0, 15e90 <scols_init_debug@@SMARTCOLS_2.25+0x14c0>
   15e04:	mov	x0, x21
   15e08:	bl	7340 <strlen@plt>
   15e0c:	mov	w20, w0
   15e10:	cmp	w20, #0x0
   15e14:	b.gt	15eac <scols_init_debug@@SMARTCOLS_2.25+0x14dc>
   15e18:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   15e1c:	mov	x2, x24
   15e20:	add	x0, x19, #0x8
   15e24:	add	x1, x1, #0x7f8
   15e28:	bl	75a0 <asprintf@plt>
   15e2c:	tbnz	w0, #31, 15ebc <scols_init_debug@@SMARTCOLS_2.25+0x14ec>
   15e30:	ldr	x2, [x23]
   15e34:	cbz	x2, 15e48 <scols_init_debug@@SMARTCOLS_2.25+0x1478>
   15e38:	ldr	x3, [x2, #16]
   15e3c:	cbz	x3, 15ed8 <scols_init_debug@@SMARTCOLS_2.25+0x1508>
   15e40:	mov	x2, x3
   15e44:	cbnz	x2, 15e38 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   15e48:	str	x19, [x23]
   15e4c:	cmp	w20, #0x0
   15e50:	b.gt	15ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1514>
   15e54:	ldr	x0, [x19, #8]
   15e58:	mov	w20, #0x0                   	// #0
   15e5c:	cbz	x0, 15ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1514>
   15e60:	bl	7340 <strlen@plt>
   15e64:	mov	w20, w0
   15e68:	ldr	w0, [x22]
   15e6c:	cmp	w0, w20
   15e70:	csel	w0, w0, w20, ge  // ge = tcont
   15e74:	ldp	x19, x20, [sp, #16]
   15e78:	str	w0, [x22]
   15e7c:	ldp	x29, x30, [sp]
   15e80:	ldp	x21, x22, [sp, #32]
   15e84:	ldp	x23, x24, [sp, #48]
   15e88:	add	sp, sp, #0x450
   15e8c:	ret
   15e90:	mov	x0, x20
   15e94:	mov	x1, #0x100                 	// #256
   15e98:	str	wzr, [sp, #1096]
   15e9c:	bl	77c0 <wcswidth@plt>
   15ea0:	mov	w20, w0
   15ea4:	cmp	w20, #0x0
   15ea8:	b.le	15e18 <scols_init_debug@@SMARTCOLS_2.25+0x1448>
   15eac:	mov	x0, x21
   15eb0:	bl	79b0 <strdup@plt>
   15eb4:	str	x0, [x19, #8]
   15eb8:	cbnz	x0, 15e30 <scols_init_debug@@SMARTCOLS_2.25+0x1460>
   15ebc:	mov	x0, x19
   15ec0:	ldp	x29, x30, [sp]
   15ec4:	ldp	x19, x20, [sp, #16]
   15ec8:	ldp	x21, x22, [sp, #32]
   15ecc:	ldp	x23, x24, [sp, #48]
   15ed0:	add	sp, sp, #0x450
   15ed4:	b	7bd0 <free@plt>
   15ed8:	str	x19, [x2, #16]
   15edc:	cmp	w20, #0x0
   15ee0:	b.le	15e54 <scols_init_debug@@SMARTCOLS_2.25+0x1484>
   15ee4:	ldr	w0, [x22]
   15ee8:	ldp	x29, x30, [sp]
   15eec:	cmp	w0, w20
   15ef0:	csel	w0, w0, w20, ge  // ge = tcont
   15ef4:	ldp	x19, x20, [sp, #16]
   15ef8:	str	w0, [x22]
   15efc:	ldp	x21, x22, [sp, #32]
   15f00:	ldp	x23, x24, [sp, #48]
   15f04:	add	sp, sp, #0x450
   15f08:	ret
   15f0c:	mov	w20, #0x0                   	// #0
   15f10:	b	15e18 <scols_init_debug@@SMARTCOLS_2.25+0x1448>
   15f14:	nop
   15f18:	cbz	x0, 15f40 <scols_init_debug@@SMARTCOLS_2.25+0x1570>
   15f1c:	ldr	x0, [x0]
   15f20:	cbnz	x0, 15f30 <scols_init_debug@@SMARTCOLS_2.25+0x1560>
   15f24:	b	15f3c <scols_init_debug@@SMARTCOLS_2.25+0x156c>
   15f28:	ldr	x0, [x0, #16]
   15f2c:	cbz	x0, 15f3c <scols_init_debug@@SMARTCOLS_2.25+0x156c>
   15f30:	ldr	x2, [x0]
   15f34:	cmp	x2, x1
   15f38:	b.ne	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x1558>  // b.any
   15f3c:	ret
   15f40:	mov	x0, #0x0                   	// #0
   15f44:	ret
   15f48:	mov	x1, #0x10                  	// #16
   15f4c:	mov	x0, #0x1                   	// #1
   15f50:	b	7900 <calloc@plt>
   15f54:	nop
   15f58:	stp	x29, x30, [sp, #-48]!
   15f5c:	mov	x29, sp
   15f60:	stp	x19, x20, [sp, #16]
   15f64:	ldr	x19, [x0]
   15f68:	str	x21, [sp, #32]
   15f6c:	mov	x21, x0
   15f70:	cbz	x19, 15f94 <scols_init_debug@@SMARTCOLS_2.25+0x15c4>
   15f74:	nop
   15f78:	mov	x20, x19
   15f7c:	ldr	x19, [x19, #16]
   15f80:	ldr	x0, [x20, #8]
   15f84:	bl	7bd0 <free@plt>
   15f88:	mov	x0, x20
   15f8c:	bl	7bd0 <free@plt>
   15f90:	cbnz	x19, 15f78 <scols_init_debug@@SMARTCOLS_2.25+0x15a8>
   15f94:	mov	x0, x21
   15f98:	ldp	x19, x20, [sp, #16]
   15f9c:	ldr	x21, [sp, #32]
   15fa0:	ldp	x29, x30, [sp], #48
   15fa4:	b	7bd0 <free@plt>
   15fa8:	stp	x29, x30, [sp, #-32]!
   15fac:	mov	x29, sp
   15fb0:	stp	x19, x20, [sp, #16]
   15fb4:	mov	x19, x0
   15fb8:	mov	x20, x1
   15fbc:	bl	15f18 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   15fc0:	cbz	x0, 15fd0 <scols_init_debug@@SMARTCOLS_2.25+0x1600>
   15fc4:	ldp	x19, x20, [sp, #16]
   15fc8:	ldp	x29, x30, [sp], #32
   15fcc:	ret
   15fd0:	mov	w0, w20
   15fd4:	bl	7b40 <getpwuid@plt>
   15fd8:	mov	x2, x0
   15fdc:	cbz	x0, 15fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1614>
   15fe0:	ldr	x2, [x0]
   15fe4:	mov	x3, x20
   15fe8:	add	x1, x19, #0x8
   15fec:	mov	x0, x19
   15ff0:	ldp	x19, x20, [sp, #16]
   15ff4:	ldp	x29, x30, [sp], #32
   15ff8:	b	15da8 <scols_init_debug@@SMARTCOLS_2.25+0x13d8>
   15ffc:	nop
   16000:	stp	x29, x30, [sp, #-32]!
   16004:	mov	x29, sp
   16008:	stp	x19, x20, [sp, #16]
   1600c:	mov	x19, x0
   16010:	mov	x20, x1
   16014:	bl	15f18 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   16018:	cbz	x0, 16028 <scols_init_debug@@SMARTCOLS_2.25+0x1658>
   1601c:	ldp	x19, x20, [sp, #16]
   16020:	ldp	x29, x30, [sp], #32
   16024:	ret
   16028:	mov	w0, w20
   1602c:	bl	80c0 <getgrgid@plt>
   16030:	mov	x2, x0
   16034:	cbz	x0, 1603c <scols_init_debug@@SMARTCOLS_2.25+0x166c>
   16038:	ldr	x2, [x0]
   1603c:	mov	x3, x20
   16040:	add	x1, x19, #0x8
   16044:	mov	x0, x19
   16048:	ldp	x19, x20, [sp, #16]
   1604c:	ldp	x29, x30, [sp], #32
   16050:	b	15da8 <scols_init_debug@@SMARTCOLS_2.25+0x13d8>
   16054:	nop
   16058:	mov	w1, #0xc2                  	// #194
   1605c:	movk	w1, #0x8, lsl #16
   16060:	b	7a90 <mkostemp@plt>
   16064:	nop
   16068:	stp	x29, x30, [sp, #-64]!
   1606c:	mov	x29, sp
   16070:	stp	x19, x20, [sp, #16]
   16074:	mov	x20, x0
   16078:	mov	x19, x2
   1607c:	cbz	x1, 160e4 <scols_init_debug@@SMARTCOLS_2.25+0x1714>
   16080:	mov	x2, x1
   16084:	mov	x3, x19
   16088:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1608c:	add	x0, sp, #0x38
   16090:	add	x1, x1, #0x810
   16094:	bl	75a0 <asprintf@plt>
   16098:	tbnz	w0, #31, 16110 <scols_init_debug@@SMARTCOLS_2.25+0x1740>
   1609c:	mov	w0, #0x3f                  	// #63
   160a0:	str	x21, [sp, #32]
   160a4:	bl	7ff0 <umask@plt>
   160a8:	mov	w21, w0
   160ac:	ldr	x0, [sp, #56]
   160b0:	bl	16058 <scols_init_debug@@SMARTCOLS_2.25+0x1688>
   160b4:	mov	w19, w0
   160b8:	mov	w0, w21
   160bc:	bl	7ff0 <umask@plt>
   160c0:	cmn	w19, #0x1
   160c4:	ldr	x0, [sp, #56]
   160c8:	b.eq	16104 <scols_init_debug@@SMARTCOLS_2.25+0x1734>  // b.none
   160cc:	ldr	x21, [sp, #32]
   160d0:	str	x0, [x20]
   160d4:	mov	w0, w19
   160d8:	ldp	x19, x20, [sp, #16]
   160dc:	ldp	x29, x30, [sp], #64
   160e0:	ret
   160e4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   160e8:	add	x0, x0, #0x808
   160ec:	bl	8070 <getenv@plt>
   160f0:	mov	x1, x0
   160f4:	cbnz	x0, 16080 <scols_init_debug@@SMARTCOLS_2.25+0x16b0>
   160f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   160fc:	add	x1, x1, #0x800
   16100:	b	16080 <scols_init_debug@@SMARTCOLS_2.25+0x16b0>
   16104:	bl	7bd0 <free@plt>
   16108:	mov	x0, #0x0                   	// #0
   1610c:	b	160cc <scols_init_debug@@SMARTCOLS_2.25+0x16fc>
   16110:	mov	w19, #0xffffffff            	// #-1
   16114:	b	160d4 <scols_init_debug@@SMARTCOLS_2.25+0x1704>
   16118:	stp	x29, x30, [sp, #-48]!
   1611c:	mov	w2, w1
   16120:	mov	w1, #0x406                 	// #1030
   16124:	mov	x29, sp
   16128:	stp	x19, x20, [sp, #16]
   1612c:	mov	w20, w0
   16130:	bl	7d40 <fcntl@plt>
   16134:	mov	w19, w0
   16138:	tbnz	w0, #31, 1614c <scols_init_debug@@SMARTCOLS_2.25+0x177c>
   1613c:	mov	w0, w19
   16140:	ldp	x19, x20, [sp, #16]
   16144:	ldp	x29, x30, [sp], #48
   16148:	ret
   1614c:	mov	w0, w20
   16150:	bl	73e0 <dup@plt>
   16154:	mov	w19, w0
   16158:	tbnz	w0, #31, 1613c <scols_init_debug@@SMARTCOLS_2.25+0x176c>
   1615c:	mov	w1, #0x1                   	// #1
   16160:	bl	7d40 <fcntl@plt>
   16164:	tbnz	w0, #31, 1617c <scols_init_debug@@SMARTCOLS_2.25+0x17ac>
   16168:	orr	w2, w0, #0x1
   1616c:	mov	w1, #0x2                   	// #2
   16170:	mov	w0, w19
   16174:	bl	7d40 <fcntl@plt>
   16178:	tbz	w0, #31, 1613c <scols_init_debug@@SMARTCOLS_2.25+0x176c>
   1617c:	str	x21, [sp, #32]
   16180:	bl	8050 <__errno_location@plt>
   16184:	mov	x20, x0
   16188:	mov	w0, w19
   1618c:	mov	w19, #0xffffffff            	// #-1
   16190:	ldr	w21, [x20]
   16194:	bl	79f0 <close@plt>
   16198:	str	w21, [x20]
   1619c:	ldr	x21, [sp, #32]
   161a0:	b	1613c <scols_init_debug@@SMARTCOLS_2.25+0x176c>
   161a4:	nop
   161a8:	b	8130 <getdtablesize@plt>
   161ac:	nop
   161b0:	stp	x29, x30, [sp, #-96]!
   161b4:	mov	x29, sp
   161b8:	stp	x19, x20, [sp, #16]
   161bc:	stp	x21, x22, [sp, #32]
   161c0:	mov	x22, x0
   161c4:	mov	x21, x1
   161c8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   161cc:	add	x0, x0, #0x820
   161d0:	bl	7530 <opendir@plt>
   161d4:	cbz	x0, 162cc <scols_init_debug@@SMARTCOLS_2.25+0x18fc>
   161d8:	stp	x23, x24, [sp, #48]
   161dc:	mov	x23, x0
   161e0:	mov	w24, #0x2e2e                	// #11822
   161e4:	str	x25, [sp, #64]
   161e8:	add	x25, sp, #0x58
   161ec:	nop
   161f0:	mov	x0, x23
   161f4:	bl	7970 <readdir@plt>
   161f8:	cbz	x0, 162a0 <scols_init_debug@@SMARTCOLS_2.25+0x18d0>
   161fc:	ldurh	w1, [x0, #19]
   16200:	add	x19, x0, #0x13
   16204:	cmp	w1, #0x2e
   16208:	b.eq	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>  // b.none
   1620c:	cmp	w1, w24
   16210:	b.eq	162c0 <scols_init_debug@@SMARTCOLS_2.25+0x18f0>  // b.none
   16214:	bl	8050 <__errno_location@plt>
   16218:	mov	x20, x0
   1621c:	mov	x1, x25
   16220:	mov	x0, x19
   16224:	mov	w2, #0xa                   	// #10
   16228:	str	wzr, [x20]
   1622c:	bl	7b80 <strtol@plt>
   16230:	ldr	w1, [x20]
   16234:	mov	x20, x0
   16238:	cbnz	w1, 161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>
   1623c:	ldr	x0, [sp, #88]
   16240:	cmp	x0, #0x0
   16244:	ccmp	x0, x19, #0x4, ne  // ne = any
   16248:	b.eq	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>  // b.none
   1624c:	ldrsb	w0, [x0]
   16250:	cbnz	w0, 161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>
   16254:	mov	x0, x23
   16258:	bl	7d80 <dirfd@plt>
   1625c:	mov	w2, w20
   16260:	cmp	w0, w20
   16264:	b.eq	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>  // b.none
   16268:	cbz	x21, 16288 <scols_init_debug@@SMARTCOLS_2.25+0x18b8>
   1626c:	mov	x1, #0x0                   	// #0
   16270:	ldr	w0, [x22, x1, lsl #2]
   16274:	add	x1, x1, #0x1
   16278:	cmp	w2, w0
   1627c:	b.eq	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>  // b.none
   16280:	cmp	x21, x1
   16284:	b.ne	16270 <scols_init_debug@@SMARTCOLS_2.25+0x18a0>  // b.any
   16288:	mov	w0, w20
   1628c:	bl	79f0 <close@plt>
   16290:	mov	x0, x23
   16294:	bl	7970 <readdir@plt>
   16298:	cbnz	x0, 161fc <scols_init_debug@@SMARTCOLS_2.25+0x182c>
   1629c:	nop
   162a0:	mov	x0, x23
   162a4:	bl	79c0 <closedir@plt>
   162a8:	ldp	x23, x24, [sp, #48]
   162ac:	ldr	x25, [sp, #64]
   162b0:	ldp	x19, x20, [sp, #16]
   162b4:	ldp	x21, x22, [sp, #32]
   162b8:	ldp	x29, x30, [sp], #96
   162bc:	ret
   162c0:	ldrb	w0, [x19, #2]
   162c4:	cbz	w0, 161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1820>
   162c8:	b	16214 <scols_init_debug@@SMARTCOLS_2.25+0x1844>
   162cc:	bl	161a8 <scols_init_debug@@SMARTCOLS_2.25+0x17d8>
   162d0:	mov	w19, #0x0                   	// #0
   162d4:	mov	w20, w0
   162d8:	cmp	w0, #0x0
   162dc:	b.le	162b0 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>
   162e0:	mov	x2, #0x0                   	// #0
   162e4:	cbnz	x21, 162f4 <scols_init_debug@@SMARTCOLS_2.25+0x1924>
   162e8:	b	16320 <scols_init_debug@@SMARTCOLS_2.25+0x1950>
   162ec:	cmp	x21, x2
   162f0:	b.eq	16320 <scols_init_debug@@SMARTCOLS_2.25+0x1950>  // b.none
   162f4:	ldr	w1, [x22, x2, lsl #2]
   162f8:	add	x2, x2, #0x1
   162fc:	cmp	w1, w19
   16300:	b.ne	162ec <scols_init_debug@@SMARTCOLS_2.25+0x191c>  // b.any
   16304:	add	w19, w19, #0x1
   16308:	cmp	w20, w19
   1630c:	b.ne	162e0 <scols_init_debug@@SMARTCOLS_2.25+0x1910>  // b.any
   16310:	ldp	x19, x20, [sp, #16]
   16314:	ldp	x21, x22, [sp, #32]
   16318:	ldp	x29, x30, [sp], #96
   1631c:	ret
   16320:	mov	w0, w19
   16324:	add	w19, w19, #0x1
   16328:	bl	79f0 <close@plt>
   1632c:	cmp	w20, w19
   16330:	b.ne	162e0 <scols_init_debug@@SMARTCOLS_2.25+0x1910>  // b.any
   16334:	b	16310 <scols_init_debug@@SMARTCOLS_2.25+0x1940>
   16338:	stp	x29, x30, [sp, #-64]!
   1633c:	mov	x29, sp
   16340:	stp	x19, x20, [sp, #16]
   16344:	cbz	x0, 16444 <scols_init_debug@@SMARTCOLS_2.25+0x1a74>
   16348:	str	x23, [sp, #48]
   1634c:	mov	w23, w1
   16350:	ldrsb	w1, [x0]
   16354:	cbz	w1, 16438 <scols_init_debug@@SMARTCOLS_2.25+0x1a68>
   16358:	stp	x21, x22, [sp, #32]
   1635c:	bl	79b0 <strdup@plt>
   16360:	mov	x22, x0
   16364:	cbz	x0, 1644c <scols_init_debug@@SMARTCOLS_2.25+0x1a7c>
   16368:	ldrsb	w0, [x0]
   1636c:	mov	x20, x22
   16370:	cmp	w0, #0x2f
   16374:	b.ne	16380 <scols_init_debug@@SMARTCOLS_2.25+0x19b0>  // b.any
   16378:	ldrsb	w0, [x22, #1]
   1637c:	add	x20, x22, #0x1
   16380:	mov	w21, #0x2f                  	// #47
   16384:	cbnz	w0, 163a8 <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   16388:	b	16430 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   1638c:	strb	wzr, [x0]
   16390:	ldrsb	w2, [x20]
   16394:	cbnz	w2, 16408 <scols_init_debug@@SMARTCOLS_2.25+0x1a38>
   16398:	mov	x20, x19
   1639c:	strb	w21, [x20], #1
   163a0:	ldrsb	w2, [x19, #1]
   163a4:	cbz	w2, 16430 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   163a8:	mov	x0, x20
   163ac:	mov	w1, #0x2f                  	// #47
   163b0:	bl	7ce0 <strchr@plt>
   163b4:	mov	x19, x0
   163b8:	cbnz	x0, 1638c <scols_init_debug@@SMARTCOLS_2.25+0x19bc>
   163bc:	ldrsb	w0, [x20]
   163c0:	cbz	w0, 16430 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   163c4:	mov	w1, w23
   163c8:	mov	x0, x22
   163cc:	bl	8150 <mkdir@plt>
   163d0:	mov	w20, w0
   163d4:	cbz	w0, 16430 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   163d8:	bl	8050 <__errno_location@plt>
   163dc:	ldr	w0, [x0]
   163e0:	cmp	w0, #0x11
   163e4:	b.eq	16430 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>  // b.none
   163e8:	mov	x0, x22
   163ec:	bl	7bd0 <free@plt>
   163f0:	ldp	x21, x22, [sp, #32]
   163f4:	ldr	x23, [sp, #48]
   163f8:	mov	w0, w20
   163fc:	ldp	x19, x20, [sp, #16]
   16400:	ldp	x29, x30, [sp], #64
   16404:	ret
   16408:	mov	w1, w23
   1640c:	mov	x0, x22
   16410:	bl	8150 <mkdir@plt>
   16414:	mov	w20, w0
   16418:	cbz	w0, 16398 <scols_init_debug@@SMARTCOLS_2.25+0x19c8>
   1641c:	bl	8050 <__errno_location@plt>
   16420:	ldr	w0, [x0]
   16424:	cmp	w0, #0x11
   16428:	b.eq	16398 <scols_init_debug@@SMARTCOLS_2.25+0x19c8>  // b.none
   1642c:	b	163e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a18>
   16430:	mov	w20, #0x0                   	// #0
   16434:	b	163e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a18>
   16438:	mov	w20, #0xffffffea            	// #-22
   1643c:	ldr	x23, [sp, #48]
   16440:	b	163f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   16444:	mov	w20, #0xffffffea            	// #-22
   16448:	b	163f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   1644c:	mov	w20, #0xfffffff4            	// #-12
   16450:	ldp	x21, x22, [sp, #32]
   16454:	ldr	x23, [sp, #48]
   16458:	b	163f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   1645c:	nop
   16460:	cbz	x0, 16484 <scols_init_debug@@SMARTCOLS_2.25+0x1ab4>
   16464:	stp	x29, x30, [sp, #-16]!
   16468:	mov	w1, #0x2f                  	// #47
   1646c:	mov	x29, sp
   16470:	bl	7a20 <strrchr@plt>
   16474:	cbz	x0, 1647c <scols_init_debug@@SMARTCOLS_2.25+0x1aac>
   16478:	strb	wzr, [x0], #1
   1647c:	ldp	x29, x30, [sp], #16
   16480:	ret
   16484:	mov	x0, #0x0                   	// #0
   16488:	ret
   1648c:	nop
   16490:	stp	x29, x30, [sp, #-240]!
   16494:	mov	x29, sp
   16498:	stp	x19, x20, [sp, #16]
   1649c:	stp	x21, x22, [sp, #32]
   164a0:	mov	x21, x1
   164a4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   164a8:	stp	x25, x26, [sp, #64]
   164ac:	add	x1, x1, #0xe98
   164b0:	mov	x25, x2
   164b4:	stp	x27, x28, [sp, #80]
   164b8:	mov	x27, x3
   164bc:	str	wzr, [x2]
   164c0:	str	w4, [sp, #108]
   164c4:	bl	7920 <setmntent@plt>
   164c8:	cbz	x0, 166e0 <scols_init_debug@@SMARTCOLS_2.25+0x1d10>
   164cc:	add	x22, sp, #0x70
   164d0:	mov	x20, x0
   164d4:	mov	x1, x21
   164d8:	mov	x2, x22
   164dc:	mov	w0, #0x0                   	// #0
   164e0:	stp	x23, x24, [sp, #48]
   164e4:	bl	8090 <__xstat@plt>
   164e8:	cbz	w0, 16634 <scols_init_debug@@SMARTCOLS_2.25+0x1c64>
   164ec:	mov	x28, #0x0                   	// #0
   164f0:	mov	x24, #0x0                   	// #0
   164f4:	mov	x23, #0x0                   	// #0
   164f8:	mov	x0, x20
   164fc:	bl	7f50 <getmntent@plt>
   16500:	mov	x19, x0
   16504:	cbz	x0, 16660 <scols_init_debug@@SMARTCOLS_2.25+0x1c90>
   16508:	ldr	x26, [x19]
   1650c:	ldrsb	w0, [x26]
   16510:	cmp	w0, #0x2f
   16514:	b.ne	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>  // b.any
   16518:	mov	x1, x26
   1651c:	mov	x0, x21
   16520:	bl	7b30 <strcmp@plt>
   16524:	cbz	w0, 16568 <scols_init_debug@@SMARTCOLS_2.25+0x1b98>
   16528:	mov	x1, x26
   1652c:	mov	x2, x22
   16530:	mov	w0, #0x0                   	// #0
   16534:	bl	8090 <__xstat@plt>
   16538:	cbnz	w0, 164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>
   1653c:	ldr	w1, [sp, #128]
   16540:	and	w1, w1, #0xf000
   16544:	cmp	w1, #0x6, lsl #12
   16548:	b.eq	16690 <scols_init_debug@@SMARTCOLS_2.25+0x1cc0>  // b.none
   1654c:	cbz	x23, 164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>
   16550:	ldr	x0, [sp, #112]
   16554:	cmp	x0, x23
   16558:	b.ne	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>  // b.any
   1655c:	ldr	x0, [sp, #120]
   16560:	cmp	x0, x28
   16564:	b.ne	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>  // b.any
   16568:	ldr	x1, [x19, #8]
   1656c:	mov	x2, x22
   16570:	mov	w0, #0x0                   	// #0
   16574:	bl	8090 <__xstat@plt>
   16578:	tbnz	w0, #31, 16784 <scols_init_debug@@SMARTCOLS_2.25+0x1db4>
   1657c:	cbz	x24, 1658c <scols_init_debug@@SMARTCOLS_2.25+0x1bbc>
   16580:	ldr	x0, [sp, #112]
   16584:	cmp	x0, x24
   16588:	b.ne	16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>  // b.any
   1658c:	mov	w0, #0x1                   	// #1
   16590:	str	w0, [x25]
   16594:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16598:	mov	x0, x19
   1659c:	add	x1, x1, #0x840
   165a0:	bl	7c90 <hasmntopt@plt>
   165a4:	cbz	x0, 165b4 <scols_init_debug@@SMARTCOLS_2.25+0x1be4>
   165a8:	ldr	w0, [x25]
   165ac:	orr	w0, w0, #0x4
   165b0:	str	w0, [x25]
   165b4:	ldr	x1, [x19, #8]
   165b8:	cbz	x27, 165d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c08>
   165bc:	ldrsw	x21, [sp, #108]
   165c0:	mov	x0, x27
   165c4:	sub	x21, x21, #0x1
   165c8:	mov	x2, x21
   165cc:	bl	7f90 <strncpy@plt>
   165d0:	strb	wzr, [x27, x21]
   165d4:	ldr	x1, [x19, #8]
   165d8:	ldrb	w0, [x1]
   165dc:	cmp	w0, #0x2f
   165e0:	b.ne	16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>  // b.any
   165e4:	ldrb	w0, [x1, #1]
   165e8:	cbnz	w0, 16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>
   165ec:	ldr	w0, [x25]
   165f0:	orr	w0, w0, #0x2
   165f4:	str	w0, [x25]
   165f8:	mov	w1, #0x42                  	// #66
   165fc:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16600:	movk	w1, #0x8, lsl #16
   16604:	add	x0, x21, #0x848
   16608:	mov	w2, #0x180                 	// #384
   1660c:	bl	7790 <open@plt>
   16610:	tbz	w0, #31, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x1dc8>
   16614:	bl	8050 <__errno_location@plt>
   16618:	ldr	w0, [x0]
   1661c:	cmp	w0, #0x1e
   16620:	b.eq	167a0 <scols_init_debug@@SMARTCOLS_2.25+0x1dd0>  // b.none
   16624:	add	x0, x21, #0x848
   16628:	mov	w19, #0x0                   	// #0
   1662c:	bl	8120 <unlink@plt>
   16630:	b	16668 <scols_init_debug@@SMARTCOLS_2.25+0x1c98>
   16634:	ldr	w0, [sp, #128]
   16638:	and	w0, w0, #0xf000
   1663c:	cmp	w0, #0x6, lsl #12
   16640:	b.eq	16764 <scols_init_debug@@SMARTCOLS_2.25+0x1d94>  // b.none
   16644:	mov	x0, x20
   16648:	mov	x24, #0x0                   	// #0
   1664c:	ldp	x23, x28, [sp, #112]
   16650:	bl	7f50 <getmntent@plt>
   16654:	mov	x19, x0
   16658:	cbnz	x0, 16508 <scols_init_debug@@SMARTCOLS_2.25+0x1b38>
   1665c:	nop
   16660:	cbnz	x24, 16704 <scols_init_debug@@SMARTCOLS_2.25+0x1d34>
   16664:	mov	w19, #0x0                   	// #0
   16668:	mov	x0, x20
   1666c:	bl	7940 <endmntent@plt>
   16670:	mov	w0, w19
   16674:	ldp	x19, x20, [sp, #16]
   16678:	ldp	x21, x22, [sp, #32]
   1667c:	ldp	x23, x24, [sp, #48]
   16680:	ldp	x25, x26, [sp, #64]
   16684:	ldp	x27, x28, [sp, #80]
   16688:	ldp	x29, x30, [sp], #240
   1668c:	ret
   16690:	cbz	x24, 166a0 <scols_init_debug@@SMARTCOLS_2.25+0x1cd0>
   16694:	ldr	x1, [sp, #144]
   16698:	cmp	x1, x24
   1669c:	b.eq	16774 <scols_init_debug@@SMARTCOLS_2.25+0x1da4>  // b.none
   166a0:	cbz	x23, 164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>
   166a4:	ldr	x1, [sp, #144]
   166a8:	lsr	x0, x1, #32
   166ac:	ubfx	w1, w1, #8, #12
   166b0:	and	w0, w0, #0xfffff000
   166b4:	orr	w0, w0, w1
   166b8:	cmp	w0, #0x7
   166bc:	b.ne	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>  // b.any
   166c0:	ldr	x0, [x19]
   166c4:	mov	x1, x21
   166c8:	mov	w4, #0x0                   	// #0
   166cc:	mov	x3, #0x0                   	// #0
   166d0:	mov	x2, #0x0                   	// #0
   166d4:	bl	22510 <scols_init_debug@@SMARTCOLS_2.25+0xdb40>
   166d8:	cbz	w0, 164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>
   166dc:	b	16568 <scols_init_debug@@SMARTCOLS_2.25+0x1b98>
   166e0:	bl	8050 <__errno_location@plt>
   166e4:	ldr	w19, [x0]
   166e8:	ldp	x21, x22, [sp, #32]
   166ec:	mov	w0, w19
   166f0:	ldp	x19, x20, [sp, #16]
   166f4:	ldp	x25, x26, [sp, #64]
   166f8:	ldp	x27, x28, [sp, #80]
   166fc:	ldp	x29, x30, [sp], #240
   16700:	ret
   16704:	adrp	x19, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16708:	add	x19, x19, #0x838
   1670c:	mov	x2, x22
   16710:	mov	x1, x19
   16714:	mov	w0, #0x0                   	// #0
   16718:	bl	8090 <__xstat@plt>
   1671c:	cbnz	w0, 16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>
   16720:	ldr	x0, [sp, #112]
   16724:	cmp	x0, x24
   16728:	b.ne	16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>  // b.any
   1672c:	mov	w0, #0x1                   	// #1
   16730:	str	w0, [x25]
   16734:	mov	w0, #0x3                   	// #3
   16738:	cbz	x27, 165f4 <scols_init_debug@@SMARTCOLS_2.25+0x1c24>
   1673c:	ldrsw	x26, [sp, #108]
   16740:	mov	x1, x19
   16744:	mov	x0, x27
   16748:	sub	x26, x26, #0x1
   1674c:	mov	x2, x26
   16750:	bl	7f90 <strncpy@plt>
   16754:	strb	wzr, [x27, x26]
   16758:	ldr	w0, [x25]
   1675c:	orr	w0, w0, #0x2
   16760:	b	165f4 <scols_init_debug@@SMARTCOLS_2.25+0x1c24>
   16764:	mov	x28, #0x0                   	// #0
   16768:	mov	x23, #0x0                   	// #0
   1676c:	ldr	x24, [sp, #144]
   16770:	b	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b28>
   16774:	ldr	x1, [x19, #8]
   16778:	mov	x2, x22
   1677c:	bl	8090 <__xstat@plt>
   16780:	tbz	w0, #31, 16580 <scols_init_debug@@SMARTCOLS_2.25+0x1bb0>
   16784:	bl	8050 <__errno_location@plt>
   16788:	ldr	w19, [x0]
   1678c:	cmp	w19, #0x2
   16790:	b.ne	16668 <scols_init_debug@@SMARTCOLS_2.25+0x1c98>  // b.any
   16794:	b	16664 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>
   16798:	bl	79f0 <close@plt>
   1679c:	b	16624 <scols_init_debug@@SMARTCOLS_2.25+0x1c54>
   167a0:	ldr	w0, [x25]
   167a4:	orr	w0, w0, #0x4
   167a8:	str	w0, [x25]
   167ac:	b	16624 <scols_init_debug@@SMARTCOLS_2.25+0x1c54>
   167b0:	sub	sp, sp, #0x4d0
   167b4:	stp	x29, x30, [sp]
   167b8:	mov	x29, sp
   167bc:	stp	x25, x26, [sp, #64]
   167c0:	add	x26, sp, #0x50
   167c4:	mov	x25, #0x0                   	// #0
   167c8:	stp	x19, x20, [sp, #16]
   167cc:	mov	x20, x0
   167d0:	stp	x21, x22, [sp, #32]
   167d4:	mov	x22, x2
   167d8:	sxtw	x21, w3
   167dc:	mov	x2, x26
   167e0:	stp	x23, x24, [sp, #48]
   167e4:	mov	x23, x1
   167e8:	mov	x1, x0
   167ec:	mov	w0, #0x0                   	// #0
   167f0:	bl	8090 <__xstat@plt>
   167f4:	cbnz	w0, 1680c <scols_init_debug@@SMARTCOLS_2.25+0x1e3c>
   167f8:	ldr	w0, [sp, #96]
   167fc:	ldr	x25, [sp, #112]
   16800:	and	w0, w0, #0xf000
   16804:	cmp	w0, #0x6, lsl #12
   16808:	csel	x25, x25, xzr, eq  // eq = none
   1680c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   16810:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16814:	add	x1, x1, #0xf38
   16818:	add	x0, x0, #0x860
   1681c:	bl	76e0 <fopen@plt>
   16820:	mov	x19, x0
   16824:	cbz	x0, 168bc <scols_init_debug@@SMARTCOLS_2.25+0x1eec>
   16828:	add	x24, sp, #0xd0
   1682c:	mov	x2, x0
   16830:	mov	w1, #0x400                 	// #1024
   16834:	mov	x0, x24
   16838:	bl	8180 <fgets@plt>
   1683c:	cbz	x0, 168b4 <scols_init_debug@@SMARTCOLS_2.25+0x1ee4>
   16840:	ldrsb	w0, [sp, #208]
   16844:	cbz	w0, 168a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   16848:	mov	x0, #0x6946                	// #26950
   1684c:	ldr	x1, [x24]
   16850:	movk	x0, #0x656c, lsl #16
   16854:	movk	x0, #0x616e, lsl #32
   16858:	movk	x0, #0x656d, lsl #48
   1685c:	cmp	x1, x0
   16860:	b.eq	16980 <scols_init_debug@@SMARTCOLS_2.25+0x1fb0>  // b.none
   16864:	mov	x0, x24
   16868:	mov	w1, #0x20                  	// #32
   1686c:	bl	7ce0 <strchr@plt>
   16870:	cbz	x0, 16878 <scols_init_debug@@SMARTCOLS_2.25+0x1ea8>
   16874:	strb	wzr, [x0]
   16878:	mov	x0, x24
   1687c:	mov	w1, #0x9                   	// #9
   16880:	bl	7ce0 <strchr@plt>
   16884:	cbz	x0, 1688c <scols_init_debug@@SMARTCOLS_2.25+0x1ebc>
   16888:	strb	wzr, [x0]
   1688c:	mov	x1, x20
   16890:	mov	x0, x24
   16894:	bl	7b30 <strcmp@plt>
   16898:	cbz	w0, 169e8 <scols_init_debug@@SMARTCOLS_2.25+0x2018>
   1689c:	cbnz	x25, 169b8 <scols_init_debug@@SMARTCOLS_2.25+0x1fe8>
   168a0:	mov	x2, x19
   168a4:	mov	x0, x24
   168a8:	mov	w1, #0x400                 	// #1024
   168ac:	bl	8180 <fgets@plt>
   168b0:	cbnz	x0, 16864 <scols_init_debug@@SMARTCOLS_2.25+0x1e94>
   168b4:	mov	x0, x19
   168b8:	bl	7690 <fclose@plt>
   168bc:	mov	w4, w21
   168c0:	mov	x3, x22
   168c4:	mov	x2, x23
   168c8:	mov	x1, x20
   168cc:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   168d0:	add	x0, x24, #0x888
   168d4:	bl	16490 <scols_init_debug@@SMARTCOLS_2.25+0x1ac0>
   168d8:	mov	w19, w0
   168dc:	cbnz	w0, 168e8 <scols_init_debug@@SMARTCOLS_2.25+0x1f18>
   168e0:	ldr	w0, [x23]
   168e4:	cbnz	w0, 16900 <scols_init_debug@@SMARTCOLS_2.25+0x1f30>
   168e8:	add	x0, x24, #0x888
   168ec:	mov	w1, #0x4                   	// #4
   168f0:	bl	7ab0 <access@plt>
   168f4:	cbnz	w0, 16990 <scols_init_debug@@SMARTCOLS_2.25+0x1fc0>
   168f8:	str	wzr, [x23]
   168fc:	cbnz	w19, 1692c <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   16900:	add	x24, sp, #0xd0
   16904:	mov	x2, x24
   16908:	mov	x1, x20
   1690c:	mov	w0, #0x0                   	// #0
   16910:	bl	8090 <__xstat@plt>
   16914:	cbnz	w0, 16928 <scols_init_debug@@SMARTCOLS_2.25+0x1f58>
   16918:	ldr	w0, [sp, #224]
   1691c:	and	w0, w0, #0xf000
   16920:	cmp	w0, #0x6, lsl #12
   16924:	b.eq	1694c <scols_init_debug@@SMARTCOLS_2.25+0x1f7c>  // b.none
   16928:	mov	w19, #0x0                   	// #0
   1692c:	mov	w0, w19
   16930:	ldp	x29, x30, [sp]
   16934:	ldp	x19, x20, [sp, #16]
   16938:	ldp	x21, x22, [sp, #32]
   1693c:	ldp	x23, x24, [sp, #48]
   16940:	ldp	x25, x26, [sp, #64]
   16944:	add	sp, sp, #0x4d0
   16948:	ret
   1694c:	mov	w1, #0x80                  	// #128
   16950:	mov	x0, x20
   16954:	movk	w1, #0x8, lsl #16
   16958:	bl	7790 <open@plt>
   1695c:	tbz	w0, #31, 16a24 <scols_init_debug@@SMARTCOLS_2.25+0x2054>
   16960:	bl	8050 <__errno_location@plt>
   16964:	ldr	w0, [x0]
   16968:	cmp	w0, #0x10
   1696c:	b.ne	16928 <scols_init_debug@@SMARTCOLS_2.25+0x1f58>  // b.any
   16970:	ldr	w0, [x23]
   16974:	orr	w0, w0, #0x10
   16978:	str	w0, [x23]
   1697c:	b	16928 <scols_init_debug@@SMARTCOLS_2.25+0x1f58>
   16980:	ldrb	w0, [x24, #8]
   16984:	cmp	w0, #0x9
   16988:	b.ne	16864 <scols_init_debug@@SMARTCOLS_2.25+0x1e94>  // b.any
   1698c:	b	168a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   16990:	mov	w4, w21
   16994:	mov	x3, x22
   16998:	mov	x2, x23
   1699c:	mov	x1, x20
   169a0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   169a4:	add	x0, x0, #0x898
   169a8:	bl	16490 <scols_init_debug@@SMARTCOLS_2.25+0x1ac0>
   169ac:	mov	w19, w0
   169b0:	cbz	w19, 16900 <scols_init_debug@@SMARTCOLS_2.25+0x1f30>
   169b4:	b	1692c <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   169b8:	mov	x2, x26
   169bc:	mov	x1, x24
   169c0:	mov	w0, #0x0                   	// #0
   169c4:	bl	8090 <__xstat@plt>
   169c8:	cbnz	w0, 168a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   169cc:	ldr	w0, [sp, #96]
   169d0:	and	w0, w0, #0xf000
   169d4:	cmp	w0, #0x6, lsl #12
   169d8:	b.ne	168a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>  // b.any
   169dc:	ldr	x0, [sp, #112]
   169e0:	cmp	x25, x0
   169e4:	b.ne	168a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>  // b.any
   169e8:	mov	x0, x19
   169ec:	bl	7690 <fclose@plt>
   169f0:	mov	w0, #0x9                   	// #9
   169f4:	str	w0, [x23]
   169f8:	cmp	x22, #0x0
   169fc:	ccmp	w21, #0x0, #0x4, ne  // ne = any
   16a00:	b.eq	16904 <scols_init_debug@@SMARTCOLS_2.25+0x1f34>  // b.none
   16a04:	sub	x21, x21, #0x1
   16a08:	mov	x0, x22
   16a0c:	mov	x2, x21
   16a10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16a14:	add	x1, x1, #0x880
   16a18:	bl	7f90 <strncpy@plt>
   16a1c:	strb	wzr, [x22, x21]
   16a20:	b	16904 <scols_init_debug@@SMARTCOLS_2.25+0x1f34>
   16a24:	bl	79f0 <close@plt>
   16a28:	b	16928 <scols_init_debug@@SMARTCOLS_2.25+0x1f58>
   16a2c:	nop
   16a30:	stp	x29, x30, [sp, #-32]!
   16a34:	mov	w3, #0x0                   	// #0
   16a38:	mov	x2, #0x0                   	// #0
   16a3c:	mov	x29, sp
   16a40:	add	x1, sp, #0x1c
   16a44:	str	wzr, [sp, #28]
   16a48:	bl	167b0 <scols_init_debug@@SMARTCOLS_2.25+0x1de0>
   16a4c:	cbnz	w0, 16a60 <scols_init_debug@@SMARTCOLS_2.25+0x2090>
   16a50:	ldr	w0, [sp, #28]
   16a54:	ldp	x29, x30, [sp], #32
   16a58:	and	w0, w0, #0x1
   16a5c:	ret
   16a60:	mov	w0, #0x0                   	// #0
   16a64:	ldp	x29, x30, [sp], #32
   16a68:	ret
   16a6c:	nop
   16a70:	cbz	x0, 16b1c <scols_init_debug@@SMARTCOLS_2.25+0x214c>
   16a74:	stp	x29, x30, [sp, #-64]!
   16a78:	mov	x29, sp
   16a7c:	stp	x21, x22, [sp, #32]
   16a80:	adrp	x22, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   16a84:	add	x22, x22, #0x740
   16a88:	stp	x23, x24, [sp, #48]
   16a8c:	mov	x23, x0
   16a90:	mov	x21, #0x15                  	// #21
   16a94:	stp	x19, x20, [sp, #16]
   16a98:	mov	x20, #0x0                   	// #0
   16a9c:	nop
   16aa0:	add	x19, x20, x21
   16aa4:	mov	x0, x23
   16aa8:	cmp	x20, x21
   16aac:	b.cs	16ae4 <scols_init_debug@@SMARTCOLS_2.25+0x2114>  // b.hs, b.nlast
   16ab0:	lsr	x19, x19, #1
   16ab4:	lsl	x1, x19, #4
   16ab8:	add	x24, x22, x1
   16abc:	ldr	x1, [x22, x1]
   16ac0:	bl	7b30 <strcmp@plt>
   16ac4:	cmp	w0, #0x0
   16ac8:	b.lt	16afc <scols_init_debug@@SMARTCOLS_2.25+0x212c>  // b.tstop
   16acc:	b.eq	16b04 <scols_init_debug@@SMARTCOLS_2.25+0x2134>  // b.none
   16ad0:	add	x20, x19, #0x1
   16ad4:	mov	x0, x23
   16ad8:	add	x19, x20, x21
   16adc:	cmp	x20, x21
   16ae0:	b.cc	16ab0 <scols_init_debug@@SMARTCOLS_2.25+0x20e0>  // b.lo, b.ul, b.last
   16ae4:	mov	x0, #0x0                   	// #0
   16ae8:	ldp	x19, x20, [sp, #16]
   16aec:	ldp	x21, x22, [sp, #32]
   16af0:	ldp	x23, x24, [sp, #48]
   16af4:	ldp	x29, x30, [sp], #64
   16af8:	ret
   16afc:	mov	x21, x19
   16b00:	b	16aa0 <scols_init_debug@@SMARTCOLS_2.25+0x20d0>
   16b04:	ldr	x0, [x24, #8]
   16b08:	ldp	x19, x20, [sp, #16]
   16b0c:	ldp	x21, x22, [sp, #32]
   16b10:	ldp	x23, x24, [sp, #48]
   16b14:	ldp	x29, x30, [sp], #64
   16b18:	ret
   16b1c:	mov	x0, #0x0                   	// #0
   16b20:	ret
   16b24:	nop
   16b28:	stp	x29, x30, [sp, #-64]!
   16b2c:	mov	x29, sp
   16b30:	stp	x23, x24, [sp, #48]
   16b34:	cbz	x0, 16be4 <scols_init_debug@@SMARTCOLS_2.25+0x2214>
   16b38:	mov	x24, x0
   16b3c:	bl	7340 <strlen@plt>
   16b40:	lsl	x0, x0, #2
   16b44:	add	x0, x0, #0x1
   16b48:	bl	7720 <malloc@plt>
   16b4c:	mov	x23, x0
   16b50:	cbz	x0, 16be4 <scols_init_debug@@SMARTCOLS_2.25+0x2214>
   16b54:	stp	x19, x20, [sp, #16]
   16b58:	mov	x20, x0
   16b5c:	stp	x21, x22, [sp, #32]
   16b60:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   16b64:	mov	w22, #0x5c                  	// #92
   16b68:	ldrsb	w19, [x24]
   16b6c:	add	x21, x21, #0xa20
   16b70:	cbnz	w19, 16ba0 <scols_init_debug@@SMARTCOLS_2.25+0x21d0>
   16b74:	b	16bc8 <scols_init_debug@@SMARTCOLS_2.25+0x21f8>
   16b78:	ldrsb	w19, [x24, #1]!
   16b7c:	add	w3, w3, #0x30
   16b80:	add	w2, w2, #0x30
   16b84:	add	w1, w1, #0x30
   16b88:	strb	w22, [x20]
   16b8c:	add	x20, x20, #0x4
   16b90:	sturb	w3, [x20, #-3]
   16b94:	sturb	w2, [x20, #-2]
   16b98:	sturb	w1, [x20, #-1]
   16b9c:	cbz	w19, 16bc8 <scols_init_debug@@SMARTCOLS_2.25+0x21f8>
   16ba0:	mov	w1, w19
   16ba4:	mov	x0, x21
   16ba8:	bl	7ce0 <strchr@plt>
   16bac:	ubfx	x3, x19, #6, #2
   16bb0:	ubfx	x2, x19, #3, #3
   16bb4:	and	w1, w19, #0x7
   16bb8:	cbnz	x0, 16b78 <scols_init_debug@@SMARTCOLS_2.25+0x21a8>
   16bbc:	strb	w19, [x20], #1
   16bc0:	ldrsb	w19, [x24, #1]!
   16bc4:	cbnz	w19, 16ba0 <scols_init_debug@@SMARTCOLS_2.25+0x21d0>
   16bc8:	strb	wzr, [x20]
   16bcc:	mov	x0, x23
   16bd0:	ldp	x19, x20, [sp, #16]
   16bd4:	ldp	x21, x22, [sp, #32]
   16bd8:	ldp	x23, x24, [sp, #48]
   16bdc:	ldp	x29, x30, [sp], #64
   16be0:	ret
   16be4:	mov	x23, #0x0                   	// #0
   16be8:	mov	x0, x23
   16bec:	ldp	x23, x24, [sp, #48]
   16bf0:	ldp	x29, x30, [sp], #64
   16bf4:	ret
   16bf8:	cbz	x0, 16ca0 <scols_init_debug@@SMARTCOLS_2.25+0x22d0>
   16bfc:	ldrsb	w3, [x0]
   16c00:	cbz	w3, 16c9c <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   16c04:	subs	x4, x2, #0x1
   16c08:	b.eq	16c9c <scols_init_debug@@SMARTCOLS_2.25+0x22cc>  // b.none
   16c0c:	mov	x2, #0x0                   	// #0
   16c10:	b	16c30 <scols_init_debug@@SMARTCOLS_2.25+0x2260>
   16c14:	add	x0, x0, #0x1
   16c18:	add	x2, x2, #0x1
   16c1c:	sturb	w3, [x1, #-1]
   16c20:	cmp	x2, x4
   16c24:	ldrsb	w3, [x0]
   16c28:	cbz	w3, 16c9c <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   16c2c:	b.cs	16c9c <scols_init_debug@@SMARTCOLS_2.25+0x22cc>  // b.hs, b.nlast
   16c30:	add	x1, x1, #0x1
   16c34:	cmp	w3, #0x5c
   16c38:	b.ne	16c14 <scols_init_debug@@SMARTCOLS_2.25+0x2244>  // b.any
   16c3c:	add	x5, x2, #0x3
   16c40:	cmp	x5, x4
   16c44:	b.cs	16c14 <scols_init_debug@@SMARTCOLS_2.25+0x2244>  // b.hs, b.nlast
   16c48:	ldrsb	w5, [x0, #1]
   16c4c:	and	w6, w5, #0xfffffff8
   16c50:	cmp	w6, #0x30
   16c54:	b.ne	16c14 <scols_init_debug@@SMARTCOLS_2.25+0x2244>  // b.any
   16c58:	ldrsb	w6, [x0, #2]
   16c5c:	and	w7, w6, #0xfffffff8
   16c60:	cmp	w7, #0x30
   16c64:	b.ne	16c14 <scols_init_debug@@SMARTCOLS_2.25+0x2244>  // b.any
   16c68:	ldrsb	w7, [x0, #3]
   16c6c:	and	w8, w7, #0xfffffff8
   16c70:	cmp	w8, #0x30
   16c74:	b.ne	16c14 <scols_init_debug@@SMARTCOLS_2.25+0x2244>  // b.any
   16c78:	ubfiz	w3, w5, #3, #3
   16c7c:	and	w6, w6, #0x7
   16c80:	add	w3, w3, w6
   16c84:	and	w7, w7, #0x7
   16c88:	add	x0, x0, #0x4
   16c8c:	add	x2, x2, #0x4
   16c90:	add	w3, w7, w3, lsl #3
   16c94:	sxtb	w3, w3
   16c98:	b	16c1c <scols_init_debug@@SMARTCOLS_2.25+0x224c>
   16c9c:	strb	wzr, [x1]
   16ca0:	ret
   16ca4:	nop
   16ca8:	cbz	x0, 16ddc <scols_init_debug@@SMARTCOLS_2.25+0x240c>
   16cac:	stp	x29, x30, [sp, #-96]!
   16cb0:	mov	x29, sp
   16cb4:	stp	x19, x20, [sp, #16]
   16cb8:	stp	x21, x22, [sp, #32]
   16cbc:	mov	x21, x0
   16cc0:	stp	x23, x24, [sp, #48]
   16cc4:	mov	x24, x1
   16cc8:	ldrsb	w20, [x0]
   16ccc:	cbz	w20, 16de4 <scols_init_debug@@SMARTCOLS_2.25+0x2414>
   16cd0:	subs	x23, x2, #0x1
   16cd4:	b.eq	16de4 <scols_init_debug@@SMARTCOLS_2.25+0x2414>  // b.none
   16cd8:	add	x19, x1, #0x1
   16cdc:	mov	x22, #0x0                   	// #0
   16ce0:	b	16d08 <scols_init_debug@@SMARTCOLS_2.25+0x2338>
   16ce4:	add	x21, x21, #0x1
   16ce8:	add	x22, x22, #0x1
   16cec:	mov	x2, x19
   16cf0:	sturb	w20, [x19, #-1]
   16cf4:	ldrsb	w20, [x21]
   16cf8:	cbz	w20, 16d9c <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   16cfc:	add	x19, x19, #0x1
   16d00:	cmp	x22, x23
   16d04:	b.cs	16dbc <scols_init_debug@@SMARTCOLS_2.25+0x23ec>  // b.hs, b.nlast
   16d08:	cmp	w20, #0x5c
   16d0c:	b.ne	16ce4 <scols_init_debug@@SMARTCOLS_2.25+0x2314>  // b.any
   16d10:	add	x2, x22, #0x3
   16d14:	cmp	x2, x23
   16d18:	b.cs	16ce4 <scols_init_debug@@SMARTCOLS_2.25+0x2314>  // b.hs, b.nlast
   16d1c:	ldrsb	w0, [x21, #1]
   16d20:	cmp	w0, #0x78
   16d24:	b.ne	16ce4 <scols_init_debug@@SMARTCOLS_2.25+0x2314>  // b.any
   16d28:	stp	x27, x28, [sp, #80]
   16d2c:	bl	7b60 <__ctype_b_loc@plt>
   16d30:	ldrsb	x27, [x21, #2]
   16d34:	ldr	x0, [x0]
   16d38:	ldrh	w2, [x0, w27, sxtw #1]
   16d3c:	tbz	w2, #12, 16d94 <scols_init_debug@@SMARTCOLS_2.25+0x23c4>
   16d40:	stp	x25, x26, [sp, #64]
   16d44:	ldrsb	x28, [x21, #3]
   16d48:	mov	x25, x28
   16d4c:	ldrh	w26, [x0, w28, sxtw #1]
   16d50:	tbz	w26, #12, 16d90 <scols_init_debug@@SMARTCOLS_2.25+0x23c0>
   16d54:	tbz	w2, #11, 16df0 <scols_init_debug@@SMARTCOLS_2.25+0x2420>
   16d58:	sub	w20, w27, #0x30
   16d5c:	lsl	w20, w20, #4
   16d60:	sxtb	w20, w20
   16d64:	tbz	w26, #11, 16e0c <scols_init_debug@@SMARTCOLS_2.25+0x243c>
   16d68:	sub	w0, w25, #0x30
   16d6c:	sxtb	w0, w0
   16d70:	orr	w20, w20, w0
   16d74:	sturb	w20, [x19, #-1]
   16d78:	add	x21, x21, #0x4
   16d7c:	add	x22, x22, #0x4
   16d80:	mov	x2, x19
   16d84:	ldp	x25, x26, [sp, #64]
   16d88:	ldp	x27, x28, [sp, #80]
   16d8c:	b	16cf4 <scols_init_debug@@SMARTCOLS_2.25+0x2324>
   16d90:	ldp	x25, x26, [sp, #64]
   16d94:	ldp	x27, x28, [sp, #80]
   16d98:	b	16ce4 <scols_init_debug@@SMARTCOLS_2.25+0x2314>
   16d9c:	sub	x0, x19, x24
   16da0:	add	x0, x0, #0x1
   16da4:	strb	wzr, [x2]
   16da8:	ldp	x19, x20, [sp, #16]
   16dac:	ldp	x21, x22, [sp, #32]
   16db0:	ldp	x23, x24, [sp, #48]
   16db4:	ldp	x29, x30, [sp], #96
   16db8:	ret
   16dbc:	strb	wzr, [x2]
   16dc0:	sub	x0, x2, x24
   16dc4:	add	x0, x0, #0x1
   16dc8:	ldp	x19, x20, [sp, #16]
   16dcc:	ldp	x21, x22, [sp, #32]
   16dd0:	ldp	x23, x24, [sp, #48]
   16dd4:	ldp	x29, x30, [sp], #96
   16dd8:	ret
   16ddc:	mov	x0, #0x0                   	// #0
   16de0:	ret
   16de4:	mov	x2, x24
   16de8:	mov	x0, #0x1                   	// #1
   16dec:	b	16da4 <scols_init_debug@@SMARTCOLS_2.25+0x23d4>
   16df0:	bl	7600 <__ctype_tolower_loc@plt>
   16df4:	ldr	x0, [x0]
   16df8:	ldr	w20, [x0, x27, lsl #2]
   16dfc:	sub	w20, w20, #0x57
   16e00:	lsl	w20, w20, #4
   16e04:	sxtb	w20, w20
   16e08:	b	16d64 <scols_init_debug@@SMARTCOLS_2.25+0x2394>
   16e0c:	bl	7600 <__ctype_tolower_loc@plt>
   16e10:	ldr	x0, [x0]
   16e14:	ldr	w0, [x0, x28, lsl #2]
   16e18:	sub	w0, w0, #0x57
   16e1c:	sxtb	w0, w0
   16e20:	b	16d70 <scols_init_debug@@SMARTCOLS_2.25+0x23a0>
   16e24:	nop
   16e28:	stp	x29, x30, [sp, #-48]!
   16e2c:	mov	x29, sp
   16e30:	stp	x19, x20, [sp, #16]
   16e34:	cbz	x0, 16ebc <scols_init_debug@@SMARTCOLS_2.25+0x24ec>
   16e38:	str	x21, [sp, #32]
   16e3c:	mov	x19, x0
   16e40:	mov	x3, x0
   16e44:	ldrsb	w2, [x0]
   16e48:	cbnz	w2, 16e58 <scols_init_debug@@SMARTCOLS_2.25+0x2488>
   16e4c:	b	16eb0 <scols_init_debug@@SMARTCOLS_2.25+0x24e0>
   16e50:	ldrsb	w2, [x3, #1]!
   16e54:	cbz	w2, 16e64 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   16e58:	cmp	w2, #0x20
   16e5c:	ccmp	w2, #0x9, #0x4, ne  // ne = any
   16e60:	b.ne	16e50 <scols_init_debug@@SMARTCOLS_2.25+0x2480>  // b.any
   16e64:	sub	x21, x3, x19
   16e68:	add	x21, x21, #0x1
   16e6c:	cbz	x1, 16e74 <scols_init_debug@@SMARTCOLS_2.25+0x24a4>
   16e70:	str	x3, [x1]
   16e74:	cmp	x19, x3
   16e78:	b.eq	16eb8 <scols_init_debug@@SMARTCOLS_2.25+0x24e8>  // b.none
   16e7c:	mov	x0, x21
   16e80:	bl	7720 <malloc@plt>
   16e84:	mov	x20, x0
   16e88:	cbz	x0, 16ed0 <scols_init_debug@@SMARTCOLS_2.25+0x2500>
   16e8c:	mov	x2, x21
   16e90:	mov	x0, x19
   16e94:	mov	x1, x20
   16e98:	bl	16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x2228>
   16e9c:	ldr	x21, [sp, #32]
   16ea0:	mov	x0, x20
   16ea4:	ldp	x19, x20, [sp, #16]
   16ea8:	ldp	x29, x30, [sp], #48
   16eac:	ret
   16eb0:	mov	x21, #0x1                   	// #1
   16eb4:	cbnz	x1, 16e70 <scols_init_debug@@SMARTCOLS_2.25+0x24a0>
   16eb8:	ldr	x21, [sp, #32]
   16ebc:	mov	x20, #0x0                   	// #0
   16ec0:	mov	x0, x20
   16ec4:	ldp	x19, x20, [sp, #16]
   16ec8:	ldp	x29, x30, [sp], #48
   16ecc:	ret
   16ed0:	ldr	x21, [sp, #32]
   16ed4:	b	16ea0 <scols_init_debug@@SMARTCOLS_2.25+0x24d0>
   16ed8:	stp	x29, x30, [sp, #-64]!
   16edc:	mov	x29, sp
   16ee0:	stp	x19, x20, [sp, #16]
   16ee4:	mov	x20, x0
   16ee8:	orr	x0, x1, x0
   16eec:	str	x23, [sp, #48]
   16ef0:	mov	w23, #0x1                   	// #1
   16ef4:	cbz	x0, 16fa8 <scols_init_debug@@SMARTCOLS_2.25+0x25d8>
   16ef8:	stp	x21, x22, [sp, #32]
   16efc:	mov	x21, x1
   16f00:	cbz	x1, 16fa0 <scols_init_debug@@SMARTCOLS_2.25+0x25d0>
   16f04:	ldrb	w2, [x1]
   16f08:	subs	w19, w2, #0x6e
   16f0c:	b.eq	16fbc <scols_init_debug@@SMARTCOLS_2.25+0x25ec>  // b.none
   16f10:	mov	w23, #0x0                   	// #0
   16f14:	mov	x0, x20
   16f18:	bl	7340 <strlen@plt>
   16f1c:	sxtw	x22, w0
   16f20:	cbnz	w19, 16f4c <scols_init_debug@@SMARTCOLS_2.25+0x257c>
   16f24:	mov	x1, x20
   16f28:	mov	x2, x22
   16f2c:	add	x0, x21, #0x2
   16f30:	bl	7c30 <strncasecmp@plt>
   16f34:	add	x1, x21, x22
   16f38:	cbnz	w0, 16f4c <scols_init_debug@@SMARTCOLS_2.25+0x257c>
   16f3c:	ldrsb	w0, [x1, #2]
   16f40:	cmp	w0, #0x2c
   16f44:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   16f48:	b.eq	16fa0 <scols_init_debug@@SMARTCOLS_2.25+0x25d0>  // b.none
   16f4c:	mov	x2, x22
   16f50:	mov	x1, x20
   16f54:	mov	x0, x21
   16f58:	bl	7c30 <strncasecmp@plt>
   16f5c:	mov	w1, #0x2c                  	// #44
   16f60:	mov	w2, w0
   16f64:	mov	x0, x21
   16f68:	cbnz	w2, 16f7c <scols_init_debug@@SMARTCOLS_2.25+0x25ac>
   16f6c:	ldrsb	w2, [x21, x22]
   16f70:	cmp	w2, w1
   16f74:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   16f78:	b.eq	17004 <scols_init_debug@@SMARTCOLS_2.25+0x2634>  // b.none
   16f7c:	bl	7ce0 <strchr@plt>
   16f80:	cbz	x0, 16fdc <scols_init_debug@@SMARTCOLS_2.25+0x260c>
   16f84:	ldrb	w2, [x0, #1]
   16f88:	add	x21, x0, #0x1
   16f8c:	subs	w19, w2, #0x6e
   16f90:	b.ne	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x2550>  // b.any
   16f94:	ldrb	w2, [x21, #1]
   16f98:	sub	w19, w2, #0x6f
   16f9c:	b	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x2550>
   16fa0:	ldp	x21, x22, [sp, #32]
   16fa4:	mov	w23, #0x0                   	// #0
   16fa8:	mov	w0, w23
   16fac:	ldp	x19, x20, [sp, #16]
   16fb0:	ldr	x23, [sp, #48]
   16fb4:	ldp	x29, x30, [sp], #64
   16fb8:	ret
   16fbc:	ldrb	w2, [x1, #1]
   16fc0:	subs	w19, w2, #0x6f
   16fc4:	b.ne	16f10 <scols_init_debug@@SMARTCOLS_2.25+0x2540>  // b.any
   16fc8:	ldrb	w2, [x21, #2]!
   16fcc:	subs	w19, w2, #0x6e
   16fd0:	b.eq	16ff4 <scols_init_debug@@SMARTCOLS_2.25+0x2624>  // b.none
   16fd4:	mov	w23, #0x1                   	// #1
   16fd8:	b	16f14 <scols_init_debug@@SMARTCOLS_2.25+0x2544>
   16fdc:	mov	w0, w23
   16fe0:	ldp	x19, x20, [sp, #16]
   16fe4:	ldp	x21, x22, [sp, #32]
   16fe8:	ldr	x23, [sp, #48]
   16fec:	ldp	x29, x30, [sp], #64
   16ff0:	ret
   16ff4:	ldrb	w2, [x21, #1]
   16ff8:	mov	w23, #0x1                   	// #1
   16ffc:	sub	w19, w2, #0x6f
   17000:	b	16f14 <scols_init_debug@@SMARTCOLS_2.25+0x2544>
   17004:	eor	w23, w23, #0x1
   17008:	mov	w0, w23
   1700c:	ldp	x19, x20, [sp, #16]
   17010:	ldp	x21, x22, [sp, #32]
   17014:	ldr	x23, [sp, #48]
   17018:	ldp	x29, x30, [sp], #64
   1701c:	ret
   17020:	stp	x29, x30, [sp, #-48]!
   17024:	mov	x29, sp
   17028:	stp	x19, x20, [sp, #16]
   1702c:	mov	x19, x0
   17030:	ldr	w0, [x0]
   17034:	cbz	w0, 17094 <scols_init_debug@@SMARTCOLS_2.25+0x26c4>
   17038:	mov	x20, #0x0                   	// #0
   1703c:	stp	x21, x22, [sp, #32]
   17040:	mov	x21, x1
   17044:	mov	w22, #0xfffd                	// #65533
   17048:	b	17058 <scols_init_debug@@SMARTCOLS_2.25+0x2688>
   1704c:	ldr	w0, [x19, #4]!
   17050:	mov	x20, x2
   17054:	cbz	w0, 1707c <scols_init_debug@@SMARTCOLS_2.25+0x26ac>
   17058:	bl	7750 <wcwidth@plt>
   1705c:	sxtw	x2, w0
   17060:	cmn	w0, #0x1
   17064:	b.ne	17070 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>  // b.any
   17068:	mov	x2, #0x1                   	// #1
   1706c:	str	w22, [x19]
   17070:	add	x2, x2, x20
   17074:	cmp	x2, x21
   17078:	b.ls	1704c <scols_init_debug@@SMARTCOLS_2.25+0x267c>  // b.plast
   1707c:	ldp	x21, x22, [sp, #32]
   17080:	str	wzr, [x19]
   17084:	mov	x0, x20
   17088:	ldp	x19, x20, [sp, #16]
   1708c:	ldp	x29, x30, [sp], #48
   17090:	ret
   17094:	mov	x20, #0x0                   	// #0
   17098:	b	17080 <scols_init_debug@@SMARTCOLS_2.25+0x26b0>
   1709c:	nop
   170a0:	stp	x29, x30, [sp, #-112]!
   170a4:	mov	x29, sp
   170a8:	stp	x21, x22, [sp, #32]
   170ac:	stp	x23, x24, [sp, #48]
   170b0:	stp	x25, x26, [sp, #64]
   170b4:	mov	x25, x2
   170b8:	str	xzr, [sp, #104]
   170bc:	cbz	x0, 17218 <scols_init_debug@@SMARTCOLS_2.25+0x2848>
   170c0:	stp	x19, x20, [sp, #16]
   170c4:	mov	x24, x0
   170c8:	mov	x19, x0
   170cc:	ldrsb	w20, [x0]
   170d0:	cmp	w20, #0x0
   170d4:	cset	w0, ne  // ne = any
   170d8:	cmp	x1, #0x0
   170dc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   170e0:	b.ne	17224 <scols_init_debug@@SMARTCOLS_2.25+0x2854>  // b.any
   170e4:	mov	x23, #0x0                   	// #0
   170e8:	mov	x22, #0x0                   	// #0
   170ec:	cbz	w0, 17234 <scols_init_debug@@SMARTCOLS_2.25+0x2864>
   170f0:	add	x26, sp, #0x64
   170f4:	str	x27, [sp, #80]
   170f8:	add	x27, sp, #0x68
   170fc:	b	1711c <scols_init_debug@@SMARTCOLS_2.25+0x274c>
   17100:	ldrsb	w20, [x19, #1]
   17104:	add	x19, x19, #0x1
   17108:	cmp	w20, #0x0
   1710c:	add	x22, x22, #0x4
   17110:	add	x23, x23, #0x4
   17114:	ccmp	x19, x24, #0x2, ne  // ne = any
   17118:	b.hi	17198 <scols_init_debug@@SMARTCOLS_2.25+0x27c8>  // b.pmore
   1711c:	cmp	w20, #0x5c
   17120:	ccmp	x24, x19, #0x0, eq  // eq = none
   17124:	b.hi	171c0 <scols_init_debug@@SMARTCOLS_2.25+0x27f0>  // b.pmore
   17128:	bl	7b60 <__ctype_b_loc@plt>
   1712c:	mov	x21, x0
   17130:	ldr	x0, [x0]
   17134:	ubfiz	x20, x20, #1, #8
   17138:	ldrh	w0, [x0, x20]
   1713c:	tbnz	w0, #1, 17100 <scols_init_debug@@SMARTCOLS_2.25+0x2730>
   17140:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   17144:	mov	x2, x0
   17148:	mov	x3, x27
   1714c:	mov	x1, x19
   17150:	mov	x0, x26
   17154:	bl	7270 <mbrtowc@plt>
   17158:	mov	x20, x0
   1715c:	cbz	x0, 17198 <scols_init_debug@@SMARTCOLS_2.25+0x27c8>
   17160:	cmn	x0, #0x3
   17164:	b.ls	171d4 <scols_init_debug@@SMARTCOLS_2.25+0x2804>  // b.plast
   17168:	ldrb	w1, [x19]
   1716c:	ldr	x0, [x21]
   17170:	ldrh	w0, [x0, x1, lsl #1]
   17174:	tbz	w0, #14, 171f4 <scols_init_debug@@SMARTCOLS_2.25+0x2824>
   17178:	add	x22, x22, #0x1
   1717c:	add	x23, x23, #0x1
   17180:	mov	x20, #0x1                   	// #1
   17184:	add	x19, x19, x20
   17188:	ldrsb	w20, [x19]
   1718c:	cmp	w20, #0x0
   17190:	ccmp	x19, x24, #0x2, ne  // ne = any
   17194:	b.ls	1711c <scols_init_debug@@SMARTCOLS_2.25+0x274c>  // b.plast
   17198:	ldp	x19, x20, [sp, #16]
   1719c:	ldr	x27, [sp, #80]
   171a0:	cbz	x25, 171a8 <scols_init_debug@@SMARTCOLS_2.25+0x27d8>
   171a4:	str	x23, [x25]
   171a8:	mov	x0, x22
   171ac:	ldp	x21, x22, [sp, #32]
   171b0:	ldp	x23, x24, [sp, #48]
   171b4:	ldp	x25, x26, [sp, #64]
   171b8:	ldp	x29, x30, [sp], #112
   171bc:	ret
   171c0:	ldrsb	w0, [x19, #1]
   171c4:	cmp	w0, #0x78
   171c8:	b.ne	17128 <scols_init_debug@@SMARTCOLS_2.25+0x2758>  // b.any
   171cc:	mov	w20, w0
   171d0:	b	17104 <scols_init_debug@@SMARTCOLS_2.25+0x2734>
   171d4:	ldr	w21, [sp, #100]
   171d8:	mov	w0, w21
   171dc:	bl	7fd0 <iswprint@plt>
   171e0:	cbnz	w0, 17204 <scols_init_debug@@SMARTCOLS_2.25+0x2834>
   171e4:	lsl	x0, x20, #2
   171e8:	add	x22, x22, x0
   171ec:	add	x23, x23, x0
   171f0:	b	17184 <scols_init_debug@@SMARTCOLS_2.25+0x27b4>
   171f4:	add	x22, x22, #0x4
   171f8:	add	x23, x23, #0x4
   171fc:	mov	x20, #0x1                   	// #1
   17200:	b	17184 <scols_init_debug@@SMARTCOLS_2.25+0x27b4>
   17204:	mov	w0, w21
   17208:	add	x23, x23, x20
   1720c:	bl	7750 <wcwidth@plt>
   17210:	add	x22, x22, w0, sxtw
   17214:	b	17184 <scols_init_debug@@SMARTCOLS_2.25+0x27b4>
   17218:	mov	x23, #0x0                   	// #0
   1721c:	mov	x22, #0x0                   	// #0
   17220:	b	171a0 <scols_init_debug@@SMARTCOLS_2.25+0x27d0>
   17224:	sub	x1, x1, #0x1
   17228:	adds	x24, x19, x1
   1722c:	cset	w0, cc  // cc = lo, ul, last
   17230:	b	170e4 <scols_init_debug@@SMARTCOLS_2.25+0x2714>
   17234:	ldp	x19, x20, [sp, #16]
   17238:	b	171a0 <scols_init_debug@@SMARTCOLS_2.25+0x27d0>
   1723c:	nop
   17240:	cbz	x0, 17288 <scols_init_debug@@SMARTCOLS_2.25+0x28b8>
   17244:	stp	x29, x30, [sp, #-32]!
   17248:	mov	x29, sp
   1724c:	str	x19, [sp, #16]
   17250:	mov	x19, x0
   17254:	ldrsb	w1, [x0]
   17258:	cbnz	w1, 1726c <scols_init_debug@@SMARTCOLS_2.25+0x289c>
   1725c:	mov	x0, #0x0                   	// #0
   17260:	ldr	x19, [sp, #16]
   17264:	ldp	x29, x30, [sp], #32
   17268:	ret
   1726c:	bl	7340 <strlen@plt>
   17270:	mov	x1, x0
   17274:	mov	x0, x19
   17278:	mov	x2, #0x0                   	// #0
   1727c:	ldr	x19, [sp, #16]
   17280:	ldp	x29, x30, [sp], #32
   17284:	b	170a0 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>
   17288:	mov	x0, #0x0                   	// #0
   1728c:	ret
   17290:	stp	x29, x30, [sp, #-128]!
   17294:	mov	x29, sp
   17298:	str	x2, [sp, #104]
   1729c:	cbz	x0, 174a0 <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
   172a0:	stp	x19, x20, [sp, #16]
   172a4:	mov	x20, x0
   172a8:	stp	x21, x22, [sp, #32]
   172ac:	mov	x22, x1
   172b0:	stp	x23, x24, [sp, #48]
   172b4:	mov	x23, x3
   172b8:	bl	7340 <strlen@plt>
   172bc:	ldr	x21, [sp, #104]
   172c0:	str	xzr, [sp, #120]
   172c4:	cmp	x0, #0x0
   172c8:	ccmp	x21, #0x0, #0x4, ne  // ne = any
   172cc:	b.eq	17494 <scols_init_debug@@SMARTCOLS_2.25+0x2ac4>  // b.none
   172d0:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   172d4:	add	x24, x24, #0xc0
   172d8:	stp	x25, x26, [sp, #64]
   172dc:	add	x26, sp, #0x74
   172e0:	stp	x27, x28, [sp, #80]
   172e4:	add	x27, sp, #0x78
   172e8:	str	xzr, [x22]
   172ec:	nop
   172f0:	ldrsb	w19, [x20]
   172f4:	cbz	w19, 1731c <scols_init_debug@@SMARTCOLS_2.25+0x294c>
   172f8:	cbz	x23, 17340 <scols_init_debug@@SMARTCOLS_2.25+0x2970>
   172fc:	mov	w1, w19
   17300:	mov	x0, x23
   17304:	bl	7ce0 <strchr@plt>
   17308:	cbz	x0, 17340 <scols_init_debug@@SMARTCOLS_2.25+0x2970>
   1730c:	add	x20, x20, #0x1
   17310:	strb	w19, [x21], #1
   17314:	ldrsb	w19, [x20]
   17318:	cbnz	w19, 172f8 <scols_init_debug@@SMARTCOLS_2.25+0x2928>
   1731c:	strb	wzr, [x21]
   17320:	ldr	x0, [sp, #104]
   17324:	ldp	x19, x20, [sp, #16]
   17328:	ldp	x21, x22, [sp, #32]
   1732c:	ldp	x23, x24, [sp, #48]
   17330:	ldp	x25, x26, [sp, #64]
   17334:	ldp	x27, x28, [sp, #80]
   17338:	ldp	x29, x30, [sp], #128
   1733c:	ret
   17340:	cmp	w19, #0x5c
   17344:	and	w19, w19, #0xff
   17348:	b.eq	1738c <scols_init_debug@@SMARTCOLS_2.25+0x29bc>  // b.none
   1734c:	bl	7b60 <__ctype_b_loc@plt>
   17350:	mov	x28, x0
   17354:	ubfiz	x0, x19, #1, #8
   17358:	ldr	x1, [x28]
   1735c:	ldrh	w0, [x1, x0]
   17360:	tbz	w0, #1, 173b0 <scols_init_debug@@SMARTCOLS_2.25+0x29e0>
   17364:	mov	x0, x21
   17368:	mov	w2, w19
   1736c:	mov	x1, x24
   17370:	bl	7500 <sprintf@plt>
   17374:	ldr	x0, [x22]
   17378:	add	x20, x20, #0x1
   1737c:	add	x21, x21, #0x4
   17380:	add	x0, x0, #0x4
   17384:	str	x0, [x22]
   17388:	b	172f0 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   1738c:	ldrsb	w0, [x20, #1]
   17390:	cmp	w0, #0x78
   17394:	b.eq	17364 <scols_init_debug@@SMARTCOLS_2.25+0x2994>  // b.none
   17398:	bl	7b60 <__ctype_b_loc@plt>
   1739c:	mov	x28, x0
   173a0:	ubfiz	x0, x19, #1, #8
   173a4:	ldr	x1, [x28]
   173a8:	ldrh	w0, [x1, x0]
   173ac:	tbnz	w0, #1, 17364 <scols_init_debug@@SMARTCOLS_2.25+0x2994>
   173b0:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   173b4:	mov	x2, x0
   173b8:	mov	x3, x27
   173bc:	mov	x1, x20
   173c0:	mov	x0, x26
   173c4:	bl	7270 <mbrtowc@plt>
   173c8:	mov	x19, x0
   173cc:	cbz	x0, 1731c <scols_init_debug@@SMARTCOLS_2.25+0x294c>
   173d0:	cmn	x0, #0x3
   173d4:	b.ls	1740c <scols_init_debug@@SMARTCOLS_2.25+0x2a3c>  // b.plast
   173d8:	ldrb	w2, [x20]
   173dc:	ldr	x1, [x28]
   173e0:	ubfiz	x0, x2, #1, #8
   173e4:	ldrh	w0, [x1, x0]
   173e8:	tbz	w0, #14, 174ac <scols_init_debug@@SMARTCOLS_2.25+0x2adc>
   173ec:	ldr	x0, [x22]
   173f0:	mov	x25, x20
   173f4:	add	x0, x0, #0x1
   173f8:	str	x0, [x22]
   173fc:	ldrsb	w0, [x25], #1
   17400:	strb	w0, [x21], #1
   17404:	mov	x20, x25
   17408:	b	172f0 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   1740c:	ldr	w28, [sp, #116]
   17410:	mov	w0, w28
   17414:	bl	7fd0 <iswprint@plt>
   17418:	cbz	w0, 17450 <scols_init_debug@@SMARTCOLS_2.25+0x2a80>
   1741c:	mov	x1, x20
   17420:	mov	x2, x19
   17424:	mov	x0, x21
   17428:	bl	7280 <memcpy@plt>
   1742c:	mov	w0, w28
   17430:	add	x25, x20, x19
   17434:	bl	7750 <wcwidth@plt>
   17438:	add	x21, x21, x19
   1743c:	ldr	x1, [x22]
   17440:	mov	x20, x25
   17444:	add	x0, x1, w0, sxtw
   17448:	str	x0, [x22]
   1744c:	b	172f0 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   17450:	mov	x28, x20
   17454:	mov	x20, x21
   17458:	add	x25, x28, x19
   1745c:	nop
   17460:	ldrb	w2, [x28], #1
   17464:	mov	x0, x20
   17468:	mov	x1, x24
   1746c:	add	x20, x20, #0x4
   17470:	bl	7500 <sprintf@plt>
   17474:	ldr	x0, [x22]
   17478:	cmp	x25, x28
   1747c:	add	x0, x0, #0x4
   17480:	str	x0, [x22]
   17484:	b.ne	17460 <scols_init_debug@@SMARTCOLS_2.25+0x2a90>  // b.any
   17488:	add	x21, x21, x19, lsl #2
   1748c:	mov	x20, x25
   17490:	b	172f0 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   17494:	ldp	x19, x20, [sp, #16]
   17498:	ldp	x21, x22, [sp, #32]
   1749c:	ldp	x23, x24, [sp, #48]
   174a0:	mov	x0, #0x0                   	// #0
   174a4:	ldp	x29, x30, [sp], #128
   174a8:	ret
   174ac:	mov	x0, x21
   174b0:	mov	x1, x24
   174b4:	bl	7500 <sprintf@plt>
   174b8:	add	x25, x20, #0x1
   174bc:	ldr	x0, [x22]
   174c0:	add	x21, x21, #0x4
   174c4:	mov	x20, x25
   174c8:	add	x0, x0, #0x4
   174cc:	str	x0, [x22]
   174d0:	b	172f0 <scols_init_debug@@SMARTCOLS_2.25+0x2920>
   174d4:	nop
   174d8:	cbz	x0, 17670 <scols_init_debug@@SMARTCOLS_2.25+0x2ca0>
   174dc:	stp	x29, x30, [sp, #-112]!
   174e0:	mov	x29, sp
   174e4:	stp	x19, x20, [sp, #16]
   174e8:	mov	x20, x0
   174ec:	stp	x23, x24, [sp, #48]
   174f0:	mov	x23, x1
   174f4:	stp	x25, x26, [sp, #64]
   174f8:	mov	x26, x2
   174fc:	bl	7340 <strlen@plt>
   17500:	str	xzr, [sp, #104]
   17504:	cmp	x0, #0x0
   17508:	ccmp	x26, #0x0, #0x4, ne  // ne = any
   1750c:	b.eq	17658 <scols_init_debug@@SMARTCOLS_2.25+0x2c88>  // b.none
   17510:	stp	x21, x22, [sp, #32]
   17514:	add	x25, sp, #0x68
   17518:	mov	x21, x26
   1751c:	str	x27, [sp, #80]
   17520:	add	x24, sp, #0x64
   17524:	str	xzr, [x23]
   17528:	adrp	x27, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1752c:	add	x27, x27, #0xc0
   17530:	ldrsb	w0, [x20]
   17534:	cbz	w0, 175a0 <scols_init_debug@@SMARTCOLS_2.25+0x2bd0>
   17538:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   1753c:	mov	x2, x0
   17540:	mov	x3, x25
   17544:	mov	x1, x20
   17548:	mov	x0, x24
   1754c:	bl	7270 <mbrtowc@plt>
   17550:	mov	x19, x0
   17554:	cbz	x0, 175a0 <scols_init_debug@@SMARTCOLS_2.25+0x2bd0>
   17558:	ldrsb	w22, [x20]
   1755c:	cmn	x0, #0x3
   17560:	b.ls	175c4 <scols_init_debug@@SMARTCOLS_2.25+0x2bf4>  // b.plast
   17564:	bl	7b60 <__ctype_b_loc@plt>
   17568:	ldr	x0, [x0]
   1756c:	ubfiz	x1, x22, #1, #8
   17570:	and	w2, w22, #0xff
   17574:	ldrh	w0, [x0, x1]
   17578:	tbz	w0, #14, 17608 <scols_init_debug@@SMARTCOLS_2.25+0x2c38>
   1757c:	ldr	x0, [x23]
   17580:	mov	x19, #0x1                   	// #1
   17584:	add	x0, x0, x19
   17588:	str	x0, [x23]
   1758c:	ldrsb	w0, [x20]
   17590:	add	x20, x20, x19
   17594:	strb	w0, [x21], #1
   17598:	ldrsb	w0, [x20]
   1759c:	cbnz	w0, 17538 <scols_init_debug@@SMARTCOLS_2.25+0x2b68>
   175a0:	strb	wzr, [x21]
   175a4:	mov	x0, x26
   175a8:	ldp	x19, x20, [sp, #16]
   175ac:	ldp	x21, x22, [sp, #32]
   175b0:	ldp	x23, x24, [sp, #48]
   175b4:	ldp	x25, x26, [sp, #64]
   175b8:	ldr	x27, [sp, #80]
   175bc:	ldp	x29, x30, [sp], #112
   175c0:	ret
   175c4:	cmp	w22, #0x5c
   175c8:	b.ne	175d8 <scols_init_debug@@SMARTCOLS_2.25+0x2c08>  // b.any
   175cc:	ldrsb	w0, [x20, #1]
   175d0:	cmp	w0, #0x78
   175d4:	b.eq	17630 <scols_init_debug@@SMARTCOLS_2.25+0x2c60>  // b.none
   175d8:	mov	x1, x20
   175dc:	mov	x2, x19
   175e0:	mov	x0, x21
   175e4:	bl	7280 <memcpy@plt>
   175e8:	ldr	w0, [sp, #100]
   175ec:	add	x21, x21, x19
   175f0:	add	x20, x20, x19
   175f4:	bl	7750 <wcwidth@plt>
   175f8:	ldr	x1, [x23]
   175fc:	add	x0, x1, w0, sxtw
   17600:	str	x0, [x23]
   17604:	b	17598 <scols_init_debug@@SMARTCOLS_2.25+0x2bc8>
   17608:	mov	x0, x21
   1760c:	mov	x1, x27
   17610:	bl	7500 <sprintf@plt>
   17614:	mov	x19, #0x1                   	// #1
   17618:	ldr	x0, [x23]
   1761c:	add	x21, x21, #0x4
   17620:	add	x20, x20, x19
   17624:	add	x0, x0, #0x4
   17628:	str	x0, [x23]
   1762c:	b	17598 <scols_init_debug@@SMARTCOLS_2.25+0x2bc8>
   17630:	mov	x0, x21
   17634:	mov	w2, w22
   17638:	mov	x1, x27
   1763c:	bl	7500 <sprintf@plt>
   17640:	ldr	x0, [x23]
   17644:	add	x21, x21, #0x4
   17648:	add	x20, x20, x19
   1764c:	add	x0, x0, #0x4
   17650:	str	x0, [x23]
   17654:	b	17598 <scols_init_debug@@SMARTCOLS_2.25+0x2bc8>
   17658:	mov	x0, #0x0                   	// #0
   1765c:	ldp	x19, x20, [sp, #16]
   17660:	ldp	x23, x24, [sp, #48]
   17664:	ldp	x25, x26, [sp, #64]
   17668:	ldp	x29, x30, [sp], #112
   1766c:	ret
   17670:	mov	x0, #0x0                   	// #0
   17674:	ret
   17678:	lsl	x0, x0, #2
   1767c:	add	x0, x0, #0x1
   17680:	ret
   17684:	nop
   17688:	cbz	x0, 17710 <scols_init_debug@@SMARTCOLS_2.25+0x2d40>
   1768c:	stp	x29, x30, [sp, #-48]!
   17690:	mov	x29, sp
   17694:	stp	x19, x20, [sp, #16]
   17698:	mov	x20, x1
   1769c:	mov	x19, x0
   176a0:	bl	7340 <strlen@plt>
   176a4:	mov	x3, #0x0                   	// #0
   176a8:	cbz	x0, 176e0 <scols_init_debug@@SMARTCOLS_2.25+0x2d10>
   176ac:	str	x21, [sp, #32]
   176b0:	bl	17678 <scols_init_debug@@SMARTCOLS_2.25+0x2ca8>
   176b4:	bl	7720 <malloc@plt>
   176b8:	mov	x21, x0
   176bc:	cbz	x0, 176f0 <scols_init_debug@@SMARTCOLS_2.25+0x2d20>
   176c0:	mov	x3, #0x0                   	// #0
   176c4:	mov	x1, x20
   176c8:	mov	x0, x19
   176cc:	mov	x2, x21
   176d0:	bl	17290 <scols_init_debug@@SMARTCOLS_2.25+0x28c0>
   176d4:	mov	x3, x0
   176d8:	cbz	x0, 176f0 <scols_init_debug@@SMARTCOLS_2.25+0x2d20>
   176dc:	ldr	x21, [sp, #32]
   176e0:	mov	x0, x3
   176e4:	ldp	x19, x20, [sp, #16]
   176e8:	ldp	x29, x30, [sp], #48
   176ec:	ret
   176f0:	mov	x0, x21
   176f4:	bl	7bd0 <free@plt>
   176f8:	mov	x3, #0x0                   	// #0
   176fc:	mov	x0, x3
   17700:	ldp	x19, x20, [sp, #16]
   17704:	ldr	x21, [sp, #32]
   17708:	ldp	x29, x30, [sp], #48
   1770c:	ret
   17710:	mov	x3, #0x0                   	// #0
   17714:	mov	x0, x3
   17718:	ret
   1771c:	nop
   17720:	cbz	x0, 177a4 <scols_init_debug@@SMARTCOLS_2.25+0x2dd4>
   17724:	stp	x29, x30, [sp, #-48]!
   17728:	mov	x29, sp
   1772c:	stp	x19, x20, [sp, #16]
   17730:	mov	x20, x1
   17734:	mov	x19, x0
   17738:	bl	7340 <strlen@plt>
   1773c:	mov	x3, #0x0                   	// #0
   17740:	cbz	x0, 17774 <scols_init_debug@@SMARTCOLS_2.25+0x2da4>
   17744:	str	x21, [sp, #32]
   17748:	bl	17678 <scols_init_debug@@SMARTCOLS_2.25+0x2ca8>
   1774c:	bl	7720 <malloc@plt>
   17750:	mov	x21, x0
   17754:	cbz	x0, 17784 <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   17758:	mov	x1, x20
   1775c:	mov	x0, x19
   17760:	mov	x2, x21
   17764:	bl	174d8 <scols_init_debug@@SMARTCOLS_2.25+0x2b08>
   17768:	mov	x3, x0
   1776c:	cbz	x0, 17784 <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   17770:	ldr	x21, [sp, #32]
   17774:	mov	x0, x3
   17778:	ldp	x19, x20, [sp, #16]
   1777c:	ldp	x29, x30, [sp], #48
   17780:	ret
   17784:	mov	x0, x21
   17788:	bl	7bd0 <free@plt>
   1778c:	mov	x3, #0x0                   	// #0
   17790:	mov	x0, x3
   17794:	ldp	x19, x20, [sp, #16]
   17798:	ldr	x21, [sp, #32]
   1779c:	ldp	x29, x30, [sp], #48
   177a0:	ret
   177a4:	mov	x3, #0x0                   	// #0
   177a8:	mov	x0, x3
   177ac:	ret
   177b0:	stp	x29, x30, [sp, #-64]!
   177b4:	mov	x29, sp
   177b8:	stp	x19, x20, [sp, #16]
   177bc:	stp	x21, x22, [sp, #32]
   177c0:	mov	x22, x0
   177c4:	stp	x23, x24, [sp, #48]
   177c8:	mov	x23, x1
   177cc:	bl	7340 <strlen@plt>
   177d0:	mov	x1, x22
   177d4:	mov	x19, x0
   177d8:	mov	x2, #0x0                   	// #0
   177dc:	mov	x0, #0x0                   	// #0
   177e0:	bl	7380 <mbstowcs@plt>
   177e4:	cmn	x0, #0x1
   177e8:	b.eq	17888 <scols_init_debug@@SMARTCOLS_2.25+0x2eb8>  // b.none
   177ec:	add	x2, x0, #0x1
   177f0:	mov	x20, x0
   177f4:	mov	x0, #0x1                   	// #1
   177f8:	lsl	x1, x2, #2
   177fc:	bl	7900 <calloc@plt>
   17800:	mov	x21, x0
   17804:	mov	x24, x0
   17808:	cbz	x0, 17888 <scols_init_debug@@SMARTCOLS_2.25+0x2eb8>
   1780c:	mov	x2, x20
   17810:	mov	x1, x22
   17814:	bl	7380 <mbstowcs@plt>
   17818:	cbnz	x0, 17840 <scols_init_debug@@SMARTCOLS_2.25+0x2e70>
   1781c:	mov	x0, x24
   17820:	bl	7bd0 <free@plt>
   17824:	strb	wzr, [x22, x19]
   17828:	mov	x0, x19
   1782c:	ldp	x19, x20, [sp, #16]
   17830:	ldp	x21, x22, [sp, #32]
   17834:	ldp	x23, x24, [sp, #48]
   17838:	ldp	x29, x30, [sp], #64
   1783c:	ret
   17840:	ldr	x1, [x23]
   17844:	mov	x0, x21
   17848:	bl	17020 <scols_init_debug@@SMARTCOLS_2.25+0x2650>
   1784c:	str	x0, [x23]
   17850:	mov	x2, x19
   17854:	mov	x1, x21
   17858:	mov	x0, x22
   1785c:	bl	7e20 <wcstombs@plt>
   17860:	mov	x19, x0
   17864:	mov	x0, x21
   17868:	bl	7bd0 <free@plt>
   1786c:	tbz	x19, #63, 17824 <scols_init_debug@@SMARTCOLS_2.25+0x2e54>
   17870:	mov	x0, x19
   17874:	ldp	x19, x20, [sp, #16]
   17878:	ldp	x21, x22, [sp, #32]
   1787c:	ldp	x23, x24, [sp, #48]
   17880:	ldp	x29, x30, [sp], #64
   17884:	ret
   17888:	mov	x24, #0x0                   	// #0
   1788c:	mov	x0, x24
   17890:	bl	7bd0 <free@plt>
   17894:	b	17824 <scols_init_debug@@SMARTCOLS_2.25+0x2e54>
   17898:	stp	x29, x30, [sp, #-128]!
   1789c:	mov	x29, sp
   178a0:	stp	x19, x20, [sp, #16]
   178a4:	mov	x19, x1
   178a8:	mov	w20, w6
   178ac:	stp	x21, x22, [sp, #32]
   178b0:	mov	x22, x2
   178b4:	stp	x23, x24, [sp, #48]
   178b8:	mov	x23, x3
   178bc:	mov	x24, x0
   178c0:	stp	x25, x26, [sp, #64]
   178c4:	mov	w25, w4
   178c8:	mov	w26, w5
   178cc:	stp	x27, x28, [sp, #80]
   178d0:	str	x0, [sp, #104]
   178d4:	str	w5, [sp, #112]
   178d8:	bl	7340 <strlen@plt>
   178dc:	mov	x21, x0
   178e0:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   178e4:	cmp	x0, #0x1
   178e8:	b.hi	17a04 <scols_init_debug@@SMARTCOLS_2.25+0x3034>  // b.pmore
   178ec:	mov	x28, x21
   178f0:	mov	x24, #0x0                   	// #0
   178f4:	mov	x26, #0x0                   	// #0
   178f8:	ldr	x1, [x23]
   178fc:	cmp	x1, x28
   17900:	b.cs	179e4 <scols_init_debug@@SMARTCOLS_2.25+0x3014>  // b.hs, b.nlast
   17904:	mov	x27, x1
   17908:	mov	x21, x1
   1790c:	mov	x3, #0x0                   	// #0
   17910:	str	x1, [x23]
   17914:	cbz	x22, 179b0 <scols_init_debug@@SMARTCOLS_2.25+0x2fe0>
   17918:	sub	x22, x22, #0x1
   1791c:	cmp	w25, #0x1
   17920:	add	x23, x19, x22
   17924:	b.eq	17afc <scols_init_debug@@SMARTCOLS_2.25+0x312c>  // b.none
   17928:	cmp	w25, #0x2
   1792c:	b.ne	179fc <scols_init_debug@@SMARTCOLS_2.25+0x302c>  // b.any
   17930:	lsr	x25, x3, #1
   17934:	and	x3, x3, #0x1
   17938:	cmp	x25, #0x0
   1793c:	mov	x0, x19
   17940:	cset	w28, ne  // ne = any
   17944:	adds	x3, x3, x25
   17948:	ccmp	x19, x23, #0x2, ne  // ne = any
   1794c:	b.cs	1796c <scols_init_debug@@SMARTCOLS_2.25+0x2f9c>  // b.hs, b.nlast
   17950:	sxtb	w2, w20
   17954:	mov	x0, x19
   17958:	strb	w2, [x0], #1
   1795c:	sub	x1, x19, x0
   17960:	cmn	x1, x3
   17964:	ccmp	x23, x0, #0x0, ne  // ne = any
   17968:	b.hi	17958 <scols_init_debug@@SMARTCOLS_2.25+0x2f88>  // b.pmore
   1796c:	sub	x2, x23, x0
   17970:	strb	wzr, [x0]
   17974:	ldr	x1, [sp, #104]
   17978:	cmp	x2, x21
   1797c:	csel	x2, x2, x21, ls  // ls = plast
   17980:	bl	7c10 <mempcpy@plt>
   17984:	cmp	w28, #0x0
   17988:	ccmp	x23, x0, #0x0, ne  // ne = any
   1798c:	b.ls	17bc4 <scols_init_debug@@SMARTCOLS_2.25+0x31f4>  // b.plast
   17990:	sxtb	w20, w20
   17994:	mov	x1, x0
   17998:	strb	w20, [x1], #1
   1799c:	sub	x2, x25, x1
   179a0:	cmn	x0, x2
   179a4:	ccmp	x23, x1, #0x0, ne  // ne = any
   179a8:	b.hi	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2fc8>  // b.pmore
   179ac:	strb	wzr, [x1]
   179b0:	mov	x0, x24
   179b4:	bl	7bd0 <free@plt>
   179b8:	mov	x0, x26
   179bc:	bl	7bd0 <free@plt>
   179c0:	mov	x0, x27
   179c4:	ldp	x19, x20, [sp, #16]
   179c8:	ldp	x21, x22, [sp, #32]
   179cc:	ldp	x23, x24, [sp, #48]
   179d0:	ldp	x25, x26, [sp, #64]
   179d4:	ldp	x27, x28, [sp, #80]
   179d8:	ldp	x29, x30, [sp], #128
   179dc:	ret
   179e0:	mov	x26, #0x0                   	// #0
   179e4:	cmp	x28, x1
   179e8:	b.cs	17bd4 <scols_init_debug@@SMARTCOLS_2.25+0x3204>  // b.hs, b.nlast
   179ec:	sub	x3, x1, x28
   179f0:	mov	x1, x28
   179f4:	add	x27, x3, x21
   179f8:	b	17910 <scols_init_debug@@SMARTCOLS_2.25+0x2f40>
   179fc:	cbz	w25, 17b30 <scols_init_debug@@SMARTCOLS_2.25+0x3160>
   17a00:	bl	7a80 <abort@plt>
   17a04:	mov	x1, x24
   17a08:	mov	x2, #0x0                   	// #0
   17a0c:	mov	x0, #0x0                   	// #0
   17a10:	bl	7380 <mbstowcs@plt>
   17a14:	mov	x28, x0
   17a18:	cmn	x0, #0x1
   17a1c:	b.ne	17a38 <scols_init_debug@@SMARTCOLS_2.25+0x3068>  // b.any
   17a20:	mov	x0, x26
   17a24:	tbnz	w0, #0, 178ec <scols_init_debug@@SMARTCOLS_2.25+0x2f1c>
   17a28:	mov	x24, #0x0                   	// #0
   17a2c:	mov	x26, #0x0                   	// #0
   17a30:	mov	x27, #0xffffffffffffffff    	// #-1
   17a34:	b	179b0 <scols_init_debug@@SMARTCOLS_2.25+0x2fe0>
   17a38:	add	x27, x0, #0x1
   17a3c:	lsl	x26, x27, #2
   17a40:	mov	x0, x26
   17a44:	bl	7720 <malloc@plt>
   17a48:	mov	x24, x0
   17a4c:	cbz	x0, 17ae4 <scols_init_debug@@SMARTCOLS_2.25+0x3114>
   17a50:	ldr	x1, [sp, #104]
   17a54:	mov	x2, x27
   17a58:	bl	7380 <mbstowcs@plt>
   17a5c:	cbz	x0, 17af0 <scols_init_debug@@SMARTCOLS_2.25+0x3120>
   17a60:	add	x0, x24, x26
   17a64:	stur	wzr, [x0, #-4]
   17a68:	ldr	w0, [x24]
   17a6c:	cbz	w0, 17bcc <scols_init_debug@@SMARTCOLS_2.25+0x31fc>
   17a70:	mov	x27, x24
   17a74:	mov	w26, #0xfffd                	// #65533
   17a78:	str	wzr, [sp, #120]
   17a7c:	nop
   17a80:	bl	7fd0 <iswprint@plt>
   17a84:	cbnz	w0, 17a94 <scols_init_debug@@SMARTCOLS_2.25+0x30c4>
   17a88:	mov	w0, #0x1                   	// #1
   17a8c:	str	w26, [x27]
   17a90:	str	w0, [sp, #120]
   17a94:	ldr	w0, [x27, #4]!
   17a98:	cbnz	w0, 17a80 <scols_init_debug@@SMARTCOLS_2.25+0x30b0>
   17a9c:	ldr	w0, [x24]
   17aa0:	mov	x27, #0x0                   	// #0
   17aa4:	mov	w26, #0x0                   	// #0
   17aa8:	cbz	w0, 17bbc <scols_init_debug@@SMARTCOLS_2.25+0x31ec>
   17aac:	bl	7750 <wcwidth@plt>
   17ab0:	cmn	w0, #0x1
   17ab4:	b.eq	17b44 <scols_init_debug@@SMARTCOLS_2.25+0x3174>  // b.none
   17ab8:	mov	w1, #0x7fffffff            	// #2147483647
   17abc:	sub	w3, w1, w0
   17ac0:	cmp	w26, w3
   17ac4:	b.gt	17b44 <scols_init_debug@@SMARTCOLS_2.25+0x3174>
   17ac8:	add	w26, w26, w0
   17acc:	cmp	x28, x27
   17ad0:	add	x2, x27, #0x1
   17ad4:	b.eq	17bbc <scols_init_debug@@SMARTCOLS_2.25+0x31ec>  // b.none
   17ad8:	ldr	w0, [x24, x2, lsl #2]
   17adc:	mov	x27, x2
   17ae0:	b	17aa8 <scols_init_debug@@SMARTCOLS_2.25+0x30d8>
   17ae4:	ldr	x0, [sp, #112]
   17ae8:	tbz	w0, #0, 17a28 <scols_init_debug@@SMARTCOLS_2.25+0x3058>
   17aec:	nop
   17af0:	mov	x28, x21
   17af4:	mov	x26, #0x0                   	// #0
   17af8:	b	178f8 <scols_init_debug@@SMARTCOLS_2.25+0x2f28>
   17afc:	cmp	x3, #0x0
   17b00:	mov	w28, #0x0                   	// #0
   17b04:	ccmp	x19, x23, #0x2, ne  // ne = any
   17b08:	mov	x25, #0x0                   	// #0
   17b0c:	b.cc	17950 <scols_init_debug@@SMARTCOLS_2.25+0x2f80>  // b.lo, b.ul, b.last
   17b10:	ldr	x1, [sp, #104]
   17b14:	cmp	x22, x21
   17b18:	strb	wzr, [x19]
   17b1c:	csel	x2, x22, x21, ls  // ls = plast
   17b20:	mov	x0, x19
   17b24:	bl	7c10 <mempcpy@plt>
   17b28:	mov	x1, x0
   17b2c:	b	179ac <scols_init_debug@@SMARTCOLS_2.25+0x2fdc>
   17b30:	cmp	x3, #0x0
   17b34:	mov	x25, x3
   17b38:	mov	x0, x19
   17b3c:	cset	w28, ne  // ne = any
   17b40:	b	1796c <scols_init_debug@@SMARTCOLS_2.25+0x2f9c>
   17b44:	mov	x28, #0xffffffffffffffff    	// #-1
   17b48:	ldr	w0, [sp, #120]
   17b4c:	cbz	w0, 17ba8 <scols_init_debug@@SMARTCOLS_2.25+0x31d8>
   17b50:	mov	x2, #0x0                   	// #0
   17b54:	mov	x1, x24
   17b58:	mov	x0, #0x0                   	// #0
   17b5c:	bl	7e20 <wcstombs@plt>
   17b60:	add	x2, x0, #0x1
   17b64:	mov	x0, x2
   17b68:	str	x2, [sp, #120]
   17b6c:	bl	7720 <malloc@plt>
   17b70:	mov	x26, x0
   17b74:	ldr	x2, [sp, #120]
   17b78:	cbz	x0, 17be4 <scols_init_debug@@SMARTCOLS_2.25+0x3214>
   17b7c:	ldr	x1, [x23]
   17b80:	mov	x0, x24
   17b84:	stp	x26, x2, [sp, #104]
   17b88:	bl	17020 <scols_init_debug@@SMARTCOLS_2.25+0x2650>
   17b8c:	mov	x28, x0
   17b90:	ldr	x2, [sp, #112]
   17b94:	mov	x1, x24
   17b98:	mov	x0, x26
   17b9c:	bl	7e20 <wcstombs@plt>
   17ba0:	mov	x21, x0
   17ba4:	b	178f8 <scols_init_debug@@SMARTCOLS_2.25+0x2f28>
   17ba8:	ldr	x1, [x23]
   17bac:	cmp	x1, x28
   17bb0:	b.cs	179e0 <scols_init_debug@@SMARTCOLS_2.25+0x3010>  // b.hs, b.nlast
   17bb4:	add	x2, x21, #0x1
   17bb8:	b	17b64 <scols_init_debug@@SMARTCOLS_2.25+0x3194>
   17bbc:	sxtw	x28, w26
   17bc0:	b	17b48 <scols_init_debug@@SMARTCOLS_2.25+0x3178>
   17bc4:	mov	x1, x0
   17bc8:	b	179ac <scols_init_debug@@SMARTCOLS_2.25+0x2fdc>
   17bcc:	str	wzr, [sp, #120]
   17bd0:	b	17aa0 <scols_init_debug@@SMARTCOLS_2.25+0x30d0>
   17bd4:	mov	x1, x28
   17bd8:	mov	x27, x21
   17bdc:	mov	x3, #0x0                   	// #0
   17be0:	b	17910 <scols_init_debug@@SMARTCOLS_2.25+0x2f40>
   17be4:	ldr	x0, [sp, #112]
   17be8:	tbnz	w0, #0, 178f8 <scols_init_debug@@SMARTCOLS_2.25+0x2f28>
   17bec:	mov	x27, #0xffffffffffffffff    	// #-1
   17bf0:	b	179b0 <scols_init_debug@@SMARTCOLS_2.25+0x2fe0>
   17bf4:	nop
   17bf8:	mov	w6, #0x20                  	// #32
   17bfc:	b	17898 <scols_init_debug@@SMARTCOLS_2.25+0x2ec8>
   17c00:	stp	x29, x30, [sp, #-48]!
   17c04:	mov	x29, sp
   17c08:	stp	x19, x20, [sp, #16]
   17c0c:	mov	x19, x1
   17c10:	mov	x20, x0
   17c14:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   17c18:	mov	x2, x0
   17c1c:	mov	x1, x20
   17c20:	mov	x3, #0x0                   	// #0
   17c24:	add	x0, sp, #0x2c
   17c28:	bl	7270 <mbrtowc@plt>
   17c2c:	mov	x20, x0
   17c30:	ldr	w0, [sp, #44]
   17c34:	bl	7750 <wcwidth@plt>
   17c38:	sxtw	x1, w0
   17c3c:	str	x1, [x19]
   17c40:	mov	x0, x20
   17c44:	ldp	x19, x20, [sp, #16]
   17c48:	ldp	x29, x30, [sp], #48
   17c4c:	ret
   17c50:	stp	x29, x30, [sp, #-64]!
   17c54:	mov	x29, sp
   17c58:	stp	x19, x20, [sp, #16]
   17c5c:	mov	x19, x0
   17c60:	ldr	x0, [x0, #24]
   17c64:	cbz	x0, 17c74 <scols_init_debug@@SMARTCOLS_2.25+0x32a4>
   17c68:	ldp	x1, x0, [x19, #32]
   17c6c:	cmp	x0, x1
   17c70:	b.cc	17c84 <scols_init_debug@@SMARTCOLS_2.25+0x32b4>  // b.lo, b.ul, b.last
   17c74:	mov	w0, #0x1                   	// #1
   17c78:	ldp	x19, x20, [sp, #16]
   17c7c:	ldp	x29, x30, [sp], #64
   17c80:	ret
   17c84:	ldr	x1, [x19]
   17c88:	stp	x21, x22, [sp, #32]
   17c8c:	adds	x20, x1, x0
   17c90:	b.eq	17c9c <scols_init_debug@@SMARTCOLS_2.25+0x32cc>  // b.none
   17c94:	ldrsb	w0, [x1, x0]
   17c98:	cbnz	w0, 17cdc <scols_init_debug@@SMARTCOLS_2.25+0x330c>
   17c9c:	mov	x0, x20
   17ca0:	mov	x21, #0x0                   	// #0
   17ca4:	bl	7340 <strlen@plt>
   17ca8:	strb	wzr, [x20, x0]
   17cac:	ldr	x1, [x19, #32]
   17cb0:	ldr	x0, [x19]
   17cb4:	sub	x21, x1, x21
   17cb8:	str	x21, [x19, #32]
   17cbc:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   17cc0:	mov	x1, x0
   17cc4:	ldp	x21, x22, [sp, #32]
   17cc8:	str	x1, [x19, #24]
   17ccc:	mov	w0, #0x0                   	// #0
   17cd0:	ldp	x19, x20, [sp, #16]
   17cd4:	ldp	x29, x30, [sp], #64
   17cd8:	ret
   17cdc:	add	x1, sp, #0x38
   17ce0:	mov	x0, x20
   17ce4:	bl	17c00 <scols_init_debug@@SMARTCOLS_2.25+0x3230>
   17ce8:	mov	x21, x0
   17cec:	mov	x0, x20
   17cf0:	bl	7340 <strlen@plt>
   17cf4:	sub	x22, x0, x21
   17cf8:	add	x1, x20, x21
   17cfc:	mov	x2, x22
   17d00:	mov	x0, x20
   17d04:	bl	72a0 <memmove@plt>
   17d08:	strb	wzr, [x20, x22]
   17d0c:	cmn	x21, #0x1
   17d10:	b.ne	17cac <scols_init_debug@@SMARTCOLS_2.25+0x32dc>  // b.any
   17d14:	ldp	x21, x22, [sp, #32]
   17d18:	b	17c74 <scols_init_debug@@SMARTCOLS_2.25+0x32a4>
   17d1c:	nop
   17d20:	stp	x29, x30, [sp, #-48]!
   17d24:	mov	x29, sp
   17d28:	stp	x19, x20, [sp, #16]
   17d2c:	mov	x20, x0
   17d30:	mov	x0, #0x1                   	// #1
   17d34:	stp	x21, x22, [sp, #32]
   17d38:	mov	x22, x1
   17d3c:	mov	x21, x2
   17d40:	mov	x1, #0x38                  	// #56
   17d44:	bl	7900 <calloc@plt>
   17d48:	mov	x19, x0
   17d4c:	cbz	x0, 17d74 <scols_init_debug@@SMARTCOLS_2.25+0x33a4>
   17d50:	mov	x0, x20
   17d54:	stp	x20, x22, [x19]
   17d58:	str	x21, [x19, #16]
   17d5c:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   17d60:	mov	x1, x0
   17d64:	mov	x0, x20
   17d68:	str	x1, [x19, #24]
   17d6c:	bl	7340 <strlen@plt>
   17d70:	str	x0, [x19, #32]
   17d74:	mov	x0, x19
   17d78:	ldp	x19, x20, [sp, #16]
   17d7c:	ldp	x21, x22, [sp, #32]
   17d80:	ldp	x29, x30, [sp], #48
   17d84:	ret
   17d88:	stp	x29, x30, [sp, #-32]!
   17d8c:	mov	x29, sp
   17d90:	str	x19, [sp, #16]
   17d94:	cbz	x0, 17db0 <scols_init_debug@@SMARTCOLS_2.25+0x33e0>
   17d98:	ldr	x19, [x0]
   17d9c:	bl	7bd0 <free@plt>
   17da0:	mov	x0, x19
   17da4:	ldr	x19, [sp, #16]
   17da8:	ldp	x29, x30, [sp], #32
   17dac:	ret
   17db0:	bl	7bd0 <free@plt>
   17db4:	mov	x19, #0x0                   	// #0
   17db8:	mov	x0, x19
   17dbc:	ldr	x19, [sp, #16]
   17dc0:	ldp	x29, x30, [sp], #32
   17dc4:	ret
   17dc8:	stp	x29, x30, [sp, #-80]!
   17dcc:	cmp	w1, #0x2
   17dd0:	mov	x29, sp
   17dd4:	stp	x19, x20, [sp, #16]
   17dd8:	mov	x19, x0
   17ddc:	b.eq	17e7c <scols_init_debug@@SMARTCOLS_2.25+0x34ac>  // b.none
   17de0:	b.gt	17e50 <scols_init_debug@@SMARTCOLS_2.25+0x3480>
   17de4:	cbz	w1, 17e94 <scols_init_debug@@SMARTCOLS_2.25+0x34c4>
   17de8:	cmp	w1, #0x1
   17dec:	b.ne	17e6c <scols_init_debug@@SMARTCOLS_2.25+0x349c>  // b.any
   17df0:	mov	w0, w1
   17df4:	ldr	x2, [x19, #24]
   17df8:	ldr	x1, [x19, #48]
   17dfc:	cmp	x1, x2
   17e00:	b.cs	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x3474>  // b.hs, b.nlast
   17e04:	ldr	x2, [x19]
   17e08:	ldr	x1, [x19, #40]
   17e0c:	adds	x0, x2, x1
   17e10:	b.eq	17e40 <scols_init_debug@@SMARTCOLS_2.25+0x3470>  // b.none
   17e14:	ldrsb	w1, [x2, x1]
   17e18:	cbz	w1, 17e40 <scols_init_debug@@SMARTCOLS_2.25+0x3470>
   17e1c:	add	x1, sp, #0x48
   17e20:	bl	17c00 <scols_init_debug@@SMARTCOLS_2.25+0x3230>
   17e24:	cbz	x0, 17e40 <scols_init_debug@@SMARTCOLS_2.25+0x3470>
   17e28:	ldp	x2, x1, [x19, #40]
   17e2c:	ldr	x3, [sp, #72]
   17e30:	add	x0, x2, x0
   17e34:	str	x0, [x19, #40]
   17e38:	add	x0, x1, x3
   17e3c:	str	x0, [x19, #48]
   17e40:	mov	w0, #0x0                   	// #0
   17e44:	ldp	x19, x20, [sp, #16]
   17e48:	ldp	x29, x30, [sp], #80
   17e4c:	ret
   17e50:	cmp	w1, #0x3
   17e54:	b.ne	17e6c <scols_init_debug@@SMARTCOLS_2.25+0x349c>  // b.any
   17e58:	stp	xzr, xzr, [x19, #40]
   17e5c:	mov	w0, #0x0                   	// #0
   17e60:	ldp	x19, x20, [sp, #16]
   17e64:	ldp	x29, x30, [sp], #80
   17e68:	ret
   17e6c:	mov	w0, #0xffffffea            	// #-22
   17e70:	ldp	x19, x20, [sp, #16]
   17e74:	ldp	x29, x30, [sp], #80
   17e78:	ret
   17e7c:	ldp	x1, x2, [x19, #24]
   17e80:	stp	x2, x1, [x19, #40]
   17e84:	mov	w0, #0x0                   	// #0
   17e88:	ldp	x19, x20, [sp, #16]
   17e8c:	ldp	x29, x30, [sp], #80
   17e90:	ret
   17e94:	stp	x21, x22, [sp, #32]
   17e98:	mov	w0, #0x1                   	// #1
   17e9c:	ldr	x22, [x19, #40]
   17ea0:	cbz	x22, 17f54 <scols_init_debug@@SMARTCOLS_2.25+0x3584>
   17ea4:	ldr	x20, [x19]
   17ea8:	str	wzr, [sp, #72]
   17eac:	cbz	x20, 17f48 <scols_init_debug@@SMARTCOLS_2.25+0x3578>
   17eb0:	add	x22, x20, x22
   17eb4:	cmp	x20, x22
   17eb8:	b.eq	17f48 <scols_init_debug@@SMARTCOLS_2.25+0x3578>  // b.none
   17ebc:	ldrsb	w0, [x20]
   17ec0:	cbz	w0, 17f48 <scols_init_debug@@SMARTCOLS_2.25+0x3578>
   17ec4:	b.cs	17f40 <scols_init_debug@@SMARTCOLS_2.25+0x3570>  // b.hs, b.nlast
   17ec8:	str	x23, [sp, #48]
   17ecc:	add	x23, sp, #0x48
   17ed0:	b	17ed8 <scols_init_debug@@SMARTCOLS_2.25+0x3508>
   17ed4:	mov	x20, x0
   17ed8:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   17edc:	mov	x2, x0
   17ee0:	mov	x1, x20
   17ee4:	mov	x0, x23
   17ee8:	mov	x3, #0x0                   	// #0
   17eec:	bl	7270 <mbrtowc@plt>
   17ef0:	cmn	x0, #0x2
   17ef4:	mov	x21, x0
   17ef8:	add	x0, x20, x0
   17efc:	csinc	x0, x0, x20, cc  // cc = lo, ul, last
   17f00:	cmp	x22, x0
   17f04:	b.hi	17ed4 <scols_init_debug@@SMARTCOLS_2.25+0x3504>  // b.pmore
   17f08:	cmp	x22, x20
   17f0c:	b.eq	17f64 <scols_init_debug@@SMARTCOLS_2.25+0x3594>  // b.none
   17f10:	ldr	w0, [sp, #72]
   17f14:	bl	7750 <wcwidth@plt>
   17f18:	sxtw	x3, w0
   17f1c:	cbz	x21, 17f6c <scols_init_debug@@SMARTCOLS_2.25+0x359c>
   17f20:	ldp	x2, x1, [x19, #40]
   17f24:	mov	w0, #0x0                   	// #0
   17f28:	ldr	x23, [sp, #48]
   17f2c:	sub	x21, x2, x21
   17f30:	sub	x1, x1, x3
   17f34:	stp	x21, x1, [x19, #40]
   17f38:	ldp	x21, x22, [sp, #32]
   17f3c:	b	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x3474>
   17f40:	mov	w0, #0x0                   	// #0
   17f44:	bl	7750 <wcwidth@plt>
   17f48:	mov	w0, #0x0                   	// #0
   17f4c:	ldp	x21, x22, [sp, #32]
   17f50:	b	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x3474>
   17f54:	ldp	x19, x20, [sp, #16]
   17f58:	ldp	x21, x22, [sp, #32]
   17f5c:	ldp	x29, x30, [sp], #80
   17f60:	ret
   17f64:	ldr	x23, [sp, #48]
   17f68:	b	17f48 <scols_init_debug@@SMARTCOLS_2.25+0x3578>
   17f6c:	mov	w0, #0x0                   	// #0
   17f70:	ldp	x21, x22, [sp, #32]
   17f74:	ldr	x23, [sp, #48]
   17f78:	b	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x3474>
   17f7c:	nop
   17f80:	stp	x29, x30, [sp, #-32]!
   17f84:	mov	x29, sp
   17f88:	ldp	x1, x2, [x0, #32]
   17f8c:	str	x19, [sp, #16]
   17f90:	mov	x19, x0
   17f94:	cmp	x2, x1
   17f98:	b.cc	17fac <scols_init_debug@@SMARTCOLS_2.25+0x35dc>  // b.lo, b.ul, b.last
   17f9c:	mov	w1, #0x0                   	// #0
   17fa0:	bl	17dc8 <scols_init_debug@@SMARTCOLS_2.25+0x33f8>
   17fa4:	cmp	w0, #0x1
   17fa8:	b.eq	17fbc <scols_init_debug@@SMARTCOLS_2.25+0x35ec>  // b.none
   17fac:	mov	x0, x19
   17fb0:	ldr	x19, [sp, #16]
   17fb4:	ldp	x29, x30, [sp], #32
   17fb8:	b	17c50 <scols_init_debug@@SMARTCOLS_2.25+0x3280>
   17fbc:	ldr	x19, [sp, #16]
   17fc0:	ldp	x29, x30, [sp], #32
   17fc4:	ret
   17fc8:	stp	x29, x30, [sp, #-32]!
   17fcc:	mov	w1, #0x0                   	// #0
   17fd0:	mov	x29, sp
   17fd4:	str	x19, [sp, #16]
   17fd8:	mov	x19, x0
   17fdc:	bl	17dc8 <scols_init_debug@@SMARTCOLS_2.25+0x33f8>
   17fe0:	cbz	w0, 17ff4 <scols_init_debug@@SMARTCOLS_2.25+0x3624>
   17fe4:	mov	w0, #0x1                   	// #1
   17fe8:	ldr	x19, [sp, #16]
   17fec:	ldp	x29, x30, [sp], #32
   17ff0:	ret
   17ff4:	mov	x0, x19
   17ff8:	ldr	x19, [sp, #16]
   17ffc:	ldp	x29, x30, [sp], #32
   18000:	b	17c50 <scols_init_debug@@SMARTCOLS_2.25+0x3280>
   18004:	nop
   18008:	stp	x29, x30, [sp, #-80]!
   1800c:	mov	x29, sp
   18010:	stp	x19, x20, [sp, #16]
   18014:	mov	x19, x0
   18018:	stp	x21, x22, [sp, #32]
   1801c:	mov	w21, w1
   18020:	stp	x23, x24, [sp, #48]
   18024:	ldr	x20, [x0, #32]
   18028:	str	x25, [sp, #64]
   1802c:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   18030:	add	x20, x20, x0
   18034:	ldr	x1, [x19, #8]
   18038:	cmp	x20, x1
   1803c:	b.ls	18060 <scols_init_debug@@SMARTCOLS_2.25+0x3690>  // b.plast
   18040:	mov	sp, x29
   18044:	mov	w0, #0x1                   	// #1
   18048:	ldp	x19, x20, [sp, #16]
   1804c:	ldp	x21, x22, [sp, #32]
   18050:	ldp	x23, x24, [sp, #48]
   18054:	ldr	x25, [sp, #64]
   18058:	ldp	x29, x30, [sp], #80
   1805c:	ret
   18060:	ldr	x22, [x19]
   18064:	mov	x24, sp
   18068:	ldr	x23, [x19, #40]
   1806c:	bl	7bf0 <__ctype_get_mb_cur_max@plt>
   18070:	add	x2, x0, #0xf
   18074:	mov	w1, w21
   18078:	and	x2, x2, #0xfffffffffffffff0
   1807c:	sub	sp, sp, x2
   18080:	mov	x0, sp
   18084:	bl	7b90 <wctomb@plt>
   18088:	cmn	w0, #0x1
   1808c:	sxtw	x20, w0
   18090:	b.eq	18128 <scols_init_debug@@SMARTCOLS_2.25+0x3758>  // b.none
   18094:	mov	w0, w21
   18098:	add	x21, x22, x23
   1809c:	bl	7750 <wcwidth@plt>
   180a0:	add	x25, x21, x20
   180a4:	mov	w22, w0
   180a8:	mov	x0, x21
   180ac:	bl	7340 <strlen@plt>
   180b0:	mov	x23, x0
   180b4:	mov	x2, x0
   180b8:	mov	x1, x21
   180bc:	mov	x0, x25
   180c0:	bl	72a0 <memmove@plt>
   180c4:	mov	x2, x20
   180c8:	mov	x1, sp
   180cc:	mov	x0, x21
   180d0:	bl	7280 <memcpy@plt>
   180d4:	strb	wzr, [x25, x23]
   180d8:	mov	sp, x24
   180dc:	ldp	x2, x1, [x19, #32]
   180e0:	ldr	x0, [x19, #48]
   180e4:	add	x22, x0, w22, sxtw
   180e8:	add	x1, x1, x20
   180ec:	ldr	x0, [x19]
   180f0:	add	x20, x2, x20
   180f4:	stp	x20, x1, [x19, #32]
   180f8:	str	x22, [x19, #48]
   180fc:	bl	17240 <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   18100:	mov	x1, x0
   18104:	str	x1, [x19, #24]
   18108:	mov	w0, #0x0                   	// #0
   1810c:	mov	sp, x29
   18110:	ldp	x19, x20, [sp, #16]
   18114:	ldp	x21, x22, [sp, #32]
   18118:	ldp	x23, x24, [sp, #48]
   1811c:	ldr	x25, [sp, #64]
   18120:	ldp	x29, x30, [sp], #80
   18124:	ret
   18128:	mov	sp, x24
   1812c:	b	18040 <scols_init_debug@@SMARTCOLS_2.25+0x3670>
   18130:	mov	x2, #0x2301                	// #8961
   18134:	mov	x1, #0xdcfe                	// #56574
   18138:	movk	x2, #0x6745, lsl #16
   1813c:	movk	x1, #0x98ba, lsl #16
   18140:	movk	x2, #0xab89, lsl #32
   18144:	movk	x1, #0x5476, lsl #32
   18148:	movk	x2, #0xefcd, lsl #48
   1814c:	movk	x1, #0x1032, lsl #48
   18150:	stp	x2, x1, [x0]
   18154:	str	xzr, [x0, #16]
   18158:	ret
   1815c:	nop
   18160:	stp	x29, x30, [sp, #-96]!
   18164:	mov	w17, #0xb756                	// #46934
   18168:	movk	w17, #0xe8c7, lsl #16
   1816c:	mov	x29, sp
   18170:	ldp	w12, w13, [x0, #8]
   18174:	stp	x21, x22, [sp, #32]
   18178:	mov	w3, #0x70db                	// #28891
   1817c:	ldp	w14, w11, [x0]
   18180:	eor	w6, w12, w13
   18184:	stp	x27, x28, [sp, #80]
   18188:	movk	w3, #0x2420, lsl #16
   1818c:	and	w6, w6, w11
   18190:	ldp	w27, w21, [x1]
   18194:	eor	w6, w6, w13
   18198:	stp	x23, x24, [sp, #48]
   1819c:	mov	w23, #0xa478                	// #42104
   181a0:	add	w6, w6, w14
   181a4:	movk	w23, #0xd76a, lsl #16
   181a8:	add	w23, w27, w23
   181ac:	add	w23, w23, w6
   181b0:	eor	w5, w11, w12
   181b4:	add	w17, w21, w17
   181b8:	mov	w2, #0xceee                	// #52974
   181bc:	ror	w23, w23, #25
   181c0:	add	w23, w11, w23
   181c4:	movk	w2, #0xc1bd, lsl #16
   181c8:	and	w5, w5, w23
   181cc:	eor	w4, w11, w23
   181d0:	eor	w5, w5, w12
   181d4:	stp	x25, x26, [sp, #64]
   181d8:	add	w5, w5, w13
   181dc:	add	w17, w17, w5
   181e0:	mov	w9, #0xfaf                 	// #4015
   181e4:	ldp	w16, w22, [x1, #8]
   181e8:	ror	w17, w17, #20
   181ec:	add	w17, w23, w17
   181f0:	movk	w9, #0xf57c, lsl #16
   181f4:	and	w4, w4, w17
   181f8:	add	w3, w16, w3
   181fc:	eor	w4, w4, w11
   18200:	eor	w10, w23, w17
   18204:	add	w4, w4, w12
   18208:	add	w2, w22, w2
   1820c:	add	w4, w3, w4
   18210:	mov	w8, #0xc62a                	// #50730
   18214:	ldp	w18, w24, [x1, #16]
   18218:	ror	w4, w4, #15
   1821c:	add	w4, w17, w4
   18220:	movk	w8, #0x4787, lsl #16
   18224:	and	w10, w10, w4
   18228:	eor	w25, w17, w4
   1822c:	eor	w10, w10, w23
   18230:	add	w9, w18, w9
   18234:	add	w10, w10, w11
   18238:	add	w8, w24, w8
   1823c:	add	w10, w2, w10
   18240:	stp	x19, x20, [sp, #16]
   18244:	mov	w7, #0x4613                	// #17939
   18248:	ror	w10, w10, #10
   1824c:	add	w10, w4, w10
   18250:	movk	w7, #0xa830, lsl #16
   18254:	and	w25, w25, w10
   18258:	mov	w6, #0x9501                	// #38145
   1825c:	eor	w25, w25, w17
   18260:	movk	w6, #0xfd46, lsl #16
   18264:	add	w25, w25, w23
   18268:	eor	w23, w4, w10
   1826c:	add	w9, w9, w25
   18270:	mov	w3, #0x98d8                	// #39128
   18274:	ldp	w19, w26, [x1, #24]
   18278:	ror	w9, w9, #25
   1827c:	add	w9, w10, w9
   18280:	movk	w3, #0x6980, lsl #16
   18284:	and	w23, w23, w9
   18288:	add	w7, w19, w7
   1828c:	eor	w23, w23, w4
   18290:	add	w6, w26, w6
   18294:	add	w17, w23, w17
   18298:	eor	w23, w10, w9
   1829c:	add	w8, w8, w17
   182a0:	mov	w5, #0xf7af                	// #63407
   182a4:	ldp	w20, w15, [x1, #32]
   182a8:	ror	w8, w8, #20
   182ac:	add	w8, w9, w8
   182b0:	movk	w5, #0x8b44, lsl #16
   182b4:	and	w23, w23, w8
   182b8:	add	w3, w20, w3
   182bc:	eor	w23, w23, w10
   182c0:	add	w5, w15, w5
   182c4:	add	w4, w23, w4
   182c8:	eor	w23, w9, w8
   182cc:	add	w7, w7, w4
   182d0:	mov	w25, #0xffff5bb1            	// #-42063
   182d4:	ldp	w2, w17, [x1, #40]
   182d8:	ror	w7, w7, #15
   182dc:	add	w7, w8, w7
   182e0:	mov	w4, #0xd7be                	// #55230
   182e4:	and	w23, w23, w7
   182e8:	add	w25, w2, w25
   182ec:	eor	w23, w23, w9
   182f0:	movk	w4, #0x895c, lsl #16
   182f4:	add	w23, w23, w10
   182f8:	eor	w10, w8, w7
   182fc:	add	w6, w6, w23
   18300:	add	w4, w17, w4
   18304:	ldr	w23, [x1, #48]
   18308:	mov	w28, #0x438e                	// #17294
   1830c:	ldr	w30, [x1, #52]
   18310:	ror	w6, w6, #10
   18314:	add	w6, w7, w6
   18318:	movk	w28, #0xa679, lsl #16
   1831c:	and	w10, w10, w6
   18320:	eor	w10, w10, w8
   18324:	add	w9, w10, w9
   18328:	eor	w10, w7, w6
   1832c:	add	w9, w3, w9
   18330:	mov	w3, #0x1122                	// #4386
   18334:	movk	w3, #0x6b90, lsl #16
   18338:	add	w3, w23, w3
   1833c:	ror	w9, w9, #25
   18340:	add	w9, w6, w9
   18344:	and	w10, w10, w9
   18348:	eor	w10, w10, w7
   1834c:	add	w10, w10, w8
   18350:	eor	w8, w6, w9
   18354:	add	w5, w5, w10
   18358:	mov	w10, #0x7193                	// #29075
   1835c:	movk	w10, #0xfd98, lsl #16
   18360:	add	w10, w30, w10
   18364:	ror	w5, w5, #20
   18368:	add	w5, w9, w5
   1836c:	and	w8, w8, w5
   18370:	eor	w8, w8, w6
   18374:	add	w7, w8, w7
   18378:	eor	w8, w9, w5
   1837c:	add	w7, w25, w7
   18380:	ldp	w25, w1, [x1, #56]
   18384:	ror	w7, w7, #15
   18388:	add	w7, w5, w7
   1838c:	and	w8, w8, w7
   18390:	add	w28, w25, w28
   18394:	eor	w8, w8, w9
   18398:	add	w8, w8, w6
   1839c:	eor	w6, w5, w7
   183a0:	add	w4, w4, w8
   183a4:	mov	w8, #0x821                 	// #2081
   183a8:	movk	w8, #0x49b4, lsl #16
   183ac:	add	w8, w1, w8
   183b0:	ror	w4, w4, #10
   183b4:	add	w4, w7, w4
   183b8:	and	w6, w6, w4
   183bc:	eor	w6, w6, w5
   183c0:	add	w9, w6, w9
   183c4:	eor	w6, w7, w4
   183c8:	add	w3, w3, w9
   183cc:	ror	w3, w3, #25
   183d0:	add	w3, w4, w3
   183d4:	and	w6, w6, w3
   183d8:	eor	w9, w4, w3
   183dc:	eor	w6, w6, w7
   183e0:	add	w5, w6, w5
   183e4:	mov	w6, #0xb340                	// #45888
   183e8:	add	w10, w10, w5
   183ec:	movk	w6, #0xc040, lsl #16
   183f0:	add	w6, w19, w6
   183f4:	ror	w10, w10, #20
   183f8:	add	w10, w3, w10
   183fc:	and	w9, w9, w10
   18400:	eor	w5, w3, w10
   18404:	eor	w9, w9, w4
   18408:	add	w7, w9, w7
   1840c:	add	w7, w28, w7
   18410:	mov	w28, #0x2562                	// #9570
   18414:	movk	w28, #0xf61e, lsl #16
   18418:	add	w28, w21, w28
   1841c:	ror	w9, w7, #15
   18420:	add	w9, w10, w9
   18424:	and	w5, w5, w9
   18428:	eor	w5, w5, w3
   1842c:	add	w4, w5, w4
   18430:	mov	w5, #0x5a51                	// #23121
   18434:	add	w8, w8, w4
   18438:	movk	w5, #0x265e, lsl #16
   1843c:	add	w5, w17, w5
   18440:	mov	w4, #0xc7aa                	// #51114
   18444:	movk	w4, #0xe9b6, lsl #16
   18448:	ror	w8, w8, #10
   1844c:	add	w8, w9, w8
   18450:	add	w4, w27, w4
   18454:	eor	w7, w9, w8
   18458:	and	w7, w7, w10
   1845c:	eor	w7, w7, w9
   18460:	add	w3, w7, w3
   18464:	add	w3, w28, w3
   18468:	ror	w7, w3, #27
   1846c:	add	w7, w8, w7
   18470:	eor	w3, w8, w7
   18474:	and	w3, w3, w9
   18478:	eor	w3, w3, w8
   1847c:	add	w10, w3, w10
   18480:	add	w6, w6, w10
   18484:	mov	w10, #0x1453                	// #5203
   18488:	movk	w10, #0x244, lsl #16
   1848c:	add	w10, w2, w10
   18490:	ror	w6, w6, #23
   18494:	add	w6, w7, w6
   18498:	eor	w3, w7, w6
   1849c:	and	w3, w3, w8
   184a0:	eor	w3, w3, w7
   184a4:	add	w9, w3, w9
   184a8:	mov	w3, #0x105d                	// #4189
   184ac:	add	w5, w5, w9
   184b0:	movk	w3, #0xd62f, lsl #16
   184b4:	add	w3, w24, w3
   184b8:	ror	w5, w5, #18
   184bc:	add	w5, w6, w5
   184c0:	eor	w9, w6, w5
   184c4:	and	w9, w9, w7
   184c8:	eor	w9, w9, w6
   184cc:	add	w8, w9, w8
   184d0:	mov	w9, #0xe681                	// #59009
   184d4:	add	w4, w4, w8
   184d8:	movk	w9, #0xd8a1, lsl #16
   184dc:	add	w9, w1, w9
   184e0:	ror	w4, w4, #12
   184e4:	add	w4, w5, w4
   184e8:	eor	w8, w5, w4
   184ec:	and	w8, w8, w6
   184f0:	eor	w8, w8, w5
   184f4:	add	w7, w8, w7
   184f8:	mov	w8, #0xfbc8                	// #64456
   184fc:	add	w3, w3, w7
   18500:	movk	w8, #0xe7d3, lsl #16
   18504:	add	w8, w18, w8
   18508:	ror	w3, w3, #27
   1850c:	add	w3, w4, w3
   18510:	eor	w7, w4, w3
   18514:	and	w7, w7, w5
   18518:	eor	w7, w7, w4
   1851c:	add	w6, w7, w6
   18520:	mov	w7, #0xcde6                	// #52710
   18524:	add	w10, w10, w6
   18528:	movk	w7, #0x21e1, lsl #16
   1852c:	add	w7, w15, w7
   18530:	ror	w10, w10, #23
   18534:	add	w10, w3, w10
   18538:	eor	w6, w3, w10
   1853c:	and	w6, w6, w4
   18540:	eor	w6, w6, w3
   18544:	add	w5, w6, w5
   18548:	mov	w6, #0x7d6                 	// #2006
   1854c:	add	w9, w9, w5
   18550:	movk	w6, #0xc337, lsl #16
   18554:	add	w6, w25, w6
   18558:	ror	w9, w9, #18
   1855c:	add	w9, w10, w9
   18560:	eor	w5, w10, w9
   18564:	and	w5, w5, w3
   18568:	eor	w5, w5, w10
   1856c:	add	w4, w5, w4
   18570:	mov	w5, #0xd87                 	// #3463
   18574:	add	w8, w8, w4
   18578:	movk	w5, #0xf4d5, lsl #16
   1857c:	add	w5, w22, w5
   18580:	ror	w8, w8, #12
   18584:	add	w8, w9, w8
   18588:	eor	w4, w9, w8
   1858c:	and	w4, w4, w10
   18590:	eor	w4, w4, w9
   18594:	add	w3, w4, w3
   18598:	mov	w4, #0x14ed                	// #5357
   1859c:	add	w7, w7, w3
   185a0:	movk	w4, #0x455a, lsl #16
   185a4:	add	w4, w20, w4
   185a8:	ror	w7, w7, #27
   185ac:	add	w7, w8, w7
   185b0:	eor	w3, w8, w7
   185b4:	and	w3, w3, w9
   185b8:	eor	w3, w3, w8
   185bc:	add	w10, w3, w10
   185c0:	add	w6, w6, w10
   185c4:	mov	w10, #0xa3f8                	// #41976
   185c8:	movk	w10, #0xfcef, lsl #16
   185cc:	add	w10, w16, w10
   185d0:	ror	w6, w6, #23
   185d4:	add	w6, w7, w6
   185d8:	eor	w3, w7, w6
   185dc:	and	w3, w3, w8
   185e0:	eor	w3, w3, w7
   185e4:	add	w9, w3, w9
   185e8:	mov	w3, #0xe905                	// #59653
   185ec:	add	w5, w5, w9
   185f0:	movk	w3, #0xa9e3, lsl #16
   185f4:	add	w3, w30, w3
   185f8:	ror	w5, w5, #18
   185fc:	add	w5, w6, w5
   18600:	eor	w9, w6, w5
   18604:	and	w9, w9, w7
   18608:	eor	w9, w9, w6
   1860c:	add	w8, w9, w8
   18610:	mov	w9, #0x2d9                 	// #729
   18614:	add	w4, w4, w8
   18618:	movk	w9, #0x676f, lsl #16
   1861c:	add	w9, w26, w9
   18620:	ror	w4, w4, #12
   18624:	add	w4, w5, w4
   18628:	eor	w8, w5, w4
   1862c:	and	w8, w8, w6
   18630:	eor	w8, w8, w5
   18634:	add	w7, w8, w7
   18638:	add	w3, w3, w7
   1863c:	mov	w7, #0x4c8a                	// #19594
   18640:	movk	w7, #0x8d2a, lsl #16
   18644:	add	w7, w23, w7
   18648:	ror	w3, w3, #27
   1864c:	add	w3, w4, w3
   18650:	eor	w8, w4, w3
   18654:	and	w8, w8, w5
   18658:	eor	w8, w8, w4
   1865c:	add	w6, w8, w6
   18660:	add	w6, w10, w6
   18664:	ror	w8, w6, #23
   18668:	add	w8, w3, w8
   1866c:	eor	w6, w3, w8
   18670:	and	w6, w6, w4
   18674:	eor	w6, w6, w3
   18678:	add	w5, w6, w5
   1867c:	sub	w6, w24, #0x5c, lsl #12
   18680:	add	w9, w9, w5
   18684:	sub	w6, w6, #0x6be
   18688:	ror	w9, w9, #18
   1868c:	add	w9, w8, w9
   18690:	eor	w10, w8, w9
   18694:	and	w5, w10, w3
   18698:	eor	w5, w5, w8
   1869c:	add	w4, w5, w4
   186a0:	mov	w5, #0xf681                	// #63105
   186a4:	add	w7, w7, w4
   186a8:	movk	w5, #0x8771, lsl #16
   186ac:	add	w5, w20, w5
   186b0:	mov	w4, #0x6122                	// #24866
   186b4:	movk	w4, #0x6d9d, lsl #16
   186b8:	ror	w7, w7, #12
   186bc:	add	w7, w9, w7
   186c0:	add	w4, w17, w4
   186c4:	eor	w10, w10, w7
   186c8:	eor	w28, w9, w7
   186cc:	add	w3, w10, w3
   186d0:	mov	w10, #0xea44                	// #59972
   186d4:	add	w6, w6, w3
   186d8:	movk	w10, #0xa4be, lsl #16
   186dc:	add	w10, w21, w10
   186e0:	ror	w6, w6, #28
   186e4:	add	w6, w7, w6
   186e8:	eor	w3, w28, w6
   186ec:	add	w3, w3, w8
   186f0:	eor	w8, w7, w6
   186f4:	add	w5, w5, w3
   186f8:	mov	w3, #0x380c                	// #14348
   186fc:	movk	w3, #0xfde5, lsl #16
   18700:	add	w3, w25, w3
   18704:	ror	w5, w5, #21
   18708:	add	w5, w6, w5
   1870c:	eor	w8, w8, w5
   18710:	add	w9, w8, w9
   18714:	eor	w8, w6, w5
   18718:	add	w4, w4, w9
   1871c:	mov	w9, #0xcfa9                	// #53161
   18720:	movk	w9, #0x4bde, lsl #16
   18724:	add	w9, w18, w9
   18728:	ror	w4, w4, #16
   1872c:	add	w4, w5, w4
   18730:	eor	w8, w8, w4
   18734:	add	w8, w8, w7
   18738:	eor	w7, w5, w4
   1873c:	add	w3, w3, w8
   18740:	mov	w8, #0x4b60                	// #19296
   18744:	movk	w8, #0xf6bb, lsl #16
   18748:	add	w8, w26, w8
   1874c:	ror	w3, w3, #9
   18750:	add	w3, w4, w3
   18754:	eor	w7, w7, w3
   18758:	add	w7, w7, w6
   1875c:	eor	w6, w4, w3
   18760:	add	w10, w10, w7
   18764:	mov	w7, #0xbc70                	// #48240
   18768:	movk	w7, #0xbebf, lsl #16
   1876c:	add	w7, w2, w7
   18770:	sub	w2, w2, #0x100, lsl #12
   18774:	ror	w10, w10, #28
   18778:	add	w10, w3, w10
   1877c:	sub	w2, w2, #0xb83
   18780:	eor	w6, w6, w10
   18784:	add	w6, w6, w5
   18788:	eor	w5, w3, w10
   1878c:	add	w9, w9, w6
   18790:	mov	w6, #0x7ec6                	// #32454
   18794:	movk	w6, #0x289b, lsl #16
   18798:	add	w6, w30, w6
   1879c:	ror	w9, w9, #21
   187a0:	add	w9, w10, w9
   187a4:	eor	w5, w5, w9
   187a8:	add	w5, w5, w4
   187ac:	eor	w4, w10, w9
   187b0:	add	w8, w8, w5
   187b4:	mov	w5, #0x27fa                	// #10234
   187b8:	movk	w5, #0xeaa1, lsl #16
   187bc:	add	w5, w27, w5
   187c0:	ror	w8, w8, #16
   187c4:	add	w8, w9, w8
   187c8:	eor	w4, w4, w8
   187cc:	add	w4, w4, w3
   187d0:	eor	w3, w9, w8
   187d4:	add	w7, w7, w4
   187d8:	mov	w4, #0x3085                	// #12421
   187dc:	movk	w4, #0xd4ef, lsl #16
   187e0:	add	w4, w22, w4
   187e4:	ror	w7, w7, #9
   187e8:	add	w7, w8, w7
   187ec:	eor	w3, w3, w7
   187f0:	add	w10, w3, w10
   187f4:	eor	w3, w8, w7
   187f8:	add	w6, w6, w10
   187fc:	mov	w10, #0x99e5                	// #39397
   18800:	movk	w10, #0xe6db, lsl #16
   18804:	add	w10, w23, w10
   18808:	ror	w6, w6, #28
   1880c:	add	w6, w7, w6
   18810:	eor	w3, w3, w6
   18814:	add	w3, w3, w9
   18818:	eor	w9, w7, w6
   1881c:	add	w5, w5, w3
   18820:	mov	w3, #0x1d05                	// #7429
   18824:	movk	w3, #0x488, lsl #16
   18828:	add	w3, w19, w3
   1882c:	ror	w5, w5, #21
   18830:	add	w5, w6, w5
   18834:	eor	w9, w9, w5
   18838:	add	w9, w9, w8
   1883c:	eor	w8, w6, w5
   18840:	add	w4, w4, w9
   18844:	mov	w9, #0xd039                	// #53305
   18848:	movk	w9, #0xd9d4, lsl #16
   1884c:	add	w9, w15, w9
   18850:	ror	w4, w4, #16
   18854:	add	w4, w5, w4
   18858:	eor	w8, w8, w4
   1885c:	add	w8, w8, w7
   18860:	eor	w7, w5, w4
   18864:	add	w3, w3, w8
   18868:	ror	w3, w3, #9
   1886c:	add	w3, w4, w3
   18870:	eor	w7, w7, w3
   18874:	add	w6, w7, w6
   18878:	eor	w7, w4, w3
   1887c:	add	w6, w9, w6
   18880:	mov	w9, #0x7cf8                	// #31992
   18884:	movk	w9, #0x1fa2, lsl #16
   18888:	add	w9, w1, w9
   1888c:	ror	w6, w6, #28
   18890:	add	w6, w3, w6
   18894:	eor	w7, w7, w6
   18898:	eor	w8, w3, w6
   1889c:	add	w5, w7, w5
   188a0:	mov	w7, #0x5665                	// #22117
   188a4:	add	w5, w10, w5
   188a8:	movk	w7, #0xc4ac, lsl #16
   188ac:	add	w7, w16, w7
   188b0:	ror	w5, w5, #21
   188b4:	add	w5, w6, w5
   188b8:	eor	w8, w8, w5
   188bc:	add	w4, w8, w4
   188c0:	eor	w8, w6, w5
   188c4:	add	w4, w9, w4
   188c8:	mov	w9, #0x2244                	// #8772
   188cc:	movk	w9, #0xf429, lsl #16
   188d0:	add	w27, w27, w9
   188d4:	mov	w9, #0xff97                	// #65431
   188d8:	ror	w4, w4, #16
   188dc:	add	w4, w5, w4
   188e0:	movk	w9, #0x432a, lsl #16
   188e4:	eor	w8, w8, w4
   188e8:	add	w26, w26, w9
   188ec:	add	w3, w8, w3
   188f0:	mov	w9, #0x23a7                	// #9127
   188f4:	add	w7, w7, w3
   188f8:	mov	w3, #0xa039                	// #41017
   188fc:	movk	w3, #0xfc93, lsl #16
   18900:	add	w24, w24, w3
   18904:	mov	w3, #0x59c3                	// #22979
   18908:	ror	w7, w7, #9
   1890c:	add	w7, w4, w7
   18910:	movk	w3, #0x655b, lsl #16
   18914:	add	w23, w23, w3
   18918:	orn	w3, w7, w5
   1891c:	eor	w3, w3, w4
   18920:	movk	w9, #0xab94, lsl #16
   18924:	add	w6, w3, w6
   18928:	mov	w3, #0x5dd1                	// #24017
   1892c:	add	w27, w27, w6
   18930:	movk	w3, #0x8584, lsl #16
   18934:	add	w21, w21, w3
   18938:	mov	w3, #0x7e4f                	// #32335
   1893c:	movk	w3, #0x6fa8, lsl #16
   18940:	ror	w27, w27, #26
   18944:	add	w27, w7, w27
   18948:	add	w20, w20, w3
   1894c:	orn	w6, w27, w4
   18950:	mov	w3, #0xe6e0                	// #59104
   18954:	movk	w3, #0xfe2c, lsl #16
   18958:	add	w3, w1, w3
   1895c:	eor	w1, w6, w7
   18960:	add	w25, w25, w9
   18964:	add	w5, w1, w5
   18968:	mov	w8, #0xcc92                	// #52370
   1896c:	add	w26, w26, w5
   18970:	movk	w8, #0x8f0c, lsl #16
   18974:	add	w22, w22, w8
   18978:	mov	w6, #0x4314                	// #17172
   1897c:	movk	w6, #0xa301, lsl #16
   18980:	ror	w26, w26, #22
   18984:	add	w26, w27, w26
   18988:	add	w19, w19, w6
   1898c:	orn	w5, w26, w7
   18990:	mov	w1, #0x11a1                	// #4513
   18994:	eor	w5, w5, w27
   18998:	movk	w1, #0x4e08, lsl #16
   1899c:	add	w4, w5, w4
   189a0:	add	w30, w30, w1
   189a4:	add	w25, w25, w4
   189a8:	mov	w4, #0xd391                	// #54161
   189ac:	movk	w4, #0xeb86, lsl #16
   189b0:	add	w15, w15, w4
   189b4:	mov	w1, #0x7e82                	// #32386
   189b8:	ror	w25, w25, #17
   189bc:	add	w25, w26, w25
   189c0:	movk	w1, #0xf753, lsl #16
   189c4:	orn	w4, w25, w27
   189c8:	add	w1, w18, w1
   189cc:	eor	w4, w4, w26
   189d0:	mov	w6, #0xf235                	// #62005
   189d4:	add	w7, w4, w7
   189d8:	movk	w6, #0xbd3a, lsl #16
   189dc:	add	w24, w24, w7
   189e0:	add	w17, w17, w6
   189e4:	mov	w5, #0xd2bb                	// #53947
   189e8:	movk	w5, #0x2ad7, lsl #16
   189ec:	ror	w24, w24, #11
   189f0:	add	w24, w25, w24
   189f4:	add	w16, w16, w5
   189f8:	orn	w4, w24, w26
   189fc:	eor	w4, w4, w25
   18a00:	add	w27, w4, w27
   18a04:	add	w23, w23, w27
   18a08:	ldp	x27, x28, [sp, #80]
   18a0c:	ror	w23, w23, #26
   18a10:	add	w23, w24, w23
   18a14:	orn	w4, w23, w25
   18a18:	eor	w4, w4, w24
   18a1c:	add	w26, w4, w26
   18a20:	add	w22, w22, w26
   18a24:	ror	w22, w22, #22
   18a28:	add	w22, w23, w22
   18a2c:	orn	w4, w22, w24
   18a30:	eor	w4, w4, w23
   18a34:	add	w25, w4, w25
   18a38:	add	w2, w2, w25
   18a3c:	ldp	x25, x26, [sp, #64]
   18a40:	ror	w2, w2, #17
   18a44:	add	w2, w22, w2
   18a48:	orn	w4, w2, w23
   18a4c:	eor	w4, w4, w22
   18a50:	add	w24, w4, w24
   18a54:	add	w21, w21, w24
   18a58:	ror	w21, w21, #11
   18a5c:	add	w21, w2, w21
   18a60:	orn	w4, w21, w22
   18a64:	eor	w4, w4, w2
   18a68:	add	w23, w4, w23
   18a6c:	add	w20, w20, w23
   18a70:	ldp	x23, x24, [sp, #48]
   18a74:	ror	w20, w20, #26
   18a78:	add	w20, w21, w20
   18a7c:	orn	w4, w20, w2
   18a80:	eor	w4, w4, w21
   18a84:	add	w22, w4, w22
   18a88:	add	w3, w3, w22
   18a8c:	ror	w3, w3, #22
   18a90:	add	w3, w20, w3
   18a94:	orn	w4, w3, w21
   18a98:	eor	w4, w4, w20
   18a9c:	add	w2, w4, w2
   18aa0:	add	w19, w19, w2
   18aa4:	ror	w19, w19, #17
   18aa8:	add	w19, w3, w19
   18aac:	orn	w2, w19, w20
   18ab0:	eor	w2, w2, w3
   18ab4:	add	w21, w2, w21
   18ab8:	add	w30, w30, w21
   18abc:	ldp	x21, x22, [sp, #32]
   18ac0:	ror	w30, w30, #11
   18ac4:	add	w30, w19, w30
   18ac8:	orn	w2, w30, w3
   18acc:	eor	w2, w2, w19
   18ad0:	add	w20, w2, w20
   18ad4:	add	w1, w1, w20
   18ad8:	ror	w1, w1, #26
   18adc:	add	w1, w30, w1
   18ae0:	orn	w2, w1, w19
   18ae4:	add	w14, w14, w1
   18ae8:	eor	w2, w2, w30
   18aec:	add	w3, w2, w3
   18af0:	add	w17, w17, w3
   18af4:	ror	w17, w17, #22
   18af8:	add	w17, w1, w17
   18afc:	orn	w2, w17, w30
   18b00:	add	w13, w13, w17
   18b04:	eor	w2, w2, w1
   18b08:	add	w19, w2, w19
   18b0c:	add	w16, w16, w19
   18b10:	ldp	x19, x20, [sp, #16]
   18b14:	ror	w16, w16, #17
   18b18:	add	w16, w17, w16
   18b1c:	orn	w1, w16, w1
   18b20:	add	w11, w11, w16
   18b24:	eor	w1, w1, w17
   18b28:	add	w12, w12, w16
   18b2c:	add	w1, w1, w30
   18b30:	stp	w12, w13, [x0, #8]
   18b34:	add	w15, w15, w1
   18b38:	ldp	x29, x30, [sp], #96
   18b3c:	ror	w15, w15, #11
   18b40:	add	w11, w15, w11
   18b44:	stp	w14, w11, [x0]
   18b48:	ret
   18b4c:	nop
   18b50:	stp	x29, x30, [sp, #-64]!
   18b54:	mov	x29, sp
   18b58:	stp	x21, x22, [sp, #32]
   18b5c:	mov	x21, x0
   18b60:	stp	x19, x20, [sp, #16]
   18b64:	add	x20, x0, #0x18
   18b68:	ldr	w0, [x0, #16]
   18b6c:	stp	x23, x24, [sp, #48]
   18b70:	mov	w23, w2
   18b74:	ldr	w3, [x21, #20]
   18b78:	lsl	w2, w2, #3
   18b7c:	lsr	w4, w23, #29
   18b80:	adds	w2, w2, w0
   18b84:	str	w2, [x21, #16]
   18b88:	adc	w2, w3, w4
   18b8c:	str	w2, [x21, #20]
   18b90:	mov	x19, x1
   18b94:	ubfx	x22, x0, #3, #6
   18b98:	cbz	w22, 18bd8 <scols_init_debug@@SMARTCOLS_2.25+0x4208>
   18b9c:	mov	w0, w22
   18ba0:	mov	w2, #0x40                  	// #64
   18ba4:	sub	w2, w2, w22
   18ba8:	add	x0, x20, x0
   18bac:	cmp	w23, w2
   18bb0:	b.cc	18c4c <scols_init_debug@@SMARTCOLS_2.25+0x427c>  // b.lo, b.ul, b.last
   18bb4:	mov	w24, w2
   18bb8:	sub	w23, w23, #0x40
   18bbc:	mov	x2, x24
   18bc0:	add	x19, x19, x24
   18bc4:	add	w23, w22, w23
   18bc8:	bl	7280 <memcpy@plt>
   18bcc:	mov	x1, x20
   18bd0:	mov	x0, x21
   18bd4:	bl	18160 <scols_init_debug@@SMARTCOLS_2.25+0x3790>
   18bd8:	cmp	w23, #0x3f
   18bdc:	b.ls	18c64 <scols_init_debug@@SMARTCOLS_2.25+0x4294>  // b.plast
   18be0:	sub	w22, w23, #0x40
   18be4:	and	x22, x22, #0xffffffc0
   18be8:	add	x22, x22, #0x40
   18bec:	add	x22, x19, x22
   18bf0:	ldp	x0, x1, [x19]
   18bf4:	stp	x0, x1, [x20]
   18bf8:	add	x19, x19, #0x40
   18bfc:	ldp	x2, x3, [x19, #-48]
   18c00:	stp	x2, x3, [x20, #16]
   18c04:	mov	x1, x20
   18c08:	ldp	x4, x5, [x19, #-32]
   18c0c:	stp	x4, x5, [x20, #32]
   18c10:	mov	x0, x21
   18c14:	ldp	x4, x5, [x19, #-16]
   18c18:	stp	x4, x5, [x20, #48]
   18c1c:	bl	18160 <scols_init_debug@@SMARTCOLS_2.25+0x3790>
   18c20:	cmp	x19, x22
   18c24:	b.ne	18bf0 <scols_init_debug@@SMARTCOLS_2.25+0x4220>  // b.any
   18c28:	and	w23, w23, #0x3f
   18c2c:	mov	w2, w23
   18c30:	mov	x1, x22
   18c34:	mov	x0, x20
   18c38:	ldp	x19, x20, [sp, #16]
   18c3c:	ldp	x21, x22, [sp, #32]
   18c40:	ldp	x23, x24, [sp, #48]
   18c44:	ldp	x29, x30, [sp], #64
   18c48:	b	7280 <memcpy@plt>
   18c4c:	mov	w2, w23
   18c50:	ldp	x19, x20, [sp, #16]
   18c54:	ldp	x21, x22, [sp, #32]
   18c58:	ldp	x23, x24, [sp, #48]
   18c5c:	ldp	x29, x30, [sp], #64
   18c60:	b	7280 <memcpy@plt>
   18c64:	mov	x22, x19
   18c68:	b	18c2c <scols_init_debug@@SMARTCOLS_2.25+0x425c>
   18c6c:	nop
   18c70:	stp	x29, x30, [sp, #-48]!
   18c74:	mov	w4, #0xffffff80            	// #-128
   18c78:	mov	w2, #0x3f                  	// #63
   18c7c:	mov	x29, sp
   18c80:	stp	x19, x20, [sp, #16]
   18c84:	add	x20, x1, #0x18
   18c88:	mov	x19, x1
   18c8c:	ldr	w1, [x1, #16]
   18c90:	str	x21, [sp, #32]
   18c94:	mov	x21, x0
   18c98:	ubfx	x3, x1, #3, #6
   18c9c:	add	x1, x20, x3
   18ca0:	sub	w2, w2, w3
   18ca4:	cmp	w2, #0x7
   18ca8:	add	x0, x1, #0x1
   18cac:	strb	w4, [x20, w3, uxtw]
   18cb0:	b.hi	18d1c <scols_init_debug@@SMARTCOLS_2.25+0x434c>  // b.pmore
   18cb4:	mov	w1, #0x0                   	// #0
   18cb8:	bl	7870 <memset@plt>
   18cbc:	mov	x1, x20
   18cc0:	mov	x0, x19
   18cc4:	bl	18160 <scols_init_debug@@SMARTCOLS_2.25+0x3790>
   18cc8:	stp	xzr, xzr, [x19, #24]
   18ccc:	stp	xzr, xzr, [x20, #16]
   18cd0:	stp	xzr, xzr, [x20, #32]
   18cd4:	str	xzr, [x20, #48]
   18cd8:	ldr	x0, [x19, #16]
   18cdc:	str	x0, [x19, #80]
   18ce0:	mov	x1, x20
   18ce4:	mov	x0, x19
   18ce8:	bl	18160 <scols_init_debug@@SMARTCOLS_2.25+0x3790>
   18cec:	ldp	x0, x1, [x19]
   18cf0:	stp	x0, x1, [x21]
   18cf4:	stp	xzr, xzr, [x19]
   18cf8:	stp	xzr, xzr, [x19, #16]
   18cfc:	stp	xzr, xzr, [x19, #32]
   18d00:	stp	xzr, xzr, [x19, #48]
   18d04:	stp	xzr, xzr, [x19, #64]
   18d08:	str	xzr, [x19, #80]
   18d0c:	ldp	x19, x20, [sp, #16]
   18d10:	ldr	x21, [sp, #32]
   18d14:	ldp	x29, x30, [sp], #48
   18d18:	ret
   18d1c:	mov	w2, #0x37                  	// #55
   18d20:	mov	w1, #0x0                   	// #0
   18d24:	sub	w2, w2, w3
   18d28:	bl	7870 <memset@plt>
   18d2c:	b	18cd8 <scols_init_debug@@SMARTCOLS_2.25+0x4308>
   18d30:	stp	x29, x30, [sp, #-64]!
   18d34:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   18d38:	mov	x29, sp
   18d3c:	ldr	x0, [x0, #4032]
   18d40:	stp	x19, x20, [sp, #16]
   18d44:	ldr	x0, [x0]
   18d48:	str	x21, [sp, #32]
   18d4c:	add	x21, sp, #0x3c
   18d50:	bl	7d60 <fflush@plt>
   18d54:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   18d58:	ldr	x0, [x0, #4016]
   18d5c:	ldr	x0, [x0]
   18d60:	bl	7d60 <fflush@plt>
   18d64:	mov	w0, #0x1                   	// #1
   18d68:	bl	79f0 <close@plt>
   18d6c:	mov	w0, #0x2                   	// #2
   18d70:	bl	79f0 <close@plt>
   18d74:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   18d78:	ldr	w20, [x0, #2080]
   18d7c:	b	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x43c4>
   18d80:	bl	8050 <__errno_location@plt>
   18d84:	mov	x19, x0
   18d88:	ldr	w0, [x0]
   18d8c:	cmp	w0, #0x4
   18d90:	b.ne	18db8 <scols_init_debug@@SMARTCOLS_2.25+0x43e8>  // b.any
   18d94:	mov	x1, x21
   18d98:	mov	w0, w20
   18d9c:	mov	w2, #0x0                   	// #0
   18da0:	bl	8110 <waitpid@plt>
   18da4:	tbnz	w0, #31, 18d80 <scols_init_debug@@SMARTCOLS_2.25+0x43b0>
   18da8:	ldp	x19, x20, [sp, #16]
   18dac:	ldr	x21, [sp, #32]
   18db0:	ldp	x29, x30, [sp], #64
   18db4:	ret
   18db8:	mov	w2, #0x5                   	// #5
   18dbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18dc0:	mov	x0, #0x0                   	// #0
   18dc4:	add	x1, x1, #0xa28
   18dc8:	bl	7ec0 <dcgettext@plt>
   18dcc:	mov	x1, x0
   18dd0:	ldr	w0, [x19]
   18dd4:	mov	x19, x1
   18dd8:	bl	79d0 <strerror@plt>
   18ddc:	mov	x2, x0
   18de0:	mov	x1, x19
   18de4:	mov	w0, #0x1                   	// #1
   18de8:	bl	81a0 <err@plt>
   18dec:	nop
   18df0:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   18df4:	ldr	w0, [x0, #2080]
   18df8:	cbnz	w0, 18e00 <scols_init_debug@@SMARTCOLS_2.25+0x4430>
   18dfc:	ret
   18e00:	b	18d30 <scols_init_debug@@SMARTCOLS_2.25+0x4360>
   18e04:	nop
   18e08:	stp	x29, x30, [sp, #-32]!
   18e0c:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   18e10:	mov	x29, sp
   18e14:	str	x19, [sp, #16]
   18e18:	mov	w19, w0
   18e1c:	ldr	w0, [x1, #2080]
   18e20:	cbz	w0, 18e28 <scols_init_debug@@SMARTCOLS_2.25+0x4458>
   18e24:	bl	18d30 <scols_init_debug@@SMARTCOLS_2.25+0x4360>
   18e28:	mov	w0, w19
   18e2c:	ldr	x19, [sp, #16]
   18e30:	ldp	x29, x30, [sp], #32
   18e34:	b	73c0 <raise@plt>
   18e38:	stp	x29, x30, [sp, #-288]!
   18e3c:	add	x1, sp, #0x20
   18e40:	mov	x29, sp
   18e44:	mov	x0, x1
   18e48:	add	x2, x1, #0x80
   18e4c:	str	x19, [sp, #16]
   18e50:	str	xzr, [x0], #8
   18e54:	cmp	x0, x2
   18e58:	b.ne	18e50 <scols_init_debug@@SMARTCOLS_2.25+0x4480>  // b.any
   18e5c:	ldr	x0, [sp, #32]
   18e60:	add	x3, sp, #0xa0
   18e64:	ldp	x6, x7, [sp, #48]
   18e68:	orr	x0, x0, #0x1
   18e6c:	str	x0, [sp, #32]
   18e70:	mov	x4, #0x0                   	// #0
   18e74:	stp	x6, x7, [sp, #176]
   18e78:	mov	x2, #0x0                   	// #0
   18e7c:	adrp	x19, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18e80:	ldp	x8, x9, [sp, #32]
   18e84:	stp	x8, x9, [sp, #160]
   18e88:	add	x19, x19, #0xa48
   18e8c:	ldp	x10, x11, [sp, #64]
   18e90:	stp	x10, x11, [sp, #192]
   18e94:	mov	w0, #0x1                   	// #1
   18e98:	ldp	x8, x9, [sp, #80]
   18e9c:	stp	x8, x9, [sp, #208]
   18ea0:	ldp	x6, x7, [sp, #96]
   18ea4:	stp	x6, x7, [sp, #224]
   18ea8:	ldp	x10, x11, [sp, #112]
   18eac:	stp	x10, x11, [sp, #240]
   18eb0:	ldp	x8, x9, [sp, #128]
   18eb4:	stp	x8, x9, [sp, #256]
   18eb8:	ldp	x6, x7, [sp, #144]
   18ebc:	stp	x6, x7, [sp, #272]
   18ec0:	bl	7e40 <select@plt>
   18ec4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18ec8:	mov	x0, x19
   18ecc:	add	x1, x1, #0xa40
   18ed0:	mov	w2, #0x0                   	// #0
   18ed4:	bl	74d0 <setenv@plt>
   18ed8:	cbnz	w0, 18ee8 <scols_init_debug@@SMARTCOLS_2.25+0x4518>
   18edc:	ldr	x19, [sp, #16]
   18ee0:	ldp	x29, x30, [sp], #288
   18ee4:	ret
   18ee8:	mov	w2, #0x5                   	// #5
   18eec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18ef0:	mov	x0, #0x0                   	// #0
   18ef4:	add	x1, x1, #0xa50
   18ef8:	bl	7ec0 <dcgettext@plt>
   18efc:	mov	x1, x19
   18f00:	bl	7b50 <warn@plt>
   18f04:	ldr	x19, [sp, #16]
   18f08:	ldp	x29, x30, [sp], #288
   18f0c:	ret
   18f10:	stp	x29, x30, [sp, #-208]!
   18f14:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18f18:	add	x0, x0, #0xa88
   18f1c:	mov	x29, sp
   18f20:	stp	x19, x20, [sp, #16]
   18f24:	bl	8070 <getenv@plt>
   18f28:	mov	x19, x0
   18f2c:	mov	w0, #0x1                   	// #1
   18f30:	bl	7e00 <isatty@plt>
   18f34:	cbz	w0, 190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   18f38:	cbz	x19, 1915c <scols_init_debug@@SMARTCOLS_2.25+0x478c>
   18f3c:	ldrsb	w20, [x19]
   18f40:	cbz	w20, 190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   18f44:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18f48:	mov	x0, x19
   18f4c:	add	x1, x1, #0xa90
   18f50:	bl	7b30 <strcmp@plt>
   18f54:	cbz	w0, 190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   18f58:	cmp	w20, #0x2f
   18f5c:	b.eq	190c8 <scols_init_debug@@SMARTCOLS_2.25+0x46f8>  // b.none
   18f60:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18f64:	add	x0, x0, #0xa98
   18f68:	bl	8070 <getenv@plt>
   18f6c:	cbz	x0, 190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   18f70:	stp	x21, x22, [sp, #32]
   18f74:	bl	79b0 <strdup@plt>
   18f78:	mov	x22, x0
   18f7c:	cbz	x0, 191c8 <scols_init_debug@@SMARTCOLS_2.25+0x47f8>
   18f80:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   18f84:	add	x21, x21, #0xab8
   18f88:	mov	x1, x21
   18f8c:	bl	7300 <strtok@plt>
   18f90:	cbz	x0, 18fdc <scols_init_debug@@SMARTCOLS_2.25+0x460c>
   18f94:	nop
   18f98:	mov	w1, #0x80000               	// #524288
   18f9c:	bl	7790 <open@plt>
   18fa0:	mov	w20, w0
   18fa4:	tbnz	w0, #31, 18fcc <scols_init_debug@@SMARTCOLS_2.25+0x45fc>
   18fa8:	mov	w2, #0x1                   	// #1
   18fac:	mov	x1, x19
   18fb0:	mov	w3, #0x0                   	// #0
   18fb4:	bl	8010 <faccessat@plt>
   18fb8:	mov	w2, w0
   18fbc:	mov	w0, w20
   18fc0:	mov	w20, w2
   18fc4:	bl	79f0 <close@plt>
   18fc8:	cbz	w20, 19184 <scols_init_debug@@SMARTCOLS_2.25+0x47b4>
   18fcc:	mov	x1, x21
   18fd0:	mov	x0, #0x0                   	// #0
   18fd4:	bl	7300 <strtok@plt>
   18fd8:	cbnz	x0, 18f98 <scols_init_debug@@SMARTCOLS_2.25+0x45c8>
   18fdc:	mov	x0, x22
   18fe0:	ldp	x19, x20, [sp, #16]
   18fe4:	ldp	x21, x22, [sp, #32]
   18fe8:	ldp	x29, x30, [sp], #208
   18fec:	b	7bd0 <free@plt>
   18ff0:	mov	x0, #0x0                   	// #0
   18ff4:	bl	7d60 <fflush@plt>
   18ff8:	bl	75c0 <fork@plt>
   18ffc:	str	w0, [x21, #8]
   19000:	cmp	w0, #0x0
   19004:	cbz	w0, 191d8 <scols_init_debug@@SMARTCOLS_2.25+0x4808>
   19008:	ldr	w0, [x21, #12]
   1900c:	b.lt	191a4 <scols_init_debug@@SMARTCOLS_2.25+0x47d4>  // b.tstop
   19010:	add	x19, sp, #0x38
   19014:	cbnz	w0, 19178 <scols_init_debug@@SMARTCOLS_2.25+0x47a8>
   19018:	mov	w1, #0x1                   	// #1
   1901c:	bl	7f70 <dup2@plt>
   19020:	mov	w0, #0x2                   	// #2
   19024:	bl	7e00 <isatty@plt>
   19028:	cbnz	w0, 191b4 <scols_init_debug@@SMARTCOLS_2.25+0x47e4>
   1902c:	add	x20, x20, #0x818
   19030:	ldr	w0, [x20, #12]
   19034:	bl	79f0 <close@plt>
   19038:	stp	xzr, xzr, [sp, #64]
   1903c:	adrp	x4, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3630>
   19040:	add	x4, x4, #0xe08
   19044:	stp	xzr, xzr, [x19, #24]
   19048:	add	x2, x20, #0x20
   1904c:	stp	xzr, xzr, [x19, #40]
   19050:	mov	x1, x19
   19054:	mov	w0, #0x2                   	// #2
   19058:	stp	xzr, xzr, [x19, #56]
   1905c:	stp	xzr, xzr, [x19, #72]
   19060:	stp	xzr, xzr, [x19, #88]
   19064:	stp	xzr, xzr, [x19, #104]
   19068:	stp	xzr, xzr, [x19, #120]
   1906c:	stp	xzr, xzr, [x19, #136]
   19070:	str	x4, [sp, #56]
   19074:	bl	7a00 <sigaction@plt>
   19078:	add	x2, x20, #0xb8
   1907c:	mov	x1, x19
   19080:	mov	w0, #0x1                   	// #1
   19084:	bl	7a00 <sigaction@plt>
   19088:	add	x2, x20, #0x150
   1908c:	mov	x1, x19
   19090:	mov	w0, #0xf                   	// #15
   19094:	bl	7a00 <sigaction@plt>
   19098:	add	x2, x20, #0x1e8
   1909c:	mov	x1, x19
   190a0:	mov	w0, #0x3                   	// #3
   190a4:	bl	7a00 <sigaction@plt>
   190a8:	add	x2, x20, #0x280
   190ac:	mov	x1, x19
   190b0:	mov	w0, #0xd                   	// #13
   190b4:	bl	7a00 <sigaction@plt>
   190b8:	ldp	x21, x22, [sp, #32]
   190bc:	ldp	x19, x20, [sp, #16]
   190c0:	ldp	x29, x30, [sp], #208
   190c4:	ret
   190c8:	mov	x0, x19
   190cc:	mov	w1, #0x1                   	// #1
   190d0:	bl	7ab0 <access@plt>
   190d4:	cbnz	w0, 190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   190d8:	stp	x21, x22, [sp, #32]
   190dc:	adrp	x20, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   190e0:	add	x21, x20, #0x818
   190e4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   190e8:	add	x0, x0, #0x7e0
   190ec:	mov	w3, #0xffffffff            	// #-1
   190f0:	adrp	x1, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3630>
   190f4:	str	x0, [x20, #2072]
   190f8:	ldrb	w2, [x21, #792]
   190fc:	add	x1, x1, #0xe38
   19100:	str	w3, [x21, #12]
   19104:	str	x19, [x0, #16]
   19108:	str	x1, [x21, #800]
   1910c:	tbnz	w2, #0, 18ff0 <scols_init_debug@@SMARTCOLS_2.25+0x4620>
   19110:	add	x19, sp, #0x38
   19114:	mov	x0, x19
   19118:	bl	7520 <pipe@plt>
   1911c:	tbnz	w0, #31, 19190 <scols_init_debug@@SMARTCOLS_2.25+0x47c0>
   19120:	ldr	w1, [sp, #60]
   19124:	mov	x0, #0x0                   	// #0
   19128:	str	w1, [x21, #12]
   1912c:	bl	7d60 <fflush@plt>
   19130:	bl	75c0 <fork@plt>
   19134:	str	w0, [x21, #8]
   19138:	cmp	w0, #0x0
   1913c:	cbz	w0, 1924c <scols_init_debug@@SMARTCOLS_2.25+0x487c>
   19140:	ldr	w0, [sp, #56]
   19144:	b.ge	19178 <scols_init_debug@@SMARTCOLS_2.25+0x47a8>  // b.tcont
   19148:	bl	79f0 <close@plt>
   1914c:	ldr	w0, [sp, #60]
   19150:	bl	79f0 <close@plt>
   19154:	ldp	x21, x22, [sp, #32]
   19158:	b	190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   1915c:	adrp	x19, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19160:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19164:	add	x19, x19, #0xa80
   19168:	add	x0, x0, #0xa98
   1916c:	bl	8070 <getenv@plt>
   19170:	cbnz	x0, 18f70 <scols_init_debug@@SMARTCOLS_2.25+0x45a0>
   19174:	b	190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   19178:	bl	79f0 <close@plt>
   1917c:	ldr	w0, [x21, #12]
   19180:	b	19018 <scols_init_debug@@SMARTCOLS_2.25+0x4648>
   19184:	mov	x0, x22
   19188:	bl	7bd0 <free@plt>
   1918c:	b	190dc <scols_init_debug@@SMARTCOLS_2.25+0x470c>
   19190:	ldr	w0, [x21, #16]
   19194:	cmp	w0, #0x0
   19198:	b.gt	191a8 <scols_init_debug@@SMARTCOLS_2.25+0x47d8>
   1919c:	ldp	x21, x22, [sp, #32]
   191a0:	b	190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   191a4:	cbz	w0, 1919c <scols_init_debug@@SMARTCOLS_2.25+0x47cc>
   191a8:	bl	79f0 <close@plt>
   191ac:	ldp	x21, x22, [sp, #32]
   191b0:	b	190bc <scols_init_debug@@SMARTCOLS_2.25+0x46ec>
   191b4:	add	x0, x20, #0x818
   191b8:	mov	w1, #0x2                   	// #2
   191bc:	ldr	w0, [x0, #12]
   191c0:	bl	7f70 <dup2@plt>
   191c4:	b	1902c <scols_init_debug@@SMARTCOLS_2.25+0x465c>
   191c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   191cc:	mov	w0, #0x1                   	// #1
   191d0:	add	x1, x1, #0xaa0
   191d4:	bl	81a0 <err@plt>
   191d8:	ldr	w0, [x21, #12]
   191dc:	cmp	w0, #0x0
   191e0:	b.le	191f4 <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   191e4:	mov	w1, #0x0                   	// #0
   191e8:	bl	7f70 <dup2@plt>
   191ec:	ldr	w0, [x21, #12]
   191f0:	bl	79f0 <close@plt>
   191f4:	add	x0, x20, #0x818
   191f8:	ldr	x0, [x0, #800]
   191fc:	blr	x0
   19200:	ldr	x1, [x20, #2072]
   19204:	ldr	x0, [x1]
   19208:	bl	7b20 <execvp@plt>
   1920c:	bl	8050 <__errno_location@plt>
   19210:	mov	x3, x0
   19214:	mov	w2, #0x5                   	// #5
   19218:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1921c:	mov	x0, #0x0                   	// #0
   19220:	add	x1, x1, #0xac0
   19224:	ldr	w3, [x3]
   19228:	cmp	w3, #0x2
   1922c:	cset	w19, eq  // eq = none
   19230:	add	w19, w19, #0x7e
   19234:	bl	7ec0 <dcgettext@plt>
   19238:	mov	x1, x0
   1923c:	ldr	x2, [x20, #2072]
   19240:	mov	w0, w19
   19244:	ldr	x2, [x2]
   19248:	bl	81a0 <err@plt>
   1924c:	ldr	w0, [sp, #56]
   19250:	mov	w1, #0x0                   	// #0
   19254:	bl	7f70 <dup2@plt>
   19258:	ldr	w0, [sp, #56]
   1925c:	bl	79f0 <close@plt>
   19260:	ldr	w0, [sp, #60]
   19264:	bl	79f0 <close@plt>
   19268:	b	191f4 <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   1926c:	nop
   19270:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19274:	ldr	w0, [x0, #2080]
   19278:	cbz	w0, 19280 <scols_init_debug@@SMARTCOLS_2.25+0x48b0>
   1927c:	ret
   19280:	stp	x29, x30, [sp, #-16]!
   19284:	mov	x29, sp
   19288:	bl	18f10 <scols_init_debug@@SMARTCOLS_2.25+0x4540>
   1928c:	ldp	x29, x30, [sp], #16
   19290:	adrp	x0, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3630>
   19294:	add	x0, x0, #0xdf0
   19298:	b	28ac8 <scols_init_debug@@SMARTCOLS_2.25+0x140f8>
   1929c:	nop
   192a0:	stp	x29, x30, [sp, #-32]!
   192a4:	mov	x29, sp
   192a8:	str	x19, [sp, #16]
   192ac:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   192b0:	add	x19, x19, #0x818
   192b4:	ldr	w0, [x19, #8]
   192b8:	cbz	w0, 192c8 <scols_init_debug@@SMARTCOLS_2.25+0x48f8>
   192bc:	ldr	x19, [sp, #16]
   192c0:	ldp	x29, x30, [sp], #32
   192c4:	ret
   192c8:	mov	w0, #0x1                   	// #1
   192cc:	bl	73e0 <dup@plt>
   192d0:	mov	w1, w0
   192d4:	mov	w0, #0x2                   	// #2
   192d8:	str	w1, [x19, #28]
   192dc:	bl	73e0 <dup@plt>
   192e0:	str	w0, [x19, #24]
   192e4:	ldr	x19, [sp, #16]
   192e8:	ldp	x29, x30, [sp], #32
   192ec:	b	18f10 <scols_init_debug@@SMARTCOLS_2.25+0x4540>
   192f0:	stp	x29, x30, [sp, #-32]!
   192f4:	mov	x29, sp
   192f8:	str	x19, [sp, #16]
   192fc:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19300:	add	x19, x19, #0x818
   19304:	ldr	w0, [x19, #8]
   19308:	cbnz	w0, 19318 <scols_init_debug@@SMARTCOLS_2.25+0x4948>
   1930c:	ldr	x19, [sp, #16]
   19310:	ldp	x29, x30, [sp], #32
   19314:	ret
   19318:	bl	18d30 <scols_init_debug@@SMARTCOLS_2.25+0x4360>
   1931c:	ldr	w0, [x19, #28]
   19320:	mov	w1, #0x1                   	// #1
   19324:	bl	7f70 <dup2@plt>
   19328:	ldr	w0, [x19, #24]
   1932c:	mov	w1, #0x2                   	// #2
   19330:	bl	7f70 <dup2@plt>
   19334:	ldr	w0, [x19, #28]
   19338:	bl	79f0 <close@plt>
   1933c:	ldr	w0, [x19, #24]
   19340:	bl	79f0 <close@plt>
   19344:	add	x1, x19, #0x20
   19348:	mov	x2, #0x0                   	// #0
   1934c:	mov	w0, #0x2                   	// #2
   19350:	bl	7a00 <sigaction@plt>
   19354:	add	x1, x19, #0xb8
   19358:	mov	x2, #0x0                   	// #0
   1935c:	mov	w0, #0x1                   	// #1
   19360:	bl	7a00 <sigaction@plt>
   19364:	add	x1, x19, #0x150
   19368:	mov	x2, #0x0                   	// #0
   1936c:	mov	w0, #0xf                   	// #15
   19370:	bl	7a00 <sigaction@plt>
   19374:	add	x1, x19, #0x1e8
   19378:	mov	x2, #0x0                   	// #0
   1937c:	mov	w0, #0x3                   	// #3
   19380:	bl	7a00 <sigaction@plt>
   19384:	add	x1, x19, #0x280
   19388:	mov	x2, #0x0                   	// #0
   1938c:	mov	w0, #0xd                   	// #13
   19390:	bl	7a00 <sigaction@plt>
   19394:	mov	x0, x19
   19398:	mov	x2, #0x328                 	// #808
   1939c:	ldr	x19, [sp, #16]
   193a0:	mov	w1, #0x0                   	// #0
   193a4:	ldp	x29, x30, [sp], #32
   193a8:	b	7870 <memset@plt>
   193ac:	nop
   193b0:	stp	x29, x30, [sp, #-80]!
   193b4:	cmp	x1, #0x0
   193b8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   193bc:	mov	x29, sp
   193c0:	stp	x21, x22, [sp, #32]
   193c4:	str	xzr, [sp, #72]
   193c8:	b.eq	19460 <scols_init_debug@@SMARTCOLS_2.25+0x4a90>  // b.none
   193cc:	stp	x19, x20, [sp, #16]
   193d0:	mov	x19, x1
   193d4:	mov	x20, x0
   193d8:	mov	x0, #0x4000                	// #16384
   193dc:	str	x23, [sp, #48]
   193e0:	bl	7720 <malloc@plt>
   193e4:	mov	x22, x0
   193e8:	cbz	x0, 1949c <scols_init_debug@@SMARTCOLS_2.25+0x4acc>
   193ec:	str	x22, [x19]
   193f0:	mov	x1, #0x30                  	// #48
   193f4:	mov	x0, #0x1                   	// #1
   193f8:	bl	7900 <calloc@plt>
   193fc:	mov	x21, x0
   19400:	cbz	x0, 1944c <scols_init_debug@@SMARTCOLS_2.25+0x4a7c>
   19404:	bl	8050 <__errno_location@plt>
   19408:	mov	x23, x0
   1940c:	mov	x2, x22
   19410:	mov	x0, x20
   19414:	add	x4, sp, #0x48
   19418:	mov	x1, x21
   1941c:	str	wzr, [x23]
   19420:	mov	x3, #0x4000                	// #16384
   19424:	bl	7290 <getpwnam_r@plt>
   19428:	cbnz	w0, 19478 <scols_init_debug@@SMARTCOLS_2.25+0x4aa8>
   1942c:	ldr	x0, [sp, #72]
   19430:	cbz	x0, 19474 <scols_init_debug@@SMARTCOLS_2.25+0x4aa4>
   19434:	ldp	x19, x20, [sp, #16]
   19438:	ldr	x23, [sp, #48]
   1943c:	mov	x0, x21
   19440:	ldp	x21, x22, [sp, #32]
   19444:	ldp	x29, x30, [sp], #80
   19448:	ret
   1944c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19450:	mov	x2, #0x30                  	// #48
   19454:	add	x1, x1, #0xae8
   19458:	mov	w0, #0x1                   	// #1
   1945c:	bl	81a0 <err@plt>
   19460:	mov	x21, #0x0                   	// #0
   19464:	mov	x0, x21
   19468:	ldp	x21, x22, [sp, #32]
   1946c:	ldp	x29, x30, [sp], #80
   19470:	ret
   19474:	mov	w0, #0x16                  	// #22
   19478:	str	w0, [x23]
   1947c:	mov	x0, x21
   19480:	mov	x21, #0x0                   	// #0
   19484:	bl	7bd0 <free@plt>
   19488:	ldr	x0, [x19]
   1948c:	bl	7bd0 <free@plt>
   19490:	ldp	x19, x20, [sp, #16]
   19494:	ldr	x23, [sp, #48]
   19498:	b	1943c <scols_init_debug@@SMARTCOLS_2.25+0x4a6c>
   1949c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   194a0:	mov	x2, #0x4000                	// #16384
   194a4:	add	x1, x1, #0xae8
   194a8:	mov	w0, #0x1                   	// #1
   194ac:	bl	81a0 <err@plt>
   194b0:	stp	x29, x30, [sp, #-80]!
   194b4:	mov	x29, sp
   194b8:	stp	x19, x20, [sp, #16]
   194bc:	str	xzr, [sp, #72]
   194c0:	cbz	x1, 19558 <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   194c4:	mov	x19, x1
   194c8:	stp	x21, x22, [sp, #32]
   194cc:	mov	w22, w0
   194d0:	mov	x0, #0x4000                	// #16384
   194d4:	str	x23, [sp, #48]
   194d8:	bl	7720 <malloc@plt>
   194dc:	mov	x21, x0
   194e0:	cbz	x0, 195a0 <scols_init_debug@@SMARTCOLS_2.25+0x4bd0>
   194e4:	str	x21, [x19]
   194e8:	mov	x1, #0x30                  	// #48
   194ec:	mov	x0, #0x1                   	// #1
   194f0:	bl	7900 <calloc@plt>
   194f4:	mov	x20, x0
   194f8:	cbz	x0, 19544 <scols_init_debug@@SMARTCOLS_2.25+0x4b74>
   194fc:	bl	8050 <__errno_location@plt>
   19500:	mov	x23, x0
   19504:	mov	x2, x21
   19508:	mov	w0, w22
   1950c:	add	x4, sp, #0x48
   19510:	mov	x1, x20
   19514:	str	wzr, [x23]
   19518:	mov	x3, #0x4000                	// #16384
   1951c:	bl	75b0 <getpwuid_r@plt>
   19520:	cbnz	w0, 19570 <scols_init_debug@@SMARTCOLS_2.25+0x4ba0>
   19524:	ldr	x0, [sp, #72]
   19528:	cbz	x0, 1956c <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   1952c:	mov	x0, x20
   19530:	ldp	x19, x20, [sp, #16]
   19534:	ldp	x21, x22, [sp, #32]
   19538:	ldr	x23, [sp, #48]
   1953c:	ldp	x29, x30, [sp], #80
   19540:	ret
   19544:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19548:	mov	x2, #0x30                  	// #48
   1954c:	add	x1, x1, #0xae8
   19550:	mov	w0, #0x1                   	// #1
   19554:	bl	81a0 <err@plt>
   19558:	mov	x20, #0x0                   	// #0
   1955c:	mov	x0, x20
   19560:	ldp	x19, x20, [sp, #16]
   19564:	ldp	x29, x30, [sp], #80
   19568:	ret
   1956c:	mov	w0, #0x16                  	// #22
   19570:	str	w0, [x23]
   19574:	mov	x0, x20
   19578:	mov	x20, #0x0                   	// #0
   1957c:	bl	7bd0 <free@plt>
   19580:	ldr	x0, [x19]
   19584:	bl	7bd0 <free@plt>
   19588:	mov	x0, x20
   1958c:	ldp	x19, x20, [sp, #16]
   19590:	ldp	x21, x22, [sp, #32]
   19594:	ldr	x23, [sp, #48]
   19598:	ldp	x29, x30, [sp], #80
   1959c:	ret
   195a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   195a4:	mov	x2, #0x4000                	// #16384
   195a8:	add	x1, x1, #0xae8
   195ac:	mov	w0, #0x1                   	// #1
   195b0:	bl	81a0 <err@plt>
   195b4:	nop
   195b8:	stp	x29, x30, [sp, #-32]!
   195bc:	mov	x29, sp
   195c0:	stp	x19, x20, [sp, #16]
   195c4:	bl	8140 <getlogin@plt>
   195c8:	cbz	x0, 195e8 <scols_init_debug@@SMARTCOLS_2.25+0x4c18>
   195cc:	bl	79b0 <strdup@plt>
   195d0:	mov	x19, x0
   195d4:	cbz	x0, 1962c <scols_init_debug@@SMARTCOLS_2.25+0x4c5c>
   195d8:	mov	x0, x19
   195dc:	ldp	x19, x20, [sp, #16]
   195e0:	ldp	x29, x30, [sp], #32
   195e4:	ret
   195e8:	mov	x19, x0
   195ec:	bl	8050 <__errno_location@plt>
   195f0:	mov	x20, x0
   195f4:	str	wzr, [x0]
   195f8:	bl	7510 <getuid@plt>
   195fc:	ldr	w1, [x20]
   19600:	cbnz	w1, 195d8 <scols_init_debug@@SMARTCOLS_2.25+0x4c08>
   19604:	bl	7b40 <getpwuid@plt>
   19608:	cbz	x0, 195d8 <scols_init_debug@@SMARTCOLS_2.25+0x4c08>
   1960c:	ldr	x0, [x0]
   19610:	cbz	x0, 195d8 <scols_init_debug@@SMARTCOLS_2.25+0x4c08>
   19614:	ldrsb	w1, [x0]
   19618:	cbnz	w1, 195cc <scols_init_debug@@SMARTCOLS_2.25+0x4bfc>
   1961c:	mov	x0, x19
   19620:	ldp	x19, x20, [sp, #16]
   19624:	ldp	x29, x30, [sp], #32
   19628:	ret
   1962c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19630:	mov	w0, #0x1                   	// #1
   19634:	add	x1, x1, #0xaa0
   19638:	bl	81a0 <err@plt>
   1963c:	nop
   19640:	stp	x29, x30, [sp, #-48]!
   19644:	mov	x1, #0x0                   	// #0
   19648:	mov	x29, sp
   1964c:	stp	x19, x20, [sp, #16]
   19650:	add	x20, sp, #0x20
   19654:	mov	x0, x20
   19658:	bl	7890 <gettimeofday@plt>
   1965c:	bl	76b0 <getpid@plt>
   19660:	mov	w19, w0
   19664:	bl	7510 <getuid@plt>
   19668:	eor	w19, w0, w19, lsl #16
   1966c:	ldp	x1, x0, [sp, #32]
   19670:	eor	w0, w1, w0
   19674:	eor	w0, w0, w19
   19678:	bl	7ed0 <srandom@plt>
   1967c:	bl	76b0 <getpid@plt>
   19680:	mov	w2, w0
   19684:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19688:	ldr	x3, [x0, #1992]
   1968c:	add	x0, x0, #0x7c8
   19690:	blr	x3
   19694:	mrs	x1, tpidr_el0
   19698:	ldr	x3, [sp, #32]
   1969c:	add	x19, x1, x0
   196a0:	eor	w2, w2, w3
   196a4:	strh	w2, [x1, x0]
   196a8:	bl	77e0 <getppid@plt>
   196ac:	mov	w3, w0
   196b0:	ldp	x2, x4, [sp, #32]
   196b4:	mov	x0, x20
   196b8:	mov	x1, #0x0                   	// #0
   196bc:	eor	x2, x4, x2
   196c0:	eor	w3, w3, w4
   196c4:	strh	w3, [x19, #2]
   196c8:	asr	x2, x2, #16
   196cc:	strh	w2, [x19, #4]
   196d0:	bl	7890 <gettimeofday@plt>
   196d4:	ldp	x19, x0, [sp, #32]
   196d8:	eor	w19, w19, w0
   196dc:	ands	w19, w19, #0x1f
   196e0:	b.eq	196f4 <scols_init_debug@@SMARTCOLS_2.25+0x4d24>  // b.none
   196e4:	nop
   196e8:	bl	78c0 <random@plt>
   196ec:	subs	w19, w19, #0x1
   196f0:	b.ne	196e8 <scols_init_debug@@SMARTCOLS_2.25+0x4d18>  // b.any
   196f4:	ldp	x19, x20, [sp, #16]
   196f8:	ldp	x29, x30, [sp], #48
   196fc:	ret
   19700:	stp	x29, x30, [sp, #-32]!
   19704:	mov	x29, sp
   19708:	stp	x19, x20, [sp, #16]
   1970c:	mov	w20, w0
   19710:	mov	w19, w1
   19714:	bl	78c0 <random@plt>
   19718:	sub	w1, w19, w20
   1971c:	add	w1, w1, #0x1
   19720:	sxtw	x1, w1
   19724:	sdiv	x2, x0, x1
   19728:	msub	x0, x2, x1, x0
   1972c:	add	w0, w20, w0
   19730:	ldp	x19, x20, [sp, #16]
   19734:	ldp	x29, x30, [sp], #32
   19738:	ret
   1973c:	nop
   19740:	stp	x29, x30, [sp, #-32]!
   19744:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19748:	mov	w1, #0x80000               	// #524288
   1974c:	mov	x29, sp
   19750:	add	x0, x0, #0xb08
   19754:	str	x19, [sp, #16]
   19758:	bl	7790 <open@plt>
   1975c:	mov	w19, w0
   19760:	cmn	w0, #0x1
   19764:	b.eq	19780 <scols_init_debug@@SMARTCOLS_2.25+0x4db0>  // b.none
   19768:	tbz	w19, #31, 1979c <scols_init_debug@@SMARTCOLS_2.25+0x4dcc>
   1976c:	bl	19640 <scols_init_debug@@SMARTCOLS_2.25+0x4c70>
   19770:	mov	w0, w19
   19774:	ldr	x19, [sp, #16]
   19778:	ldp	x29, x30, [sp], #32
   1977c:	ret
   19780:	mov	w1, #0x800                 	// #2048
   19784:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19788:	movk	w1, #0x8, lsl #16
   1978c:	add	x0, x0, #0xb18
   19790:	bl	7790 <open@plt>
   19794:	mov	w19, w0
   19798:	tbnz	w19, #31, 1976c <scols_init_debug@@SMARTCOLS_2.25+0x4d9c>
   1979c:	mov	w0, w19
   197a0:	mov	w1, #0x1                   	// #1
   197a4:	bl	7d40 <fcntl@plt>
   197a8:	tbnz	w0, #31, 1976c <scols_init_debug@@SMARTCOLS_2.25+0x4d9c>
   197ac:	orr	w2, w0, #0x1
   197b0:	mov	w1, #0x2                   	// #2
   197b4:	mov	w0, w19
   197b8:	bl	7d40 <fcntl@plt>
   197bc:	bl	19640 <scols_init_debug@@SMARTCOLS_2.25+0x4c70>
   197c0:	mov	w0, w19
   197c4:	ldr	x19, [sp, #16]
   197c8:	ldp	x29, x30, [sp], #32
   197cc:	ret
   197d0:	stp	x29, x30, [sp, #-96]!
   197d4:	mov	x29, sp
   197d8:	stp	x19, x20, [sp, #16]
   197dc:	stp	x21, x22, [sp, #32]
   197e0:	mov	x21, x0
   197e4:	mov	x22, x1
   197e8:	stp	x25, x26, [sp, #64]
   197ec:	bl	8050 <__errno_location@plt>
   197f0:	mov	x25, x0
   197f4:	cbz	x22, 199c4 <scols_init_debug@@SMARTCOLS_2.25+0x4ff4>
   197f8:	mov	x26, #0x5940                	// #22848
   197fc:	mov	x19, x22
   19800:	mov	x20, x21
   19804:	stp	x23, x24, [sp, #48]
   19808:	add	x23, sp, #0x50
   1980c:	mov	w24, #0x0                   	// #0
   19810:	movk	x26, #0x773, lsl #16
   19814:	nop
   19818:	str	wzr, [x25]
   1981c:	mov	x1, x19
   19820:	mov	x0, x20
   19824:	mov	w2, #0x1                   	// #1
   19828:	bl	7fc0 <getrandom@plt>
   1982c:	cmp	w0, #0x0
   19830:	b.le	19860 <scols_init_debug@@SMARTCOLS_2.25+0x4e90>
   19834:	add	x20, x20, w0, sxtw
   19838:	subs	x19, x19, w0, sxtw
   1983c:	b.eq	19888 <scols_init_debug@@SMARTCOLS_2.25+0x4eb8>  // b.none
   19840:	str	wzr, [x25]
   19844:	mov	x1, x19
   19848:	mov	x0, x20
   1984c:	mov	w2, #0x1                   	// #1
   19850:	mov	w24, #0x0                   	// #0
   19854:	bl	7fc0 <getrandom@plt>
   19858:	cmp	w0, #0x0
   1985c:	b.gt	19834 <scols_init_debug@@SMARTCOLS_2.25+0x4e64>
   19860:	ldr	w2, [x25]
   19864:	cmp	w24, #0x7
   19868:	mov	x0, x23
   1986c:	mov	x1, #0x0                   	// #0
   19870:	ccmp	w2, #0xb, #0x0, le
   19874:	b.ne	1988c <scols_init_debug@@SMARTCOLS_2.25+0x4ebc>  // b.any
   19878:	add	w24, w24, #0x1
   1987c:	stp	xzr, x26, [sp, #80]
   19880:	bl	7c50 <nanosleep@plt>
   19884:	b	19818 <scols_init_debug@@SMARTCOLS_2.25+0x4e48>
   19888:	ldr	w2, [x25]
   1988c:	cmp	w2, #0x26
   19890:	b.eq	19954 <scols_init_debug@@SMARTCOLS_2.25+0x4f84>  // b.none
   19894:	mov	x19, #0x0                   	// #0
   19898:	bl	19640 <scols_init_debug@@SMARTCOLS_2.25+0x4c70>
   1989c:	nop
   198a0:	bl	78c0 <random@plt>
   198a4:	asr	x0, x0, #7
   198a8:	ldrb	w1, [x21, x19]
   198ac:	eor	w1, w1, w0
   198b0:	strb	w1, [x21, x19]
   198b4:	add	x19, x19, #0x1
   198b8:	cmp	x22, x19
   198bc:	b.hi	198a0 <scols_init_debug@@SMARTCOLS_2.25+0x4ed0>  // b.pmore
   198c0:	mrs	x20, tpidr_el0
   198c4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   198c8:	ldr	x1, [x0, #1992]
   198cc:	add	x0, x0, #0x7c8
   198d0:	blr	x1
   198d4:	add	x24, x20, x0
   198d8:	mov	x19, #0x0                   	// #0
   198dc:	ldr	w2, [x20, x0]
   198e0:	mov	x0, #0xb2                  	// #178
   198e4:	ldrh	w1, [x24, #4]
   198e8:	ldrsh	w25, [x24, #4]
   198ec:	str	w2, [sp, #80]
   198f0:	strh	w1, [sp, #84]
   198f4:	bl	8100 <syscall@plt>
   198f8:	eor	w25, w25, w0
   198fc:	strh	w25, [x24, #4]
   19900:	mov	x0, x23
   19904:	bl	7e10 <jrand48@plt>
   19908:	ldrb	w2, [x21, x19]
   1990c:	asr	x0, x0, #7
   19910:	eor	w2, w2, w0
   19914:	strb	w2, [x21, x19]
   19918:	add	x19, x19, #0x1
   1991c:	cmp	x22, x19
   19920:	b.hi	19900 <scols_init_debug@@SMARTCOLS_2.25+0x4f30>  // b.pmore
   19924:	ldp	x23, x24, [sp, #48]
   19928:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1992c:	ldr	x2, [x0, #1992]
   19930:	add	x0, x0, #0x7c8
   19934:	blr	x2
   19938:	ldr	w1, [sp, #80]
   1993c:	str	w1, [x20, x0]
   19940:	ldp	x19, x20, [sp, #16]
   19944:	ldp	x21, x22, [sp, #32]
   19948:	ldp	x25, x26, [sp, #64]
   1994c:	ldp	x29, x30, [sp], #96
   19950:	ret
   19954:	bl	19740 <scols_init_debug@@SMARTCOLS_2.25+0x4d70>
   19958:	mov	w24, w0
   1995c:	tbnz	w0, #31, 19894 <scols_init_debug@@SMARTCOLS_2.25+0x4ec4>
   19960:	cbz	x19, 199b8 <scols_init_debug@@SMARTCOLS_2.25+0x4fe8>
   19964:	mov	x26, #0x5940                	// #22848
   19968:	mov	w25, #0x0                   	// #0
   1996c:	movk	x26, #0x773, lsl #16
   19970:	mov	x2, x19
   19974:	mov	x1, x20
   19978:	mov	w0, w24
   1997c:	bl	7df0 <read@plt>
   19980:	cmp	x0, #0x0
   19984:	b.le	199b0 <scols_init_debug@@SMARTCOLS_2.25+0x4fe0>
   19988:	add	x20, x20, x0
   1998c:	subs	x19, x19, x0
   19990:	b.eq	199b8 <scols_init_debug@@SMARTCOLS_2.25+0x4fe8>  // b.none
   19994:	mov	x2, x19
   19998:	mov	x1, x20
   1999c:	mov	w0, w24
   199a0:	mov	w25, #0x0                   	// #0
   199a4:	bl	7df0 <read@plt>
   199a8:	cmp	x0, #0x0
   199ac:	b.gt	19988 <scols_init_debug@@SMARTCOLS_2.25+0x4fb8>
   199b0:	cmp	w25, #0x8
   199b4:	b.le	19a14 <scols_init_debug@@SMARTCOLS_2.25+0x5044>
   199b8:	mov	w0, w24
   199bc:	bl	79f0 <close@plt>
   199c0:	b	19894 <scols_init_debug@@SMARTCOLS_2.25+0x4ec4>
   199c4:	ldr	w0, [x0]
   199c8:	cmp	w0, #0x26
   199cc:	b.eq	19a2c <scols_init_debug@@SMARTCOLS_2.25+0x505c>  // b.none
   199d0:	bl	19640 <scols_init_debug@@SMARTCOLS_2.25+0x4c70>
   199d4:	mrs	x20, tpidr_el0
   199d8:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   199dc:	ldr	x1, [x0, #1992]
   199e0:	add	x0, x0, #0x7c8
   199e4:	blr	x1
   199e8:	add	x19, x20, x0
   199ec:	ldr	w2, [x20, x0]
   199f0:	mov	x0, #0xb2                  	// #178
   199f4:	ldrh	w1, [x19, #4]
   199f8:	ldrsh	w21, [x19, #4]
   199fc:	str	w2, [sp, #80]
   19a00:	strh	w1, [sp, #84]
   19a04:	bl	8100 <syscall@plt>
   19a08:	eor	w21, w21, w0
   19a0c:	strh	w21, [x19, #4]
   19a10:	b	19928 <scols_init_debug@@SMARTCOLS_2.25+0x4f58>
   19a14:	add	w25, w25, #0x1
   19a18:	mov	x0, x23
   19a1c:	mov	x1, #0x0                   	// #0
   19a20:	stp	xzr, x26, [sp, #80]
   19a24:	bl	7c50 <nanosleep@plt>
   19a28:	b	19970 <scols_init_debug@@SMARTCOLS_2.25+0x4fa0>
   19a2c:	bl	19740 <scols_init_debug@@SMARTCOLS_2.25+0x4d70>
   19a30:	tbnz	w0, #31, 199d0 <scols_init_debug@@SMARTCOLS_2.25+0x5000>
   19a34:	bl	79f0 <close@plt>
   19a38:	b	199d0 <scols_init_debug@@SMARTCOLS_2.25+0x5000>
   19a3c:	nop
   19a40:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19a44:	mov	w2, #0x5                   	// #5
   19a48:	add	x1, x1, #0xb28
   19a4c:	mov	x0, #0x0                   	// #0
   19a50:	b	7ec0 <dcgettext@plt>
   19a54:	nop
   19a58:	stp	x29, x30, [sp, #-64]!
   19a5c:	mov	x29, sp
   19a60:	stp	x21, x22, [sp, #32]
   19a64:	adrp	x22, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   19a68:	stp	x23, x24, [sp, #48]
   19a6c:	mov	x23, x1
   19a70:	ldr	x24, [x22, #4048]
   19a74:	stp	x19, x20, [sp, #16]
   19a78:	ldr	x21, [x24]
   19a7c:	ldr	x19, [x21]
   19a80:	cbz	x19, 19b24 <scols_init_debug@@SMARTCOLS_2.25+0x5154>
   19a84:	mov	x0, #0x0                   	// #0
   19a88:	mov	w1, w0
   19a8c:	add	x0, x0, #0x1
   19a90:	ldr	x2, [x21, x0, lsl #3]
   19a94:	cbnz	x2, 19a88 <scols_init_debug@@SMARTCOLS_2.25+0x50b8>
   19a98:	add	w0, w1, #0x2
   19a9c:	sbfiz	x0, x0, #3, #32
   19aa0:	bl	7720 <malloc@plt>
   19aa4:	ldr	x1, [x22, #4048]
   19aa8:	mov	x22, x0
   19aac:	str	x0, [x1]
   19ab0:	cbz	x0, 19b10 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   19ab4:	mov	x20, #0x0                   	// #0
   19ab8:	b	19ac0 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   19abc:	mov	x20, x2
   19ac0:	mov	x0, x19
   19ac4:	bl	79b0 <strdup@plt>
   19ac8:	str	x0, [x22, x20]
   19acc:	add	x2, x20, #0x8
   19ad0:	cbz	x0, 19b10 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   19ad4:	ldr	x19, [x21, x2]
   19ad8:	cbnz	x19, 19abc <scols_init_debug@@SMARTCOLS_2.25+0x50ec>
   19adc:	str	xzr, [x22, x2]
   19ae0:	ldr	x19, [x21, x20]
   19ae4:	mov	x0, x19
   19ae8:	bl	7340 <strlen@plt>
   19aec:	add	x0, x19, x0
   19af0:	ldr	x1, [x23]
   19af4:	sub	x0, x0, x1
   19af8:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19afc:	cmp	x0, #0x1
   19b00:	add	x2, x1, #0xb40
   19b04:	str	x0, [x1, #2880]
   19b08:	b.ls	19b10 <scols_init_debug@@SMARTCOLS_2.25+0x5140>  // b.plast
   19b0c:	str	x23, [x2, #8]
   19b10:	ldp	x19, x20, [sp, #16]
   19b14:	ldp	x21, x22, [sp, #32]
   19b18:	ldp	x23, x24, [sp, #48]
   19b1c:	ldp	x29, x30, [sp], #64
   19b20:	ret
   19b24:	mov	w20, w0
   19b28:	mov	x0, #0x8                   	// #8
   19b2c:	bl	7720 <malloc@plt>
   19b30:	str	x0, [x24]
   19b34:	cbz	x0, 19b10 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   19b38:	add	x20, x23, w20, sxtw #3
   19b3c:	str	xzr, [x0]
   19b40:	ldur	x19, [x20, #-8]
   19b44:	b	19ae4 <scols_init_debug@@SMARTCOLS_2.25+0x5114>
   19b48:	sub	sp, sp, #0x830
   19b4c:	stp	x29, x30, [sp]
   19b50:	mov	x29, sp
   19b54:	stp	x21, x22, [sp, #32]
   19b58:	adrp	x21, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19b5c:	add	x2, x21, #0xb40
   19b60:	stp	x19, x20, [sp, #16]
   19b64:	mov	x20, x1
   19b68:	ldr	x1, [x2, #8]
   19b6c:	cbz	x1, 19b94 <scols_init_debug@@SMARTCOLS_2.25+0x51c4>
   19b70:	mov	x22, x0
   19b74:	bl	7340 <strlen@plt>
   19b78:	mov	x19, x0
   19b7c:	mov	x0, x20
   19b80:	bl	7340 <strlen@plt>
   19b84:	add	x19, x19, x0
   19b88:	add	x19, x19, #0x5
   19b8c:	cmp	x19, #0x800
   19b90:	b.ls	19ba8 <scols_init_debug@@SMARTCOLS_2.25+0x51d8>  // b.plast
   19b94:	ldp	x29, x30, [sp]
   19b98:	ldp	x19, x20, [sp, #16]
   19b9c:	ldp	x21, x22, [sp, #32]
   19ba0:	add	sp, sp, #0x830
   19ba4:	ret
   19ba8:	mov	x2, x22
   19bac:	mov	x3, x20
   19bb0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19bb4:	add	x1, x1, #0xb40
   19bb8:	add	x19, sp, #0x30
   19bbc:	mov	x0, x19
   19bc0:	bl	7500 <sprintf@plt>
   19bc4:	mov	x0, x19
   19bc8:	bl	7340 <strlen@plt>
   19bcc:	ldr	x2, [x21, #2880]
   19bd0:	sub	x1, x2, #0x2
   19bd4:	cmp	x1, x0
   19bd8:	b.cs	19be0 <scols_init_debug@@SMARTCOLS_2.25+0x5210>  // b.hs, b.nlast
   19bdc:	strb	wzr, [x19, x1]
   19be0:	add	x21, x21, #0xb40
   19be4:	mov	w1, #0x0                   	// #0
   19be8:	ldr	x20, [x21, #8]
   19bec:	ldr	x0, [x20]
   19bf0:	bl	7870 <memset@plt>
   19bf4:	ldr	x0, [x20]
   19bf8:	mov	x1, x19
   19bfc:	bl	7d70 <strcpy@plt>
   19c00:	str	xzr, [x20, #8]
   19c04:	ldp	x29, x30, [sp]
   19c08:	ldp	x19, x20, [sp, #16]
   19c0c:	ldp	x21, x22, [sp, #32]
   19c10:	add	sp, sp, #0x830
   19c14:	ret
   19c18:	str	xzr, [x1]
   19c1c:	mov	x2, x0
   19c20:	cbz	x0, 19c98 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   19c24:	ldrsb	w3, [x0]
   19c28:	cmp	w3, #0x2f
   19c2c:	b.ne	19c84 <scols_init_debug@@SMARTCOLS_2.25+0x52b4>  // b.any
   19c30:	ldrsb	w3, [x2, #1]
   19c34:	mov	x0, x2
   19c38:	add	x2, x2, #0x1
   19c3c:	cmp	w3, #0x2f
   19c40:	b.eq	19c30 <scols_init_debug@@SMARTCOLS_2.25+0x5260>  // b.none
   19c44:	mov	x3, #0x1                   	// #1
   19c48:	str	x3, [x1]
   19c4c:	ldrsb	w3, [x0, #1]
   19c50:	cmp	w3, #0x2f
   19c54:	ccmp	w3, #0x0, #0x4, ne  // ne = any
   19c58:	b.eq	19c80 <scols_init_debug@@SMARTCOLS_2.25+0x52b0>  // b.none
   19c5c:	sub	x2, x2, #0x1
   19c60:	mov	x3, #0x2                   	// #2
   19c64:	nop
   19c68:	str	x3, [x1]
   19c6c:	ldrsb	w4, [x2, x3]
   19c70:	add	x3, x3, #0x1
   19c74:	cmp	w4, #0x2f
   19c78:	ccmp	w4, #0x0, #0x4, ne  // ne = any
   19c7c:	b.ne	19c68 <scols_init_debug@@SMARTCOLS_2.25+0x5298>  // b.any
   19c80:	ret
   19c84:	mov	x0, #0x0                   	// #0
   19c88:	cbz	w3, 19c80 <scols_init_debug@@SMARTCOLS_2.25+0x52b0>
   19c8c:	mov	x0, x2
   19c90:	add	x2, x2, #0x1
   19c94:	b	19c44 <scols_init_debug@@SMARTCOLS_2.25+0x5274>
   19c98:	mov	x0, #0x0                   	// #0
   19c9c:	ret
   19ca0:	stp	x29, x30, [sp, #-48]!
   19ca4:	mov	x29, sp
   19ca8:	stp	x19, x20, [sp, #16]
   19cac:	mov	x20, x0
   19cb0:	mov	w19, #0x0                   	// #0
   19cb4:	str	x21, [sp, #32]
   19cb8:	mov	x21, x1
   19cbc:	ldrsb	w1, [x0]
   19cc0:	mov	x0, #0x0                   	// #0
   19cc4:	cbz	w1, 19cec <scols_init_debug@@SMARTCOLS_2.25+0x531c>
   19cc8:	cmp	w1, #0x5c
   19ccc:	b.eq	19cfc <scols_init_debug@@SMARTCOLS_2.25+0x532c>  // b.none
   19cd0:	mov	x0, x21
   19cd4:	bl	7ce0 <strchr@plt>
   19cd8:	cbnz	x0, 19d28 <scols_init_debug@@SMARTCOLS_2.25+0x5358>
   19cdc:	add	w19, w19, #0x1
   19ce0:	sxtw	x0, w19
   19ce4:	ldrsb	w1, [x20, w19, sxtw]
   19ce8:	cbnz	w1, 19cc8 <scols_init_debug@@SMARTCOLS_2.25+0x52f8>
   19cec:	ldp	x19, x20, [sp, #16]
   19cf0:	ldr	x21, [sp, #32]
   19cf4:	ldp	x29, x30, [sp], #48
   19cf8:	ret
   19cfc:	add	w0, w19, #0x1
   19d00:	ldrsb	w0, [x20, w0, sxtw]
   19d04:	cbz	w0, 19d28 <scols_init_debug@@SMARTCOLS_2.25+0x5358>
   19d08:	add	w19, w19, #0x2
   19d0c:	sxtw	x0, w19
   19d10:	ldrsb	w1, [x20, w19, sxtw]
   19d14:	cbnz	w1, 19cc8 <scols_init_debug@@SMARTCOLS_2.25+0x52f8>
   19d18:	ldp	x19, x20, [sp, #16]
   19d1c:	ldr	x21, [sp, #32]
   19d20:	ldp	x29, x30, [sp], #48
   19d24:	ret
   19d28:	sxtw	x0, w19
   19d2c:	ldp	x19, x20, [sp, #16]
   19d30:	ldr	x21, [sp, #32]
   19d34:	ldp	x29, x30, [sp], #48
   19d38:	ret
   19d3c:	nop
   19d40:	stp	x29, x30, [sp, #-80]!
   19d44:	mov	x29, sp
   19d48:	stp	x19, x20, [sp, #16]
   19d4c:	mov	x19, x0
   19d50:	stp	x21, x22, [sp, #32]
   19d54:	mov	x22, x1
   19d58:	mov	w21, w2
   19d5c:	str	x23, [sp, #48]
   19d60:	adrp	x23, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19d64:	str	xzr, [sp, #72]
   19d68:	bl	8050 <__errno_location@plt>
   19d6c:	str	wzr, [x0]
   19d70:	cbz	x19, 19d84 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>
   19d74:	mov	x20, x0
   19d78:	ldrsb	w0, [x19]
   19d7c:	adrp	x23, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19d80:	cbnz	w0, 19d9c <scols_init_debug@@SMARTCOLS_2.25+0x53cc>
   19d84:	ldr	w0, [x23, #2048]
   19d88:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19d8c:	mov	x3, x19
   19d90:	mov	x2, x22
   19d94:	add	x1, x1, #0xb50
   19d98:	bl	7fa0 <errx@plt>
   19d9c:	add	x1, sp, #0x48
   19da0:	mov	w2, w21
   19da4:	mov	x0, x19
   19da8:	mov	w3, #0x0                   	// #0
   19dac:	bl	78d0 <__strtoul_internal@plt>
   19db0:	ldr	w1, [x20]
   19db4:	cbnz	w1, 19de4 <scols_init_debug@@SMARTCOLS_2.25+0x5414>
   19db8:	ldr	x1, [sp, #72]
   19dbc:	cmp	x1, x19
   19dc0:	b.eq	19d84 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>  // b.none
   19dc4:	cbz	x1, 19dd0 <scols_init_debug@@SMARTCOLS_2.25+0x5400>
   19dc8:	ldrsb	w1, [x1]
   19dcc:	cbnz	w1, 19d84 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>
   19dd0:	ldp	x19, x20, [sp, #16]
   19dd4:	ldp	x21, x22, [sp, #32]
   19dd8:	ldr	x23, [sp, #48]
   19ddc:	ldp	x29, x30, [sp], #80
   19de0:	ret
   19de4:	ldr	w0, [x23, #2048]
   19de8:	cmp	w1, #0x22
   19dec:	b.ne	19d84 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>  // b.any
   19df0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19df4:	mov	x3, x19
   19df8:	mov	x2, x22
   19dfc:	add	x1, x1, #0xb50
   19e00:	bl	81a0 <err@plt>
   19e04:	nop
   19e08:	stp	x29, x30, [sp, #-32]!
   19e0c:	mov	x29, sp
   19e10:	stp	x19, x20, [sp, #16]
   19e14:	mov	x19, x1
   19e18:	mov	x20, x0
   19e1c:	bl	8050 <__errno_location@plt>
   19e20:	mov	x4, x0
   19e24:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19e28:	mov	w5, #0x22                  	// #34
   19e2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   19e30:	mov	x3, x20
   19e34:	ldr	w0, [x0, #2048]
   19e38:	mov	x2, x19
   19e3c:	str	w5, [x4]
   19e40:	add	x1, x1, #0xb50
   19e44:	bl	81a0 <err@plt>
   19e48:	stp	x29, x30, [sp, #-32]!
   19e4c:	mov	x29, sp
   19e50:	stp	x19, x20, [sp, #16]
   19e54:	mov	x20, x1
   19e58:	mov	x19, x0
   19e5c:	bl	19d40 <scols_init_debug@@SMARTCOLS_2.25+0x5370>
   19e60:	mov	x1, #0xffffffff            	// #4294967295
   19e64:	cmp	x0, x1
   19e68:	b.hi	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x54a8>  // b.pmore
   19e6c:	ldp	x19, x20, [sp, #16]
   19e70:	ldp	x29, x30, [sp], #32
   19e74:	ret
   19e78:	mov	x1, x20
   19e7c:	mov	x0, x19
   19e80:	bl	19e08 <scols_init_debug@@SMARTCOLS_2.25+0x5438>
   19e84:	nop
   19e88:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   19e8c:	str	w0, [x1, #2048]
   19e90:	ret
   19e94:	nop
   19e98:	stp	x29, x30, [sp, #-128]!
   19e9c:	mov	x29, sp
   19ea0:	stp	x19, x20, [sp, #16]
   19ea4:	mov	x20, x0
   19ea8:	stp	x21, x22, [sp, #32]
   19eac:	mov	x22, x1
   19eb0:	stp	x23, x24, [sp, #48]
   19eb4:	mov	x23, x2
   19eb8:	str	xzr, [x1]
   19ebc:	bl	8050 <__errno_location@plt>
   19ec0:	mov	x21, x0
   19ec4:	cbz	x20, 1a158 <scols_init_debug@@SMARTCOLS_2.25+0x5788>
   19ec8:	ldrsb	w19, [x20]
   19ecc:	cbz	w19, 1a158 <scols_init_debug@@SMARTCOLS_2.25+0x5788>
   19ed0:	bl	7b60 <__ctype_b_loc@plt>
   19ed4:	mov	x24, x0
   19ed8:	mov	x2, x20
   19edc:	ldr	x0, [x0]
   19ee0:	b	19ee8 <scols_init_debug@@SMARTCOLS_2.25+0x5518>
   19ee4:	ldrsb	w19, [x2, #1]!
   19ee8:	ubfiz	x1, x19, #1, #8
   19eec:	ldrh	w1, [x0, x1]
   19ef0:	tbnz	w1, #13, 19ee4 <scols_init_debug@@SMARTCOLS_2.25+0x5514>
   19ef4:	cmp	w19, #0x2d
   19ef8:	b.eq	1a158 <scols_init_debug@@SMARTCOLS_2.25+0x5788>  // b.none
   19efc:	stp	x25, x26, [sp, #64]
   19f00:	mov	x0, x20
   19f04:	mov	w3, #0x0                   	// #0
   19f08:	stp	x27, x28, [sp, #80]
   19f0c:	add	x27, sp, #0x78
   19f10:	mov	x1, x27
   19f14:	str	wzr, [x21]
   19f18:	mov	w2, #0x0                   	// #0
   19f1c:	str	xzr, [sp, #120]
   19f20:	bl	78d0 <__strtoul_internal@plt>
   19f24:	mov	x25, x0
   19f28:	ldr	x28, [sp, #120]
   19f2c:	ldr	w0, [x21]
   19f30:	cmp	x28, x20
   19f34:	b.eq	1a148 <scols_init_debug@@SMARTCOLS_2.25+0x5778>  // b.none
   19f38:	cbnz	w0, 1a178 <scols_init_debug@@SMARTCOLS_2.25+0x57a8>
   19f3c:	cbz	x28, 1a1ec <scols_init_debug@@SMARTCOLS_2.25+0x581c>
   19f40:	ldrsb	w0, [x28]
   19f44:	mov	w20, #0x0                   	// #0
   19f48:	mov	x26, #0x0                   	// #0
   19f4c:	cbz	w0, 1a1ec <scols_init_debug@@SMARTCOLS_2.25+0x581c>
   19f50:	ldrsb	w0, [x28, #1]
   19f54:	cmp	w0, #0x69
   19f58:	b.eq	1a004 <scols_init_debug@@SMARTCOLS_2.25+0x5634>  // b.none
   19f5c:	and	w1, w0, #0xffffffdf
   19f60:	cmp	w1, #0x42
   19f64:	b.ne	1a1dc <scols_init_debug@@SMARTCOLS_2.25+0x580c>  // b.any
   19f68:	ldrsb	w0, [x28, #2]
   19f6c:	cbz	w0, 1a224 <scols_init_debug@@SMARTCOLS_2.25+0x5854>
   19f70:	bl	7620 <localeconv@plt>
   19f74:	cbz	x0, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19f78:	ldr	x1, [x0]
   19f7c:	cbz	x1, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19f80:	mov	x0, x1
   19f84:	str	x1, [sp, #104]
   19f88:	bl	7340 <strlen@plt>
   19f8c:	mov	x19, x0
   19f90:	cbnz	x26, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19f94:	ldrsb	w0, [x28]
   19f98:	cbz	w0, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19f9c:	ldr	x1, [sp, #104]
   19fa0:	mov	x2, x19
   19fa4:	mov	x0, x1
   19fa8:	mov	x1, x28
   19fac:	bl	7810 <strncmp@plt>
   19fb0:	cbnz	w0, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19fb4:	ldrsb	w4, [x28, x19]
   19fb8:	add	x1, x28, x19
   19fbc:	cmp	w4, #0x30
   19fc0:	b.ne	1a200 <scols_init_debug@@SMARTCOLS_2.25+0x5830>  // b.any
   19fc4:	add	w0, w20, #0x1
   19fc8:	mov	x19, x1
   19fcc:	nop
   19fd0:	sub	w3, w19, w1
   19fd4:	ldrsb	w4, [x19, #1]!
   19fd8:	add	w20, w3, w0
   19fdc:	cmp	w4, #0x30
   19fe0:	b.eq	19fd0 <scols_init_debug@@SMARTCOLS_2.25+0x5600>  // b.none
   19fe4:	ldr	x0, [x24]
   19fe8:	ldrh	w0, [x0, w4, sxtw #1]
   19fec:	tbnz	w0, #11, 1a18c <scols_init_debug@@SMARTCOLS_2.25+0x57bc>
   19ff0:	mov	x28, x19
   19ff4:	str	x19, [sp, #120]
   19ff8:	ldrsb	w0, [x28, #1]
   19ffc:	cmp	w0, #0x69
   1a000:	b.ne	19f5c <scols_init_debug@@SMARTCOLS_2.25+0x558c>  // b.any
   1a004:	ldrsb	w0, [x28, #2]
   1a008:	and	w0, w0, #0xffffffdf
   1a00c:	cmp	w0, #0x42
   1a010:	b.ne	19f70 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>  // b.any
   1a014:	ldrsb	w0, [x28, #3]
   1a018:	cbnz	w0, 19f70 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>
   1a01c:	mov	x19, #0x400                 	// #1024
   1a020:	ldrsb	w27, [x28]
   1a024:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a028:	add	x24, x24, #0xb60
   1a02c:	mov	x0, x24
   1a030:	mov	w1, w27
   1a034:	bl	7ce0 <strchr@plt>
   1a038:	cbz	x0, 1a22c <scols_init_debug@@SMARTCOLS_2.25+0x585c>
   1a03c:	sub	x1, x0, x24
   1a040:	add	w1, w1, #0x1
   1a044:	cbz	w1, 1a248 <scols_init_debug@@SMARTCOLS_2.25+0x5878>
   1a048:	sxtw	x2, w19
   1a04c:	umulh	x0, x25, x2
   1a050:	cbnz	x0, 1a218 <scols_init_debug@@SMARTCOLS_2.25+0x5848>
   1a054:	sub	w0, w1, #0x2
   1a058:	b	1a068 <scols_init_debug@@SMARTCOLS_2.25+0x5698>
   1a05c:	umulh	x3, x25, x2
   1a060:	sub	w0, w0, #0x1
   1a064:	cbnz	x3, 1a218 <scols_init_debug@@SMARTCOLS_2.25+0x5848>
   1a068:	mul	x25, x25, x2
   1a06c:	cmn	w0, #0x1
   1a070:	b.ne	1a05c <scols_init_debug@@SMARTCOLS_2.25+0x568c>  // b.any
   1a074:	mov	w0, #0x0                   	// #0
   1a078:	cbz	x23, 1a080 <scols_init_debug@@SMARTCOLS_2.25+0x56b0>
   1a07c:	str	w1, [x23]
   1a080:	cmp	x26, #0x0
   1a084:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   1a088:	b.eq	1a134 <scols_init_debug@@SMARTCOLS_2.25+0x5764>  // b.none
   1a08c:	sub	w1, w1, #0x2
   1a090:	mov	x5, #0x1                   	// #1
   1a094:	b	1a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x56d4>
   1a098:	umulh	x2, x5, x19
   1a09c:	sub	w1, w1, #0x1
   1a0a0:	cbnz	x2, 1a0b0 <scols_init_debug@@SMARTCOLS_2.25+0x56e0>
   1a0a4:	mul	x5, x5, x19
   1a0a8:	cmn	w1, #0x1
   1a0ac:	b.ne	1a098 <scols_init_debug@@SMARTCOLS_2.25+0x56c8>  // b.any
   1a0b0:	cmp	x26, #0xa
   1a0b4:	mov	x1, #0xa                   	// #10
   1a0b8:	b.ls	1a0d0 <scols_init_debug@@SMARTCOLS_2.25+0x5700>  // b.plast
   1a0bc:	nop
   1a0c0:	add	x1, x1, x1, lsl #2
   1a0c4:	cmp	x26, x1, lsl #1
   1a0c8:	lsl	x1, x1, #1
   1a0cc:	b.hi	1a0c0 <scols_init_debug@@SMARTCOLS_2.25+0x56f0>  // b.pmore
   1a0d0:	cbz	w20, 1a0ec <scols_init_debug@@SMARTCOLS_2.25+0x571c>
   1a0d4:	mov	w2, #0x0                   	// #0
   1a0d8:	add	x1, x1, x1, lsl #2
   1a0dc:	add	w2, w2, #0x1
   1a0e0:	cmp	w20, w2
   1a0e4:	lsl	x1, x1, #1
   1a0e8:	b.ne	1a0d8 <scols_init_debug@@SMARTCOLS_2.25+0x5708>  // b.any
   1a0ec:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
   1a0f0:	mov	x4, #0x1                   	// #1
   1a0f4:	movk	x8, #0xcccd
   1a0f8:	umulh	x6, x26, x8
   1a0fc:	add	x7, x4, x4, lsl #2
   1a100:	mov	x3, x4
   1a104:	cmp	x26, #0x9
   1a108:	lsl	x4, x7, #1
   1a10c:	lsr	x2, x6, #3
   1a110:	add	x2, x2, x2, lsl #2
   1a114:	sub	x2, x26, x2, lsl #1
   1a118:	lsr	x26, x6, #3
   1a11c:	cbz	x2, 1a130 <scols_init_debug@@SMARTCOLS_2.25+0x5760>
   1a120:	udiv	x3, x1, x3
   1a124:	udiv	x2, x3, x2
   1a128:	udiv	x2, x5, x2
   1a12c:	add	x25, x25, x2
   1a130:	b.hi	1a0f8 <scols_init_debug@@SMARTCOLS_2.25+0x5728>  // b.pmore
   1a134:	str	x25, [x22]
   1a138:	tbnz	w0, #31, 1a208 <scols_init_debug@@SMARTCOLS_2.25+0x5838>
   1a13c:	ldp	x25, x26, [sp, #64]
   1a140:	ldp	x27, x28, [sp, #80]
   1a144:	b	1a164 <scols_init_debug@@SMARTCOLS_2.25+0x5794>
   1a148:	cbnz	w0, 1a184 <scols_init_debug@@SMARTCOLS_2.25+0x57b4>
   1a14c:	nop
   1a150:	ldp	x25, x26, [sp, #64]
   1a154:	ldp	x27, x28, [sp, #80]
   1a158:	mov	w1, #0x16                  	// #22
   1a15c:	mov	w0, #0xffffffea            	// #-22
   1a160:	str	w1, [x21]
   1a164:	ldp	x19, x20, [sp, #16]
   1a168:	ldp	x21, x22, [sp, #32]
   1a16c:	ldp	x23, x24, [sp, #48]
   1a170:	ldp	x29, x30, [sp], #128
   1a174:	ret
   1a178:	sub	x1, x25, #0x1
   1a17c:	cmn	x1, #0x3
   1a180:	b.ls	19f3c <scols_init_debug@@SMARTCOLS_2.25+0x556c>  // b.plast
   1a184:	neg	w0, w0
   1a188:	b	1a138 <scols_init_debug@@SMARTCOLS_2.25+0x5768>
   1a18c:	str	wzr, [x21]
   1a190:	mov	x1, x27
   1a194:	mov	x0, x19
   1a198:	mov	w3, #0x0                   	// #0
   1a19c:	mov	w2, #0x0                   	// #0
   1a1a0:	str	xzr, [sp, #120]
   1a1a4:	bl	78d0 <__strtoul_internal@plt>
   1a1a8:	mov	x26, x0
   1a1ac:	ldr	x28, [sp, #120]
   1a1b0:	ldr	w0, [x21]
   1a1b4:	cmp	x28, x19
   1a1b8:	b.eq	1a148 <scols_init_debug@@SMARTCOLS_2.25+0x5778>  // b.none
   1a1bc:	cbz	w0, 1a1e4 <scols_init_debug@@SMARTCOLS_2.25+0x5814>
   1a1c0:	sub	x1, x26, #0x1
   1a1c4:	cmn	x1, #0x3
   1a1c8:	b.hi	1a184 <scols_init_debug@@SMARTCOLS_2.25+0x57b4>  // b.pmore
   1a1cc:	cbz	x28, 1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   1a1d0:	ldrsb	w0, [x28]
   1a1d4:	cbnz	w0, 19f50 <scols_init_debug@@SMARTCOLS_2.25+0x5580>
   1a1d8:	b	1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   1a1dc:	cbnz	w0, 19f70 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>
   1a1e0:	b	1a01c <scols_init_debug@@SMARTCOLS_2.25+0x564c>
   1a1e4:	cbnz	x26, 1a1cc <scols_init_debug@@SMARTCOLS_2.25+0x57fc>
   1a1e8:	b	19f50 <scols_init_debug@@SMARTCOLS_2.25+0x5580>
   1a1ec:	mov	w0, #0x0                   	// #0
   1a1f0:	ldp	x27, x28, [sp, #80]
   1a1f4:	str	x25, [x22]
   1a1f8:	ldp	x25, x26, [sp, #64]
   1a1fc:	b	1a164 <scols_init_debug@@SMARTCOLS_2.25+0x5794>
   1a200:	mov	x19, x1
   1a204:	b	19fe4 <scols_init_debug@@SMARTCOLS_2.25+0x5614>
   1a208:	neg	w1, w0
   1a20c:	ldp	x25, x26, [sp, #64]
   1a210:	ldp	x27, x28, [sp, #80]
   1a214:	b	1a160 <scols_init_debug@@SMARTCOLS_2.25+0x5790>
   1a218:	mov	w0, #0xffffffde            	// #-34
   1a21c:	cbnz	x23, 1a07c <scols_init_debug@@SMARTCOLS_2.25+0x56ac>
   1a220:	b	1a080 <scols_init_debug@@SMARTCOLS_2.25+0x56b0>
   1a224:	mov	x19, #0x3e8                 	// #1000
   1a228:	b	1a020 <scols_init_debug@@SMARTCOLS_2.25+0x5650>
   1a22c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a230:	add	x24, x1, #0xb70
   1a234:	mov	x0, x24
   1a238:	mov	w1, w27
   1a23c:	bl	7ce0 <strchr@plt>
   1a240:	cbnz	x0, 1a03c <scols_init_debug@@SMARTCOLS_2.25+0x566c>
   1a244:	b	1a150 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   1a248:	mov	w0, #0x0                   	// #0
   1a24c:	cbnz	x23, 1a07c <scols_init_debug@@SMARTCOLS_2.25+0x56ac>
   1a250:	ldp	x27, x28, [sp, #80]
   1a254:	str	x25, [x22]
   1a258:	ldp	x25, x26, [sp, #64]
   1a25c:	b	1a164 <scols_init_debug@@SMARTCOLS_2.25+0x5794>
   1a260:	mov	x2, #0x0                   	// #0
   1a264:	b	19e98 <scols_init_debug@@SMARTCOLS_2.25+0x54c8>
   1a268:	stp	x29, x30, [sp, #-48]!
   1a26c:	mov	x29, sp
   1a270:	stp	x21, x22, [sp, #32]
   1a274:	mov	x22, x1
   1a278:	cbz	x0, 1a2d8 <scols_init_debug@@SMARTCOLS_2.25+0x5908>
   1a27c:	mov	x21, x0
   1a280:	stp	x19, x20, [sp, #16]
   1a284:	mov	x20, x0
   1a288:	b	1a2a4 <scols_init_debug@@SMARTCOLS_2.25+0x58d4>
   1a28c:	bl	7b60 <__ctype_b_loc@plt>
   1a290:	ubfiz	x19, x19, #1, #8
   1a294:	ldr	x2, [x0]
   1a298:	ldrh	w2, [x2, x19]
   1a29c:	tbz	w2, #11, 1a2ac <scols_init_debug@@SMARTCOLS_2.25+0x58dc>
   1a2a0:	add	x20, x20, #0x1
   1a2a4:	ldrsb	w19, [x20]
   1a2a8:	cbnz	w19, 1a28c <scols_init_debug@@SMARTCOLS_2.25+0x58bc>
   1a2ac:	cbz	x22, 1a2b4 <scols_init_debug@@SMARTCOLS_2.25+0x58e4>
   1a2b0:	str	x20, [x22]
   1a2b4:	cmp	x20, x21
   1a2b8:	b.ls	1a2f0 <scols_init_debug@@SMARTCOLS_2.25+0x5920>  // b.plast
   1a2bc:	ldrsb	w1, [x20]
   1a2c0:	mov	w0, #0x1                   	// #1
   1a2c4:	ldp	x19, x20, [sp, #16]
   1a2c8:	cbnz	w1, 1a2e0 <scols_init_debug@@SMARTCOLS_2.25+0x5910>
   1a2cc:	ldp	x21, x22, [sp, #32]
   1a2d0:	ldp	x29, x30, [sp], #48
   1a2d4:	ret
   1a2d8:	cbz	x1, 1a2e0 <scols_init_debug@@SMARTCOLS_2.25+0x5910>
   1a2dc:	str	xzr, [x1]
   1a2e0:	mov	w0, #0x0                   	// #0
   1a2e4:	ldp	x21, x22, [sp, #32]
   1a2e8:	ldp	x29, x30, [sp], #48
   1a2ec:	ret
   1a2f0:	mov	w0, #0x0                   	// #0
   1a2f4:	ldp	x19, x20, [sp, #16]
   1a2f8:	b	1a2e4 <scols_init_debug@@SMARTCOLS_2.25+0x5914>
   1a2fc:	nop
   1a300:	stp	x29, x30, [sp, #-48]!
   1a304:	mov	x29, sp
   1a308:	stp	x21, x22, [sp, #32]
   1a30c:	mov	x22, x1
   1a310:	cbz	x0, 1a370 <scols_init_debug@@SMARTCOLS_2.25+0x59a0>
   1a314:	mov	x21, x0
   1a318:	stp	x19, x20, [sp, #16]
   1a31c:	mov	x20, x0
   1a320:	b	1a33c <scols_init_debug@@SMARTCOLS_2.25+0x596c>
   1a324:	bl	7b60 <__ctype_b_loc@plt>
   1a328:	ubfiz	x19, x19, #1, #8
   1a32c:	ldr	x2, [x0]
   1a330:	ldrh	w2, [x2, x19]
   1a334:	tbz	w2, #12, 1a344 <scols_init_debug@@SMARTCOLS_2.25+0x5974>
   1a338:	add	x20, x20, #0x1
   1a33c:	ldrsb	w19, [x20]
   1a340:	cbnz	w19, 1a324 <scols_init_debug@@SMARTCOLS_2.25+0x5954>
   1a344:	cbz	x22, 1a34c <scols_init_debug@@SMARTCOLS_2.25+0x597c>
   1a348:	str	x20, [x22]
   1a34c:	cmp	x20, x21
   1a350:	b.ls	1a388 <scols_init_debug@@SMARTCOLS_2.25+0x59b8>  // b.plast
   1a354:	ldrsb	w1, [x20]
   1a358:	mov	w0, #0x1                   	// #1
   1a35c:	ldp	x19, x20, [sp, #16]
   1a360:	cbnz	w1, 1a378 <scols_init_debug@@SMARTCOLS_2.25+0x59a8>
   1a364:	ldp	x21, x22, [sp, #32]
   1a368:	ldp	x29, x30, [sp], #48
   1a36c:	ret
   1a370:	cbz	x1, 1a378 <scols_init_debug@@SMARTCOLS_2.25+0x59a8>
   1a374:	str	xzr, [x1]
   1a378:	mov	w0, #0x0                   	// #0
   1a37c:	ldp	x21, x22, [sp, #32]
   1a380:	ldp	x29, x30, [sp], #48
   1a384:	ret
   1a388:	mov	w0, #0x0                   	// #0
   1a38c:	ldp	x19, x20, [sp, #16]
   1a390:	b	1a37c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>
   1a394:	nop
   1a398:	stp	x29, x30, [sp, #-128]!
   1a39c:	mov	x29, sp
   1a3a0:	stp	x19, x20, [sp, #16]
   1a3a4:	mov	x20, x0
   1a3a8:	mov	w0, #0xffffffd0            	// #-48
   1a3ac:	stp	x21, x22, [sp, #32]
   1a3b0:	mov	x21, x1
   1a3b4:	add	x22, sp, #0x80
   1a3b8:	add	x1, sp, #0x50
   1a3bc:	stp	x22, x22, [sp, #48]
   1a3c0:	str	x1, [sp, #64]
   1a3c4:	stp	w0, wzr, [sp, #72]
   1a3c8:	stp	x2, x3, [sp, #80]
   1a3cc:	stp	x4, x5, [sp, #96]
   1a3d0:	stp	x6, x7, [sp, #112]
   1a3d4:	b	1a420 <scols_init_debug@@SMARTCOLS_2.25+0x5a50>
   1a3d8:	ldr	x1, [x2]
   1a3dc:	add	x0, x2, #0xf
   1a3e0:	and	x0, x0, #0xfffffffffffffff8
   1a3e4:	str	x0, [sp, #48]
   1a3e8:	cbz	x1, 1a460 <scols_init_debug@@SMARTCOLS_2.25+0x5a90>
   1a3ec:	ldr	x2, [sp, #48]
   1a3f0:	add	x0, x2, #0xf
   1a3f4:	and	x0, x0, #0xfffffffffffffff8
   1a3f8:	str	x0, [sp, #48]
   1a3fc:	ldr	x19, [x2]
   1a400:	cbz	x19, 1a460 <scols_init_debug@@SMARTCOLS_2.25+0x5a90>
   1a404:	mov	x0, x20
   1a408:	bl	7b30 <strcmp@plt>
   1a40c:	cbz	w0, 1a47c <scols_init_debug@@SMARTCOLS_2.25+0x5aac>
   1a410:	mov	x1, x19
   1a414:	mov	x0, x20
   1a418:	bl	7b30 <strcmp@plt>
   1a41c:	cbz	w0, 1a480 <scols_init_debug@@SMARTCOLS_2.25+0x5ab0>
   1a420:	ldr	w3, [sp, #72]
   1a424:	ldr	x2, [sp, #48]
   1a428:	tbz	w3, #31, 1a3d8 <scols_init_debug@@SMARTCOLS_2.25+0x5a08>
   1a42c:	add	w0, w3, #0x8
   1a430:	str	w0, [sp, #72]
   1a434:	cmp	w0, #0x0
   1a438:	b.gt	1a3d8 <scols_init_debug@@SMARTCOLS_2.25+0x5a08>
   1a43c:	ldr	x1, [x22, w3, sxtw]
   1a440:	cbz	x1, 1a460 <scols_init_debug@@SMARTCOLS_2.25+0x5a90>
   1a444:	cbz	w0, 1a3f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a20>
   1a448:	add	w3, w3, #0x10
   1a44c:	str	w3, [sp, #72]
   1a450:	cmp	w3, #0x0
   1a454:	b.gt	1a3f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a20>
   1a458:	add	x2, x22, w0, sxtw
   1a45c:	b	1a3fc <scols_init_debug@@SMARTCOLS_2.25+0x5a2c>
   1a460:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a464:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a468:	mov	x3, x20
   1a46c:	mov	x2, x21
   1a470:	ldr	w0, [x0, #2048]
   1a474:	add	x1, x1, #0xb50
   1a478:	bl	7fa0 <errx@plt>
   1a47c:	mov	w0, #0x1                   	// #1
   1a480:	ldp	x19, x20, [sp, #16]
   1a484:	ldp	x21, x22, [sp, #32]
   1a488:	ldp	x29, x30, [sp], #128
   1a48c:	ret
   1a490:	cbz	x1, 1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x5aec>
   1a494:	add	x3, x0, x1
   1a498:	sxtb	w2, w2
   1a49c:	b	1a4b0 <scols_init_debug@@SMARTCOLS_2.25+0x5ae0>
   1a4a0:	b.eq	1a4c0 <scols_init_debug@@SMARTCOLS_2.25+0x5af0>  // b.none
   1a4a4:	add	x0, x0, #0x1
   1a4a8:	cmp	x3, x0
   1a4ac:	b.eq	1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x5aec>  // b.none
   1a4b0:	ldrsb	w1, [x0]
   1a4b4:	cmp	w2, w1
   1a4b8:	cbnz	w1, 1a4a0 <scols_init_debug@@SMARTCOLS_2.25+0x5ad0>
   1a4bc:	mov	x0, #0x0                   	// #0
   1a4c0:	ret
   1a4c4:	nop
   1a4c8:	stp	x29, x30, [sp, #-32]!
   1a4cc:	mov	w2, #0xa                   	// #10
   1a4d0:	mov	x29, sp
   1a4d4:	stp	x19, x20, [sp, #16]
   1a4d8:	mov	x20, x1
   1a4dc:	mov	x19, x0
   1a4e0:	bl	19e48 <scols_init_debug@@SMARTCOLS_2.25+0x5478>
   1a4e4:	mov	w1, #0xffff                	// #65535
   1a4e8:	cmp	w0, w1
   1a4ec:	b.hi	1a4fc <scols_init_debug@@SMARTCOLS_2.25+0x5b2c>  // b.pmore
   1a4f0:	ldp	x19, x20, [sp, #16]
   1a4f4:	ldp	x29, x30, [sp], #32
   1a4f8:	ret
   1a4fc:	mov	x1, x20
   1a500:	mov	x0, x19
   1a504:	bl	19e08 <scols_init_debug@@SMARTCOLS_2.25+0x5438>
   1a508:	stp	x29, x30, [sp, #-32]!
   1a50c:	mov	w2, #0x10                  	// #16
   1a510:	mov	x29, sp
   1a514:	stp	x19, x20, [sp, #16]
   1a518:	mov	x20, x1
   1a51c:	mov	x19, x0
   1a520:	bl	19e48 <scols_init_debug@@SMARTCOLS_2.25+0x5478>
   1a524:	mov	w1, #0xffff                	// #65535
   1a528:	cmp	w0, w1
   1a52c:	b.hi	1a53c <scols_init_debug@@SMARTCOLS_2.25+0x5b6c>  // b.pmore
   1a530:	ldp	x19, x20, [sp, #16]
   1a534:	ldp	x29, x30, [sp], #32
   1a538:	ret
   1a53c:	mov	x1, x20
   1a540:	mov	x0, x19
   1a544:	bl	19e08 <scols_init_debug@@SMARTCOLS_2.25+0x5438>
   1a548:	mov	w2, #0xa                   	// #10
   1a54c:	b	19e48 <scols_init_debug@@SMARTCOLS_2.25+0x5478>
   1a550:	mov	w2, #0x10                  	// #16
   1a554:	b	19e48 <scols_init_debug@@SMARTCOLS_2.25+0x5478>
   1a558:	stp	x29, x30, [sp, #-64]!
   1a55c:	mov	x29, sp
   1a560:	stp	x19, x20, [sp, #16]
   1a564:	mov	x19, x0
   1a568:	stp	x21, x22, [sp, #32]
   1a56c:	mov	x21, x1
   1a570:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a574:	str	xzr, [sp, #56]
   1a578:	bl	8050 <__errno_location@plt>
   1a57c:	str	wzr, [x0]
   1a580:	cbz	x19, 1a594 <scols_init_debug@@SMARTCOLS_2.25+0x5bc4>
   1a584:	mov	x20, x0
   1a588:	ldrsb	w0, [x19]
   1a58c:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a590:	cbnz	w0, 1a5ac <scols_init_debug@@SMARTCOLS_2.25+0x5bdc>
   1a594:	ldr	w0, [x22, #2048]
   1a598:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a59c:	mov	x3, x19
   1a5a0:	mov	x2, x21
   1a5a4:	add	x1, x1, #0xb50
   1a5a8:	bl	7fa0 <errx@plt>
   1a5ac:	add	x1, sp, #0x38
   1a5b0:	mov	x0, x19
   1a5b4:	mov	w3, #0x0                   	// #0
   1a5b8:	mov	w2, #0xa                   	// #10
   1a5bc:	bl	77f0 <__strtol_internal@plt>
   1a5c0:	ldr	w1, [x20]
   1a5c4:	cbnz	w1, 1a5f0 <scols_init_debug@@SMARTCOLS_2.25+0x5c20>
   1a5c8:	ldr	x1, [sp, #56]
   1a5cc:	cmp	x1, x19
   1a5d0:	b.eq	1a594 <scols_init_debug@@SMARTCOLS_2.25+0x5bc4>  // b.none
   1a5d4:	cbz	x1, 1a5e0 <scols_init_debug@@SMARTCOLS_2.25+0x5c10>
   1a5d8:	ldrsb	w1, [x1]
   1a5dc:	cbnz	w1, 1a594 <scols_init_debug@@SMARTCOLS_2.25+0x5bc4>
   1a5e0:	ldp	x19, x20, [sp, #16]
   1a5e4:	ldp	x21, x22, [sp, #32]
   1a5e8:	ldp	x29, x30, [sp], #64
   1a5ec:	ret
   1a5f0:	ldr	w0, [x22, #2048]
   1a5f4:	cmp	w1, #0x22
   1a5f8:	b.ne	1a594 <scols_init_debug@@SMARTCOLS_2.25+0x5bc4>  // b.any
   1a5fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a600:	mov	x3, x19
   1a604:	mov	x2, x21
   1a608:	add	x1, x1, #0xb50
   1a60c:	bl	81a0 <err@plt>
   1a610:	stp	x29, x30, [sp, #-32]!
   1a614:	mov	x29, sp
   1a618:	stp	x19, x20, [sp, #16]
   1a61c:	mov	x19, x1
   1a620:	mov	x20, x0
   1a624:	bl	1a558 <scols_init_debug@@SMARTCOLS_2.25+0x5b88>
   1a628:	mov	x2, #0x80000000            	// #2147483648
   1a62c:	add	x2, x0, x2
   1a630:	mov	x1, #0xffffffff            	// #4294967295
   1a634:	cmp	x2, x1
   1a638:	b.hi	1a648 <scols_init_debug@@SMARTCOLS_2.25+0x5c78>  // b.pmore
   1a63c:	ldp	x19, x20, [sp, #16]
   1a640:	ldp	x29, x30, [sp], #32
   1a644:	ret
   1a648:	bl	8050 <__errno_location@plt>
   1a64c:	mov	x4, x0
   1a650:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a654:	mov	w5, #0x22                  	// #34
   1a658:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a65c:	mov	x3, x20
   1a660:	ldr	w0, [x0, #2048]
   1a664:	mov	x2, x19
   1a668:	str	w5, [x4]
   1a66c:	add	x1, x1, #0xb50
   1a670:	bl	81a0 <err@plt>
   1a674:	nop
   1a678:	stp	x29, x30, [sp, #-32]!
   1a67c:	mov	x29, sp
   1a680:	stp	x19, x20, [sp, #16]
   1a684:	mov	x19, x1
   1a688:	mov	x20, x0
   1a68c:	bl	1a610 <scols_init_debug@@SMARTCOLS_2.25+0x5c40>
   1a690:	add	w2, w0, #0x8, lsl #12
   1a694:	mov	w1, #0xffff                	// #65535
   1a698:	cmp	w2, w1
   1a69c:	b.hi	1a6ac <scols_init_debug@@SMARTCOLS_2.25+0x5cdc>  // b.pmore
   1a6a0:	ldp	x19, x20, [sp, #16]
   1a6a4:	ldp	x29, x30, [sp], #32
   1a6a8:	ret
   1a6ac:	bl	8050 <__errno_location@plt>
   1a6b0:	mov	x4, x0
   1a6b4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a6b8:	mov	w5, #0x22                  	// #34
   1a6bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a6c0:	mov	x3, x20
   1a6c4:	ldr	w0, [x0, #2048]
   1a6c8:	mov	x2, x19
   1a6cc:	str	w5, [x4]
   1a6d0:	add	x1, x1, #0xb50
   1a6d4:	bl	81a0 <err@plt>
   1a6d8:	mov	w2, #0xa                   	// #10
   1a6dc:	b	19d40 <scols_init_debug@@SMARTCOLS_2.25+0x5370>
   1a6e0:	mov	w2, #0x10                  	// #16
   1a6e4:	b	19d40 <scols_init_debug@@SMARTCOLS_2.25+0x5370>
   1a6e8:	stp	x29, x30, [sp, #-64]!
   1a6ec:	mov	x29, sp
   1a6f0:	stp	x19, x20, [sp, #16]
   1a6f4:	mov	x19, x0
   1a6f8:	stp	x21, x22, [sp, #32]
   1a6fc:	mov	x21, x1
   1a700:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a704:	str	xzr, [sp, #56]
   1a708:	bl	8050 <__errno_location@plt>
   1a70c:	str	wzr, [x0]
   1a710:	cbz	x19, 1a724 <scols_init_debug@@SMARTCOLS_2.25+0x5d54>
   1a714:	mov	x20, x0
   1a718:	ldrsb	w0, [x19]
   1a71c:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a720:	cbnz	w0, 1a73c <scols_init_debug@@SMARTCOLS_2.25+0x5d6c>
   1a724:	ldr	w0, [x22, #2048]
   1a728:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a72c:	mov	x3, x19
   1a730:	mov	x2, x21
   1a734:	add	x1, x1, #0xb50
   1a738:	bl	7fa0 <errx@plt>
   1a73c:	mov	x0, x19
   1a740:	add	x1, sp, #0x38
   1a744:	bl	7470 <strtod@plt>
   1a748:	ldr	w0, [x20]
   1a74c:	cbnz	w0, 1a778 <scols_init_debug@@SMARTCOLS_2.25+0x5da8>
   1a750:	ldr	x0, [sp, #56]
   1a754:	cmp	x0, x19
   1a758:	b.eq	1a724 <scols_init_debug@@SMARTCOLS_2.25+0x5d54>  // b.none
   1a75c:	cbz	x0, 1a768 <scols_init_debug@@SMARTCOLS_2.25+0x5d98>
   1a760:	ldrsb	w0, [x0]
   1a764:	cbnz	w0, 1a724 <scols_init_debug@@SMARTCOLS_2.25+0x5d54>
   1a768:	ldp	x19, x20, [sp, #16]
   1a76c:	ldp	x21, x22, [sp, #32]
   1a770:	ldp	x29, x30, [sp], #64
   1a774:	ret
   1a778:	cmp	w0, #0x22
   1a77c:	ldr	w0, [x22, #2048]
   1a780:	b.ne	1a724 <scols_init_debug@@SMARTCOLS_2.25+0x5d54>  // b.any
   1a784:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a788:	mov	x3, x19
   1a78c:	mov	x2, x21
   1a790:	add	x1, x1, #0xb50
   1a794:	bl	81a0 <err@plt>
   1a798:	stp	x29, x30, [sp, #-64]!
   1a79c:	mov	x29, sp
   1a7a0:	stp	x19, x20, [sp, #16]
   1a7a4:	mov	x19, x0
   1a7a8:	stp	x21, x22, [sp, #32]
   1a7ac:	mov	x21, x1
   1a7b0:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a7b4:	str	xzr, [sp, #56]
   1a7b8:	bl	8050 <__errno_location@plt>
   1a7bc:	str	wzr, [x0]
   1a7c0:	cbz	x19, 1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   1a7c4:	mov	x20, x0
   1a7c8:	ldrsb	w0, [x19]
   1a7cc:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a7d0:	cbnz	w0, 1a7ec <scols_init_debug@@SMARTCOLS_2.25+0x5e1c>
   1a7d4:	ldr	w0, [x22, #2048]
   1a7d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a7dc:	mov	x3, x19
   1a7e0:	mov	x2, x21
   1a7e4:	add	x1, x1, #0xb50
   1a7e8:	bl	7fa0 <errx@plt>
   1a7ec:	add	x1, sp, #0x38
   1a7f0:	mov	x0, x19
   1a7f4:	mov	w2, #0xa                   	// #10
   1a7f8:	bl	7b80 <strtol@plt>
   1a7fc:	ldr	w1, [x20]
   1a800:	cbnz	w1, 1a82c <scols_init_debug@@SMARTCOLS_2.25+0x5e5c>
   1a804:	ldr	x1, [sp, #56]
   1a808:	cmp	x1, x19
   1a80c:	b.eq	1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>  // b.none
   1a810:	cbz	x1, 1a81c <scols_init_debug@@SMARTCOLS_2.25+0x5e4c>
   1a814:	ldrsb	w1, [x1]
   1a818:	cbnz	w1, 1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   1a81c:	ldp	x19, x20, [sp, #16]
   1a820:	ldp	x21, x22, [sp, #32]
   1a824:	ldp	x29, x30, [sp], #64
   1a828:	ret
   1a82c:	ldr	w0, [x22, #2048]
   1a830:	cmp	w1, #0x22
   1a834:	b.ne	1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>  // b.any
   1a838:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a83c:	mov	x3, x19
   1a840:	mov	x2, x21
   1a844:	add	x1, x1, #0xb50
   1a848:	bl	81a0 <err@plt>
   1a84c:	nop
   1a850:	stp	x29, x30, [sp, #-64]!
   1a854:	mov	x29, sp
   1a858:	stp	x19, x20, [sp, #16]
   1a85c:	mov	x19, x0
   1a860:	stp	x21, x22, [sp, #32]
   1a864:	mov	x21, x1
   1a868:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a86c:	str	xzr, [sp, #56]
   1a870:	bl	8050 <__errno_location@plt>
   1a874:	str	wzr, [x0]
   1a878:	cbz	x19, 1a88c <scols_init_debug@@SMARTCOLS_2.25+0x5ebc>
   1a87c:	mov	x20, x0
   1a880:	ldrsb	w0, [x19]
   1a884:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a888:	cbnz	w0, 1a8a4 <scols_init_debug@@SMARTCOLS_2.25+0x5ed4>
   1a88c:	ldr	w0, [x22, #2048]
   1a890:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a894:	mov	x3, x19
   1a898:	mov	x2, x21
   1a89c:	add	x1, x1, #0xb50
   1a8a0:	bl	7fa0 <errx@plt>
   1a8a4:	add	x1, sp, #0x38
   1a8a8:	mov	x0, x19
   1a8ac:	mov	w2, #0xa                   	// #10
   1a8b0:	bl	7330 <strtoul@plt>
   1a8b4:	ldr	w1, [x20]
   1a8b8:	cbnz	w1, 1a8e4 <scols_init_debug@@SMARTCOLS_2.25+0x5f14>
   1a8bc:	ldr	x1, [sp, #56]
   1a8c0:	cmp	x1, x19
   1a8c4:	b.eq	1a88c <scols_init_debug@@SMARTCOLS_2.25+0x5ebc>  // b.none
   1a8c8:	cbz	x1, 1a8d4 <scols_init_debug@@SMARTCOLS_2.25+0x5f04>
   1a8cc:	ldrsb	w1, [x1]
   1a8d0:	cbnz	w1, 1a88c <scols_init_debug@@SMARTCOLS_2.25+0x5ebc>
   1a8d4:	ldp	x19, x20, [sp, #16]
   1a8d8:	ldp	x21, x22, [sp, #32]
   1a8dc:	ldp	x29, x30, [sp], #64
   1a8e0:	ret
   1a8e4:	ldr	w0, [x22, #2048]
   1a8e8:	cmp	w1, #0x22
   1a8ec:	b.ne	1a88c <scols_init_debug@@SMARTCOLS_2.25+0x5ebc>  // b.any
   1a8f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a8f4:	mov	x3, x19
   1a8f8:	mov	x2, x21
   1a8fc:	add	x1, x1, #0xb50
   1a900:	bl	81a0 <err@plt>
   1a904:	nop
   1a908:	stp	x29, x30, [sp, #-48]!
   1a90c:	mov	x29, sp
   1a910:	stp	x19, x20, [sp, #16]
   1a914:	mov	x19, x1
   1a918:	mov	x20, x0
   1a91c:	add	x1, sp, #0x28
   1a920:	bl	1a260 <scols_init_debug@@SMARTCOLS_2.25+0x5890>
   1a924:	cbz	w0, 1a95c <scols_init_debug@@SMARTCOLS_2.25+0x5f8c>
   1a928:	bl	8050 <__errno_location@plt>
   1a92c:	ldr	w1, [x0]
   1a930:	adrp	x2, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1a934:	mov	x3, x20
   1a938:	ldr	w0, [x2, #2048]
   1a93c:	mov	x2, x19
   1a940:	cbz	w1, 1a950 <scols_init_debug@@SMARTCOLS_2.25+0x5f80>
   1a944:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a948:	add	x1, x1, #0xb50
   1a94c:	bl	81a0 <err@plt>
   1a950:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1a954:	add	x1, x1, #0xb50
   1a958:	bl	7fa0 <errx@plt>
   1a95c:	ldp	x19, x20, [sp, #16]
   1a960:	ldr	x0, [sp, #40]
   1a964:	ldp	x29, x30, [sp], #48
   1a968:	ret
   1a96c:	nop
   1a970:	stp	x29, x30, [sp, #-32]!
   1a974:	mov	x29, sp
   1a978:	str	x19, [sp, #16]
   1a97c:	mov	x19, x1
   1a980:	mov	x1, x2
   1a984:	bl	1a6e8 <scols_init_debug@@SMARTCOLS_2.25+0x5d18>
   1a988:	fcvtzs	d2, d0
   1a98c:	mov	x0, #0x848000000000        	// #145685290680320
   1a990:	movk	x0, #0x412e, lsl #48
   1a994:	fmov	d1, x0
   1a998:	scvtf	d3, d2
   1a99c:	fsub	d0, d0, d3
   1a9a0:	fmul	d0, d0, d1
   1a9a4:	fcvtzs	d0, d0
   1a9a8:	stp	d2, d0, [x19]
   1a9ac:	ldr	x19, [sp, #16]
   1a9b0:	ldp	x29, x30, [sp], #32
   1a9b4:	ret
   1a9b8:	mov	w2, w0
   1a9bc:	mov	x0, x1
   1a9c0:	and	w1, w2, #0xf000
   1a9c4:	add	x14, x0, #0x1
   1a9c8:	cmp	w1, #0x4, lsl #12
   1a9cc:	add	x13, x0, #0x2
   1a9d0:	add	x12, x0, #0x3
   1a9d4:	add	x11, x0, #0x4
   1a9d8:	add	x10, x0, #0x5
   1a9dc:	add	x9, x0, #0x6
   1a9e0:	add	x8, x0, #0x7
   1a9e4:	add	x7, x0, #0x8
   1a9e8:	add	x6, x0, #0x9
   1a9ec:	b.eq	1ab58 <scols_init_debug@@SMARTCOLS_2.25+0x6188>  // b.none
   1a9f0:	cmp	w1, #0xa, lsl #12
   1a9f4:	b.eq	1aa4c <scols_init_debug@@SMARTCOLS_2.25+0x607c>  // b.none
   1a9f8:	cmp	w1, #0x2, lsl #12
   1a9fc:	b.eq	1ab78 <scols_init_debug@@SMARTCOLS_2.25+0x61a8>  // b.none
   1aa00:	cmp	w1, #0x6, lsl #12
   1aa04:	b.eq	1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x6198>  // b.none
   1aa08:	cmp	w1, #0xc, lsl #12
   1aa0c:	b.eq	1ab88 <scols_init_debug@@SMARTCOLS_2.25+0x61b8>  // b.none
   1aa10:	cmp	w1, #0x1, lsl #12
   1aa14:	b.eq	1ab98 <scols_init_debug@@SMARTCOLS_2.25+0x61c8>  // b.none
   1aa18:	cmp	w1, #0x8, lsl #12
   1aa1c:	b.eq	1aba8 <scols_init_debug@@SMARTCOLS_2.25+0x61d8>  // b.none
   1aa20:	mov	x4, x6
   1aa24:	mov	x6, x7
   1aa28:	mov	x7, x8
   1aa2c:	mov	x8, x9
   1aa30:	mov	x9, x10
   1aa34:	mov	x10, x11
   1aa38:	mov	x11, x12
   1aa3c:	mov	x12, x13
   1aa40:	mov	x13, x14
   1aa44:	mov	x14, x0
   1aa48:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1aa4c:	mov	x4, x0
   1aa50:	mov	w1, #0x6c                  	// #108
   1aa54:	strb	w1, [x4], #10
   1aa58:	tst	x2, #0x100
   1aa5c:	mov	w5, #0x2d                  	// #45
   1aa60:	mov	w3, #0x72                  	// #114
   1aa64:	csel	w3, w3, w5, ne  // ne = any
   1aa68:	tst	x2, #0x80
   1aa6c:	strb	w3, [x14]
   1aa70:	mov	w3, #0x77                  	// #119
   1aa74:	csel	w3, w3, w5, ne  // ne = any
   1aa78:	strb	w3, [x13]
   1aa7c:	and	w1, w2, #0x40
   1aa80:	tbz	w2, #11, 1ab20 <scols_init_debug@@SMARTCOLS_2.25+0x6150>
   1aa84:	cmp	w1, #0x0
   1aa88:	mov	w3, #0x53                  	// #83
   1aa8c:	mov	w1, #0x73                  	// #115
   1aa90:	csel	w1, w1, w3, ne  // ne = any
   1aa94:	tst	x2, #0x20
   1aa98:	strb	w1, [x12]
   1aa9c:	mov	w5, #0x2d                  	// #45
   1aaa0:	mov	w3, #0x72                  	// #114
   1aaa4:	csel	w3, w3, w5, ne  // ne = any
   1aaa8:	tst	x2, #0x10
   1aaac:	strb	w3, [x11]
   1aab0:	mov	w3, #0x77                  	// #119
   1aab4:	csel	w3, w3, w5, ne  // ne = any
   1aab8:	strb	w3, [x10]
   1aabc:	and	w1, w2, #0x8
   1aac0:	tbz	w2, #10, 1ab48 <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   1aac4:	cmp	w1, #0x0
   1aac8:	mov	w3, #0x53                  	// #83
   1aacc:	mov	w1, #0x73                  	// #115
   1aad0:	csel	w1, w1, w3, ne  // ne = any
   1aad4:	tst	x2, #0x4
   1aad8:	strb	w1, [x9]
   1aadc:	mov	w5, #0x2d                  	// #45
   1aae0:	mov	w3, #0x72                  	// #114
   1aae4:	csel	w3, w3, w5, ne  // ne = any
   1aae8:	tst	x2, #0x2
   1aaec:	strb	w3, [x8]
   1aaf0:	mov	w3, #0x77                  	// #119
   1aaf4:	csel	w3, w3, w5, ne  // ne = any
   1aaf8:	strb	w3, [x7]
   1aafc:	and	w1, w2, #0x1
   1ab00:	tbz	w2, #9, 1ab30 <scols_init_debug@@SMARTCOLS_2.25+0x6160>
   1ab04:	cmp	w1, #0x0
   1ab08:	mov	w2, #0x54                  	// #84
   1ab0c:	mov	w1, #0x74                  	// #116
   1ab10:	csel	w1, w1, w2, ne  // ne = any
   1ab14:	strb	w1, [x6]
   1ab18:	strb	wzr, [x4]
   1ab1c:	ret
   1ab20:	cmp	w1, #0x0
   1ab24:	mov	w1, #0x78                  	// #120
   1ab28:	csel	w1, w1, w5, ne  // ne = any
   1ab2c:	b	1aa94 <scols_init_debug@@SMARTCOLS_2.25+0x60c4>
   1ab30:	cmp	w1, #0x0
   1ab34:	mov	w1, #0x78                  	// #120
   1ab38:	csel	w1, w1, w5, ne  // ne = any
   1ab3c:	strb	w1, [x6]
   1ab40:	strb	wzr, [x4]
   1ab44:	ret
   1ab48:	cmp	w1, #0x0
   1ab4c:	mov	w1, #0x78                  	// #120
   1ab50:	csel	w1, w1, w5, ne  // ne = any
   1ab54:	b	1aad4 <scols_init_debug@@SMARTCOLS_2.25+0x6104>
   1ab58:	mov	x4, x0
   1ab5c:	mov	w1, #0x64                  	// #100
   1ab60:	strb	w1, [x4], #10
   1ab64:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1ab68:	mov	x4, x0
   1ab6c:	mov	w1, #0x62                  	// #98
   1ab70:	strb	w1, [x4], #10
   1ab74:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1ab78:	mov	x4, x0
   1ab7c:	mov	w1, #0x63                  	// #99
   1ab80:	strb	w1, [x4], #10
   1ab84:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1ab88:	mov	x4, x0
   1ab8c:	mov	w1, #0x73                  	// #115
   1ab90:	strb	w1, [x4], #10
   1ab94:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1ab98:	mov	x4, x0
   1ab9c:	mov	w1, #0x70                  	// #112
   1aba0:	strb	w1, [x4], #10
   1aba4:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1aba8:	mov	x4, x0
   1abac:	mov	w1, #0x2d                  	// #45
   1abb0:	strb	w1, [x4], #10
   1abb4:	b	1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x6088>
   1abb8:	stp	x29, x30, [sp, #-96]!
   1abbc:	mov	x29, sp
   1abc0:	stp	x19, x20, [sp, #16]
   1abc4:	stp	x21, x22, [sp, #32]
   1abc8:	add	x21, sp, #0x38
   1abcc:	mov	x4, x21
   1abd0:	tbz	w0, #1, 1abe0 <scols_init_debug@@SMARTCOLS_2.25+0x6210>
   1abd4:	add	x4, x21, #0x1
   1abd8:	mov	w2, #0x20                  	// #32
   1abdc:	strb	w2, [sp, #56]
   1abe0:	mov	w2, #0xa                   	// #10
   1abe4:	mov	x5, #0x1                   	// #1
   1abe8:	lsl	x3, x5, x2
   1abec:	cmp	x1, x3
   1abf0:	b.cc	1ad04 <scols_init_debug@@SMARTCOLS_2.25+0x6334>  // b.lo, b.ul, b.last
   1abf4:	add	w2, w2, #0xa
   1abf8:	cmp	w2, #0x46
   1abfc:	b.ne	1abe8 <scols_init_debug@@SMARTCOLS_2.25+0x6218>  // b.any
   1ac00:	mov	w19, #0x3c                  	// #60
   1ac04:	mov	w8, #0xcccd                	// #52429
   1ac08:	adrp	x6, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1ac0c:	movk	w8, #0xcccc, lsl #16
   1ac10:	add	x6, x6, #0xb80
   1ac14:	mov	x5, #0xffffffffffffffff    	// #-1
   1ac18:	and	w7, w0, #0x1
   1ac1c:	umull	x8, w19, w8
   1ac20:	lsl	x5, x5, x19
   1ac24:	lsr	x19, x1, x19
   1ac28:	bic	x5, x1, x5
   1ac2c:	mov	w3, w19
   1ac30:	lsr	x8, x8, #35
   1ac34:	ldrsb	w1, [x6, w8, sxtw]
   1ac38:	strb	w1, [x4]
   1ac3c:	cmp	w1, #0x42
   1ac40:	add	x1, x4, #0x1
   1ac44:	csel	w7, w7, wzr, ne  // ne = any
   1ac48:	cbz	w7, 1ac58 <scols_init_debug@@SMARTCOLS_2.25+0x6288>
   1ac4c:	add	x1, x4, #0x3
   1ac50:	mov	w6, #0x4269                	// #17001
   1ac54:	sturh	w6, [x4, #1]
   1ac58:	strb	wzr, [x1]
   1ac5c:	cbz	x5, 1ad18 <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   1ac60:	sub	w2, w2, #0x14
   1ac64:	lsr	x2, x5, x2
   1ac68:	tbz	w0, #2, 1ad4c <scols_init_debug@@SMARTCOLS_2.25+0x637c>
   1ac6c:	add	x2, x2, #0x5
   1ac70:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   1ac74:	movk	x0, #0xcccd
   1ac78:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
   1ac7c:	movk	x4, #0x1999, lsl #48
   1ac80:	umulh	x20, x2, x0
   1ac84:	lsr	x20, x20, #3
   1ac88:	mul	x1, x20, x0
   1ac8c:	umulh	x0, x20, x0
   1ac90:	ror	x1, x1, #1
   1ac94:	lsr	x0, x0, #3
   1ac98:	cmp	x1, x4
   1ac9c:	csel	x20, x20, x0, hi  // hi = pmore
   1aca0:	cbz	x20, 1ad18 <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   1aca4:	bl	7620 <localeconv@plt>
   1aca8:	cbz	x0, 1ad7c <scols_init_debug@@SMARTCOLS_2.25+0x63ac>
   1acac:	ldr	x4, [x0]
   1acb0:	cbz	x4, 1ad7c <scols_init_debug@@SMARTCOLS_2.25+0x63ac>
   1acb4:	ldrsb	w1, [x4]
   1acb8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1acbc:	add	x0, x0, #0xd38
   1acc0:	cmp	w1, #0x0
   1acc4:	csel	x4, x0, x4, eq  // eq = none
   1acc8:	mov	x6, x21
   1accc:	mov	x5, x20
   1acd0:	mov	w3, w19
   1acd4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1acd8:	add	x2, x2, #0xb88
   1acdc:	add	x22, sp, #0x40
   1ace0:	mov	x1, #0x20                  	// #32
   1ace4:	mov	x0, x22
   1ace8:	bl	7610 <snprintf@plt>
   1acec:	mov	x0, x22
   1acf0:	bl	79b0 <strdup@plt>
   1acf4:	ldp	x19, x20, [sp, #16]
   1acf8:	ldp	x21, x22, [sp, #32]
   1acfc:	ldp	x29, x30, [sp], #96
   1ad00:	ret
   1ad04:	subs	w19, w2, #0xa
   1ad08:	b.ne	1ac04 <scols_init_debug@@SMARTCOLS_2.25+0x6234>  // b.any
   1ad0c:	mov	w3, w1
   1ad10:	mov	w0, #0x42                  	// #66
   1ad14:	strh	w0, [x4]
   1ad18:	mov	x4, x21
   1ad1c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1ad20:	add	x2, x2, #0xb98
   1ad24:	add	x22, sp, #0x40
   1ad28:	mov	x1, #0x20                  	// #32
   1ad2c:	mov	x0, x22
   1ad30:	bl	7610 <snprintf@plt>
   1ad34:	mov	x0, x22
   1ad38:	bl	79b0 <strdup@plt>
   1ad3c:	ldp	x19, x20, [sp, #16]
   1ad40:	ldp	x21, x22, [sp, #32]
   1ad44:	ldp	x29, x30, [sp], #96
   1ad48:	ret
   1ad4c:	add	x2, x2, #0x32
   1ad50:	mov	x5, #0xf5c3                	// #62915
   1ad54:	movk	x5, #0x5c28, lsl #16
   1ad58:	lsr	x20, x2, #2
   1ad5c:	movk	x5, #0xc28f, lsl #32
   1ad60:	movk	x5, #0x28f5, lsl #48
   1ad64:	umulh	x20, x20, x5
   1ad68:	lsr	x20, x20, #2
   1ad6c:	cmp	x20, #0xa
   1ad70:	b.ne	1aca0 <scols_init_debug@@SMARTCOLS_2.25+0x62d0>  // b.any
   1ad74:	add	w3, w19, #0x1
   1ad78:	b	1ad18 <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   1ad7c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1ad80:	add	x4, x4, #0xd38
   1ad84:	b	1acc8 <scols_init_debug@@SMARTCOLS_2.25+0x62f8>
   1ad88:	cbz	x0, 1ae84 <scols_init_debug@@SMARTCOLS_2.25+0x64b4>
   1ad8c:	stp	x29, x30, [sp, #-64]!
   1ad90:	mov	x29, sp
   1ad94:	stp	x19, x20, [sp, #16]
   1ad98:	mov	x20, x0
   1ad9c:	ldrsb	w4, [x0]
   1ada0:	cbz	w4, 1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x64a4>
   1ada4:	cmp	x1, #0x0
   1ada8:	stp	x21, x22, [sp, #32]
   1adac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   1adb0:	stp	x23, x24, [sp, #48]
   1adb4:	mov	x21, x2
   1adb8:	mov	x23, x1
   1adbc:	mov	x22, x3
   1adc0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
   1adc4:	b.eq	1ae6c <scols_init_debug@@SMARTCOLS_2.25+0x649c>  // b.none
   1adc8:	mov	x19, #0x0                   	// #0
   1adcc:	nop
   1add0:	cmp	w4, #0x2c
   1add4:	ldrsb	w4, [x20, #1]
   1add8:	b.eq	1ae04 <scols_init_debug@@SMARTCOLS_2.25+0x6434>  // b.none
   1addc:	cbz	w4, 1ae0c <scols_init_debug@@SMARTCOLS_2.25+0x643c>
   1ade0:	add	x20, x20, #0x1
   1ade4:	cmp	x21, x19
   1ade8:	b.hi	1add0 <scols_init_debug@@SMARTCOLS_2.25+0x6400>  // b.pmore
   1adec:	mov	w0, #0xfffffffe            	// #-2
   1adf0:	ldp	x19, x20, [sp, #16]
   1adf4:	ldp	x21, x22, [sp, #32]
   1adf8:	ldp	x23, x24, [sp, #48]
   1adfc:	ldp	x29, x30, [sp], #64
   1ae00:	ret
   1ae04:	mov	x24, x20
   1ae08:	cbnz	w4, 1ae10 <scols_init_debug@@SMARTCOLS_2.25+0x6440>
   1ae0c:	add	x24, x20, #0x1
   1ae10:	cmp	x0, x24
   1ae14:	b.cs	1ae6c <scols_init_debug@@SMARTCOLS_2.25+0x649c>  // b.hs, b.nlast
   1ae18:	sub	x1, x24, x0
   1ae1c:	blr	x22
   1ae20:	cmn	w0, #0x1
   1ae24:	b.eq	1ae6c <scols_init_debug@@SMARTCOLS_2.25+0x649c>  // b.none
   1ae28:	str	w0, [x23, x19, lsl #2]
   1ae2c:	add	x19, x19, #0x1
   1ae30:	ldrsb	w0, [x24]
   1ae34:	cbz	w0, 1ae54 <scols_init_debug@@SMARTCOLS_2.25+0x6484>
   1ae38:	mov	x0, x20
   1ae3c:	ldrsb	w4, [x0, #1]!
   1ae40:	cbz	w4, 1ae54 <scols_init_debug@@SMARTCOLS_2.25+0x6484>
   1ae44:	cmp	x21, x19
   1ae48:	b.ls	1adec <scols_init_debug@@SMARTCOLS_2.25+0x641c>  // b.plast
   1ae4c:	mov	x20, x0
   1ae50:	b	1add0 <scols_init_debug@@SMARTCOLS_2.25+0x6400>
   1ae54:	mov	w0, w19
   1ae58:	ldp	x19, x20, [sp, #16]
   1ae5c:	ldp	x21, x22, [sp, #32]
   1ae60:	ldp	x23, x24, [sp, #48]
   1ae64:	ldp	x29, x30, [sp], #64
   1ae68:	ret
   1ae6c:	ldp	x21, x22, [sp, #32]
   1ae70:	ldp	x23, x24, [sp, #48]
   1ae74:	mov	w0, #0xffffffff            	// #-1
   1ae78:	ldp	x19, x20, [sp, #16]
   1ae7c:	ldp	x29, x30, [sp], #64
   1ae80:	ret
   1ae84:	mov	w0, #0xffffffff            	// #-1
   1ae88:	ret
   1ae8c:	nop
   1ae90:	cbz	x0, 1af0c <scols_init_debug@@SMARTCOLS_2.25+0x653c>
   1ae94:	stp	x29, x30, [sp, #-32]!
   1ae98:	mov	x29, sp
   1ae9c:	str	x19, [sp, #16]
   1aea0:	mov	x19, x3
   1aea4:	mov	x3, x4
   1aea8:	cmp	x19, #0x0
   1aeac:	ldrsb	w4, [x0]
   1aeb0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
   1aeb4:	b.eq	1af04 <scols_init_debug@@SMARTCOLS_2.25+0x6534>  // b.none
   1aeb8:	ldr	x5, [x19]
   1aebc:	cmp	x5, x2
   1aec0:	b.hi	1af04 <scols_init_debug@@SMARTCOLS_2.25+0x6534>  // b.pmore
   1aec4:	cmp	w4, #0x2b
   1aec8:	b.eq	1aef4 <scols_init_debug@@SMARTCOLS_2.25+0x6524>  // b.none
   1aecc:	str	xzr, [x19]
   1aed0:	bl	1ad88 <scols_init_debug@@SMARTCOLS_2.25+0x63b8>
   1aed4:	cmp	w0, #0x0
   1aed8:	b.le	1aee8 <scols_init_debug@@SMARTCOLS_2.25+0x6518>
   1aedc:	ldr	x1, [x19]
   1aee0:	add	x1, x1, w0, sxtw
   1aee4:	str	x1, [x19]
   1aee8:	ldr	x19, [sp, #16]
   1aeec:	ldp	x29, x30, [sp], #32
   1aef0:	ret
   1aef4:	add	x0, x0, #0x1
   1aef8:	add	x1, x1, x5, lsl #2
   1aefc:	sub	x2, x2, x5
   1af00:	b	1aed0 <scols_init_debug@@SMARTCOLS_2.25+0x6500>
   1af04:	mov	w0, #0xffffffff            	// #-1
   1af08:	b	1aee8 <scols_init_debug@@SMARTCOLS_2.25+0x6518>
   1af0c:	mov	w0, #0xffffffff            	// #-1
   1af10:	ret
   1af14:	nop
   1af18:	cmp	x2, #0x0
   1af1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1af20:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1af24:	b.eq	1b000 <scols_init_debug@@SMARTCOLS_2.25+0x6630>  // b.none
   1af28:	stp	x29, x30, [sp, #-64]!
   1af2c:	mov	x29, sp
   1af30:	stp	x19, x20, [sp, #16]
   1af34:	mov	x20, x2
   1af38:	mov	x19, x0
   1af3c:	stp	x21, x22, [sp, #32]
   1af40:	mov	w21, #0x1                   	// #1
   1af44:	str	x23, [sp, #48]
   1af48:	mov	x23, x1
   1af4c:	ldrsb	w3, [x0]
   1af50:	cbz	w3, 1afe8 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1af54:	nop
   1af58:	cmp	w3, #0x2c
   1af5c:	ldrsb	w3, [x19, #1]
   1af60:	b.eq	1af78 <scols_init_debug@@SMARTCOLS_2.25+0x65a8>  // b.none
   1af64:	cbz	w3, 1afc4 <scols_init_debug@@SMARTCOLS_2.25+0x65f4>
   1af68:	add	x19, x19, #0x1
   1af6c:	cmp	w3, #0x2c
   1af70:	ldrsb	w3, [x19, #1]
   1af74:	b.ne	1af64 <scols_init_debug@@SMARTCOLS_2.25+0x6594>  // b.any
   1af78:	mov	x22, x19
   1af7c:	cbz	w3, 1afc4 <scols_init_debug@@SMARTCOLS_2.25+0x65f4>
   1af80:	cmp	x0, x22
   1af84:	b.cs	1afd0 <scols_init_debug@@SMARTCOLS_2.25+0x6600>  // b.hs, b.nlast
   1af88:	sub	x1, x22, x0
   1af8c:	blr	x20
   1af90:	tbnz	w0, #31, 1afd4 <scols_init_debug@@SMARTCOLS_2.25+0x6604>
   1af94:	asr	w2, w0, #3
   1af98:	and	w0, w0, #0x7
   1af9c:	lsl	w0, w21, w0
   1afa0:	ldrb	w1, [x23, w2, sxtw]
   1afa4:	orr	w0, w0, w1
   1afa8:	strb	w0, [x23, w2, sxtw]
   1afac:	ldrsb	w0, [x22]
   1afb0:	cbz	w0, 1afe8 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1afb4:	ldrsb	w3, [x19, #1]!
   1afb8:	cbz	w3, 1afe8 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1afbc:	mov	x0, x19
   1afc0:	b	1af58 <scols_init_debug@@SMARTCOLS_2.25+0x6588>
   1afc4:	add	x22, x19, #0x1
   1afc8:	cmp	x0, x22
   1afcc:	b.cc	1af88 <scols_init_debug@@SMARTCOLS_2.25+0x65b8>  // b.lo, b.ul, b.last
   1afd0:	mov	w0, #0xffffffff            	// #-1
   1afd4:	ldp	x19, x20, [sp, #16]
   1afd8:	ldp	x21, x22, [sp, #32]
   1afdc:	ldr	x23, [sp, #48]
   1afe0:	ldp	x29, x30, [sp], #64
   1afe4:	ret
   1afe8:	mov	w0, #0x0                   	// #0
   1afec:	ldp	x19, x20, [sp, #16]
   1aff0:	ldp	x21, x22, [sp, #32]
   1aff4:	ldr	x23, [sp, #48]
   1aff8:	ldp	x29, x30, [sp], #64
   1affc:	ret
   1b000:	mov	w0, #0xffffffea            	// #-22
   1b004:	ret
   1b008:	cmp	x2, #0x0
   1b00c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1b010:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1b014:	b.eq	1b0d4 <scols_init_debug@@SMARTCOLS_2.25+0x6704>  // b.none
   1b018:	stp	x29, x30, [sp, #-48]!
   1b01c:	mov	x29, sp
   1b020:	stp	x19, x20, [sp, #16]
   1b024:	mov	x19, x0
   1b028:	stp	x21, x22, [sp, #32]
   1b02c:	mov	x21, x2
   1b030:	mov	x22, x1
   1b034:	ldrsb	w3, [x0]
   1b038:	cbz	w3, 1b0c0 <scols_init_debug@@SMARTCOLS_2.25+0x66f0>
   1b03c:	nop
   1b040:	cmp	w3, #0x2c
   1b044:	ldrsb	w3, [x19, #1]
   1b048:	b.eq	1b060 <scols_init_debug@@SMARTCOLS_2.25+0x6690>  // b.none
   1b04c:	cbz	w3, 1b0a0 <scols_init_debug@@SMARTCOLS_2.25+0x66d0>
   1b050:	add	x19, x19, #0x1
   1b054:	cmp	w3, #0x2c
   1b058:	ldrsb	w3, [x19, #1]
   1b05c:	b.ne	1b04c <scols_init_debug@@SMARTCOLS_2.25+0x667c>  // b.any
   1b060:	mov	x20, x19
   1b064:	cbz	w3, 1b0a0 <scols_init_debug@@SMARTCOLS_2.25+0x66d0>
   1b068:	cmp	x0, x20
   1b06c:	b.cs	1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x66dc>  // b.hs, b.nlast
   1b070:	sub	x1, x20, x0
   1b074:	blr	x21
   1b078:	tbnz	x0, #63, 1b0b0 <scols_init_debug@@SMARTCOLS_2.25+0x66e0>
   1b07c:	ldr	x2, [x22]
   1b080:	orr	x0, x2, x0
   1b084:	str	x0, [x22]
   1b088:	ldrsb	w0, [x20]
   1b08c:	cbz	w0, 1b0c0 <scols_init_debug@@SMARTCOLS_2.25+0x66f0>
   1b090:	ldrsb	w3, [x19, #1]!
   1b094:	cbz	w3, 1b0c0 <scols_init_debug@@SMARTCOLS_2.25+0x66f0>
   1b098:	mov	x0, x19
   1b09c:	b	1b040 <scols_init_debug@@SMARTCOLS_2.25+0x6670>
   1b0a0:	add	x20, x19, #0x1
   1b0a4:	cmp	x0, x20
   1b0a8:	b.cc	1b070 <scols_init_debug@@SMARTCOLS_2.25+0x66a0>  // b.lo, b.ul, b.last
   1b0ac:	mov	w0, #0xffffffff            	// #-1
   1b0b0:	ldp	x19, x20, [sp, #16]
   1b0b4:	ldp	x21, x22, [sp, #32]
   1b0b8:	ldp	x29, x30, [sp], #48
   1b0bc:	ret
   1b0c0:	mov	w0, #0x0                   	// #0
   1b0c4:	ldp	x19, x20, [sp, #16]
   1b0c8:	ldp	x21, x22, [sp, #32]
   1b0cc:	ldp	x29, x30, [sp], #48
   1b0d0:	ret
   1b0d4:	mov	w0, #0xffffffea            	// #-22
   1b0d8:	ret
   1b0dc:	nop
   1b0e0:	stp	x29, x30, [sp, #-80]!
   1b0e4:	mov	x29, sp
   1b0e8:	str	xzr, [sp, #72]
   1b0ec:	cbz	x0, 1b180 <scols_init_debug@@SMARTCOLS_2.25+0x67b0>
   1b0f0:	stp	x19, x20, [sp, #16]
   1b0f4:	mov	x19, x0
   1b0f8:	mov	x20, x2
   1b0fc:	stp	x21, x22, [sp, #32]
   1b100:	mov	w21, w3
   1b104:	stp	x23, x24, [sp, #48]
   1b108:	mov	x23, x1
   1b10c:	str	w3, [x1]
   1b110:	str	w3, [x2]
   1b114:	bl	8050 <__errno_location@plt>
   1b118:	str	wzr, [x0]
   1b11c:	mov	x22, x0
   1b120:	ldrsb	w0, [x19]
   1b124:	cmp	w0, #0x3a
   1b128:	b.eq	1b18c <scols_init_debug@@SMARTCOLS_2.25+0x67bc>  // b.none
   1b12c:	add	x24, sp, #0x48
   1b130:	mov	x0, x19
   1b134:	mov	x1, x24
   1b138:	mov	w2, #0xa                   	// #10
   1b13c:	bl	7b80 <strtol@plt>
   1b140:	str	w0, [x23]
   1b144:	str	w0, [x20]
   1b148:	ldr	w0, [x22]
   1b14c:	cbnz	w0, 1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>
   1b150:	ldr	x2, [sp, #72]
   1b154:	cmp	x2, #0x0
   1b158:	ccmp	x2, x19, #0x4, ne  // ne = any
   1b15c:	b.eq	1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>  // b.none
   1b160:	ldrsb	w3, [x2]
   1b164:	cmp	w3, #0x3a
   1b168:	b.eq	1b1d8 <scols_init_debug@@SMARTCOLS_2.25+0x6808>  // b.none
   1b16c:	cmp	w3, #0x2d
   1b170:	b.eq	1b1f4 <scols_init_debug@@SMARTCOLS_2.25+0x6824>  // b.none
   1b174:	ldp	x19, x20, [sp, #16]
   1b178:	ldp	x21, x22, [sp, #32]
   1b17c:	ldp	x23, x24, [sp, #48]
   1b180:	mov	w0, #0x0                   	// #0
   1b184:	ldp	x29, x30, [sp], #80
   1b188:	ret
   1b18c:	add	x19, x19, #0x1
   1b190:	add	x1, sp, #0x48
   1b194:	mov	x0, x19
   1b198:	mov	w2, #0xa                   	// #10
   1b19c:	bl	7b80 <strtol@plt>
   1b1a0:	str	w0, [x20]
   1b1a4:	ldr	w0, [x22]
   1b1a8:	cbnz	w0, 1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>
   1b1ac:	ldr	x0, [sp, #72]
   1b1b0:	cbz	x0, 1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>
   1b1b4:	ldrsb	w1, [x0]
   1b1b8:	cmp	w1, #0x0
   1b1bc:	ccmp	x0, x19, #0x4, eq  // eq = none
   1b1c0:	b.ne	1b174 <scols_init_debug@@SMARTCOLS_2.25+0x67a4>  // b.any
   1b1c4:	mov	w0, #0xffffffff            	// #-1
   1b1c8:	ldp	x19, x20, [sp, #16]
   1b1cc:	ldp	x21, x22, [sp, #32]
   1b1d0:	ldp	x23, x24, [sp, #48]
   1b1d4:	b	1b184 <scols_init_debug@@SMARTCOLS_2.25+0x67b4>
   1b1d8:	ldrsb	w1, [x2, #1]
   1b1dc:	cbnz	w1, 1b1f4 <scols_init_debug@@SMARTCOLS_2.25+0x6824>
   1b1e0:	ldp	x23, x24, [sp, #48]
   1b1e4:	str	w21, [x20]
   1b1e8:	ldp	x19, x20, [sp, #16]
   1b1ec:	ldp	x21, x22, [sp, #32]
   1b1f0:	b	1b184 <scols_init_debug@@SMARTCOLS_2.25+0x67b4>
   1b1f4:	str	wzr, [x22]
   1b1f8:	add	x19, x2, #0x1
   1b1fc:	mov	x1, x24
   1b200:	mov	x0, x19
   1b204:	mov	w2, #0xa                   	// #10
   1b208:	str	xzr, [sp, #72]
   1b20c:	bl	7b80 <strtol@plt>
   1b210:	str	w0, [x20]
   1b214:	ldr	w0, [x22]
   1b218:	cbz	w0, 1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x67dc>
   1b21c:	b	1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>
   1b220:	cmp	x1, #0x0
   1b224:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1b228:	b.eq	1b2fc <scols_init_debug@@SMARTCOLS_2.25+0x692c>  // b.none
   1b22c:	stp	x29, x30, [sp, #-80]!
   1b230:	mov	x29, sp
   1b234:	stp	x19, x20, [sp, #16]
   1b238:	mov	x19, x1
   1b23c:	stp	x21, x22, [sp, #32]
   1b240:	add	x22, sp, #0x48
   1b244:	str	x23, [sp, #48]
   1b248:	add	x23, sp, #0x40
   1b24c:	b	1b270 <scols_init_debug@@SMARTCOLS_2.25+0x68a0>
   1b250:	cmp	x20, #0x0
   1b254:	add	x19, x3, x4
   1b258:	ccmp	x3, #0x0, #0x4, ne  // ne = any
   1b25c:	ccmp	x21, x4, #0x0, ne  // ne = any
   1b260:	b.ne	1b2e4 <scols_init_debug@@SMARTCOLS_2.25+0x6914>  // b.any
   1b264:	bl	7810 <strncmp@plt>
   1b268:	cbnz	w0, 1b2e4 <scols_init_debug@@SMARTCOLS_2.25+0x6914>
   1b26c:	add	x0, x20, x21
   1b270:	mov	x1, x23
   1b274:	bl	19c18 <scols_init_debug@@SMARTCOLS_2.25+0x5248>
   1b278:	mov	x1, x22
   1b27c:	mov	x20, x0
   1b280:	mov	x0, x19
   1b284:	bl	19c18 <scols_init_debug@@SMARTCOLS_2.25+0x5248>
   1b288:	ldp	x21, x4, [sp, #64]
   1b28c:	mov	x3, x0
   1b290:	mov	x1, x3
   1b294:	mov	x0, x20
   1b298:	mov	x2, x21
   1b29c:	adds	x5, x21, x4
   1b2a0:	b.eq	1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x68fc>  // b.none
   1b2a4:	cmp	x5, #0x1
   1b2a8:	b.ne	1b250 <scols_init_debug@@SMARTCOLS_2.25+0x6880>  // b.any
   1b2ac:	cbz	x20, 1b2bc <scols_init_debug@@SMARTCOLS_2.25+0x68ec>
   1b2b0:	ldrsb	w5, [x20]
   1b2b4:	cmp	w5, #0x2f
   1b2b8:	b.eq	1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x68fc>  // b.none
   1b2bc:	cbz	x3, 1b2e4 <scols_init_debug@@SMARTCOLS_2.25+0x6914>
   1b2c0:	ldrsb	w5, [x3]
   1b2c4:	cmp	w5, #0x2f
   1b2c8:	b.ne	1b250 <scols_init_debug@@SMARTCOLS_2.25+0x6880>  // b.any
   1b2cc:	mov	w0, #0x1                   	// #1
   1b2d0:	ldp	x19, x20, [sp, #16]
   1b2d4:	ldp	x21, x22, [sp, #32]
   1b2d8:	ldr	x23, [sp, #48]
   1b2dc:	ldp	x29, x30, [sp], #80
   1b2e0:	ret
   1b2e4:	mov	w0, #0x0                   	// #0
   1b2e8:	ldp	x19, x20, [sp, #16]
   1b2ec:	ldp	x21, x22, [sp, #32]
   1b2f0:	ldr	x23, [sp, #48]
   1b2f4:	ldp	x29, x30, [sp], #80
   1b2f8:	ret
   1b2fc:	mov	w0, #0x0                   	// #0
   1b300:	ret
   1b304:	nop
   1b308:	stp	x29, x30, [sp, #-64]!
   1b30c:	mov	x29, sp
   1b310:	stp	x19, x20, [sp, #16]
   1b314:	mov	x19, x1
   1b318:	orr	x1, x0, x1
   1b31c:	cbz	x1, 1b39c <scols_init_debug@@SMARTCOLS_2.25+0x69cc>
   1b320:	stp	x21, x22, [sp, #32]
   1b324:	mov	x20, x0
   1b328:	mov	x21, x2
   1b32c:	cbz	x0, 1b3b0 <scols_init_debug@@SMARTCOLS_2.25+0x69e0>
   1b330:	cbz	x19, 1b3c8 <scols_init_debug@@SMARTCOLS_2.25+0x69f8>
   1b334:	stp	x23, x24, [sp, #48]
   1b338:	bl	7340 <strlen@plt>
   1b33c:	mov	x23, x0
   1b340:	mvn	x0, x0
   1b344:	mov	x22, #0x0                   	// #0
   1b348:	cmp	x21, x0
   1b34c:	b.hi	1b384 <scols_init_debug@@SMARTCOLS_2.25+0x69b4>  // b.pmore
   1b350:	add	x24, x21, x23
   1b354:	add	x0, x24, #0x1
   1b358:	bl	7720 <malloc@plt>
   1b35c:	mov	x22, x0
   1b360:	cbz	x0, 1b384 <scols_init_debug@@SMARTCOLS_2.25+0x69b4>
   1b364:	mov	x1, x20
   1b368:	mov	x2, x23
   1b36c:	bl	7280 <memcpy@plt>
   1b370:	mov	x2, x21
   1b374:	mov	x1, x19
   1b378:	add	x0, x22, x23
   1b37c:	bl	7280 <memcpy@plt>
   1b380:	strb	wzr, [x22, x24]
   1b384:	mov	x0, x22
   1b388:	ldp	x19, x20, [sp, #16]
   1b38c:	ldp	x21, x22, [sp, #32]
   1b390:	ldp	x23, x24, [sp, #48]
   1b394:	ldp	x29, x30, [sp], #64
   1b398:	ret
   1b39c:	ldp	x19, x20, [sp, #16]
   1b3a0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1b3a4:	ldp	x29, x30, [sp], #64
   1b3a8:	add	x0, x0, #0xd20
   1b3ac:	b	79b0 <strdup@plt>
   1b3b0:	mov	x0, x19
   1b3b4:	mov	x1, x2
   1b3b8:	ldp	x19, x20, [sp, #16]
   1b3bc:	ldp	x21, x22, [sp, #32]
   1b3c0:	ldp	x29, x30, [sp], #64
   1b3c4:	b	7cc0 <strndup@plt>
   1b3c8:	ldp	x19, x20, [sp, #16]
   1b3cc:	ldp	x21, x22, [sp, #32]
   1b3d0:	ldp	x29, x30, [sp], #64
   1b3d4:	b	79b0 <strdup@plt>
   1b3d8:	stp	x29, x30, [sp, #-32]!
   1b3dc:	mov	x2, #0x0                   	// #0
   1b3e0:	mov	x29, sp
   1b3e4:	stp	x19, x20, [sp, #16]
   1b3e8:	mov	x20, x0
   1b3ec:	mov	x19, x1
   1b3f0:	cbz	x1, 1b400 <scols_init_debug@@SMARTCOLS_2.25+0x6a30>
   1b3f4:	mov	x0, x1
   1b3f8:	bl	7340 <strlen@plt>
   1b3fc:	mov	x2, x0
   1b400:	mov	x1, x19
   1b404:	mov	x0, x20
   1b408:	ldp	x19, x20, [sp, #16]
   1b40c:	ldp	x29, x30, [sp], #32
   1b410:	b	1b308 <scols_init_debug@@SMARTCOLS_2.25+0x6938>
   1b414:	nop
   1b418:	stp	x29, x30, [sp, #-288]!
   1b41c:	mov	w9, #0xffffffd0            	// #-48
   1b420:	mov	w8, #0xffffff80            	// #-128
   1b424:	mov	x29, sp
   1b428:	add	x10, sp, #0xf0
   1b42c:	add	x11, sp, #0x120
   1b430:	stp	x11, x11, [sp, #80]
   1b434:	str	x10, [sp, #96]
   1b438:	stp	w9, w8, [sp, #104]
   1b43c:	ldp	x10, x11, [sp, #80]
   1b440:	str	x19, [sp, #16]
   1b444:	ldp	x8, x9, [sp, #96]
   1b448:	mov	x19, x0
   1b44c:	add	x0, sp, #0x48
   1b450:	stp	x10, x11, [sp, #32]
   1b454:	stp	x8, x9, [sp, #48]
   1b458:	str	q0, [sp, #112]
   1b45c:	str	q1, [sp, #128]
   1b460:	str	q2, [sp, #144]
   1b464:	str	q3, [sp, #160]
   1b468:	str	q4, [sp, #176]
   1b46c:	str	q5, [sp, #192]
   1b470:	str	q6, [sp, #208]
   1b474:	str	q7, [sp, #224]
   1b478:	stp	x2, x3, [sp, #240]
   1b47c:	add	x2, sp, #0x20
   1b480:	stp	x4, x5, [sp, #256]
   1b484:	stp	x6, x7, [sp, #272]
   1b488:	bl	7c60 <vasprintf@plt>
   1b48c:	tbnz	w0, #31, 1b4bc <scols_init_debug@@SMARTCOLS_2.25+0x6aec>
   1b490:	ldr	x1, [sp, #72]
   1b494:	sxtw	x2, w0
   1b498:	mov	x0, x19
   1b49c:	bl	1b308 <scols_init_debug@@SMARTCOLS_2.25+0x6938>
   1b4a0:	mov	x19, x0
   1b4a4:	ldr	x0, [sp, #72]
   1b4a8:	bl	7bd0 <free@plt>
   1b4ac:	mov	x0, x19
   1b4b0:	ldr	x19, [sp, #16]
   1b4b4:	ldp	x29, x30, [sp], #288
   1b4b8:	ret
   1b4bc:	mov	x19, #0x0                   	// #0
   1b4c0:	mov	x0, x19
   1b4c4:	ldr	x19, [sp, #16]
   1b4c8:	ldp	x29, x30, [sp], #288
   1b4cc:	ret
   1b4d0:	stp	x29, x30, [sp, #-80]!
   1b4d4:	mov	x29, sp
   1b4d8:	stp	x21, x22, [sp, #32]
   1b4dc:	ldr	x21, [x0]
   1b4e0:	stp	x19, x20, [sp, #16]
   1b4e4:	mov	x19, x0
   1b4e8:	ldrsb	w0, [x21]
   1b4ec:	cbz	w0, 1b630 <scols_init_debug@@SMARTCOLS_2.25+0x6c60>
   1b4f0:	mov	x0, x21
   1b4f4:	mov	x22, x2
   1b4f8:	stp	x23, x24, [sp, #48]
   1b4fc:	mov	x24, x1
   1b500:	mov	w23, w3
   1b504:	mov	x1, x2
   1b508:	bl	7cd0 <strspn@plt>
   1b50c:	add	x20, x21, x0
   1b510:	ldrsb	w21, [x21, x0]
   1b514:	cbz	w21, 1b5f4 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   1b518:	cbz	w23, 1b59c <scols_init_debug@@SMARTCOLS_2.25+0x6bcc>
   1b51c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b520:	mov	w1, w21
   1b524:	add	x0, x0, #0xba0
   1b528:	bl	7ce0 <strchr@plt>
   1b52c:	cbz	x0, 1b5cc <scols_init_debug@@SMARTCOLS_2.25+0x6bfc>
   1b530:	add	x1, sp, #0x48
   1b534:	add	x23, x20, #0x1
   1b538:	mov	x0, x23
   1b53c:	strb	w21, [sp, #72]
   1b540:	strb	wzr, [sp, #73]
   1b544:	bl	19ca0 <scols_init_debug@@SMARTCOLS_2.25+0x52d0>
   1b548:	add	x1, x20, x0
   1b54c:	str	x0, [x24]
   1b550:	ldrsb	w1, [x1, #1]
   1b554:	cmp	w1, #0x0
   1b558:	ccmp	w21, w1, #0x0, ne  // ne = any
   1b55c:	b.ne	1b5f4 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>  // b.any
   1b560:	add	x0, x0, #0x2
   1b564:	add	x21, x20, x0
   1b568:	ldrsb	w1, [x20, x0]
   1b56c:	cbz	w1, 1b57c <scols_init_debug@@SMARTCOLS_2.25+0x6bac>
   1b570:	mov	x0, x22
   1b574:	bl	7ce0 <strchr@plt>
   1b578:	cbz	x0, 1b5f4 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   1b57c:	mov	x20, x23
   1b580:	ldp	x23, x24, [sp, #48]
   1b584:	str	x21, [x19]
   1b588:	mov	x0, x20
   1b58c:	ldp	x19, x20, [sp, #16]
   1b590:	ldp	x21, x22, [sp, #32]
   1b594:	ldp	x29, x30, [sp], #80
   1b598:	ret
   1b59c:	mov	x1, x22
   1b5a0:	mov	x0, x20
   1b5a4:	bl	8000 <strcspn@plt>
   1b5a8:	str	x0, [x24]
   1b5ac:	add	x0, x20, x0
   1b5b0:	ldp	x23, x24, [sp, #48]
   1b5b4:	str	x0, [x19]
   1b5b8:	mov	x0, x20
   1b5bc:	ldp	x19, x20, [sp, #16]
   1b5c0:	ldp	x21, x22, [sp, #32]
   1b5c4:	ldp	x29, x30, [sp], #80
   1b5c8:	ret
   1b5cc:	mov	x1, x22
   1b5d0:	mov	x0, x20
   1b5d4:	bl	19ca0 <scols_init_debug@@SMARTCOLS_2.25+0x52d0>
   1b5d8:	str	x0, [x24]
   1b5dc:	add	x21, x20, x0
   1b5e0:	ldrsb	w1, [x20, x0]
   1b5e4:	cbz	w1, 1b614 <scols_init_debug@@SMARTCOLS_2.25+0x6c44>
   1b5e8:	mov	x0, x22
   1b5ec:	bl	7ce0 <strchr@plt>
   1b5f0:	cbnz	x0, 1b614 <scols_init_debug@@SMARTCOLS_2.25+0x6c44>
   1b5f4:	ldp	x23, x24, [sp, #48]
   1b5f8:	str	x20, [x19]
   1b5fc:	mov	x20, #0x0                   	// #0
   1b600:	mov	x0, x20
   1b604:	ldp	x19, x20, [sp, #16]
   1b608:	ldp	x21, x22, [sp, #32]
   1b60c:	ldp	x29, x30, [sp], #80
   1b610:	ret
   1b614:	ldp	x23, x24, [sp, #48]
   1b618:	str	x21, [x19]
   1b61c:	mov	x0, x20
   1b620:	ldp	x19, x20, [sp, #16]
   1b624:	ldp	x21, x22, [sp, #32]
   1b628:	ldp	x29, x30, [sp], #80
   1b62c:	ret
   1b630:	mov	x20, #0x0                   	// #0
   1b634:	mov	x0, x20
   1b638:	ldp	x19, x20, [sp, #16]
   1b63c:	ldp	x21, x22, [sp, #32]
   1b640:	ldp	x29, x30, [sp], #80
   1b644:	ret
   1b648:	stp	x29, x30, [sp, #-32]!
   1b64c:	mov	x29, sp
   1b650:	str	x19, [sp, #16]
   1b654:	mov	x19, x0
   1b658:	b	1b664 <scols_init_debug@@SMARTCOLS_2.25+0x6c94>
   1b65c:	cmp	w0, #0xa
   1b660:	b.eq	1b684 <scols_init_debug@@SMARTCOLS_2.25+0x6cb4>  // b.none
   1b664:	mov	x0, x19
   1b668:	bl	7840 <fgetc@plt>
   1b66c:	cmn	w0, #0x1
   1b670:	b.ne	1b65c <scols_init_debug@@SMARTCOLS_2.25+0x6c8c>  // b.any
   1b674:	mov	w0, #0x1                   	// #1
   1b678:	ldr	x19, [sp, #16]
   1b67c:	ldp	x29, x30, [sp], #32
   1b680:	ret
   1b684:	mov	w0, #0x0                   	// #0
   1b688:	ldr	x19, [sp, #16]
   1b68c:	ldp	x29, x30, [sp], #32
   1b690:	ret
   1b694:	nop
   1b698:	stp	x29, x30, [sp, #-144]!
   1b69c:	mov	x29, sp
   1b6a0:	stp	x19, x20, [sp, #16]
   1b6a4:	stp	x21, x22, [sp, #32]
   1b6a8:	stp	x23, x24, [sp, #48]
   1b6ac:	stp	x25, x26, [sp, #64]
   1b6b0:	stp	x27, x28, [sp, #80]
   1b6b4:	str	x1, [sp, #120]
   1b6b8:	cbz	x0, 1b8dc <scols_init_debug@@SMARTCOLS_2.25+0x6f0c>
   1b6bc:	mov	x21, x0
   1b6c0:	add	x0, sp, #0x88
   1b6c4:	stp	xzr, x0, [sp, #104]
   1b6c8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b6cc:	add	x1, x0, #0xbc0
   1b6d0:	mov	x0, x21
   1b6d4:	bl	7cd0 <strspn@plt>
   1b6d8:	add	x20, x21, x0
   1b6dc:	ldrsb	w0, [x21, x0]
   1b6e0:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
   1b6e4:	adrp	x23, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1b6e8:	mov	w19, #0x0                   	// #0
   1b6ec:	add	x23, x23, #0x890
   1b6f0:	movk	x25, #0xcccd
   1b6f4:	cbz	w0, 1b7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6e24>
   1b6f8:	bl	8050 <__errno_location@plt>
   1b6fc:	mov	x19, x0
   1b700:	ldr	x1, [sp, #112]
   1b704:	mov	x0, x20
   1b708:	str	wzr, [x19]
   1b70c:	mov	w2, #0xa                   	// #10
   1b710:	bl	7450 <strtoll@plt>
   1b714:	mov	x24, x0
   1b718:	ldr	w1, [x19]
   1b71c:	cmp	w1, #0x0
   1b720:	b.gt	1b89c <scols_init_debug@@SMARTCOLS_2.25+0x6ecc>
   1b724:	tbnz	x0, #63, 1b8bc <scols_init_debug@@SMARTCOLS_2.25+0x6eec>
   1b728:	ldr	x21, [sp, #136]
   1b72c:	ldrsb	w0, [x21]
   1b730:	cmp	w0, #0x2e
   1b734:	b.eq	1b85c <scols_init_debug@@SMARTCOLS_2.25+0x6e8c>  // b.none
   1b738:	cmp	x20, x21
   1b73c:	b.eq	1b83c <scols_init_debug@@SMARTCOLS_2.25+0x6e6c>  // b.none
   1b740:	mov	w22, #0x0                   	// #0
   1b744:	mov	x20, #0x0                   	// #0
   1b748:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b74c:	add	x1, x0, #0xbc0
   1b750:	mov	x0, x21
   1b754:	bl	7cd0 <strspn@plt>
   1b758:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b75c:	add	x28, x1, #0xba8
   1b760:	add	x21, x21, x0
   1b764:	mov	x26, #0x0                   	// #0
   1b768:	str	x21, [sp, #136]
   1b76c:	nop
   1b770:	mov	w19, w26
   1b774:	cbz	x28, 1b824 <scols_init_debug@@SMARTCOLS_2.25+0x6e54>
   1b778:	mov	x0, x28
   1b77c:	bl	7340 <strlen@plt>
   1b780:	mov	x27, x0
   1b784:	cbz	x0, 1b824 <scols_init_debug@@SMARTCOLS_2.25+0x6e54>
   1b788:	mov	x2, x0
   1b78c:	mov	x1, x28
   1b790:	mov	x0, x21
   1b794:	bl	7810 <strncmp@plt>
   1b798:	cbnz	w0, 1b824 <scols_init_debug@@SMARTCOLS_2.25+0x6e54>
   1b79c:	ubfiz	x19, x19, #4, #32
   1b7a0:	add	x19, x23, x19
   1b7a4:	ldr	x0, [x19, #8]
   1b7a8:	mul	x20, x20, x0
   1b7ac:	cbz	w22, 1b7c0 <scols_init_debug@@SMARTCOLS_2.25+0x6df0>
   1b7b0:	umulh	x20, x20, x25
   1b7b4:	subs	w22, w22, #0x1
   1b7b8:	lsr	x20, x20, #3
   1b7bc:	b.ne	1b7b0 <scols_init_debug@@SMARTCOLS_2.25+0x6de0>  // b.any
   1b7c0:	madd	x20, x24, x0, x20
   1b7c4:	add	x21, x21, x27
   1b7c8:	ldr	x0, [sp, #104]
   1b7cc:	mov	w19, #0x1                   	// #1
   1b7d0:	add	x0, x0, x20
   1b7d4:	str	x0, [sp, #104]
   1b7d8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b7dc:	add	x1, x0, #0xbc0
   1b7e0:	mov	x0, x21
   1b7e4:	bl	7cd0 <strspn@plt>
   1b7e8:	add	x20, x21, x0
   1b7ec:	ldrsb	w0, [x21, x0]
   1b7f0:	cbnz	w0, 1b6f8 <scols_init_debug@@SMARTCOLS_2.25+0x6d28>
   1b7f4:	cbz	w19, 1b83c <scols_init_debug@@SMARTCOLS_2.25+0x6e6c>
   1b7f8:	ldr	x1, [sp, #120]
   1b7fc:	mov	w0, #0x0                   	// #0
   1b800:	ldr	x2, [sp, #104]
   1b804:	str	x2, [x1]
   1b808:	ldp	x19, x20, [sp, #16]
   1b80c:	ldp	x21, x22, [sp, #32]
   1b810:	ldp	x23, x24, [sp, #48]
   1b814:	ldp	x25, x26, [sp, #64]
   1b818:	ldp	x27, x28, [sp, #80]
   1b81c:	ldp	x29, x30, [sp], #144
   1b820:	ret
   1b824:	add	x26, x26, #0x1
   1b828:	cmp	x26, #0x1c
   1b82c:	b.eq	1b83c <scols_init_debug@@SMARTCOLS_2.25+0x6e6c>  // b.none
   1b830:	lsl	x0, x26, #4
   1b834:	ldr	x28, [x0, x23]
   1b838:	b	1b770 <scols_init_debug@@SMARTCOLS_2.25+0x6da0>
   1b83c:	mov	w0, #0xffffffea            	// #-22
   1b840:	ldp	x19, x20, [sp, #16]
   1b844:	ldp	x21, x22, [sp, #32]
   1b848:	ldp	x23, x24, [sp, #48]
   1b84c:	ldp	x25, x26, [sp, #64]
   1b850:	ldp	x27, x28, [sp, #80]
   1b854:	ldp	x29, x30, [sp], #144
   1b858:	ret
   1b85c:	ldr	x1, [sp, #112]
   1b860:	str	wzr, [x19]
   1b864:	add	x22, x21, #0x1
   1b868:	mov	w2, #0xa                   	// #10
   1b86c:	mov	x0, x22
   1b870:	bl	7450 <strtoll@plt>
   1b874:	mov	x20, x0
   1b878:	ldr	w1, [x19]
   1b87c:	cmp	w1, #0x0
   1b880:	b.gt	1b89c <scols_init_debug@@SMARTCOLS_2.25+0x6ecc>
   1b884:	tbnz	x0, #63, 1b8bc <scols_init_debug@@SMARTCOLS_2.25+0x6eec>
   1b888:	ldr	x21, [sp, #136]
   1b88c:	cmp	x22, x21
   1b890:	b.eq	1b83c <scols_init_debug@@SMARTCOLS_2.25+0x6e6c>  // b.none
   1b894:	sub	w22, w21, w22
   1b898:	b	1b748 <scols_init_debug@@SMARTCOLS_2.25+0x6d78>
   1b89c:	neg	w0, w1
   1b8a0:	ldp	x19, x20, [sp, #16]
   1b8a4:	ldp	x21, x22, [sp, #32]
   1b8a8:	ldp	x23, x24, [sp, #48]
   1b8ac:	ldp	x25, x26, [sp, #64]
   1b8b0:	ldp	x27, x28, [sp, #80]
   1b8b4:	ldp	x29, x30, [sp], #144
   1b8b8:	ret
   1b8bc:	mov	w0, #0xffffffde            	// #-34
   1b8c0:	ldp	x19, x20, [sp, #16]
   1b8c4:	ldp	x21, x22, [sp, #32]
   1b8c8:	ldp	x23, x24, [sp, #48]
   1b8cc:	ldp	x25, x26, [sp, #64]
   1b8d0:	ldp	x27, x28, [sp, #80]
   1b8d4:	ldp	x29, x30, [sp], #144
   1b8d8:	ret
   1b8dc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b8e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b8e4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1b8e8:	add	x3, x3, #0xea0
   1b8ec:	add	x1, x1, #0xbb0
   1b8f0:	add	x0, x0, #0xa88
   1b8f4:	mov	w2, #0x4d                  	// #77
   1b8f8:	bl	8040 <__assert_fail@plt>
   1b8fc:	nop
   1b900:	stp	x29, x30, [sp, #-224]!
   1b904:	mov	x29, sp
   1b908:	stp	x19, x20, [sp, #16]
   1b90c:	stp	xzr, xzr, [sp, #96]
   1b910:	cbz	x0, 1be4c <scols_init_debug@@SMARTCOLS_2.25+0x747c>
   1b914:	stp	x21, x22, [sp, #32]
   1b918:	mov	x20, x1
   1b91c:	cbz	x1, 1be7c <scols_init_debug@@SMARTCOLS_2.25+0x74ac>
   1b920:	mov	x19, x0
   1b924:	mov	x0, #0x0                   	// #0
   1b928:	bl	76f0 <time@plt>
   1b92c:	mov	x2, x0
   1b930:	add	x21, sp, #0x70
   1b934:	add	x0, sp, #0x58
   1b938:	mov	x1, x21
   1b93c:	str	x2, [sp, #88]
   1b940:	bl	74c0 <localtime_r@plt>
   1b944:	mov	w2, #0xffffffff            	// #-1
   1b948:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b94c:	mov	x0, x19
   1b950:	add	x1, x1, #0xbd8
   1b954:	str	w2, [sp, #144]
   1b958:	bl	7b30 <strcmp@plt>
   1b95c:	cbz	w0, 1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x7030>
   1b960:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b964:	mov	x0, x19
   1b968:	add	x1, x1, #0xbe0
   1b96c:	bl	7b30 <strcmp@plt>
   1b970:	cbz	w0, 1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x7048>
   1b974:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b978:	mov	x0, x19
   1b97c:	add	x1, x1, #0xbe8
   1b980:	bl	7b30 <strcmp@plt>
   1b984:	cbz	w0, 1ba90 <scols_init_debug@@SMARTCOLS_2.25+0x70c0>
   1b988:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1b98c:	mov	x0, x19
   1b990:	add	x1, x1, #0xbf8
   1b994:	bl	7b30 <strcmp@plt>
   1b998:	cbz	w0, 1ba68 <scols_init_debug@@SMARTCOLS_2.25+0x7098>
   1b99c:	ldrsb	w0, [x19]
   1b9a0:	cmp	w0, #0x2b
   1b9a4:	b.eq	1baa4 <scols_init_debug@@SMARTCOLS_2.25+0x70d4>  // b.none
   1b9a8:	cmp	w0, #0x2d
   1b9ac:	b.eq	1babc <scols_init_debug@@SMARTCOLS_2.25+0x70ec>  // b.none
   1b9b0:	mov	x0, x19
   1b9b4:	bl	7340 <strlen@plt>
   1b9b8:	cmp	x0, #0x3
   1b9bc:	b.ls	1bad4 <scols_init_debug@@SMARTCOLS_2.25+0x7104>  // b.plast
   1b9c0:	sub	x1, x0, #0x4
   1b9c4:	mov	w0, #0x6120                	// #24864
   1b9c8:	movk	w0, #0x6f67, lsl #16
   1b9cc:	ldr	w2, [x19, x1]
   1b9d0:	cmp	w2, w0
   1b9d4:	b.ne	1be20 <scols_init_debug@@SMARTCOLS_2.25+0x7450>  // b.any
   1b9d8:	mov	x0, x19
   1b9dc:	bl	7cc0 <strndup@plt>
   1b9e0:	mov	x22, x0
   1b9e4:	cbz	x0, 1bea8 <scols_init_debug@@SMARTCOLS_2.25+0x74d8>
   1b9e8:	add	x1, sp, #0x68
   1b9ec:	bl	1b698 <scols_init_debug@@SMARTCOLS_2.25+0x6cc8>
   1b9f0:	mov	w19, w0
   1b9f4:	mov	x0, x22
   1b9f8:	bl	7bd0 <free@plt>
   1b9fc:	tbnz	w19, #31, 1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1ba00:	mov	x0, x21
   1ba04:	bl	7a40 <mktime@plt>
   1ba08:	cmn	x0, #0x1
   1ba0c:	b.ne	1ba30 <scols_init_debug@@SMARTCOLS_2.25+0x7060>  // b.any
   1ba10:	mov	w19, #0xffffffea            	// #-22
   1ba14:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1ba18:	mov	x0, x21
   1ba1c:	str	xzr, [sp, #112]
   1ba20:	str	wzr, [sp, #120]
   1ba24:	bl	7a40 <mktime@plt>
   1ba28:	cmn	x0, #0x1
   1ba2c:	b.eq	1ba10 <scols_init_debug@@SMARTCOLS_2.25+0x7040>  // b.none
   1ba30:	ldp	x2, x1, [sp, #96]
   1ba34:	mov	x3, #0x4240                	// #16960
   1ba38:	movk	x3, #0xf, lsl #16
   1ba3c:	mov	w19, #0x0                   	// #0
   1ba40:	madd	x0, x0, x3, x2
   1ba44:	cmp	x1, x0
   1ba48:	sub	x0, x0, x1
   1ba4c:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
   1ba50:	str	x0, [x20]
   1ba54:	mov	w0, w19
   1ba58:	ldp	x19, x20, [sp, #16]
   1ba5c:	ldp	x21, x22, [sp, #32]
   1ba60:	ldp	x29, x30, [sp], #224
   1ba64:	ret
   1ba68:	ldr	w1, [sp, #124]
   1ba6c:	mov	x0, x21
   1ba70:	str	xzr, [sp, #112]
   1ba74:	add	w1, w1, #0x1
   1ba78:	stp	wzr, w1, [sp, #120]
   1ba7c:	bl	7a40 <mktime@plt>
   1ba80:	cmn	x0, #0x1
   1ba84:	b.ne	1ba30 <scols_init_debug@@SMARTCOLS_2.25+0x7060>  // b.any
   1ba88:	mov	w19, #0xffffffea            	// #-22
   1ba8c:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1ba90:	ldr	w1, [sp, #124]
   1ba94:	mov	x0, x21
   1ba98:	str	xzr, [sp, #112]
   1ba9c:	sub	w1, w1, #0x1
   1baa0:	b	1ba78 <scols_init_debug@@SMARTCOLS_2.25+0x70a8>
   1baa4:	add	x0, x19, #0x1
   1baa8:	add	x1, sp, #0x60
   1baac:	bl	1b698 <scols_init_debug@@SMARTCOLS_2.25+0x6cc8>
   1bab0:	mov	w19, w0
   1bab4:	tbz	w0, #31, 1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x7030>
   1bab8:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1babc:	add	x0, x19, #0x1
   1bac0:	add	x1, sp, #0x68
   1bac4:	bl	1b698 <scols_init_debug@@SMARTCOLS_2.25+0x6cc8>
   1bac8:	mov	w19, w0
   1bacc:	tbz	w0, #31, 1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x7030>
   1bad0:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1bad4:	stp	x23, x24, [sp, #48]
   1bad8:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1badc:	add	x23, x23, #0xbc8
   1bae0:	mov	x24, #0x0                   	// #0
   1bae4:	stp	x25, x26, [sp, #64]
   1bae8:	adrp	x26, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1baec:	add	x26, x26, #0x890
   1baf0:	add	x26, x26, #0x1c0
   1baf4:	mov	w25, w24
   1baf8:	cbz	x23, 1be08 <scols_init_debug@@SMARTCOLS_2.25+0x7438>
   1bafc:	mov	x0, x23
   1bb00:	bl	7340 <strlen@plt>
   1bb04:	mov	x22, x0
   1bb08:	cbz	x0, 1be08 <scols_init_debug@@SMARTCOLS_2.25+0x7438>
   1bb0c:	mov	x2, x0
   1bb10:	mov	x1, x23
   1bb14:	mov	x0, x19
   1bb18:	bl	7c30 <strncasecmp@plt>
   1bb1c:	cbnz	w0, 1be08 <scols_init_debug@@SMARTCOLS_2.25+0x7438>
   1bb20:	ldrsb	w0, [x19, x22]
   1bb24:	cmp	w0, #0x20
   1bb28:	b.ne	1be08 <scols_init_debug@@SMARTCOLS_2.25+0x7438>  // b.any
   1bb2c:	ubfiz	x25, x25, #4, #32
   1bb30:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1bb34:	add	x0, x0, #0x890
   1bb38:	add	x22, x22, #0x1
   1bb3c:	add	x0, x0, x25
   1bb40:	add	x19, x19, x22
   1bb44:	ldr	w22, [x0, #456]
   1bb48:	ldp	x8, x9, [sp, #112]
   1bb4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bb50:	ldp	x6, x7, [sp, #128]
   1bb54:	add	x1, x1, #0xc08
   1bb58:	ldp	x4, x5, [sp, #144]
   1bb5c:	mov	x2, x21
   1bb60:	ldr	x3, [sp, #160]
   1bb64:	mov	x0, x19
   1bb68:	stp	x8, x9, [sp, #168]
   1bb6c:	stp	x6, x7, [sp, #184]
   1bb70:	stp	x4, x5, [sp, #200]
   1bb74:	str	x3, [sp, #216]
   1bb78:	bl	75d0 <strptime@plt>
   1bb7c:	cbz	x0, 1bb88 <scols_init_debug@@SMARTCOLS_2.25+0x71b8>
   1bb80:	ldrsb	w0, [x0]
   1bb84:	cbz	w0, 1bdcc <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   1bb88:	ldp	x8, x9, [sp, #168]
   1bb8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bb90:	ldp	x6, x7, [sp, #184]
   1bb94:	add	x1, x1, #0xc20
   1bb98:	ldp	x4, x5, [sp, #200]
   1bb9c:	mov	x2, x21
   1bba0:	ldr	x3, [sp, #216]
   1bba4:	mov	x0, x19
   1bba8:	stp	x8, x9, [sp, #112]
   1bbac:	stp	x6, x7, [sp, #128]
   1bbb0:	stp	x4, x5, [sp, #144]
   1bbb4:	str	x3, [sp, #160]
   1bbb8:	bl	75d0 <strptime@plt>
   1bbbc:	cbz	x0, 1bbc8 <scols_init_debug@@SMARTCOLS_2.25+0x71f8>
   1bbc0:	ldrsb	w0, [x0]
   1bbc4:	cbz	w0, 1bdcc <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   1bbc8:	ldp	x8, x9, [sp, #168]
   1bbcc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bbd0:	ldp	x6, x7, [sp, #184]
   1bbd4:	add	x1, x1, #0xc38
   1bbd8:	ldp	x4, x5, [sp, #200]
   1bbdc:	mov	x2, x21
   1bbe0:	ldr	x3, [sp, #216]
   1bbe4:	mov	x0, x19
   1bbe8:	stp	x8, x9, [sp, #112]
   1bbec:	stp	x6, x7, [sp, #128]
   1bbf0:	stp	x4, x5, [sp, #144]
   1bbf4:	str	x3, [sp, #160]
   1bbf8:	bl	75d0 <strptime@plt>
   1bbfc:	cbz	x0, 1bc08 <scols_init_debug@@SMARTCOLS_2.25+0x7238>
   1bc00:	ldrsb	w0, [x0]
   1bc04:	cbz	w0, 1bdcc <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   1bc08:	ldp	x6, x7, [sp, #168]
   1bc0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bc10:	ldp	x4, x5, [sp, #184]
   1bc14:	add	x1, x1, #0xc50
   1bc18:	ldp	x8, x9, [sp, #200]
   1bc1c:	mov	x2, x21
   1bc20:	ldr	x3, [sp, #216]
   1bc24:	mov	x0, x19
   1bc28:	stp	x6, x7, [sp, #112]
   1bc2c:	stp	x4, x5, [sp, #128]
   1bc30:	stp	x8, x9, [sp, #144]
   1bc34:	str	x3, [sp, #160]
   1bc38:	bl	75d0 <strptime@plt>
   1bc3c:	cbz	x0, 1bc48 <scols_init_debug@@SMARTCOLS_2.25+0x7278>
   1bc40:	ldrsb	w0, [x0]
   1bc44:	cbz	w0, 1bdc8 <scols_init_debug@@SMARTCOLS_2.25+0x73f8>
   1bc48:	ldp	x6, x7, [sp, #168]
   1bc4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bc50:	ldp	x4, x5, [sp, #184]
   1bc54:	add	x1, x1, #0xc60
   1bc58:	ldp	x8, x9, [sp, #200]
   1bc5c:	mov	x2, x21
   1bc60:	ldr	x3, [sp, #216]
   1bc64:	mov	x0, x19
   1bc68:	stp	x6, x7, [sp, #112]
   1bc6c:	stp	x4, x5, [sp, #128]
   1bc70:	stp	x8, x9, [sp, #144]
   1bc74:	str	x3, [sp, #160]
   1bc78:	bl	75d0 <strptime@plt>
   1bc7c:	cbz	x0, 1bc88 <scols_init_debug@@SMARTCOLS_2.25+0x72b8>
   1bc80:	ldrsb	w0, [x0]
   1bc84:	cbz	w0, 1bdc8 <scols_init_debug@@SMARTCOLS_2.25+0x73f8>
   1bc88:	ldp	x6, x7, [sp, #168]
   1bc8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bc90:	ldp	x4, x5, [sp, #184]
   1bc94:	add	x1, x1, #0xc70
   1bc98:	ldp	x8, x9, [sp, #200]
   1bc9c:	mov	x2, x21
   1bca0:	ldr	x3, [sp, #216]
   1bca4:	mov	x0, x19
   1bca8:	stp	x6, x7, [sp, #112]
   1bcac:	stp	x4, x5, [sp, #128]
   1bcb0:	stp	x8, x9, [sp, #144]
   1bcb4:	str	x3, [sp, #160]
   1bcb8:	bl	75d0 <strptime@plt>
   1bcbc:	cbz	x0, 1bcc8 <scols_init_debug@@SMARTCOLS_2.25+0x72f8>
   1bcc0:	ldrsb	w0, [x0]
   1bcc4:	cbz	w0, 1be40 <scols_init_debug@@SMARTCOLS_2.25+0x7470>
   1bcc8:	ldp	x6, x7, [sp, #168]
   1bccc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bcd0:	ldp	x4, x5, [sp, #184]
   1bcd4:	add	x1, x1, #0xc80
   1bcd8:	ldp	x8, x9, [sp, #200]
   1bcdc:	mov	x2, x21
   1bce0:	ldr	x3, [sp, #216]
   1bce4:	mov	x0, x19
   1bce8:	stp	x6, x7, [sp, #112]
   1bcec:	stp	x4, x5, [sp, #128]
   1bcf0:	stp	x8, x9, [sp, #144]
   1bcf4:	str	x3, [sp, #160]
   1bcf8:	bl	75d0 <strptime@plt>
   1bcfc:	cbz	x0, 1bd08 <scols_init_debug@@SMARTCOLS_2.25+0x7338>
   1bd00:	ldrsb	w0, [x0]
   1bd04:	cbz	w0, 1be40 <scols_init_debug@@SMARTCOLS_2.25+0x7470>
   1bd08:	ldp	x6, x7, [sp, #168]
   1bd0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bd10:	ldp	x4, x5, [sp, #184]
   1bd14:	add	x1, x1, #0xc90
   1bd18:	ldp	x8, x9, [sp, #200]
   1bd1c:	mov	x2, x21
   1bd20:	ldr	x3, [sp, #216]
   1bd24:	mov	x0, x19
   1bd28:	stp	x6, x7, [sp, #112]
   1bd2c:	stp	x4, x5, [sp, #128]
   1bd30:	stp	x8, x9, [sp, #144]
   1bd34:	str	x3, [sp, #160]
   1bd38:	bl	75d0 <strptime@plt>
   1bd3c:	cbz	x0, 1bd48 <scols_init_debug@@SMARTCOLS_2.25+0x7378>
   1bd40:	ldrsb	w0, [x0]
   1bd44:	cbz	w0, 1bdcc <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   1bd48:	ldp	x6, x7, [sp, #168]
   1bd4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bd50:	ldp	x4, x5, [sp, #184]
   1bd54:	add	x1, x1, #0xca0
   1bd58:	ldp	x8, x9, [sp, #200]
   1bd5c:	mov	x2, x21
   1bd60:	ldr	x3, [sp, #216]
   1bd64:	mov	x0, x19
   1bd68:	stp	x6, x7, [sp, #112]
   1bd6c:	stp	x4, x5, [sp, #128]
   1bd70:	stp	x8, x9, [sp, #144]
   1bd74:	str	x3, [sp, #160]
   1bd78:	bl	75d0 <strptime@plt>
   1bd7c:	cbz	x0, 1bd88 <scols_init_debug@@SMARTCOLS_2.25+0x73b8>
   1bd80:	ldrsb	w0, [x0]
   1bd84:	cbz	w0, 1bdc8 <scols_init_debug@@SMARTCOLS_2.25+0x73f8>
   1bd88:	ldp	x6, x7, [sp, #168]
   1bd8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bd90:	ldp	x4, x5, [sp, #184]
   1bd94:	mov	x0, x19
   1bd98:	ldp	x8, x9, [sp, #200]
   1bd9c:	add	x1, x1, #0xca8
   1bda0:	ldr	x3, [sp, #216]
   1bda4:	mov	x2, x21
   1bda8:	stp	x6, x7, [sp, #112]
   1bdac:	stp	x4, x5, [sp, #128]
   1bdb0:	stp	x8, x9, [sp, #144]
   1bdb4:	str	x3, [sp, #160]
   1bdb8:	bl	75d0 <strptime@plt>
   1bdbc:	cbz	x0, 1bdf8 <scols_init_debug@@SMARTCOLS_2.25+0x7428>
   1bdc0:	ldrsb	w0, [x0]
   1bdc4:	cbnz	w0, 1bdf8 <scols_init_debug@@SMARTCOLS_2.25+0x7428>
   1bdc8:	str	wzr, [sp, #112]
   1bdcc:	mov	x0, x21
   1bdd0:	bl	7a40 <mktime@plt>
   1bdd4:	cmn	x0, #0x1
   1bdd8:	b.eq	1bdf8 <scols_init_debug@@SMARTCOLS_2.25+0x7428>  // b.none
   1bddc:	tbnz	w22, #31, 1bdec <scols_init_debug@@SMARTCOLS_2.25+0x741c>
   1bde0:	ldr	w1, [sp, #136]
   1bde4:	cmp	w1, w22
   1bde8:	b.ne	1bdf8 <scols_init_debug@@SMARTCOLS_2.25+0x7428>  // b.any
   1bdec:	ldp	x23, x24, [sp, #48]
   1bdf0:	ldp	x25, x26, [sp, #64]
   1bdf4:	b	1ba30 <scols_init_debug@@SMARTCOLS_2.25+0x7060>
   1bdf8:	mov	w19, #0xffffffea            	// #-22
   1bdfc:	ldp	x23, x24, [sp, #48]
   1be00:	ldp	x25, x26, [sp, #64]
   1be04:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1be08:	add	x24, x24, #0x1
   1be0c:	cmp	x24, #0xe
   1be10:	b.eq	1be38 <scols_init_debug@@SMARTCOLS_2.25+0x7468>  // b.none
   1be14:	lsl	x0, x24, #4
   1be18:	ldr	x23, [x0, x26]
   1be1c:	b	1baf4 <scols_init_debug@@SMARTCOLS_2.25+0x7124>
   1be20:	stp	x23, x24, [sp, #48]
   1be24:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be28:	mov	x24, #0x0                   	// #0
   1be2c:	add	x23, x23, #0xbc8
   1be30:	stp	x25, x26, [sp, #64]
   1be34:	b	1bae8 <scols_init_debug@@SMARTCOLS_2.25+0x7118>
   1be38:	mov	w22, #0xffffffff            	// #-1
   1be3c:	b	1bb48 <scols_init_debug@@SMARTCOLS_2.25+0x7178>
   1be40:	str	xzr, [sp, #112]
   1be44:	str	wzr, [sp, #120]
   1be48:	b	1bdcc <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   1be4c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be50:	add	x3, x3, #0xea0
   1be54:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be58:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1be5c:	add	x3, x3, #0x10
   1be60:	add	x1, x1, #0xbb0
   1be64:	add	x0, x0, #0xa88
   1be68:	mov	w2, #0xc4                  	// #196
   1be6c:	stp	x21, x22, [sp, #32]
   1be70:	stp	x23, x24, [sp, #48]
   1be74:	stp	x25, x26, [sp, #64]
   1be78:	bl	8040 <__assert_fail@plt>
   1be7c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be80:	add	x3, x3, #0xea0
   1be84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be88:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1be8c:	add	x3, x3, #0x10
   1be90:	add	x1, x1, #0xbb0
   1be94:	add	x0, x0, #0xbd0
   1be98:	mov	w2, #0xc5                  	// #197
   1be9c:	stp	x23, x24, [sp, #48]
   1bea0:	stp	x25, x26, [sp, #64]
   1bea4:	bl	8040 <__assert_fail@plt>
   1bea8:	mov	w19, #0xfffffff4            	// #-12
   1beac:	b	1ba54 <scols_init_debug@@SMARTCOLS_2.25+0x7084>
   1beb0:	ldr	w1, [x0, #32]
   1beb4:	tbnz	w1, #31, 1bec0 <scols_init_debug@@SMARTCOLS_2.25+0x74f0>
   1beb8:	ldr	w0, [x0, #40]
   1bebc:	ret
   1bec0:	mov	w0, #0x0                   	// #0
   1bec4:	ret
   1bec8:	stp	x29, x30, [sp, #-64]!
   1becc:	mov	x29, sp
   1bed0:	stp	x19, x20, [sp, #16]
   1bed4:	mov	w20, w2
   1bed8:	mov	x19, x4
   1bedc:	stp	x21, x22, [sp, #32]
   1bee0:	mov	x22, x0
   1bee4:	mov	x21, x3
   1bee8:	str	x23, [sp, #48]
   1beec:	mov	x23, x1
   1bef0:	tbnz	w20, #0, 1c080 <scols_init_debug@@SMARTCOLS_2.25+0x76b0>
   1bef4:	and	w0, w20, #0x3
   1bef8:	cmp	w0, #0x3
   1befc:	b.eq	1bf28 <scols_init_debug@@SMARTCOLS_2.25+0x7558>  // b.none
   1bf00:	tbnz	w20, #1, 1bf50 <scols_init_debug@@SMARTCOLS_2.25+0x7580>
   1bf04:	tbnz	w20, #3, 1bf88 <scols_init_debug@@SMARTCOLS_2.25+0x75b8>
   1bf08:	tbnz	w20, #4, 1c048 <scols_init_debug@@SMARTCOLS_2.25+0x7678>
   1bf0c:	tbnz	w20, #2, 1bfbc <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1bf10:	mov	w0, #0x0                   	// #0
   1bf14:	ldp	x19, x20, [sp, #16]
   1bf18:	ldp	x21, x22, [sp, #32]
   1bf1c:	ldr	x23, [sp, #48]
   1bf20:	ldp	x29, x30, [sp], #64
   1bf24:	ret
   1bf28:	cbz	x19, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1bf2c:	mov	x3, x21
   1bf30:	tst	x20, #0x20
   1bf34:	mov	w0, #0x54                  	// #84
   1bf38:	mov	w1, #0x20                  	// #32
   1bf3c:	csel	w0, w0, w1, ne  // ne = any
   1bf40:	sub	x19, x19, #0x1
   1bf44:	strb	w0, [x3], #1
   1bf48:	mov	x21, x3
   1bf4c:	tbz	w20, #1, 1bf04 <scols_init_debug@@SMARTCOLS_2.25+0x7534>
   1bf50:	ldp	w5, w4, [x22]
   1bf54:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bf58:	ldr	w3, [x22, #8]
   1bf5c:	add	x2, x2, #0xcf0
   1bf60:	mov	x1, x19
   1bf64:	mov	x0, x21
   1bf68:	bl	7610 <snprintf@plt>
   1bf6c:	sxtw	x2, w0
   1bf70:	tbnz	w2, #31, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1bf74:	cmp	x19, w2, sxtw
   1bf78:	b.cc	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>  // b.lo, b.ul, b.last
   1bf7c:	sub	x19, x19, x2
   1bf80:	add	x21, x21, x2
   1bf84:	tbz	w20, #3, 1bf08 <scols_init_debug@@SMARTCOLS_2.25+0x7538>
   1bf88:	mov	x1, x19
   1bf8c:	mov	x3, x23
   1bf90:	mov	x0, x21
   1bf94:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bf98:	add	x2, x2, #0xd00
   1bf9c:	bl	7610 <snprintf@plt>
   1bfa0:	sxtw	x1, w0
   1bfa4:	tbnz	w1, #31, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1bfa8:	cmp	x19, w1, sxtw
   1bfac:	b.cc	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>  // b.lo, b.ul, b.last
   1bfb0:	sub	x19, x19, x1
   1bfb4:	add	x21, x21, x1
   1bfb8:	tbz	w20, #2, 1bf10 <scols_init_debug@@SMARTCOLS_2.25+0x7540>
   1bfbc:	mov	x0, x22
   1bfc0:	bl	1beb0 <scols_init_debug@@SMARTCOLS_2.25+0x74e0>
   1bfc4:	mov	w5, #0x8889                	// #34953
   1bfc8:	mov	w4, w0
   1bfcc:	movk	w5, #0x8888, lsl #16
   1bfd0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1bfd4:	mov	x0, x21
   1bfd8:	mov	x1, x19
   1bfdc:	smull	x3, w4, w5
   1bfe0:	add	x2, x2, #0xd10
   1bfe4:	lsr	x3, x3, #32
   1bfe8:	add	w3, w4, w3
   1bfec:	asr	w3, w3, #5
   1bff0:	sub	w4, w3, w4, asr #31
   1bff4:	smull	x3, w4, w5
   1bff8:	lsr	x3, x3, #32
   1bffc:	add	w3, w4, w3
   1c000:	asr	w3, w3, #5
   1c004:	sub	w3, w3, w4, asr #31
   1c008:	lsl	w5, w3, #4
   1c00c:	sub	w5, w5, w3
   1c010:	subs	w4, w4, w5, lsl #2
   1c014:	cneg	w4, w4, mi  // mi = first
   1c018:	bl	7610 <snprintf@plt>
   1c01c:	tbnz	w0, #31, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1c020:	cmp	x19, w0, sxtw
   1c024:	b.cs	1bf10 <scols_init_debug@@SMARTCOLS_2.25+0x7540>  // b.hs, b.nlast
   1c028:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c02c:	add	x1, x1, #0xcc8
   1c030:	mov	w2, #0x5                   	// #5
   1c034:	mov	x0, #0x0                   	// #0
   1c038:	bl	7ec0 <dcgettext@plt>
   1c03c:	bl	7de0 <warnx@plt>
   1c040:	mov	w0, #0xffffffff            	// #-1
   1c044:	b	1bf14 <scols_init_debug@@SMARTCOLS_2.25+0x7544>
   1c048:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c04c:	mov	x3, x23
   1c050:	mov	x1, x19
   1c054:	add	x2, x2, #0xd08
   1c058:	mov	x0, x21
   1c05c:	bl	7610 <snprintf@plt>
   1c060:	tbnz	w0, #31, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1c064:	cmp	x19, w0, sxtw
   1c068:	sxtw	x0, w0
   1c06c:	b.cc	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>  // b.lo, b.ul, b.last
   1c070:	sub	x19, x19, x0
   1c074:	add	x21, x21, x0
   1c078:	tbz	w20, #2, 1bf10 <scols_init_debug@@SMARTCOLS_2.25+0x7540>
   1c07c:	b	1bfbc <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1c080:	mov	x1, x4
   1c084:	mov	x0, x3
   1c088:	ldp	w5, w4, [x22, #12]
   1c08c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c090:	ldrsw	x3, [x22, #20]
   1c094:	add	x2, x2, #0xcb8
   1c098:	add	w4, w4, #0x1
   1c09c:	add	x3, x3, #0x76c
   1c0a0:	bl	7610 <snprintf@plt>
   1c0a4:	sxtw	x2, w0
   1c0a8:	tbnz	w2, #31, 1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>
   1c0ac:	cmp	x19, w2, sxtw
   1c0b0:	b.cc	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x7658>  // b.lo, b.ul, b.last
   1c0b4:	sub	x19, x19, x2
   1c0b8:	add	x21, x21, x2
   1c0bc:	b	1bef4 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1c0c0:	stp	x29, x30, [sp, #-128]!
   1c0c4:	mov	x29, sp
   1c0c8:	stp	x19, x20, [sp, #16]
   1c0cc:	mov	w19, w1
   1c0d0:	mov	x20, x0
   1c0d4:	stp	x21, x22, [sp, #32]
   1c0d8:	mov	x21, x2
   1c0dc:	mov	x22, x3
   1c0e0:	str	x23, [sp, #48]
   1c0e4:	add	x23, sp, #0x48
   1c0e8:	mov	x1, x23
   1c0ec:	tbz	w19, #6, 1c124 <scols_init_debug@@SMARTCOLS_2.25+0x7754>
   1c0f0:	bl	78a0 <gmtime_r@plt>
   1c0f4:	cbz	x0, 1c12c <scols_init_debug@@SMARTCOLS_2.25+0x775c>
   1c0f8:	ldr	x1, [x20, #8]
   1c0fc:	mov	x4, x22
   1c100:	mov	x3, x21
   1c104:	mov	w2, w19
   1c108:	mov	x0, x23
   1c10c:	bl	1bec8 <scols_init_debug@@SMARTCOLS_2.25+0x74f8>
   1c110:	ldp	x19, x20, [sp, #16]
   1c114:	ldp	x21, x22, [sp, #32]
   1c118:	ldr	x23, [sp, #48]
   1c11c:	ldp	x29, x30, [sp], #128
   1c120:	ret
   1c124:	bl	74c0 <localtime_r@plt>
   1c128:	b	1c0f4 <scols_init_debug@@SMARTCOLS_2.25+0x7724>
   1c12c:	mov	w2, #0x5                   	// #5
   1c130:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c134:	mov	x0, #0x0                   	// #0
   1c138:	add	x1, x1, #0xd20
   1c13c:	bl	7ec0 <dcgettext@plt>
   1c140:	ldr	x1, [x20]
   1c144:	bl	7de0 <warnx@plt>
   1c148:	mov	w0, #0xffffffff            	// #-1
   1c14c:	b	1c110 <scols_init_debug@@SMARTCOLS_2.25+0x7740>
   1c150:	mov	x5, x2
   1c154:	mov	x4, x3
   1c158:	mov	w2, w1
   1c15c:	mov	x3, x5
   1c160:	mov	x1, #0x0                   	// #0
   1c164:	b	1bec8 <scols_init_debug@@SMARTCOLS_2.25+0x74f8>
   1c168:	stp	x29, x30, [sp, #-128]!
   1c16c:	mov	x29, sp
   1c170:	stp	x19, x20, [sp, #16]
   1c174:	mov	w19, w1
   1c178:	mov	x20, x2
   1c17c:	stp	x21, x22, [sp, #32]
   1c180:	mov	x21, x3
   1c184:	mov	x22, x0
   1c188:	str	x23, [sp, #48]
   1c18c:	add	x23, sp, #0x48
   1c190:	mov	x1, x23
   1c194:	tbz	w19, #6, 1c1cc <scols_init_debug@@SMARTCOLS_2.25+0x77fc>
   1c198:	bl	78a0 <gmtime_r@plt>
   1c19c:	cbz	x0, 1c1d4 <scols_init_debug@@SMARTCOLS_2.25+0x7804>
   1c1a0:	mov	x4, x21
   1c1a4:	mov	x3, x20
   1c1a8:	mov	w2, w19
   1c1ac:	mov	x0, x23
   1c1b0:	mov	x1, #0x0                   	// #0
   1c1b4:	bl	1bec8 <scols_init_debug@@SMARTCOLS_2.25+0x74f8>
   1c1b8:	ldp	x19, x20, [sp, #16]
   1c1bc:	ldp	x21, x22, [sp, #32]
   1c1c0:	ldr	x23, [sp, #48]
   1c1c4:	ldp	x29, x30, [sp], #128
   1c1c8:	ret
   1c1cc:	bl	74c0 <localtime_r@plt>
   1c1d0:	b	1c19c <scols_init_debug@@SMARTCOLS_2.25+0x77cc>
   1c1d4:	mov	w2, #0x5                   	// #5
   1c1d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c1dc:	mov	x0, #0x0                   	// #0
   1c1e0:	add	x1, x1, #0xd20
   1c1e4:	bl	7ec0 <dcgettext@plt>
   1c1e8:	mov	x1, x22
   1c1ec:	bl	7de0 <warnx@plt>
   1c1f0:	mov	w0, #0xffffffff            	// #-1
   1c1f4:	b	1c1b8 <scols_init_debug@@SMARTCOLS_2.25+0x77e8>
   1c1f8:	stp	x29, x30, [sp, #-176]!
   1c1fc:	mov	x29, sp
   1c200:	stp	x21, x22, [sp, #32]
   1c204:	mov	x21, x0
   1c208:	mov	x22, x3
   1c20c:	ldr	x0, [x1]
   1c210:	stp	x19, x20, [sp, #16]
   1c214:	mov	x19, x1
   1c218:	stp	x23, x24, [sp, #48]
   1c21c:	mov	x20, x4
   1c220:	mov	w23, w2
   1c224:	cbz	x0, 1c2c0 <scols_init_debug@@SMARTCOLS_2.25+0x78f0>
   1c228:	add	x24, sp, #0x40
   1c22c:	mov	x0, x21
   1c230:	mov	x1, x24
   1c234:	bl	74c0 <localtime_r@plt>
   1c238:	add	x1, sp, #0x78
   1c23c:	mov	x0, x19
   1c240:	bl	74c0 <localtime_r@plt>
   1c244:	ldr	w0, [sp, #92]
   1c248:	ldr	w1, [sp, #148]
   1c24c:	cmp	w1, w0
   1c250:	ldr	w1, [sp, #84]
   1c254:	ldr	w0, [sp, #140]
   1c258:	b.eq	1c29c <scols_init_debug@@SMARTCOLS_2.25+0x78cc>  // b.none
   1c25c:	cmp	w1, w0
   1c260:	b.ne	1c2a4 <scols_init_debug@@SMARTCOLS_2.25+0x78d4>  // b.any
   1c264:	mov	x3, x24
   1c268:	mov	x1, x20
   1c26c:	mov	x0, x22
   1c270:	tbz	w23, #1, 1c2d0 <scols_init_debug@@SMARTCOLS_2.25+0x7900>
   1c274:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c278:	add	x2, x2, #0xd50
   1c27c:	bl	7540 <strftime@plt>
   1c280:	cmp	w0, #0x0
   1c284:	csetm	w0, le
   1c288:	ldp	x19, x20, [sp, #16]
   1c28c:	ldp	x21, x22, [sp, #32]
   1c290:	ldp	x23, x24, [sp, #48]
   1c294:	ldp	x29, x30, [sp], #176
   1c298:	ret
   1c29c:	cmp	w1, w0
   1c2a0:	b.eq	1c2e0 <scols_init_debug@@SMARTCOLS_2.25+0x7910>  // b.none
   1c2a4:	mov	x3, x24
   1c2a8:	mov	x1, x20
   1c2ac:	mov	x0, x22
   1c2b0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c2b4:	add	x2, x2, #0xd68
   1c2b8:	bl	7540 <strftime@plt>
   1c2bc:	b	1c280 <scols_init_debug@@SMARTCOLS_2.25+0x78b0>
   1c2c0:	mov	x0, x19
   1c2c4:	mov	x1, #0x0                   	// #0
   1c2c8:	bl	7890 <gettimeofday@plt>
   1c2cc:	b	1c228 <scols_init_debug@@SMARTCOLS_2.25+0x7858>
   1c2d0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c2d4:	add	x2, x2, #0xd60
   1c2d8:	bl	7540 <strftime@plt>
   1c2dc:	b	1c280 <scols_init_debug@@SMARTCOLS_2.25+0x78b0>
   1c2e0:	ldp	w4, w3, [sp, #68]
   1c2e4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c2e8:	mov	x0, x22
   1c2ec:	mov	x1, x20
   1c2f0:	add	x2, x2, #0xd40
   1c2f4:	bl	7610 <snprintf@plt>
   1c2f8:	tbnz	w0, #31, 1c318 <scols_init_debug@@SMARTCOLS_2.25+0x7948>
   1c2fc:	cmp	x20, w0, sxtw
   1c300:	csetm	w0, cc  // cc = lo, ul, last
   1c304:	ldp	x19, x20, [sp, #16]
   1c308:	ldp	x21, x22, [sp, #32]
   1c30c:	ldp	x23, x24, [sp, #48]
   1c310:	ldp	x29, x30, [sp], #176
   1c314:	ret
   1c318:	mov	w0, #0xffffffff            	// #-1
   1c31c:	b	1c288 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>
   1c320:	stp	x29, x30, [sp, #-48]!
   1c324:	mov	x29, sp
   1c328:	bl	8070 <getenv@plt>
   1c32c:	cbz	x0, 1c3a4 <scols_init_debug@@SMARTCOLS_2.25+0x79d4>
   1c330:	stp	x19, x20, [sp, #16]
   1c334:	mov	x19, x0
   1c338:	str	xzr, [sp, #40]
   1c33c:	bl	8050 <__errno_location@plt>
   1c340:	mov	x20, x0
   1c344:	add	x1, sp, #0x28
   1c348:	mov	x0, x19
   1c34c:	mov	w2, #0xa                   	// #10
   1c350:	str	wzr, [x20]
   1c354:	bl	7b80 <strtol@plt>
   1c358:	ldr	w1, [x20]
   1c35c:	cbnz	w1, 1c394 <scols_init_debug@@SMARTCOLS_2.25+0x79c4>
   1c360:	ldr	x1, [sp, #40]
   1c364:	cbz	x1, 1c394 <scols_init_debug@@SMARTCOLS_2.25+0x79c4>
   1c368:	ldrsb	w2, [x1]
   1c36c:	cmp	w2, #0x0
   1c370:	ccmp	x1, x19, #0x0, eq  // eq = none
   1c374:	b.ls	1c394 <scols_init_debug@@SMARTCOLS_2.25+0x79c4>  // b.plast
   1c378:	sub	x2, x0, #0x1
   1c37c:	mov	x1, #0x7ffffffe            	// #2147483646
   1c380:	cmp	x2, x1
   1c384:	b.hi	1c394 <scols_init_debug@@SMARTCOLS_2.25+0x79c4>  // b.pmore
   1c388:	ldp	x19, x20, [sp, #16]
   1c38c:	ldp	x29, x30, [sp], #48
   1c390:	ret
   1c394:	mov	w0, #0xffffffff            	// #-1
   1c398:	ldp	x19, x20, [sp, #16]
   1c39c:	ldp	x29, x30, [sp], #48
   1c3a0:	ret
   1c3a4:	mov	w0, #0xffffffff            	// #-1
   1c3a8:	b	1c38c <scols_init_debug@@SMARTCOLS_2.25+0x79bc>
   1c3ac:	nop
   1c3b0:	stp	x29, x30, [sp, #-64]!
   1c3b4:	mov	x29, sp
   1c3b8:	add	x2, sp, #0x38
   1c3bc:	stp	x19, x20, [sp, #16]
   1c3c0:	mov	x20, x0
   1c3c4:	mov	x19, x1
   1c3c8:	mov	w0, #0x1                   	// #1
   1c3cc:	mov	x1, #0x5413                	// #21523
   1c3d0:	str	x21, [sp, #32]
   1c3d4:	bl	81b0 <ioctl@plt>
   1c3d8:	cbz	w0, 1c41c <scols_init_debug@@SMARTCOLS_2.25+0x7a4c>
   1c3dc:	cbz	x20, 1c3f0 <scols_init_debug@@SMARTCOLS_2.25+0x7a20>
   1c3e0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c3e4:	add	x0, x0, #0xec0
   1c3e8:	bl	1c320 <scols_init_debug@@SMARTCOLS_2.25+0x7950>
   1c3ec:	str	w0, [x20]
   1c3f0:	cbz	x19, 1c408 <scols_init_debug@@SMARTCOLS_2.25+0x7a38>
   1c3f4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c3f8:	add	x0, x0, #0xec8
   1c3fc:	bl	1c320 <scols_init_debug@@SMARTCOLS_2.25+0x7950>
   1c400:	mov	w21, w0
   1c404:	str	w21, [x19]
   1c408:	mov	w0, #0x0                   	// #0
   1c40c:	ldp	x19, x20, [sp, #16]
   1c410:	ldr	x21, [sp, #32]
   1c414:	ldp	x29, x30, [sp], #64
   1c418:	ret
   1c41c:	ldrh	w21, [sp, #56]
   1c420:	cbz	x20, 1c430 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1c424:	ldrh	w0, [sp, #58]
   1c428:	cbz	w0, 1c440 <scols_init_debug@@SMARTCOLS_2.25+0x7a70>
   1c42c:	str	w0, [x20]
   1c430:	cbz	x19, 1c408 <scols_init_debug@@SMARTCOLS_2.25+0x7a38>
   1c434:	cbz	w21, 1c3f4 <scols_init_debug@@SMARTCOLS_2.25+0x7a24>
   1c438:	str	w21, [x19]
   1c43c:	b	1c408 <scols_init_debug@@SMARTCOLS_2.25+0x7a38>
   1c440:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c444:	add	x0, x0, #0xec0
   1c448:	bl	1c320 <scols_init_debug@@SMARTCOLS_2.25+0x7950>
   1c44c:	str	w0, [x20]
   1c450:	b	1c430 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1c454:	nop
   1c458:	stp	x29, x30, [sp, #-48]!
   1c45c:	mov	x1, #0x0                   	// #0
   1c460:	mov	x29, sp
   1c464:	str	x19, [sp, #16]
   1c468:	mov	w19, w0
   1c46c:	add	x0, sp, #0x2c
   1c470:	str	wzr, [sp, #44]
   1c474:	bl	1c3b0 <scols_init_debug@@SMARTCOLS_2.25+0x79e0>
   1c478:	ldr	w0, [sp, #44]
   1c47c:	cmp	w0, #0x0
   1c480:	csel	w0, w0, w19, gt
   1c484:	ldr	x19, [sp, #16]
   1c488:	ldp	x29, x30, [sp], #48
   1c48c:	ret
   1c490:	stp	x29, x30, [sp, #-16]!
   1c494:	mov	w0, #0x0                   	// #0
   1c498:	mov	x29, sp
   1c49c:	bl	7e00 <isatty@plt>
   1c4a0:	mov	w1, #0x0                   	// #0
   1c4a4:	cbz	w0, 1c4b4 <scols_init_debug@@SMARTCOLS_2.25+0x7ae4>
   1c4a8:	mov	w0, w1
   1c4ac:	ldp	x29, x30, [sp], #16
   1c4b0:	ret
   1c4b4:	mov	w0, #0x1                   	// #1
   1c4b8:	bl	7e00 <isatty@plt>
   1c4bc:	mov	w1, #0x1                   	// #1
   1c4c0:	cbnz	w0, 1c4a8 <scols_init_debug@@SMARTCOLS_2.25+0x7ad8>
   1c4c4:	mov	w0, #0x2                   	// #2
   1c4c8:	bl	7e00 <isatty@plt>
   1c4cc:	cmp	w0, #0x0
   1c4d0:	mov	w1, #0xffffffea            	// #-22
   1c4d4:	mov	w0, #0x2                   	// #2
   1c4d8:	csel	w1, w1, w0, eq  // eq = none
   1c4dc:	mov	w0, w1
   1c4e0:	ldp	x29, x30, [sp], #16
   1c4e4:	ret
   1c4e8:	stp	x29, x30, [sp, #-48]!
   1c4ec:	mov	x29, sp
   1c4f0:	stp	x19, x20, [sp, #16]
   1c4f4:	mov	x20, x1
   1c4f8:	stp	x21, x22, [sp, #32]
   1c4fc:	mov	x22, x0
   1c500:	mov	x21, x2
   1c504:	cbz	x1, 1c50c <scols_init_debug@@SMARTCOLS_2.25+0x7b3c>
   1c508:	str	xzr, [x1]
   1c50c:	cbz	x22, 1c514 <scols_init_debug@@SMARTCOLS_2.25+0x7b44>
   1c510:	str	xzr, [x22]
   1c514:	cbz	x21, 1c51c <scols_init_debug@@SMARTCOLS_2.25+0x7b4c>
   1c518:	str	xzr, [x21]
   1c51c:	bl	1c490 <scols_init_debug@@SMARTCOLS_2.25+0x7ac0>
   1c520:	mov	w1, w0
   1c524:	tbnz	w0, #31, 1c59c <scols_init_debug@@SMARTCOLS_2.25+0x7bcc>
   1c528:	bl	74b0 <ttyname@plt>
   1c52c:	mov	x19, x0
   1c530:	cbz	x0, 1c5c8 <scols_init_debug@@SMARTCOLS_2.25+0x7bf8>
   1c534:	cbz	x22, 1c53c <scols_init_debug@@SMARTCOLS_2.25+0x7b6c>
   1c538:	str	x0, [x22]
   1c53c:	orr	x0, x20, x21
   1c540:	cbz	x0, 1c5b0 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1c544:	mov	x0, x19
   1c548:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c54c:	mov	x2, #0x5                   	// #5
   1c550:	add	x1, x1, #0xed0
   1c554:	bl	7810 <strncmp@plt>
   1c558:	cmp	w0, #0x0
   1c55c:	add	x0, x19, #0x5
   1c560:	csel	x19, x0, x19, eq  // eq = none
   1c564:	cbz	x20, 1c570 <scols_init_debug@@SMARTCOLS_2.25+0x7ba0>
   1c568:	str	x19, [x20]
   1c56c:	cbz	x21, 1c5b0 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1c570:	ldrsb	w20, [x19]
   1c574:	cbz	w20, 1c5b0 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1c578:	bl	7b60 <__ctype_b_loc@plt>
   1c57c:	ldr	x1, [x0]
   1c580:	b	1c58c <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1c584:	ldrsb	w20, [x19, #1]!
   1c588:	cbz	w20, 1c5b0 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1c58c:	ldrh	w0, [x1, w20, sxtw #1]
   1c590:	tbz	w0, #11, 1c584 <scols_init_debug@@SMARTCOLS_2.25+0x7bb4>
   1c594:	mov	w1, #0x0                   	// #0
   1c598:	str	x19, [x21]
   1c59c:	mov	w0, w1
   1c5a0:	ldp	x19, x20, [sp, #16]
   1c5a4:	ldp	x21, x22, [sp, #32]
   1c5a8:	ldp	x29, x30, [sp], #48
   1c5ac:	ret
   1c5b0:	mov	w1, #0x0                   	// #0
   1c5b4:	mov	w0, w1
   1c5b8:	ldp	x19, x20, [sp, #16]
   1c5bc:	ldp	x21, x22, [sp, #32]
   1c5c0:	ldp	x29, x30, [sp], #48
   1c5c4:	ret
   1c5c8:	mov	w1, #0xffffffff            	// #-1
   1c5cc:	b	1c59c <scols_init_debug@@SMARTCOLS_2.25+0x7bcc>
   1c5d0:	stp	x29, x30, [sp, #-32]!
   1c5d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c5d8:	mov	x29, sp
   1c5dc:	str	x19, [sp, #16]
   1c5e0:	mov	x19, x0
   1c5e4:	add	x0, x1, #0xed8
   1c5e8:	bl	8070 <getenv@plt>
   1c5ec:	cmp	x0, #0x0
   1c5f0:	mov	w1, #0xffffffea            	// #-22
   1c5f4:	str	x0, [x19]
   1c5f8:	csel	w0, w1, wzr, ne  // ne = any
   1c5fc:	ldr	x19, [sp, #16]
   1c600:	ldp	x29, x30, [sp], #32
   1c604:	ret
   1c608:	stp	x29, x30, [sp, #-48]!
   1c60c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c610:	add	x0, x0, #0xee8
   1c614:	mov	x29, sp
   1c618:	stp	x19, x20, [sp, #16]
   1c61c:	bl	8070 <getenv@plt>
   1c620:	mov	x19, x0
   1c624:	cmp	x19, #0x0
   1c628:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c62c:	add	x0, x0, #0xee0
   1c630:	csel	x19, x0, x19, eq  // eq = none
   1c634:	mov	x0, x19
   1c638:	bl	79b0 <strdup@plt>
   1c63c:	stp	x21, x22, [sp, #32]
   1c640:	cbz	x0, 1c6c0 <scols_init_debug@@SMARTCOLS_2.25+0x7cf0>
   1c644:	bl	7950 <__xpg_basename@plt>
   1c648:	mov	x22, x0
   1c64c:	bl	7340 <strlen@plt>
   1c650:	add	x21, x0, #0x2
   1c654:	mov	x0, x21
   1c658:	bl	7720 <malloc@plt>
   1c65c:	mov	x20, x0
   1c660:	cbz	x0, 1c6d0 <scols_init_debug@@SMARTCOLS_2.25+0x7d00>
   1c664:	mov	w2, #0x2d                  	// #45
   1c668:	strb	w2, [x0], #1
   1c66c:	mov	x1, x22
   1c670:	bl	7d70 <strcpy@plt>
   1c674:	mov	x1, x20
   1c678:	mov	x2, #0x0                   	// #0
   1c67c:	mov	x0, x19
   1c680:	bl	7400 <execl@plt>
   1c684:	bl	8050 <__errno_location@plt>
   1c688:	mov	x3, x0
   1c68c:	mov	w2, #0x5                   	// #5
   1c690:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c694:	mov	x0, #0x0                   	// #0
   1c698:	add	x1, x1, #0xac0
   1c69c:	ldr	w3, [x3]
   1c6a0:	cmp	w3, #0x2
   1c6a4:	cset	w20, eq  // eq = none
   1c6a8:	add	w20, w20, #0x7e
   1c6ac:	bl	7ec0 <dcgettext@plt>
   1c6b0:	mov	x1, x0
   1c6b4:	mov	x2, x19
   1c6b8:	mov	w0, w20
   1c6bc:	bl	81a0 <err@plt>
   1c6c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c6c4:	mov	w0, #0x1                   	// #1
   1c6c8:	add	x1, x1, #0xaa0
   1c6cc:	bl	81a0 <err@plt>
   1c6d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1c6d4:	mov	x2, x21
   1c6d8:	add	x1, x1, #0xae8
   1c6dc:	mov	w0, #0x1                   	// #1
   1c6e0:	bl	81a0 <err@plt>
   1c6e4:	nop
   1c6e8:	cbz	x0, 1c724 <scols_init_debug@@SMARTCOLS_2.25+0x7d54>
   1c6ec:	stp	x29, x30, [sp, #-32]!
   1c6f0:	mov	x29, sp
   1c6f4:	stp	x19, x20, [sp, #16]
   1c6f8:	mov	x20, x0
   1c6fc:	ldr	x0, [x0]
   1c700:	cbz	x0, 1c714 <scols_init_debug@@SMARTCOLS_2.25+0x7d44>
   1c704:	mov	x19, x20
   1c708:	bl	7bd0 <free@plt>
   1c70c:	ldr	x0, [x19, #8]!
   1c710:	cbnz	x0, 1c708 <scols_init_debug@@SMARTCOLS_2.25+0x7d38>
   1c714:	str	xzr, [x20]
   1c718:	ldp	x19, x20, [sp, #16]
   1c71c:	ldp	x29, x30, [sp], #32
   1c720:	ret
   1c724:	ret
   1c728:	stp	x29, x30, [sp, #-32]!
   1c72c:	mov	x29, sp
   1c730:	str	x19, [sp, #16]
   1c734:	mov	x19, x0
   1c738:	bl	1c6e8 <scols_init_debug@@SMARTCOLS_2.25+0x7d18>
   1c73c:	mov	x0, x19
   1c740:	bl	7bd0 <free@plt>
   1c744:	mov	x0, #0x0                   	// #0
   1c748:	ldr	x19, [sp, #16]
   1c74c:	ldp	x29, x30, [sp], #32
   1c750:	ret
   1c754:	nop
   1c758:	mov	x1, x0
   1c75c:	cbz	x0, 1c780 <scols_init_debug@@SMARTCOLS_2.25+0x7db0>
   1c760:	ldr	x0, [x0]
   1c764:	cbz	x0, 1c780 <scols_init_debug@@SMARTCOLS_2.25+0x7db0>
   1c768:	mov	w0, #0x0                   	// #0
   1c76c:	nop
   1c770:	ldr	x2, [x1, #8]!
   1c774:	add	w0, w0, #0x1
   1c778:	cbnz	x2, 1c770 <scols_init_debug@@SMARTCOLS_2.25+0x7da0>
   1c77c:	ret
   1c780:	mov	w0, #0x0                   	// #0
   1c784:	ret
   1c788:	stp	x29, x30, [sp, #-48]!
   1c78c:	mov	x29, sp
   1c790:	stp	x19, x20, [sp, #16]
   1c794:	mov	x20, x0
   1c798:	str	x21, [sp, #32]
   1c79c:	bl	1c758 <scols_init_debug@@SMARTCOLS_2.25+0x7d88>
   1c7a0:	add	w0, w0, #0x1
   1c7a4:	lsl	x0, x0, #3
   1c7a8:	bl	7720 <malloc@plt>
   1c7ac:	mov	x21, x0
   1c7b0:	cbz	x0, 1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x7e14>
   1c7b4:	cbz	x20, 1c7f8 <scols_init_debug@@SMARTCOLS_2.25+0x7e28>
   1c7b8:	mov	x19, x0
   1c7bc:	ldr	x0, [x20]
   1c7c0:	cbz	x0, 1c7e0 <scols_init_debug@@SMARTCOLS_2.25+0x7e10>
   1c7c4:	nop
   1c7c8:	bl	79b0 <strdup@plt>
   1c7cc:	str	x0, [x19]
   1c7d0:	add	x19, x19, #0x8
   1c7d4:	cbz	x0, 1c800 <scols_init_debug@@SMARTCOLS_2.25+0x7e30>
   1c7d8:	ldr	x0, [x20, #8]!
   1c7dc:	cbnz	x0, 1c7c8 <scols_init_debug@@SMARTCOLS_2.25+0x7df8>
   1c7e0:	str	xzr, [x19]
   1c7e4:	mov	x0, x21
   1c7e8:	ldp	x19, x20, [sp, #16]
   1c7ec:	ldr	x21, [sp, #32]
   1c7f0:	ldp	x29, x30, [sp], #48
   1c7f4:	ret
   1c7f8:	mov	x19, x0
   1c7fc:	b	1c7e0 <scols_init_debug@@SMARTCOLS_2.25+0x7e10>
   1c800:	mov	x0, x21
   1c804:	mov	x21, #0x0                   	// #0
   1c808:	bl	1c728 <scols_init_debug@@SMARTCOLS_2.25+0x7d58>
   1c80c:	b	1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x7e14>
   1c810:	stp	x29, x30, [sp, #-96]!
   1c814:	mov	x29, sp
   1c818:	stp	x21, x22, [sp, #32]
   1c81c:	cbz	x0, 1c99c <scols_init_debug@@SMARTCOLS_2.25+0x7fcc>
   1c820:	cmn	x0, #0x1
   1c824:	mov	x21, x0
   1c828:	str	x23, [sp, #48]
   1c82c:	mov	x23, x1
   1c830:	ldp	x2, x3, [x1]
   1c834:	stp	x2, x3, [sp, #64]
   1c838:	cset	w5, ne  // ne = any
   1c83c:	ldp	x0, x1, [x1, #16]
   1c840:	stp	x0, x1, [sp, #80]
   1c844:	add	w5, w5, #0x1
   1c848:	ldr	w3, [sp, #88]
   1c84c:	stp	x19, x20, [sp, #16]
   1c850:	ldr	w20, [x23, #24]
   1c854:	ldr	x19, [x23]
   1c858:	ldr	x0, [sp, #72]
   1c85c:	b	1c87c <scols_init_debug@@SMARTCOLS_2.25+0x7eac>
   1c860:	add	x4, x2, #0xf
   1c864:	and	x4, x4, #0xfffffffffffffff8
   1c868:	str	x4, [sp, #64]
   1c86c:	ldr	x2, [x2]
   1c870:	cmn	x2, #0x1
   1c874:	cbz	x2, 1c8ac <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   1c878:	cinc	w5, w5, ne  // ne = any
   1c87c:	add	w4, w3, #0x8
   1c880:	ldr	x2, [sp, #64]
   1c884:	tbz	w3, #31, 1c860 <scols_init_debug@@SMARTCOLS_2.25+0x7e90>
   1c888:	cmp	w4, #0x0
   1c88c:	b.le	1c92c <scols_init_debug@@SMARTCOLS_2.25+0x7f5c>
   1c890:	add	x1, x2, #0xf
   1c894:	mov	w3, w4
   1c898:	and	x1, x1, #0xfffffffffffffff8
   1c89c:	str	x1, [sp, #64]
   1c8a0:	ldr	x2, [x2]
   1c8a4:	cmn	x2, #0x1
   1c8a8:	cbnz	x2, 1c878 <scols_init_debug@@SMARTCOLS_2.25+0x7ea8>
   1c8ac:	ubfiz	x0, x5, #3, #32
   1c8b0:	bl	7720 <malloc@plt>
   1c8b4:	mov	x22, x0
   1c8b8:	cbz	x0, 1c9b4 <scols_init_debug@@SMARTCOLS_2.25+0x7fe4>
   1c8bc:	cmn	x21, #0x1
   1c8c0:	b.eq	1c938 <scols_init_debug@@SMARTCOLS_2.25+0x7f68>  // b.none
   1c8c4:	mov	x0, x21
   1c8c8:	bl	79b0 <strdup@plt>
   1c8cc:	str	x0, [x22]
   1c8d0:	cbz	x0, 1c914 <scols_init_debug@@SMARTCOLS_2.25+0x7f44>
   1c8d4:	mov	w21, #0x1                   	// #1
   1c8d8:	ldr	x23, [x23, #8]
   1c8dc:	nop
   1c8e0:	add	x1, x19, #0xf
   1c8e4:	add	w0, w20, #0x8
   1c8e8:	and	x1, x1, #0xfffffffffffffff8
   1c8ec:	tbnz	w20, #31, 1c940 <scols_init_debug@@SMARTCOLS_2.25+0x7f70>
   1c8f0:	ldr	x0, [x19]
   1c8f4:	mov	x19, x1
   1c8f8:	cmn	x0, #0x1
   1c8fc:	cbz	x0, 1c96c <scols_init_debug@@SMARTCOLS_2.25+0x7f9c>
   1c900:	b.eq	1c98c <scols_init_debug@@SMARTCOLS_2.25+0x7fbc>  // b.none
   1c904:	bl	79b0 <strdup@plt>
   1c908:	str	x0, [x22, w21, uxtw #3]
   1c90c:	add	w21, w21, #0x1
   1c910:	cbnz	x0, 1c8e0 <scols_init_debug@@SMARTCOLS_2.25+0x7f10>
   1c914:	mov	x0, x22
   1c918:	mov	x22, #0x0                   	// #0
   1c91c:	bl	1c728 <scols_init_debug@@SMARTCOLS_2.25+0x7d58>
   1c920:	ldp	x19, x20, [sp, #16]
   1c924:	ldr	x23, [sp, #48]
   1c928:	b	1c97c <scols_init_debug@@SMARTCOLS_2.25+0x7fac>
   1c92c:	add	x2, x0, w3, sxtw
   1c930:	mov	w3, w4
   1c934:	b	1c86c <scols_init_debug@@SMARTCOLS_2.25+0x7e9c>
   1c938:	mov	w21, #0x0                   	// #0
   1c93c:	b	1c8d8 <scols_init_debug@@SMARTCOLS_2.25+0x7f08>
   1c940:	add	x3, x23, w20, sxtw
   1c944:	mov	x1, x19
   1c948:	mov	w20, w0
   1c94c:	add	x2, x19, #0xf
   1c950:	cmp	w0, #0x0
   1c954:	b.le	1c994 <scols_init_debug@@SMARTCOLS_2.25+0x7fc4>
   1c958:	ldr	x0, [x19]
   1c95c:	and	x1, x2, #0xfffffffffffffff8
   1c960:	mov	x19, x1
   1c964:	cmn	x0, #0x1
   1c968:	cbnz	x0, 1c900 <scols_init_debug@@SMARTCOLS_2.25+0x7f30>
   1c96c:	ldp	x19, x20, [sp, #16]
   1c970:	add	x21, x22, w21, uxtw #3
   1c974:	ldr	x23, [sp, #48]
   1c978:	str	xzr, [x21]
   1c97c:	mov	x0, x22
   1c980:	ldp	x21, x22, [sp, #32]
   1c984:	ldp	x29, x30, [sp], #96
   1c988:	ret
   1c98c:	mov	x19, x1
   1c990:	b	1c8e0 <scols_init_debug@@SMARTCOLS_2.25+0x7f10>
   1c994:	mov	x19, x3
   1c998:	b	1c8f0 <scols_init_debug@@SMARTCOLS_2.25+0x7f20>
   1c99c:	mov	x0, #0x8                   	// #8
   1c9a0:	bl	7720 <malloc@plt>
   1c9a4:	mov	x22, x0
   1c9a8:	cbz	x0, 1c9bc <scols_init_debug@@SMARTCOLS_2.25+0x7fec>
   1c9ac:	mov	x21, x0
   1c9b0:	b	1c978 <scols_init_debug@@SMARTCOLS_2.25+0x7fa8>
   1c9b4:	ldp	x19, x20, [sp, #16]
   1c9b8:	ldr	x23, [sp, #48]
   1c9bc:	mov	x22, #0x0                   	// #0
   1c9c0:	b	1c97c <scols_init_debug@@SMARTCOLS_2.25+0x7fac>
   1c9c4:	nop
   1c9c8:	stp	x29, x30, [sp, #-272]!
   1c9cc:	mov	w9, #0xffffffc8            	// #-56
   1c9d0:	mov	w8, #0xffffff80            	// #-128
   1c9d4:	mov	x29, sp
   1c9d8:	add	x10, sp, #0xd0
   1c9dc:	add	x11, sp, #0x110
   1c9e0:	stp	x11, x11, [sp, #48]
   1c9e4:	str	x10, [sp, #64]
   1c9e8:	stp	w9, w8, [sp, #72]
   1c9ec:	ldp	x10, x11, [sp, #48]
   1c9f0:	stp	x10, x11, [sp, #16]
   1c9f4:	ldp	x8, x9, [sp, #64]
   1c9f8:	stp	x8, x9, [sp, #32]
   1c9fc:	str	q0, [sp, #80]
   1ca00:	str	q1, [sp, #96]
   1ca04:	str	q2, [sp, #112]
   1ca08:	str	q3, [sp, #128]
   1ca0c:	str	q4, [sp, #144]
   1ca10:	str	q5, [sp, #160]
   1ca14:	str	q6, [sp, #176]
   1ca18:	str	q7, [sp, #192]
   1ca1c:	stp	x1, x2, [sp, #216]
   1ca20:	add	x1, sp, #0x10
   1ca24:	stp	x3, x4, [sp, #232]
   1ca28:	stp	x5, x6, [sp, #248]
   1ca2c:	str	x7, [sp, #264]
   1ca30:	bl	1c810 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1ca34:	ldp	x29, x30, [sp], #272
   1ca38:	ret
   1ca3c:	nop
   1ca40:	stp	x29, x30, [sp, #-80]!
   1ca44:	mov	x29, sp
   1ca48:	stp	x19, x20, [sp, #16]
   1ca4c:	stp	x21, x22, [sp, #32]
   1ca50:	stp	x23, x24, [sp, #48]
   1ca54:	cbz	x0, 1cb4c <scols_init_debug@@SMARTCOLS_2.25+0x817c>
   1ca58:	mov	x20, x1
   1ca5c:	add	x23, sp, #0x48
   1ca60:	add	x21, sp, #0x40
   1ca64:	mov	x24, x0
   1ca68:	mov	x1, x23
   1ca6c:	mov	x0, x21
   1ca70:	mov	x2, x20
   1ca74:	mov	w3, #0x0                   	// #0
   1ca78:	str	x24, [sp, #64]
   1ca7c:	bl	1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1ca80:	cbz	x0, 1cb2c <scols_init_debug@@SMARTCOLS_2.25+0x815c>
   1ca84:	mov	w19, #0x0                   	// #0
   1ca88:	mov	x2, x20
   1ca8c:	mov	x1, x23
   1ca90:	mov	x0, x21
   1ca94:	mov	w22, w19
   1ca98:	mov	w3, #0x0                   	// #0
   1ca9c:	add	w19, w19, #0x1
   1caa0:	bl	1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1caa4:	cbnz	x0, 1ca88 <scols_init_debug@@SMARTCOLS_2.25+0x80b8>
   1caa8:	add	w22, w22, #0x2
   1caac:	lsl	x0, x22, #3
   1cab0:	bl	7720 <malloc@plt>
   1cab4:	mov	x22, x0
   1cab8:	cbz	x0, 1cb14 <scols_init_debug@@SMARTCOLS_2.25+0x8144>
   1cabc:	mov	x2, x20
   1cac0:	mov	x1, x23
   1cac4:	mov	x0, x21
   1cac8:	mov	w3, #0x0                   	// #0
   1cacc:	str	x24, [sp, #64]
   1cad0:	bl	1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1cad4:	cbz	x0, 1cb34 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1cad8:	mov	w19, #0x0                   	// #0
   1cadc:	nop
   1cae0:	ldr	x1, [sp, #72]
   1cae4:	bl	7cc0 <strndup@plt>
   1cae8:	str	x0, [x22, w19, uxtw #3]
   1caec:	cbz	x0, 1cb3c <scols_init_debug@@SMARTCOLS_2.25+0x816c>
   1caf0:	mov	x2, x20
   1caf4:	mov	x1, x23
   1caf8:	mov	x0, x21
   1cafc:	mov	w3, #0x0                   	// #0
   1cb00:	add	w19, w19, #0x1
   1cb04:	bl	1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1cb08:	cbnz	x0, 1cae0 <scols_init_debug@@SMARTCOLS_2.25+0x8110>
   1cb0c:	add	x19, x22, w19, uxtw #3
   1cb10:	str	xzr, [x19]
   1cb14:	mov	x0, x22
   1cb18:	ldp	x19, x20, [sp, #16]
   1cb1c:	ldp	x21, x22, [sp, #32]
   1cb20:	ldp	x23, x24, [sp, #48]
   1cb24:	ldp	x29, x30, [sp], #80
   1cb28:	ret
   1cb2c:	mov	x0, #0x8                   	// #8
   1cb30:	b	1cab0 <scols_init_debug@@SMARTCOLS_2.25+0x80e0>
   1cb34:	mov	x19, x22
   1cb38:	b	1cb10 <scols_init_debug@@SMARTCOLS_2.25+0x8140>
   1cb3c:	mov	x0, x22
   1cb40:	mov	x22, #0x0                   	// #0
   1cb44:	bl	1c728 <scols_init_debug@@SMARTCOLS_2.25+0x7d58>
   1cb48:	b	1cb14 <scols_init_debug@@SMARTCOLS_2.25+0x8144>
   1cb4c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1cb50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1cb54:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1cb58:	add	x3, x3, #0xf00
   1cb5c:	add	x1, x1, #0xef0
   1cb60:	add	x0, x0, #0xe20
   1cb64:	mov	w2, #0xc1                  	// #193
   1cb68:	bl	8040 <__assert_fail@plt>
   1cb6c:	nop
   1cb70:	stp	x29, x30, [sp, #-64]!
   1cb74:	mov	x29, sp
   1cb78:	stp	x19, x20, [sp, #16]
   1cb7c:	mov	x20, x0
   1cb80:	stp	x21, x22, [sp, #32]
   1cb84:	str	x23, [sp, #48]
   1cb88:	cbz	x1, 1cc34 <scols_init_debug@@SMARTCOLS_2.25+0x8264>
   1cb8c:	mov	x22, x1
   1cb90:	mov	x0, x1
   1cb94:	bl	7340 <strlen@plt>
   1cb98:	mov	x23, x0
   1cb9c:	mov	x21, x20
   1cba0:	mov	x19, #0x0                   	// #0
   1cba4:	cbnz	x20, 1cbb8 <scols_init_debug@@SMARTCOLS_2.25+0x81e8>
   1cba8:	b	1cc44 <scols_init_debug@@SMARTCOLS_2.25+0x8274>
   1cbac:	csel	x19, x2, x19, ne  // ne = any
   1cbb0:	bl	7340 <strlen@plt>
   1cbb4:	add	x19, x19, x0
   1cbb8:	ldr	x0, [x21]
   1cbbc:	cmp	x19, #0x0
   1cbc0:	add	x2, x19, x23
   1cbc4:	add	x21, x21, #0x8
   1cbc8:	cbnz	x0, 1cbac <scols_init_debug@@SMARTCOLS_2.25+0x81dc>
   1cbcc:	add	x0, x19, #0x1
   1cbd0:	bl	7720 <malloc@plt>
   1cbd4:	mov	x21, x0
   1cbd8:	mov	x2, x0
   1cbdc:	cbnz	x0, 1cc00 <scols_init_debug@@SMARTCOLS_2.25+0x8230>
   1cbe0:	b	1cc5c <scols_init_debug@@SMARTCOLS_2.25+0x828c>
   1cbe4:	b.eq	1cbf0 <scols_init_debug@@SMARTCOLS_2.25+0x8220>  // b.none
   1cbe8:	bl	7630 <stpcpy@plt>
   1cbec:	mov	x2, x0
   1cbf0:	mov	x0, x2
   1cbf4:	mov	x1, x19
   1cbf8:	bl	7630 <stpcpy@plt>
   1cbfc:	mov	x2, x0
   1cc00:	ldr	x19, [x20]
   1cc04:	mov	x1, x22
   1cc08:	mov	x0, x2
   1cc0c:	cmp	x21, x2
   1cc10:	add	x20, x20, #0x8
   1cc14:	cbnz	x19, 1cbe4 <scols_init_debug@@SMARTCOLS_2.25+0x8214>
   1cc18:	strb	wzr, [x2]
   1cc1c:	mov	x0, x21
   1cc20:	ldp	x19, x20, [sp, #16]
   1cc24:	ldp	x21, x22, [sp, #32]
   1cc28:	ldr	x23, [sp, #48]
   1cc2c:	ldp	x29, x30, [sp], #64
   1cc30:	ret
   1cc34:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1cc38:	mov	x23, #0x1                   	// #1
   1cc3c:	add	x22, x22, #0xf58
   1cc40:	b	1cb9c <scols_init_debug@@SMARTCOLS_2.25+0x81cc>
   1cc44:	mov	x0, #0x1                   	// #1
   1cc48:	bl	7720 <malloc@plt>
   1cc4c:	mov	x2, x0
   1cc50:	cbz	x0, 1cc5c <scols_init_debug@@SMARTCOLS_2.25+0x828c>
   1cc54:	mov	x21, x0
   1cc58:	b	1cc18 <scols_init_debug@@SMARTCOLS_2.25+0x8248>
   1cc5c:	mov	x21, #0x0                   	// #0
   1cc60:	b	1cc1c <scols_init_debug@@SMARTCOLS_2.25+0x824c>
   1cc64:	nop
   1cc68:	cbz	x1, 1ccd0 <scols_init_debug@@SMARTCOLS_2.25+0x8300>
   1cc6c:	stp	x29, x30, [sp, #-48]!
   1cc70:	mov	x29, sp
   1cc74:	stp	x19, x20, [sp, #16]
   1cc78:	mov	x20, x0
   1cc7c:	ldr	x0, [x0]
   1cc80:	str	x21, [sp, #32]
   1cc84:	mov	x21, x1
   1cc88:	bl	1c758 <scols_init_debug@@SMARTCOLS_2.25+0x7d88>
   1cc8c:	mov	w19, w0
   1cc90:	adds	w1, w0, #0x2
   1cc94:	b.cs	1ccd8 <scols_init_debug@@SMARTCOLS_2.25+0x8308>  // b.hs, b.nlast
   1cc98:	ldr	x0, [x20]
   1cc9c:	ubfiz	x1, x1, #3, #32
   1cca0:	bl	7980 <realloc@plt>
   1cca4:	mov	x2, x0
   1cca8:	cbz	x0, 1ccd8 <scols_init_debug@@SMARTCOLS_2.25+0x8308>
   1ccac:	add	w1, w19, #0x1
   1ccb0:	str	x21, [x0, w19, uxtw #3]
   1ccb4:	mov	w0, #0x0                   	// #0
   1ccb8:	str	xzr, [x2, x1, lsl #3]
   1ccbc:	str	x2, [x20]
   1ccc0:	ldp	x19, x20, [sp, #16]
   1ccc4:	ldr	x21, [sp, #32]
   1ccc8:	ldp	x29, x30, [sp], #48
   1cccc:	ret
   1ccd0:	mov	w0, #0x0                   	// #0
   1ccd4:	ret
   1ccd8:	mov	w0, #0xfffffff4            	// #-12
   1ccdc:	b	1ccc0 <scols_init_debug@@SMARTCOLS_2.25+0x82f0>
   1cce0:	stp	x29, x30, [sp, #-64]!
   1cce4:	mov	x29, sp
   1cce8:	stp	x19, x20, [sp, #16]
   1ccec:	cbz	x1, 1cd40 <scols_init_debug@@SMARTCOLS_2.25+0x8370>
   1ccf0:	stp	x21, x22, [sp, #32]
   1ccf4:	mov	x21, x1
   1ccf8:	mov	x22, x2
   1ccfc:	str	x23, [sp, #48]
   1cd00:	mov	x23, x0
   1cd04:	b	1cd28 <scols_init_debug@@SMARTCOLS_2.25+0x8358>
   1cd08:	bl	1b3d8 <scols_init_debug@@SMARTCOLS_2.25+0x6a08>
   1cd0c:	mov	x19, x0
   1cd10:	mov	x1, x19
   1cd14:	mov	x0, x23
   1cd18:	cbz	x19, 1cd54 <scols_init_debug@@SMARTCOLS_2.25+0x8384>
   1cd1c:	bl	1cc68 <scols_init_debug@@SMARTCOLS_2.25+0x8298>
   1cd20:	mov	w20, w0
   1cd24:	tbnz	w0, #31, 1cd70 <scols_init_debug@@SMARTCOLS_2.25+0x83a0>
   1cd28:	ldr	x0, [x21]
   1cd2c:	mov	x1, x22
   1cd30:	add	x21, x21, #0x8
   1cd34:	cbnz	x0, 1cd08 <scols_init_debug@@SMARTCOLS_2.25+0x8338>
   1cd38:	ldp	x21, x22, [sp, #32]
   1cd3c:	ldr	x23, [sp, #48]
   1cd40:	mov	w20, #0x0                   	// #0
   1cd44:	mov	w0, w20
   1cd48:	ldp	x19, x20, [sp, #16]
   1cd4c:	ldp	x29, x30, [sp], #64
   1cd50:	ret
   1cd54:	mov	w20, #0xfffffff4            	// #-12
   1cd58:	mov	w0, w20
   1cd5c:	ldp	x19, x20, [sp, #16]
   1cd60:	ldp	x21, x22, [sp, #32]
   1cd64:	ldr	x23, [sp, #48]
   1cd68:	ldp	x29, x30, [sp], #64
   1cd6c:	ret
   1cd70:	mov	x0, x19
   1cd74:	bl	7bd0 <free@plt>
   1cd78:	mov	w0, w20
   1cd7c:	ldp	x19, x20, [sp, #16]
   1cd80:	ldp	x21, x22, [sp, #32]
   1cd84:	ldr	x23, [sp, #48]
   1cd88:	ldp	x29, x30, [sp], #64
   1cd8c:	ret
   1cd90:	cbz	x1, 1ce1c <scols_init_debug@@SMARTCOLS_2.25+0x844c>
   1cd94:	stp	x29, x30, [sp, #-48]!
   1cd98:	mov	x29, sp
   1cd9c:	stp	x21, x22, [sp, #32]
   1cda0:	mov	x21, x0
   1cda4:	mov	x22, x1
   1cda8:	ldr	x0, [x0]
   1cdac:	stp	x19, x20, [sp, #16]
   1cdb0:	bl	1c758 <scols_init_debug@@SMARTCOLS_2.25+0x7d88>
   1cdb4:	mov	w19, w0
   1cdb8:	adds	w0, w0, #0x2
   1cdbc:	b.cs	1ce24 <scols_init_debug@@SMARTCOLS_2.25+0x8454>  // b.hs, b.nlast
   1cdc0:	ubfiz	x0, x0, #3, #32
   1cdc4:	bl	7720 <malloc@plt>
   1cdc8:	mov	x20, x0
   1cdcc:	cbz	x0, 1ce24 <scols_init_debug@@SMARTCOLS_2.25+0x8454>
   1cdd0:	add	x4, x0, #0x8
   1cdd4:	mov	x2, #0x0                   	// #0
   1cdd8:	ldr	x0, [x21]
   1cddc:	cbz	w19, 1cdf4 <scols_init_debug@@SMARTCOLS_2.25+0x8424>
   1cde0:	ldr	x3, [x0, x2, lsl #3]
   1cde4:	str	x3, [x4, x2, lsl #3]
   1cde8:	add	x2, x2, #0x1
   1cdec:	cmp	w19, w2
   1cdf0:	b.hi	1cde0 <scols_init_debug@@SMARTCOLS_2.25+0x8410>  // b.pmore
   1cdf4:	add	w19, w19, #0x1
   1cdf8:	str	x22, [x20]
   1cdfc:	str	xzr, [x20, x19, lsl #3]
   1ce00:	bl	7bd0 <free@plt>
   1ce04:	mov	w0, #0x0                   	// #0
   1ce08:	str	x20, [x21]
   1ce0c:	ldp	x19, x20, [sp, #16]
   1ce10:	ldp	x21, x22, [sp, #32]
   1ce14:	ldp	x29, x30, [sp], #48
   1ce18:	ret
   1ce1c:	mov	w0, #0x0                   	// #0
   1ce20:	ret
   1ce24:	mov	w0, #0xfffffff4            	// #-12
   1ce28:	b	1ce0c <scols_init_debug@@SMARTCOLS_2.25+0x843c>
   1ce2c:	nop
   1ce30:	stp	x29, x30, [sp, #-32]!
   1ce34:	mov	x29, sp
   1ce38:	stp	x19, x20, [sp, #16]
   1ce3c:	mov	x20, x1
   1ce40:	bl	1cc68 <scols_init_debug@@SMARTCOLS_2.25+0x8298>
   1ce44:	mov	w19, w0
   1ce48:	tbnz	w0, #31, 1ce5c <scols_init_debug@@SMARTCOLS_2.25+0x848c>
   1ce4c:	mov	w0, w19
   1ce50:	ldp	x19, x20, [sp, #16]
   1ce54:	ldp	x29, x30, [sp], #32
   1ce58:	ret
   1ce5c:	mov	x0, x20
   1ce60:	bl	7bd0 <free@plt>
   1ce64:	mov	w0, w19
   1ce68:	ldp	x19, x20, [sp, #16]
   1ce6c:	ldp	x29, x30, [sp], #32
   1ce70:	ret
   1ce74:	nop
   1ce78:	stp	x29, x30, [sp, #-32]!
   1ce7c:	mov	x29, sp
   1ce80:	stp	x19, x20, [sp, #16]
   1ce84:	mov	x20, x1
   1ce88:	bl	1cd90 <scols_init_debug@@SMARTCOLS_2.25+0x83c0>
   1ce8c:	mov	w19, w0
   1ce90:	tbnz	w0, #31, 1cea4 <scols_init_debug@@SMARTCOLS_2.25+0x84d4>
   1ce94:	mov	w0, w19
   1ce98:	ldp	x19, x20, [sp, #16]
   1ce9c:	ldp	x29, x30, [sp], #32
   1cea0:	ret
   1cea4:	mov	x0, x20
   1cea8:	bl	7bd0 <free@plt>
   1ceac:	mov	w0, w19
   1ceb0:	ldp	x19, x20, [sp, #16]
   1ceb4:	ldp	x29, x30, [sp], #32
   1ceb8:	ret
   1cebc:	nop
   1cec0:	cbz	x1, 1cef4 <scols_init_debug@@SMARTCOLS_2.25+0x8524>
   1cec4:	stp	x29, x30, [sp, #-32]!
   1cec8:	mov	x29, sp
   1cecc:	str	x19, [sp, #16]
   1ced0:	mov	x19, x0
   1ced4:	mov	x0, x1
   1ced8:	bl	79b0 <strdup@plt>
   1cedc:	mov	x1, x0
   1cee0:	cbz	x0, 1cefc <scols_init_debug@@SMARTCOLS_2.25+0x852c>
   1cee4:	mov	x0, x19
   1cee8:	ldr	x19, [sp, #16]
   1ceec:	ldp	x29, x30, [sp], #32
   1cef0:	b	1ce30 <scols_init_debug@@SMARTCOLS_2.25+0x8460>
   1cef4:	mov	w0, #0x0                   	// #0
   1cef8:	ret
   1cefc:	mov	w0, #0xfffffff4            	// #-12
   1cf00:	ldr	x19, [sp, #16]
   1cf04:	ldp	x29, x30, [sp], #32
   1cf08:	ret
   1cf0c:	nop
   1cf10:	cbz	x1, 1cf54 <scols_init_debug@@SMARTCOLS_2.25+0x8584>
   1cf14:	stp	x29, x30, [sp, #-32]!
   1cf18:	mov	x29, sp
   1cf1c:	stp	x19, x20, [sp, #16]
   1cf20:	mov	x20, x0
   1cf24:	mov	x19, x1
   1cf28:	b	1cf34 <scols_init_debug@@SMARTCOLS_2.25+0x8564>
   1cf2c:	bl	1cec0 <scols_init_debug@@SMARTCOLS_2.25+0x84f0>
   1cf30:	tbnz	w0, #31, 1cf48 <scols_init_debug@@SMARTCOLS_2.25+0x8578>
   1cf34:	ldr	x1, [x19]
   1cf38:	mov	x0, x20
   1cf3c:	add	x19, x19, #0x8
   1cf40:	cbnz	x1, 1cf2c <scols_init_debug@@SMARTCOLS_2.25+0x855c>
   1cf44:	mov	w0, #0x0                   	// #0
   1cf48:	ldp	x19, x20, [sp, #16]
   1cf4c:	ldp	x29, x30, [sp], #32
   1cf50:	ret
   1cf54:	mov	w0, #0x0                   	// #0
   1cf58:	ret
   1cf5c:	nop
   1cf60:	stp	x29, x30, [sp, #-64]!
   1cf64:	mov	x29, sp
   1cf68:	str	x23, [sp, #48]
   1cf6c:	mov	x23, x0
   1cf70:	cbz	x0, 1cfd8 <scols_init_debug@@SMARTCOLS_2.25+0x8608>
   1cf74:	stp	x19, x20, [sp, #16]
   1cf78:	stp	x21, x22, [sp, #32]
   1cf7c:	mov	x22, x1
   1cf80:	cbz	x1, 1cfe8 <scols_init_debug@@SMARTCOLS_2.25+0x8618>
   1cf84:	ldr	x20, [x0]
   1cf88:	mov	x19, x0
   1cf8c:	mov	x21, x0
   1cf90:	cbnz	x20, 1cfac <scols_init_debug@@SMARTCOLS_2.25+0x85dc>
   1cf94:	b	1cfcc <scols_init_debug@@SMARTCOLS_2.25+0x85fc>
   1cf98:	mov	x2, x19
   1cf9c:	str	x20, [x2], #8
   1cfa0:	ldr	x20, [x21, #8]!
   1cfa4:	mov	x19, x2
   1cfa8:	cbz	x20, 1cfcc <scols_init_debug@@SMARTCOLS_2.25+0x85fc>
   1cfac:	mov	x1, x22
   1cfb0:	mov	x0, x20
   1cfb4:	bl	7b30 <strcmp@plt>
   1cfb8:	cbnz	w0, 1cf98 <scols_init_debug@@SMARTCOLS_2.25+0x85c8>
   1cfbc:	mov	x0, x20
   1cfc0:	bl	7bd0 <free@plt>
   1cfc4:	ldr	x20, [x21, #8]!
   1cfc8:	cbnz	x20, 1cfac <scols_init_debug@@SMARTCOLS_2.25+0x85dc>
   1cfcc:	ldp	x21, x22, [sp, #32]
   1cfd0:	str	xzr, [x19]
   1cfd4:	ldp	x19, x20, [sp, #16]
   1cfd8:	mov	x0, x23
   1cfdc:	ldr	x23, [sp, #48]
   1cfe0:	ldp	x29, x30, [sp], #64
   1cfe4:	ret
   1cfe8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1cfec:	add	x3, x3, #0xf00
   1cff0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1cff4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1cff8:	add	x3, x3, #0x10
   1cffc:	add	x1, x1, #0xef0
   1d000:	add	x0, x0, #0xe20
   1d004:	mov	w2, #0x15a                 	// #346
   1d008:	bl	8040 <__assert_fail@plt>
   1d00c:	nop
   1d010:	stp	x29, x30, [sp, #-288]!
   1d014:	mov	w9, #0xffffffd0            	// #-48
   1d018:	mov	w8, #0xffffff80            	// #-128
   1d01c:	mov	x29, sp
   1d020:	add	x10, sp, #0xf0
   1d024:	add	x11, sp, #0x120
   1d028:	stp	x11, x11, [sp, #80]
   1d02c:	str	x10, [sp, #96]
   1d030:	stp	w9, w8, [sp, #104]
   1d034:	ldp	x10, x11, [sp, #80]
   1d038:	str	x19, [sp, #16]
   1d03c:	ldp	x8, x9, [sp, #96]
   1d040:	mov	x19, x0
   1d044:	add	x0, sp, #0x48
   1d048:	stp	x10, x11, [sp, #32]
   1d04c:	stp	x8, x9, [sp, #48]
   1d050:	str	q0, [sp, #112]
   1d054:	str	q1, [sp, #128]
   1d058:	str	q2, [sp, #144]
   1d05c:	str	q3, [sp, #160]
   1d060:	str	q4, [sp, #176]
   1d064:	str	q5, [sp, #192]
   1d068:	str	q6, [sp, #208]
   1d06c:	str	q7, [sp, #224]
   1d070:	stp	x2, x3, [sp, #240]
   1d074:	add	x2, sp, #0x20
   1d078:	stp	x4, x5, [sp, #256]
   1d07c:	stp	x6, x7, [sp, #272]
   1d080:	bl	7c60 <vasprintf@plt>
   1d084:	tbnz	w0, #31, 1d0a0 <scols_init_debug@@SMARTCOLS_2.25+0x86d0>
   1d088:	ldr	x1, [sp, #72]
   1d08c:	mov	x0, x19
   1d090:	bl	1ce30 <scols_init_debug@@SMARTCOLS_2.25+0x8460>
   1d094:	ldr	x19, [sp, #16]
   1d098:	ldp	x29, x30, [sp], #288
   1d09c:	ret
   1d0a0:	mov	w0, #0xfffffff4            	// #-12
   1d0a4:	b	1d094 <scols_init_debug@@SMARTCOLS_2.25+0x86c4>
   1d0a8:	mov	x3, x2
   1d0ac:	stp	x29, x30, [sp, #-80]!
   1d0b0:	mov	x29, sp
   1d0b4:	ldp	x4, x5, [x3]
   1d0b8:	stp	x4, x5, [sp, #32]
   1d0bc:	add	x2, sp, #0x20
   1d0c0:	ldp	x4, x5, [x3, #16]
   1d0c4:	str	x19, [sp, #16]
   1d0c8:	mov	x19, x0
   1d0cc:	add	x0, sp, #0x48
   1d0d0:	stp	x4, x5, [sp, #48]
   1d0d4:	bl	7c60 <vasprintf@plt>
   1d0d8:	tbnz	w0, #31, 1d0f4 <scols_init_debug@@SMARTCOLS_2.25+0x8724>
   1d0dc:	ldr	x1, [sp, #72]
   1d0e0:	mov	x0, x19
   1d0e4:	bl	1ce30 <scols_init_debug@@SMARTCOLS_2.25+0x8460>
   1d0e8:	ldr	x19, [sp, #16]
   1d0ec:	ldp	x29, x30, [sp], #80
   1d0f0:	ret
   1d0f4:	mov	w0, #0xfffffff4            	// #-12
   1d0f8:	b	1d0e8 <scols_init_debug@@SMARTCOLS_2.25+0x8718>
   1d0fc:	nop
   1d100:	stp	x29, x30, [sp, #-32]!
   1d104:	mov	x29, sp
   1d108:	str	x19, [sp, #16]
   1d10c:	mov	x19, x0
   1d110:	bl	1c758 <scols_init_debug@@SMARTCOLS_2.25+0x7d88>
   1d114:	cmp	w0, #0x1
   1d118:	b.ls	1d148 <scols_init_debug@@SMARTCOLS_2.25+0x8778>  // b.plast
   1d11c:	sub	w5, w0, #0x1
   1d120:	lsr	w2, w0, #1
   1d124:	mov	x1, #0x0                   	// #0
   1d128:	sub	w0, w5, w1
   1d12c:	ldr	x3, [x19, x1, lsl #3]
   1d130:	ldr	x4, [x19, x0, lsl #3]
   1d134:	str	x4, [x19, x1, lsl #3]
   1d138:	str	x3, [x19, x0, lsl #3]
   1d13c:	add	x1, x1, #0x1
   1d140:	cmp	x2, x1
   1d144:	b.ne	1d128 <scols_init_debug@@SMARTCOLS_2.25+0x8758>  // b.any
   1d148:	mov	x0, x19
   1d14c:	ldr	x19, [sp, #16]
   1d150:	ldp	x29, x30, [sp], #32
   1d154:	ret
   1d158:	stp	x29, x30, [sp, #-96]!
   1d15c:	mov	w12, #0xeba1                	// #60321
   1d160:	movk	w12, #0x6ed9, lsl #16
   1d164:	mov	x29, sp
   1d168:	stp	x23, x24, [sp, #48]
   1d16c:	mov	w11, #0xbcdc                	// #48348
   1d170:	movk	w11, #0x8f1b, lsl #16
   1d174:	ldp	w3, w24, [x0, #4]
   1d178:	stp	x21, x22, [sp, #32]
   1d17c:	ldr	w22, [x0, #12]
   1d180:	stp	x27, x28, [sp, #80]
   1d184:	mov	x28, x1
   1d188:	eor	w2, w24, w22
   1d18c:	ldp	w23, w1, [x0]
   1d190:	stp	x19, x20, [sp, #16]
   1d194:	ror	w4, w3, #2
   1d198:	and	w2, w2, w1
   1d19c:	stp	x25, x26, [sp, #64]
   1d1a0:	ror	w1, w23, #27
   1d1a4:	eor	w2, w2, w22
   1d1a8:	mov	w19, #0x7999                	// #31129
   1d1ac:	ldp	w9, w15, [x28]
   1d1b0:	add	w2, w2, w1
   1d1b4:	ldr	w1, [x0, #16]
   1d1b8:	movk	w19, #0x5a82, lsl #16
   1d1bc:	eor	w3, w24, w4
   1d1c0:	rev	w9, w9
   1d1c4:	add	w1, w1, w19
   1d1c8:	and	w3, w3, w23
   1d1cc:	add	w2, w2, w1
   1d1d0:	ror	w13, w23, #2
   1d1d4:	ldp	w1, w10, [x28, #8]
   1d1d8:	add	w2, w9, w2
   1d1dc:	eor	w3, w3, w24
   1d1e0:	rev	w15, w15
   1d1e4:	add	w7, w22, w19
   1d1e8:	eor	w5, w4, w13
   1d1ec:	add	w3, w3, w15
   1d1f0:	ror	w6, w2, #27
   1d1f4:	add	w3, w3, w7
   1d1f8:	and	w5, w5, w2
   1d1fc:	add	w6, w6, w3
   1d200:	ror	w2, w2, #2
   1d204:	rev	w1, w1
   1d208:	eor	w5, w5, w4
   1d20c:	add	w14, w24, w19
   1d210:	eor	w3, w13, w2
   1d214:	add	w5, w5, w1
   1d218:	and	w3, w3, w6
   1d21c:	add	w5, w5, w14
   1d220:	ror	w14, w6, #27
   1d224:	ldp	w8, w17, [x28, #16]
   1d228:	add	w14, w14, w5
   1d22c:	rev	w10, w10
   1d230:	ror	w6, w6, #2
   1d234:	eor	w3, w3, w13
   1d238:	add	w4, w4, w19
   1d23c:	eor	w7, w2, w6
   1d240:	add	w3, w3, w10
   1d244:	add	w3, w3, w4
   1d248:	and	w7, w7, w14
   1d24c:	rev	w8, w8
   1d250:	ror	w4, w14, #27
   1d254:	add	w4, w4, w3
   1d258:	ror	w14, w14, #2
   1d25c:	eor	w7, w7, w2
   1d260:	add	w13, w13, w19
   1d264:	eor	w3, w6, w14
   1d268:	add	w7, w7, w8
   1d26c:	add	w7, w7, w13
   1d270:	and	w3, w3, w4
   1d274:	eor	w3, w3, w6
   1d278:	ror	w13, w4, #27
   1d27c:	add	w13, w13, w7
   1d280:	rev	w17, w17
   1d284:	add	w2, w3, w2
   1d288:	add	w3, w17, w19
   1d28c:	add	w2, w2, w3
   1d290:	ror	w3, w13, #27
   1d294:	add	w3, w3, w2
   1d298:	ror	w4, w4, #2
   1d29c:	ldp	w7, w2, [x28, #24]
   1d2a0:	eor	w26, w14, w4
   1d2a4:	and	w26, w26, w13
   1d2a8:	ror	w13, w13, #2
   1d2ac:	eor	w26, w26, w14
   1d2b0:	rev	w7, w7
   1d2b4:	add	w6, w26, w6
   1d2b8:	eor	w20, w4, w13
   1d2bc:	add	w26, w7, w19
   1d2c0:	and	w20, w20, w3
   1d2c4:	add	w6, w6, w26
   1d2c8:	ror	w26, w3, #27
   1d2cc:	add	w26, w26, w6
   1d2d0:	rev	w2, w2
   1d2d4:	eor	w20, w20, w4
   1d2d8:	add	w5, w2, w19
   1d2dc:	add	w20, w20, w14
   1d2e0:	ror	w6, w26, #2
   1d2e4:	add	w5, w20, w5
   1d2e8:	ror	w3, w3, #2
   1d2ec:	eor	w30, w13, w3
   1d2f0:	ror	w20, w26, #27
   1d2f4:	add	w20, w20, w5
   1d2f8:	eor	w18, w3, w6
   1d2fc:	ldr	w14, [x28, #32]
   1d300:	and	w30, w30, w26
   1d304:	and	w18, w18, w20
   1d308:	eor	w30, w30, w13
   1d30c:	eor	w18, w18, w3
   1d310:	rev	w14, w14
   1d314:	add	w30, w30, w4
   1d318:	add	w18, w18, w13
   1d31c:	ldp	w4, w13, [x28, #36]
   1d320:	add	w5, w14, w19
   1d324:	add	w5, w30, w5
   1d328:	ror	w30, w20, #27
   1d32c:	add	w30, w30, w5
   1d330:	ror	w20, w20, #2
   1d334:	rev	w4, w4
   1d338:	eor	w25, w6, w20
   1d33c:	add	w27, w4, w19
   1d340:	ror	w21, w30, #27
   1d344:	add	w18, w18, w27
   1d348:	and	w25, w25, w30
   1d34c:	add	w21, w21, w18
   1d350:	ror	w5, w30, #2
   1d354:	rev	w13, w13
   1d358:	eor	w25, w25, w6
   1d35c:	add	w18, w13, w19
   1d360:	eor	w26, w20, w5
   1d364:	add	w25, w25, w3
   1d368:	ldr	w3, [x28, #44]
   1d36c:	add	w25, w25, w18
   1d370:	and	w26, w26, w21
   1d374:	ror	w18, w21, #27
   1d378:	add	w25, w18, w25
   1d37c:	ror	w27, w21, #2
   1d380:	rev	w3, w3
   1d384:	eor	w26, w26, w20
   1d388:	ldr	w21, [x28, #48]
   1d38c:	eor	w18, w5, w27
   1d390:	add	w26, w26, w6
   1d394:	add	w6, w3, w19
   1d398:	add	w26, w26, w6
   1d39c:	and	w18, w18, w25
   1d3a0:	eor	w18, w18, w5
   1d3a4:	ror	w6, w25, #27
   1d3a8:	add	w26, w6, w26
   1d3ac:	ror	w25, w25, #2
   1d3b0:	rev	w6, w21
   1d3b4:	eor	w30, w27, w25
   1d3b8:	ldr	w21, [x28, #52]
   1d3bc:	add	w18, w18, w20
   1d3c0:	add	w20, w6, w19
   1d3c4:	and	w30, w30, w26
   1d3c8:	add	w18, w18, w20
   1d3cc:	ror	w20, w26, #27
   1d3d0:	add	w18, w20, w18
   1d3d4:	eor	w30, w30, w27
   1d3d8:	rev	w20, w21
   1d3dc:	add	w30, w30, w5
   1d3e0:	add	w5, w20, w19
   1d3e4:	ror	w26, w26, #2
   1d3e8:	add	w30, w30, w5
   1d3ec:	ror	w5, w18, #27
   1d3f0:	add	w30, w5, w30
   1d3f4:	eor	w21, w25, w26
   1d3f8:	ldp	w5, w28, [x28, #56]
   1d3fc:	and	w21, w21, w18
   1d400:	eor	w21, w21, w25
   1d404:	ror	w18, w18, #2
   1d408:	rev	w5, w5
   1d40c:	add	w21, w21, w27
   1d410:	add	w27, w5, w19
   1d414:	rev	w28, w28
   1d418:	add	w21, w21, w27
   1d41c:	ror	w27, w30, #27
   1d420:	add	w21, w27, w21
   1d424:	eor	w27, w26, w18
   1d428:	and	w27, w27, w30
   1d42c:	eor	w9, w9, w1
   1d430:	eor	w27, w27, w26
   1d434:	ror	w30, w30, #2
   1d438:	add	w25, w27, w25
   1d43c:	add	w27, w28, w19
   1d440:	add	w25, w25, w27
   1d444:	eor	w27, w14, w20
   1d448:	eor	w9, w9, w27
   1d44c:	ror	w27, w21, #27
   1d450:	add	w25, w27, w25
   1d454:	eor	w27, w18, w30
   1d458:	and	w27, w27, w21
   1d45c:	ror	w9, w9, #31
   1d460:	eor	w27, w27, w18
   1d464:	eor	w15, w15, w10
   1d468:	add	w26, w27, w26
   1d46c:	add	w27, w9, w19
   1d470:	add	w26, w26, w27
   1d474:	eor	w27, w4, w5
   1d478:	eor	w15, w27, w15
   1d47c:	ror	w21, w21, #2
   1d480:	eor	w1, w1, w8
   1d484:	ror	w27, w25, #27
   1d488:	add	w26, w27, w26
   1d48c:	eor	w27, w30, w21
   1d490:	and	w27, w27, w25
   1d494:	ror	w15, w15, #31
   1d498:	eor	w27, w27, w30
   1d49c:	ror	w25, w25, #2
   1d4a0:	add	w18, w27, w18
   1d4a4:	add	w27, w15, w19
   1d4a8:	add	w18, w18, w27
   1d4ac:	eor	w27, w13, w28
   1d4b0:	eor	w1, w1, w27
   1d4b4:	ror	w27, w26, #27
   1d4b8:	add	w18, w27, w18
   1d4bc:	eor	w27, w21, w25
   1d4c0:	and	w27, w27, w26
   1d4c4:	ror	w1, w1, #31
   1d4c8:	eor	w27, w27, w21
   1d4cc:	eor	w10, w10, w17
   1d4d0:	add	w30, w27, w30
   1d4d4:	add	w27, w1, w19
   1d4d8:	add	w30, w30, w27
   1d4dc:	eor	w27, w3, w9
   1d4e0:	eor	w10, w10, w27
   1d4e4:	ror	w26, w26, #2
   1d4e8:	eor	w8, w8, w7
   1d4ec:	ror	w27, w18, #27
   1d4f0:	add	w30, w27, w30
   1d4f4:	eor	w27, w25, w26
   1d4f8:	and	w27, w27, w18
   1d4fc:	ror	w10, w10, #31
   1d500:	eor	w27, w27, w25
   1d504:	ror	w18, w18, #2
   1d508:	add	w27, w27, w21
   1d50c:	eor	w21, w6, w15
   1d510:	add	w19, w10, w19
   1d514:	eor	w8, w8, w21
   1d518:	add	w27, w27, w19
   1d51c:	eor	w21, w26, w18
   1d520:	ror	w19, w30, #27
   1d524:	add	w27, w19, w27
   1d528:	ror	w8, w8, #31
   1d52c:	eor	w19, w20, w1
   1d530:	eor	w17, w17, w2
   1d534:	eor	w21, w21, w30
   1d538:	eor	w17, w17, w19
   1d53c:	add	w21, w21, w25
   1d540:	ror	w30, w30, #2
   1d544:	add	w25, w8, w12
   1d548:	eor	w19, w18, w30
   1d54c:	add	w21, w21, w25
   1d550:	ror	w25, w27, #27
   1d554:	add	w25, w25, w21
   1d558:	ror	w17, w17, #31
   1d55c:	eor	w21, w5, w10
   1d560:	eor	w7, w7, w14
   1d564:	eor	w19, w19, w27
   1d568:	eor	w7, w7, w21
   1d56c:	add	w19, w19, w26
   1d570:	ror	w27, w27, #2
   1d574:	add	w26, w17, w12
   1d578:	eor	w21, w30, w27
   1d57c:	add	w19, w19, w26
   1d580:	ror	w26, w25, #27
   1d584:	add	w19, w26, w19
   1d588:	ror	w7, w7, #31
   1d58c:	eor	w26, w28, w8
   1d590:	eor	w21, w21, w25
   1d594:	eor	w2, w2, w4
   1d598:	add	w18, w21, w18
   1d59c:	eor	w2, w26, w2
   1d5a0:	ror	w21, w25, #2
   1d5a4:	add	w25, w7, w12
   1d5a8:	ror	w26, w19, #27
   1d5ac:	add	w18, w18, w25
   1d5b0:	eor	w25, w27, w21
   1d5b4:	add	w18, w26, w18
   1d5b8:	ror	w2, w2, #31
   1d5bc:	eor	w26, w9, w17
   1d5c0:	eor	w25, w25, w19
   1d5c4:	eor	w14, w14, w13
   1d5c8:	ror	w19, w19, #2
   1d5cc:	add	w30, w25, w30
   1d5d0:	eor	w14, w14, w26
   1d5d4:	add	w25, w2, w12
   1d5d8:	ror	w26, w18, #27
   1d5dc:	add	w30, w30, w25
   1d5e0:	eor	w25, w21, w19
   1d5e4:	add	w30, w26, w30
   1d5e8:	ror	w14, w14, #31
   1d5ec:	eor	w26, w15, w7
   1d5f0:	eor	w25, w25, w18
   1d5f4:	eor	w4, w4, w3
   1d5f8:	ror	w18, w18, #2
   1d5fc:	add	w27, w25, w27
   1d600:	eor	w4, w4, w26
   1d604:	add	w25, w14, w12
   1d608:	ror	w26, w30, #27
   1d60c:	add	w27, w27, w25
   1d610:	eor	w25, w19, w18
   1d614:	add	w27, w26, w27
   1d618:	ror	w4, w4, #31
   1d61c:	eor	w26, w1, w2
   1d620:	eor	w13, w13, w6
   1d624:	eor	w25, w25, w30
   1d628:	eor	w13, w13, w26
   1d62c:	add	w25, w25, w21
   1d630:	ror	w30, w30, #2
   1d634:	add	w21, w4, w12
   1d638:	eor	w26, w18, w30
   1d63c:	add	w25, w25, w21
   1d640:	ror	w21, w27, #27
   1d644:	add	w25, w21, w25
   1d648:	ror	w13, w13, #31
   1d64c:	eor	w21, w10, w14
   1d650:	eor	w3, w3, w20
   1d654:	eor	w26, w26, w27
   1d658:	eor	w3, w3, w21
   1d65c:	add	w26, w26, w19
   1d660:	ror	w27, w27, #2
   1d664:	add	w19, w13, w12
   1d668:	ror	w21, w25, #27
   1d66c:	add	w26, w26, w19
   1d670:	eor	w19, w30, w27
   1d674:	add	w26, w21, w26
   1d678:	ror	w3, w3, #31
   1d67c:	eor	w21, w8, w4
   1d680:	eor	w19, w19, w25
   1d684:	eor	w6, w6, w5
   1d688:	ror	w25, w25, #2
   1d68c:	add	w18, w19, w18
   1d690:	eor	w6, w6, w21
   1d694:	add	w19, w3, w12
   1d698:	ror	w21, w26, #27
   1d69c:	add	w18, w18, w19
   1d6a0:	eor	w19, w27, w25
   1d6a4:	add	w18, w21, w18
   1d6a8:	ror	w6, w6, #31
   1d6ac:	eor	w20, w20, w28
   1d6b0:	eor	w19, w19, w26
   1d6b4:	eor	w21, w17, w13
   1d6b8:	ror	w26, w26, #2
   1d6bc:	add	w30, w19, w30
   1d6c0:	eor	w21, w21, w20
   1d6c4:	add	w19, w6, w12
   1d6c8:	eor	w20, w25, w26
   1d6cc:	add	w19, w30, w19
   1d6d0:	ror	w30, w18, #27
   1d6d4:	add	w30, w30, w19
   1d6d8:	ror	w21, w21, #31
   1d6dc:	eor	w19, w20, w18
   1d6e0:	eor	w5, w5, w9
   1d6e4:	eor	w20, w7, w3
   1d6e8:	ror	w18, w18, #2
   1d6ec:	add	w27, w19, w27
   1d6f0:	eor	w5, w5, w20
   1d6f4:	add	w19, w21, w12
   1d6f8:	eor	w20, w26, w18
   1d6fc:	add	w27, w27, w19
   1d700:	ror	w19, w30, #27
   1d704:	add	w27, w19, w27
   1d708:	ror	w5, w5, #31
   1d70c:	eor	w19, w2, w6
   1d710:	eor	w28, w28, w15
   1d714:	eor	w20, w20, w30
   1d718:	eor	w28, w28, w19
   1d71c:	add	w20, w20, w25
   1d720:	ror	w30, w30, #2
   1d724:	add	w25, w5, w12
   1d728:	eor	w19, w18, w30
   1d72c:	add	w20, w20, w25
   1d730:	ror	w25, w27, #27
   1d734:	add	w25, w25, w20
   1d738:	ror	w28, w28, #31
   1d73c:	eor	w20, w14, w21
   1d740:	eor	w9, w9, w1
   1d744:	eor	w19, w19, w27
   1d748:	eor	w9, w20, w9
   1d74c:	add	w19, w19, w26
   1d750:	ror	w27, w27, #2
   1d754:	add	w26, w28, w12
   1d758:	eor	w20, w30, w27
   1d75c:	add	w19, w19, w26
   1d760:	ror	w26, w25, #27
   1d764:	add	w19, w26, w19
   1d768:	ror	w9, w9, #31
   1d76c:	eor	w26, w4, w5
   1d770:	eor	w20, w20, w25
   1d774:	eor	w15, w15, w10
   1d778:	add	w18, w20, w18
   1d77c:	eor	w15, w15, w26
   1d780:	ror	w20, w25, #2
   1d784:	add	w25, w9, w12
   1d788:	ror	w26, w19, #27
   1d78c:	add	w18, w18, w25
   1d790:	eor	w25, w27, w20
   1d794:	add	w18, w26, w18
   1d798:	ror	w15, w15, #31
   1d79c:	eor	w26, w13, w28
   1d7a0:	eor	w25, w25, w19
   1d7a4:	eor	w1, w1, w8
   1d7a8:	ror	w19, w19, #2
   1d7ac:	add	w30, w25, w30
   1d7b0:	eor	w1, w1, w26
   1d7b4:	add	w25, w15, w12
   1d7b8:	ror	w26, w18, #27
   1d7bc:	add	w30, w30, w25
   1d7c0:	eor	w25, w20, w19
   1d7c4:	add	w30, w26, w30
   1d7c8:	ror	w1, w1, #31
   1d7cc:	eor	w26, w3, w9
   1d7d0:	eor	w25, w25, w18
   1d7d4:	eor	w10, w10, w17
   1d7d8:	ror	w18, w18, #2
   1d7dc:	add	w27, w25, w27
   1d7e0:	eor	w10, w10, w26
   1d7e4:	add	w25, w1, w12
   1d7e8:	ror	w26, w30, #27
   1d7ec:	add	w27, w27, w25
   1d7f0:	eor	w25, w19, w18
   1d7f4:	add	w27, w26, w27
   1d7f8:	ror	w10, w10, #31
   1d7fc:	eor	w26, w6, w15
   1d800:	eor	w8, w8, w7
   1d804:	eor	w25, w25, w30
   1d808:	eor	w8, w8, w26
   1d80c:	add	w25, w25, w20
   1d810:	ror	w30, w30, #2
   1d814:	add	w20, w10, w12
   1d818:	eor	w26, w18, w30
   1d81c:	add	w25, w25, w20
   1d820:	ror	w20, w27, #27
   1d824:	add	w25, w20, w25
   1d828:	ror	w8, w8, #31
   1d82c:	eor	w17, w17, w2
   1d830:	eor	w20, w21, w1
   1d834:	eor	w26, w26, w27
   1d838:	eor	w20, w20, w17
   1d83c:	add	w26, w26, w19
   1d840:	ror	w27, w27, #2
   1d844:	add	w19, w8, w12
   1d848:	eor	w17, w30, w27
   1d84c:	add	w26, w26, w19
   1d850:	ror	w19, w25, #27
   1d854:	add	w26, w19, w26
   1d858:	ror	w20, w20, #31
   1d85c:	eor	w19, w5, w10
   1d860:	eor	w7, w7, w14
   1d864:	eor	w17, w17, w25
   1d868:	eor	w7, w7, w19
   1d86c:	add	w17, w17, w18
   1d870:	ror	w25, w25, #2
   1d874:	add	w18, w20, w12
   1d878:	ror	w19, w26, #27
   1d87c:	add	w17, w17, w18
   1d880:	eor	w18, w27, w25
   1d884:	add	w17, w19, w17
   1d888:	ror	w7, w7, #31
   1d88c:	eor	w2, w2, w4
   1d890:	eor	w18, w18, w26
   1d894:	eor	w19, w28, w8
   1d898:	ror	w26, w26, #2
   1d89c:	add	w30, w18, w30
   1d8a0:	eor	w19, w2, w19
   1d8a4:	add	w18, w7, w12
   1d8a8:	eor	w2, w25, w26
   1d8ac:	add	w30, w30, w18
   1d8b0:	ror	w18, w17, #27
   1d8b4:	add	w30, w18, w30
   1d8b8:	ror	w19, w19, #31
   1d8bc:	eor	w2, w2, w17
   1d8c0:	add	w12, w19, w12
   1d8c4:	add	w27, w2, w27
   1d8c8:	ror	w18, w17, #2
   1d8cc:	eor	w2, w9, w20
   1d8d0:	eor	w14, w14, w13
   1d8d4:	add	w12, w27, w12
   1d8d8:	ror	w27, w30, #27
   1d8dc:	add	w12, w27, w12
   1d8e0:	eor	w14, w14, w2
   1d8e4:	orr	w2, w30, w18
   1d8e8:	and	w17, w30, w18
   1d8ec:	and	w2, w2, w26
   1d8f0:	ror	w14, w14, #31
   1d8f4:	ror	w30, w30, #2
   1d8f8:	eor	w4, w4, w3
   1d8fc:	ror	w27, w12, #27
   1d900:	orr	w2, w2, w17
   1d904:	eor	w17, w15, w7
   1d908:	add	w2, w2, w27
   1d90c:	eor	w4, w4, w17
   1d910:	add	w27, w14, w11
   1d914:	orr	w17, w12, w30
   1d918:	add	w2, w2, w27
   1d91c:	and	w17, w17, w18
   1d920:	and	w27, w12, w30
   1d924:	ror	w4, w4, #31
   1d928:	add	w2, w2, w25
   1d92c:	orr	w17, w17, w27
   1d930:	add	w26, w17, w26
   1d934:	add	w17, w4, w11
   1d938:	add	w26, w26, w17
   1d93c:	ror	w27, w12, #2
   1d940:	eor	w13, w13, w6
   1d944:	ror	w12, w2, #27
   1d948:	add	w26, w12, w26
   1d94c:	eor	w12, w1, w19
   1d950:	orr	w17, w2, w27
   1d954:	eor	w13, w12, w13
   1d958:	and	w25, w2, w27
   1d95c:	and	w17, w17, w30
   1d960:	ror	w13, w13, #31
   1d964:	ror	w2, w2, #2
   1d968:	eor	w3, w3, w21
   1d96c:	ror	w12, w26, #27
   1d970:	orr	w17, w17, w25
   1d974:	eor	w25, w10, w14
   1d978:	add	w17, w17, w12
   1d97c:	eor	w3, w3, w25
   1d980:	add	w12, w13, w11
   1d984:	orr	w25, w26, w2
   1d988:	add	w17, w17, w12
   1d98c:	and	w25, w25, w27
   1d990:	and	w12, w26, w2
   1d994:	add	w17, w17, w18
   1d998:	orr	w25, w25, w12
   1d99c:	ror	w3, w3, #31
   1d9a0:	add	w30, w25, w30
   1d9a4:	add	w25, w3, w11
   1d9a8:	eor	w18, w8, w4
   1d9ac:	ror	w26, w26, #2
   1d9b0:	add	w30, w30, w25
   1d9b4:	eor	w6, w6, w5
   1d9b8:	orr	w12, w17, w26
   1d9bc:	ror	w25, w17, #27
   1d9c0:	add	w25, w25, w30
   1d9c4:	eor	w6, w6, w18
   1d9c8:	and	w30, w17, w26
   1d9cc:	and	w12, w12, w2
   1d9d0:	ror	w6, w6, #31
   1d9d4:	eor	w21, w21, w28
   1d9d8:	ror	w17, w17, #2
   1d9dc:	orr	w12, w12, w30
   1d9e0:	ror	w18, w25, #27
   1d9e4:	eor	w30, w20, w13
   1d9e8:	add	w12, w12, w18
   1d9ec:	eor	w30, w30, w21
   1d9f0:	add	w18, w6, w11
   1d9f4:	orr	w21, w25, w17
   1d9f8:	add	w12, w12, w18
   1d9fc:	and	w21, w21, w26
   1da00:	and	w18, w25, w17
   1da04:	add	w12, w12, w27
   1da08:	ror	w30, w30, #31
   1da0c:	orr	w21, w21, w18
   1da10:	ror	w25, w25, #2
   1da14:	add	w2, w21, w2
   1da18:	add	w21, w30, w11
   1da1c:	eor	w18, w7, w3
   1da20:	add	w2, w2, w21
   1da24:	eor	w5, w5, w9
   1da28:	ror	w21, w12, #27
   1da2c:	add	w21, w21, w2
   1da30:	orr	w27, w12, w25
   1da34:	eor	w5, w5, w18
   1da38:	and	w2, w12, w25
   1da3c:	and	w27, w27, w17
   1da40:	ror	w12, w12, #2
   1da44:	eor	w28, w28, w15
   1da48:	ror	w5, w5, #31
   1da4c:	orr	w27, w27, w2
   1da50:	ror	w18, w21, #27
   1da54:	eor	w2, w19, w6
   1da58:	add	w27, w27, w18
   1da5c:	eor	w2, w28, w2
   1da60:	add	w18, w5, w11
   1da64:	orr	w28, w21, w12
   1da68:	add	w18, w27, w18
   1da6c:	and	w28, w28, w25
   1da70:	and	w27, w21, w12
   1da74:	add	w18, w18, w26
   1da78:	ror	w2, w2, #31
   1da7c:	orr	w28, w28, w27
   1da80:	add	w27, w2, w11
   1da84:	add	w17, w28, w17
   1da88:	ror	w21, w21, #2
   1da8c:	eor	w28, w14, w30
   1da90:	eor	w9, w9, w1
   1da94:	add	w17, w17, w27
   1da98:	ror	w27, w18, #27
   1da9c:	add	w17, w27, w17
   1daa0:	orr	w26, w18, w21
   1daa4:	eor	w9, w9, w28
   1daa8:	and	w27, w18, w21
   1daac:	and	w26, w26, w12
   1dab0:	ror	w18, w18, #2
   1dab4:	ror	w9, w9, #31
   1dab8:	eor	w15, w15, w10
   1dabc:	ror	w28, w17, #27
   1dac0:	orr	w26, w26, w27
   1dac4:	eor	w27, w4, w5
   1dac8:	add	w26, w26, w28
   1dacc:	eor	w15, w15, w27
   1dad0:	add	w28, w9, w11
   1dad4:	orr	w27, w17, w18
   1dad8:	add	w26, w26, w28
   1dadc:	and	w27, w27, w21
   1dae0:	and	w28, w17, w18
   1dae4:	ror	w15, w15, #31
   1dae8:	add	w26, w26, w25
   1daec:	orr	w27, w27, w28
   1daf0:	add	w12, w27, w12
   1daf4:	add	w27, w15, w11
   1daf8:	eor	w28, w13, w2
   1dafc:	ror	w17, w17, #2
   1db00:	eor	w1, w1, w8
   1db04:	add	w12, w12, w27
   1db08:	orr	w25, w26, w17
   1db0c:	ror	w27, w26, #27
   1db10:	add	w12, w27, w12
   1db14:	eor	w1, w1, w28
   1db18:	and	w27, w26, w17
   1db1c:	and	w25, w25, w18
   1db20:	ror	w1, w1, #31
   1db24:	ror	w26, w26, #2
   1db28:	eor	w10, w10, w20
   1db2c:	ror	w28, w12, #27
   1db30:	orr	w27, w25, w27
   1db34:	eor	w25, w3, w9
   1db38:	add	w27, w27, w28
   1db3c:	eor	w10, w25, w10
   1db40:	add	w28, w1, w11
   1db44:	orr	w25, w12, w26
   1db48:	add	w27, w27, w28
   1db4c:	and	w25, w25, w17
   1db50:	and	w28, w12, w26
   1db54:	ror	w10, w10, #31
   1db58:	add	w27, w27, w21
   1db5c:	orr	w25, w25, w28
   1db60:	add	w18, w25, w18
   1db64:	add	w25, w10, w11
   1db68:	eor	w28, w6, w15
   1db6c:	ror	w12, w12, #2
   1db70:	eor	w8, w8, w7
   1db74:	add	w18, w18, w25
   1db78:	orr	w21, w27, w12
   1db7c:	ror	w25, w27, #27
   1db80:	add	w18, w25, w18
   1db84:	eor	w8, w8, w28
   1db88:	and	w25, w27, w12
   1db8c:	and	w21, w21, w26
   1db90:	ror	w8, w8, #31
   1db94:	ror	w27, w27, #2
   1db98:	eor	w20, w20, w19
   1db9c:	ror	w28, w18, #27
   1dba0:	orr	w21, w21, w25
   1dba4:	eor	w25, w30, w1
   1dba8:	add	w21, w21, w28
   1dbac:	eor	w20, w20, w25
   1dbb0:	add	w28, w8, w11
   1dbb4:	orr	w25, w18, w27
   1dbb8:	add	w21, w21, w28
   1dbbc:	and	w25, w25, w12
   1dbc0:	and	w28, w18, w27
   1dbc4:	ror	w20, w20, #31
   1dbc8:	add	w21, w21, w17
   1dbcc:	orr	w25, w25, w28
   1dbd0:	add	w26, w25, w26
   1dbd4:	add	w25, w20, w11
   1dbd8:	eor	w28, w5, w10
   1dbdc:	ror	w18, w18, #2
   1dbe0:	eor	w7, w7, w14
   1dbe4:	add	w26, w26, w25
   1dbe8:	orr	w17, w21, w18
   1dbec:	ror	w25, w21, #27
   1dbf0:	add	w26, w25, w26
   1dbf4:	eor	w7, w7, w28
   1dbf8:	and	w25, w21, w18
   1dbfc:	and	w17, w17, w27
   1dc00:	ror	w7, w7, #31
   1dc04:	ror	w21, w21, #2
   1dc08:	eor	w19, w19, w4
   1dc0c:	ror	w28, w26, #27
   1dc10:	orr	w17, w17, w25
   1dc14:	eor	w25, w2, w8
   1dc18:	add	w17, w17, w28
   1dc1c:	eor	w19, w19, w25
   1dc20:	add	w28, w7, w11
   1dc24:	orr	w25, w26, w21
   1dc28:	add	w17, w17, w28
   1dc2c:	and	w25, w25, w18
   1dc30:	and	w28, w26, w21
   1dc34:	ror	w19, w19, #31
   1dc38:	add	w17, w17, w12
   1dc3c:	orr	w25, w25, w28
   1dc40:	add	w27, w25, w27
   1dc44:	add	w25, w19, w11
   1dc48:	eor	w28, w9, w20
   1dc4c:	ror	w26, w26, #2
   1dc50:	eor	w14, w14, w13
   1dc54:	add	w27, w27, w25
   1dc58:	orr	w12, w17, w26
   1dc5c:	ror	w25, w17, #27
   1dc60:	add	w27, w25, w27
   1dc64:	eor	w14, w14, w28
   1dc68:	and	w25, w17, w26
   1dc6c:	and	w12, w12, w21
   1dc70:	ror	w14, w14, #31
   1dc74:	ror	w17, w17, #2
   1dc78:	eor	w4, w4, w3
   1dc7c:	ror	w28, w27, #27
   1dc80:	orr	w12, w12, w25
   1dc84:	eor	w25, w15, w7
   1dc88:	add	w12, w12, w28
   1dc8c:	eor	w4, w25, w4
   1dc90:	add	w28, w14, w11
   1dc94:	orr	w25, w27, w17
   1dc98:	add	w12, w12, w28
   1dc9c:	and	w25, w25, w26
   1dca0:	and	w28, w27, w17
   1dca4:	ror	w4, w4, #31
   1dca8:	add	w12, w12, w18
   1dcac:	orr	w25, w25, w28
   1dcb0:	add	w21, w25, w21
   1dcb4:	add	w25, w4, w11
   1dcb8:	eor	w28, w1, w19
   1dcbc:	ror	w27, w27, #2
   1dcc0:	eor	w13, w13, w6
   1dcc4:	add	w21, w21, w25
   1dcc8:	orr	w18, w12, w27
   1dccc:	ror	w25, w12, #27
   1dcd0:	add	w21, w25, w21
   1dcd4:	eor	w13, w13, w28
   1dcd8:	and	w25, w12, w27
   1dcdc:	and	w18, w18, w17
   1dce0:	ror	w13, w13, #31
   1dce4:	ror	w12, w12, #2
   1dce8:	eor	w3, w3, w30
   1dcec:	ror	w28, w21, #27
   1dcf0:	orr	w18, w18, w25
   1dcf4:	eor	w25, w10, w14
   1dcf8:	add	w18, w18, w28
   1dcfc:	eor	w3, w3, w25
   1dd00:	add	w28, w13, w11
   1dd04:	orr	w25, w21, w12
   1dd08:	add	w18, w18, w28
   1dd0c:	and	w28, w25, w27
   1dd10:	and	w25, w21, w12
   1dd14:	ror	w3, w3, #31
   1dd18:	add	w18, w18, w26
   1dd1c:	orr	w25, w28, w25
   1dd20:	eor	w26, w8, w4
   1dd24:	eor	w6, w6, w5
   1dd28:	add	w11, w3, w11
   1dd2c:	ror	w21, w21, #2
   1dd30:	add	w17, w25, w17
   1dd34:	eor	w6, w6, w26
   1dd38:	eor	w25, w12, w21
   1dd3c:	add	w17, w17, w11
   1dd40:	ror	w11, w18, #27
   1dd44:	add	w17, w11, w17
   1dd48:	ror	w6, w6, #31
   1dd4c:	eor	w11, w20, w13
   1dd50:	eor	w25, w25, w18
   1dd54:	eor	w30, w30, w2
   1dd58:	mov	w16, #0xc1d6                	// #49622
   1dd5c:	movk	w16, #0xca62, lsl #16
   1dd60:	ror	w18, w18, #2
   1dd64:	add	w27, w25, w27
   1dd68:	eor	w30, w30, w11
   1dd6c:	add	w25, w6, w16
   1dd70:	eor	w28, w21, w18
   1dd74:	add	w27, w27, w25
   1dd78:	ror	w25, w17, #27
   1dd7c:	add	w25, w25, w27
   1dd80:	ror	w30, w30, #31
   1dd84:	eor	w11, w7, w3
   1dd88:	eor	w28, w28, w17
   1dd8c:	eor	w5, w5, w9
   1dd90:	add	w26, w30, w16
   1dd94:	add	w12, w28, w12
   1dd98:	ror	w17, w17, #2
   1dd9c:	eor	w5, w11, w5
   1dda0:	add	w12, w12, w26
   1dda4:	eor	w11, w18, w17
   1dda8:	ror	w26, w25, #27
   1ddac:	add	w12, w26, w12
   1ddb0:	ror	w5, w5, #31
   1ddb4:	eor	w26, w19, w6
   1ddb8:	eor	w11, w11, w25
   1ddbc:	eor	w2, w2, w15
   1ddc0:	ror	w25, w25, #2
   1ddc4:	add	w21, w11, w21
   1ddc8:	eor	w2, w2, w26
   1ddcc:	add	w11, w5, w16
   1ddd0:	eor	w28, w17, w25
   1ddd4:	add	w21, w21, w11
   1ddd8:	ror	w11, w12, #27
   1dddc:	add	w11, w11, w21
   1dde0:	ror	w2, w2, #31
   1dde4:	eor	w21, w14, w30
   1dde8:	eor	w28, w28, w12
   1ddec:	eor	w9, w9, w1
   1ddf0:	ror	w12, w12, #2
   1ddf4:	add	w18, w28, w18
   1ddf8:	eor	w9, w9, w21
   1ddfc:	add	w28, w2, w16
   1de00:	eor	w21, w25, w12
   1de04:	add	w18, w18, w28
   1de08:	ror	w28, w11, #27
   1de0c:	add	w28, w28, w18
   1de10:	ror	w9, w9, #31
   1de14:	eor	w27, w4, w5
   1de18:	eor	w21, w21, w11
   1de1c:	eor	w15, w15, w10
   1de20:	ror	w11, w11, #2
   1de24:	add	w17, w21, w17
   1de28:	eor	w15, w27, w15
   1de2c:	add	w21, w9, w16
   1de30:	eor	w18, w12, w11
   1de34:	add	w17, w17, w21
   1de38:	ror	w21, w28, #27
   1de3c:	add	w21, w21, w17
   1de40:	ror	w15, w15, #31
   1de44:	eor	w26, w13, w2
   1de48:	eor	w18, w18, w28
   1de4c:	eor	w1, w1, w8
   1de50:	ror	w28, w28, #2
   1de54:	add	w25, w18, w25
   1de58:	eor	w1, w1, w26
   1de5c:	add	w18, w15, w16
   1de60:	eor	w27, w11, w28
   1de64:	add	w25, w25, w18
   1de68:	ror	w18, w21, #27
   1de6c:	add	w18, w18, w25
   1de70:	eor	w17, w3, w9
   1de74:	eor	w27, w27, w21
   1de78:	ror	w1, w1, #31
   1de7c:	eor	w10, w10, w20
   1de80:	ror	w21, w21, #2
   1de84:	add	w12, w27, w12
   1de88:	eor	w10, w10, w17
   1de8c:	add	w27, w1, w16
   1de90:	eor	w26, w28, w21
   1de94:	add	w12, w12, w27
   1de98:	ror	w27, w18, #27
   1de9c:	add	w27, w27, w12
   1dea0:	ror	w10, w10, #31
   1dea4:	eor	w12, w6, w15
   1dea8:	eor	w26, w26, w18
   1deac:	eor	w8, w8, w7
   1deb0:	ror	w18, w18, #2
   1deb4:	add	w11, w26, w11
   1deb8:	eor	w8, w12, w8
   1debc:	add	w26, w10, w16
   1dec0:	eor	w12, w21, w18
   1dec4:	add	w11, w11, w26
   1dec8:	ror	w26, w27, #27
   1decc:	add	w26, w26, w11
   1ded0:	ror	w8, w8, #31
   1ded4:	eor	w11, w30, w1
   1ded8:	eor	w12, w12, w27
   1dedc:	eor	w20, w20, w19
   1dee0:	ror	w27, w27, #2
   1dee4:	add	w28, w12, w28
   1dee8:	eor	w20, w20, w11
   1deec:	add	w12, w8, w16
   1def0:	ror	w11, w26, #27
   1def4:	add	w28, w28, w12
   1def8:	eor	w12, w18, w27
   1defc:	add	w28, w11, w28
   1df00:	eor	w12, w12, w26
   1df04:	eor	w11, w5, w10
   1df08:	ror	w20, w20, #31
   1df0c:	eor	w7, w7, w14
   1df10:	ror	w26, w26, #2
   1df14:	add	w21, w12, w21
   1df18:	eor	w7, w7, w11
   1df1c:	add	w12, w20, w16
   1df20:	ror	w11, w28, #27
   1df24:	eor	w17, w27, w26
   1df28:	add	w21, w21, w12
   1df2c:	add	w21, w11, w21
   1df30:	ror	w7, w7, #31
   1df34:	eor	w11, w2, w8
   1df38:	eor	w19, w19, w4
   1df3c:	eor	w17, w17, w28
   1df40:	add	w12, w7, w16
   1df44:	add	w17, w17, w18
   1df48:	ror	w28, w28, #2
   1df4c:	eor	w19, w19, w11
   1df50:	add	w17, w17, w12
   1df54:	eor	w12, w26, w28
   1df58:	ror	w11, w21, #27
   1df5c:	eor	w18, w9, w20
   1df60:	add	w17, w11, w17
   1df64:	eor	w12, w12, w21
   1df68:	ror	w19, w19, #31
   1df6c:	eor	w14, w14, w13
   1df70:	ror	w21, w21, #2
   1df74:	eor	w14, w14, w18
   1df78:	add	w27, w12, w27
   1df7c:	add	w12, w19, w16
   1df80:	ror	w18, w17, #27
   1df84:	eor	w11, w28, w21
   1df88:	add	w27, w27, w12
   1df8c:	eor	w25, w15, w7
   1df90:	add	w27, w18, w27
   1df94:	eor	w4, w4, w3
   1df98:	ror	w14, w14, #31
   1df9c:	eor	w11, w11, w17
   1dfa0:	add	w12, w14, w16
   1dfa4:	add	w11, w11, w26
   1dfa8:	ror	w17, w17, #2
   1dfac:	eor	w4, w4, w25
   1dfb0:	eor	w18, w21, w17
   1dfb4:	add	w12, w11, w12
   1dfb8:	ror	w11, w27, #27
   1dfbc:	add	w12, w11, w12
   1dfc0:	eor	w1, w1, w19
   1dfc4:	eor	w18, w18, w27
   1dfc8:	eor	w13, w13, w6
   1dfcc:	ror	w4, w4, #31
   1dfd0:	eor	w13, w13, w1
   1dfd4:	ror	w27, w27, #2
   1dfd8:	add	w1, w4, w16
   1dfdc:	add	w28, w18, w28
   1dfe0:	eor	w11, w17, w27
   1dfe4:	ror	w26, w12, #27
   1dfe8:	add	w28, w28, w1
   1dfec:	eor	w3, w3, w30
   1dff0:	add	w28, w26, w28
   1dff4:	ror	w13, w13, #31
   1dff8:	eor	w11, w11, w12
   1dffc:	eor	w14, w10, w14
   1e000:	add	w1, w13, w16
   1e004:	ror	w12, w12, #2
   1e008:	eor	w14, w3, w14
   1e00c:	add	w21, w11, w21
   1e010:	add	w21, w21, w1
   1e014:	eor	w11, w27, w12
   1e018:	eor	w6, w6, w5
   1e01c:	ror	w1, w28, #27
   1e020:	add	w21, w1, w21
   1e024:	ror	w14, w14, #31
   1e028:	eor	w11, w11, w28
   1e02c:	eor	w4, w8, w4
   1e030:	add	w1, w14, w16
   1e034:	ror	w28, w28, #2
   1e038:	eor	w4, w6, w4
   1e03c:	add	w17, w11, w17
   1e040:	eor	w18, w12, w28
   1e044:	add	w17, w17, w1
   1e048:	eor	w3, w30, w2
   1e04c:	ror	w1, w21, #27
   1e050:	add	w17, w1, w17
   1e054:	eor	w20, w20, w13
   1e058:	eor	w18, w18, w21
   1e05c:	ror	w4, w4, #31
   1e060:	add	w1, w4, w16
   1e064:	ror	w21, w21, #2
   1e068:	eor	w3, w3, w20
   1e06c:	add	w27, w18, w27
   1e070:	add	w27, w27, w1
   1e074:	eor	w11, w28, w21
   1e078:	eor	w1, w5, w9
   1e07c:	ror	w18, w17, #27
   1e080:	add	w18, w18, w27
   1e084:	eor	w11, w11, w17
   1e088:	eor	w7, w7, w14
   1e08c:	ror	w3, w3, #31
   1e090:	add	w3, w3, w16
   1e094:	ror	w17, w17, #2
   1e098:	eor	w1, w1, w7
   1e09c:	add	w12, w11, w12
   1e0a0:	eor	w5, w21, w17
   1e0a4:	ror	w6, w18, #27
   1e0a8:	add	w3, w3, w12
   1e0ac:	eor	w5, w5, w18
   1e0b0:	add	w3, w6, w3
   1e0b4:	ror	w1, w1, #31
   1e0b8:	eor	w2, w2, w15
   1e0bc:	add	w28, w5, w28
   1e0c0:	add	w1, w1, w16
   1e0c4:	eor	w19, w19, w4
   1e0c8:	eor	w19, w2, w19
   1e0cc:	add	w1, w1, w28
   1e0d0:	ror	w2, w3, #27
   1e0d4:	add	w1, w2, w1
   1e0d8:	ror	w18, w18, #2
   1e0dc:	eor	w2, w17, w18
   1e0e0:	ror	w19, w19, #31
   1e0e4:	add	w23, w23, w16
   1e0e8:	eor	w2, w2, w3
   1e0ec:	add	w16, w19, w21
   1e0f0:	ror	w4, w1, #27
   1e0f4:	add	w16, w16, w23
   1e0f8:	add	w23, w2, w4
   1e0fc:	ldr	w2, [x0, #16]
   1e100:	ror	w3, w3, #2
   1e104:	add	w22, w22, w18
   1e108:	add	w24, w3, w24
   1e10c:	add	w17, w2, w17
   1e110:	ldr	w2, [x0, #4]
   1e114:	add	w16, w16, w23
   1e118:	stp	w24, w22, [x0, #8]
   1e11c:	add	w1, w2, w1
   1e120:	stp	w16, w1, [x0]
   1e124:	str	w17, [x0, #16]
   1e128:	ldp	x19, x20, [sp, #16]
   1e12c:	ldp	x21, x22, [sp, #32]
   1e130:	ldp	x23, x24, [sp, #48]
   1e134:	ldp	x25, x26, [sp, #64]
   1e138:	ldp	x27, x28, [sp, #80]
   1e13c:	ldp	x29, x30, [sp], #96
   1e140:	ret
   1e144:	nop
   1e148:	mov	x3, #0x2301                	// #8961
   1e14c:	mov	x2, #0xdcfe                	// #56574
   1e150:	movk	x3, #0x6745, lsl #16
   1e154:	movk	x2, #0x98ba, lsl #16
   1e158:	movk	x3, #0xab89, lsl #32
   1e15c:	movk	x2, #0x5476, lsl #32
   1e160:	mov	x1, #0xe1f0                	// #57840
   1e164:	movk	x3, #0xefcd, lsl #48
   1e168:	movk	x2, #0x1032, lsl #48
   1e16c:	movk	x1, #0xc3d2, lsl #16
   1e170:	stp	x3, x2, [x0]
   1e174:	str	x1, [x0, #16]
   1e178:	str	wzr, [x0, #24]
   1e17c:	ret
   1e180:	stp	x29, x30, [sp, #-80]!
   1e184:	mov	x29, sp
   1e188:	stp	x19, x20, [sp, #16]
   1e18c:	mov	x20, x0
   1e190:	ldr	w0, [x0, #20]
   1e194:	stp	x21, x22, [sp, #32]
   1e198:	mov	w21, w2
   1e19c:	ldr	w3, [x20, #24]
   1e1a0:	lsl	w2, w2, #3
   1e1a4:	lsr	w4, w21, #29
   1e1a8:	adds	w2, w2, w0
   1e1ac:	stp	x23, x24, [sp, #48]
   1e1b0:	mov	x23, x1
   1e1b4:	str	x25, [sp, #64]
   1e1b8:	ubfx	x25, x0, #3, #6
   1e1bc:	str	w2, [x20, #20]
   1e1c0:	adc	w2, w3, w4
   1e1c4:	str	w2, [x20, #24]
   1e1c8:	add	x22, x25, #0x1c
   1e1cc:	add	w0, w21, w25
   1e1d0:	add	x22, x20, x22
   1e1d4:	cmp	w0, #0x3f
   1e1d8:	b.hi	1e200 <scols_init_debug@@SMARTCOLS_2.25+0x9830>  // b.pmore
   1e1dc:	mov	w2, w21
   1e1e0:	mov	x1, x23
   1e1e4:	mov	x0, x22
   1e1e8:	ldp	x19, x20, [sp, #16]
   1e1ec:	ldp	x21, x22, [sp, #32]
   1e1f0:	ldp	x23, x24, [sp, #48]
   1e1f4:	ldr	x25, [sp, #64]
   1e1f8:	ldp	x29, x30, [sp], #80
   1e1fc:	b	7280 <memcpy@plt>
   1e200:	mov	w19, #0x40                  	// #64
   1e204:	sub	w24, w19, w25
   1e208:	mov	x2, x24
   1e20c:	mov	x0, x22
   1e210:	add	x22, x20, #0x1c
   1e214:	bl	7280 <memcpy@plt>
   1e218:	mov	x0, x20
   1e21c:	mov	x1, x22
   1e220:	bl	1d158 <scols_init_debug@@SMARTCOLS_2.25+0x8788>
   1e224:	sub	w19, w19, w25
   1e228:	mov	w0, #0x7f                  	// #127
   1e22c:	sub	w0, w0, w25
   1e230:	cmp	w21, w0
   1e234:	b.hi	1e240 <scols_init_debug@@SMARTCOLS_2.25+0x9870>  // b.pmore
   1e238:	b	1e268 <scols_init_debug@@SMARTCOLS_2.25+0x9898>
   1e23c:	mov	w24, w19
   1e240:	mov	x0, x20
   1e244:	add	x1, x23, x24
   1e248:	bl	1d158 <scols_init_debug@@SMARTCOLS_2.25+0x8788>
   1e24c:	add	w0, w19, #0x7f
   1e250:	add	w19, w19, #0x40
   1e254:	cmp	w0, w21
   1e258:	b.cc	1e23c <scols_init_debug@@SMARTCOLS_2.25+0x986c>  // b.lo, b.ul, b.last
   1e25c:	add	x23, x23, w19, uxtw
   1e260:	sub	w21, w21, w19
   1e264:	b	1e1dc <scols_init_debug@@SMARTCOLS_2.25+0x980c>
   1e268:	sub	w25, w25, #0x40
   1e26c:	add	x23, x23, x24
   1e270:	add	w21, w21, w25
   1e274:	b	1e1dc <scols_init_debug@@SMARTCOLS_2.25+0x980c>
   1e278:	stp	x29, x30, [sp, #-64]!
   1e27c:	mov	w2, #0x0                   	// #0
   1e280:	mov	x29, sp
   1e284:	stp	x19, x20, [sp, #16]
   1e288:	add	x20, sp, #0x38
   1e28c:	mov	x19, x1
   1e290:	stp	x21, x22, [sp, #32]
   1e294:	mov	x21, x0
   1e298:	mov	x0, x20
   1e29c:	nop
   1e2a0:	cmp	w2, #0x3
   1e2a4:	mvn	w3, w2
   1e2a8:	cset	x1, ls  // ls = plast
   1e2ac:	add	w2, w2, #0x1
   1e2b0:	add	x1, x1, #0x4
   1e2b4:	ubfiz	w3, w3, #3, #2
   1e2b8:	cmp	w2, #0x8
   1e2bc:	add	x1, x19, x1, lsl #2
   1e2c0:	ldr	w1, [x1, #4]
   1e2c4:	lsr	w1, w1, w3
   1e2c8:	strb	w1, [x0], #1
   1e2cc:	b.ne	1e2a0 <scols_init_debug@@SMARTCOLS_2.25+0x98d0>  // b.any
   1e2d0:	mov	w3, #0xffffff80            	// #-128
   1e2d4:	add	x22, sp, #0x37
   1e2d8:	mov	x0, x19
   1e2dc:	mov	x1, x22
   1e2e0:	mov	w2, #0x1                   	// #1
   1e2e4:	strb	w3, [sp, #55]
   1e2e8:	bl	1e180 <scols_init_debug@@SMARTCOLS_2.25+0x97b0>
   1e2ec:	ldr	w0, [x19, #20]
   1e2f0:	and	w0, w0, #0x1f8
   1e2f4:	cmp	w0, #0x1c0
   1e2f8:	b.eq	1e324 <scols_init_debug@@SMARTCOLS_2.25+0x9954>  // b.none
   1e2fc:	nop
   1e300:	mov	w2, #0x1                   	// #1
   1e304:	mov	x1, x22
   1e308:	mov	x0, x19
   1e30c:	strb	wzr, [sp, #55]
   1e310:	bl	1e180 <scols_init_debug@@SMARTCOLS_2.25+0x97b0>
   1e314:	ldr	w2, [x19, #20]
   1e318:	and	w2, w2, #0x1f8
   1e31c:	cmp	w2, #0x1c0
   1e320:	b.ne	1e300 <scols_init_debug@@SMARTCOLS_2.25+0x9930>  // b.any
   1e324:	mov	w2, #0x8                   	// #8
   1e328:	mov	x1, x20
   1e32c:	mov	x0, x19
   1e330:	bl	1e180 <scols_init_debug@@SMARTCOLS_2.25+0x97b0>
   1e334:	mov	x2, #0x0                   	// #0
   1e338:	lsr	w1, w2, #2
   1e33c:	mvn	w3, w2
   1e340:	ubfiz	w4, w3, #3, #2
   1e344:	ldr	w3, [x19, x1, lsl #2]
   1e348:	lsr	w3, w3, w4
   1e34c:	strb	w3, [x21, x2]
   1e350:	add	x2, x2, #0x1
   1e354:	cmp	x2, #0x14
   1e358:	b.ne	1e338 <scols_init_debug@@SMARTCOLS_2.25+0x9968>  // b.any
   1e35c:	stp	xzr, xzr, [x19]
   1e360:	stp	xzr, xzr, [x19, #16]
   1e364:	stp	xzr, xzr, [x19, #32]
   1e368:	stp	xzr, xzr, [x19, #48]
   1e36c:	stp	xzr, xzr, [x19, #64]
   1e370:	str	xzr, [x19, #80]
   1e374:	str	wzr, [x19, #88]
   1e378:	ldp	x19, x20, [sp, #16]
   1e37c:	ldp	x21, x22, [sp, #32]
   1e380:	ldp	x29, x30, [sp], #64
   1e384:	ret
   1e388:	stp	x29, x30, [sp, #-144]!
   1e38c:	mov	x29, sp
   1e390:	stp	x21, x22, [sp, #32]
   1e394:	add	x21, sp, #0x30
   1e398:	mov	x22, x0
   1e39c:	mov	x0, x21
   1e3a0:	stp	x19, x20, [sp, #16]
   1e3a4:	mov	w20, w2
   1e3a8:	mov	x19, x1
   1e3ac:	bl	1e148 <scols_init_debug@@SMARTCOLS_2.25+0x9778>
   1e3b0:	cbz	w20, 1e3dc <scols_init_debug@@SMARTCOLS_2.25+0x9a0c>
   1e3b4:	sub	w20, w20, #0x1
   1e3b8:	add	x0, x19, #0x1
   1e3bc:	add	x20, x20, x0
   1e3c0:	mov	x1, x19
   1e3c4:	mov	x0, x21
   1e3c8:	add	x19, x19, #0x1
   1e3cc:	mov	w2, #0x1                   	// #1
   1e3d0:	bl	1e180 <scols_init_debug@@SMARTCOLS_2.25+0x97b0>
   1e3d4:	cmp	x19, x20
   1e3d8:	b.ne	1e3c0 <scols_init_debug@@SMARTCOLS_2.25+0x99f0>  // b.any
   1e3dc:	mov	x1, x21
   1e3e0:	mov	x0, x22
   1e3e4:	bl	1e278 <scols_init_debug@@SMARTCOLS_2.25+0x98a8>
   1e3e8:	strb	wzr, [x22, #20]
   1e3ec:	ldp	x19, x20, [sp, #16]
   1e3f0:	ldp	x21, x22, [sp, #32]
   1e3f4:	ldp	x29, x30, [sp], #144
   1e3f8:	ret
   1e3fc:	nop
   1e400:	stp	x29, x30, [sp, #-64]!
   1e404:	mov	x2, #0x3                   	// #3
   1e408:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1e40c:	mov	x29, sp
   1e410:	add	x1, x1, #0xf28
   1e414:	stp	x19, x20, [sp, #16]
   1e418:	mov	x20, x0
   1e41c:	stp	x21, x22, [sp, #32]
   1e420:	bl	7c30 <strncasecmp@plt>
   1e424:	cmp	w0, #0x0
   1e428:	add	x2, x20, #0x3
   1e42c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1e430:	csel	x20, x2, x20, eq  // eq = none
   1e434:	add	x1, x1, #0xf30
   1e438:	mov	x0, x20
   1e43c:	mov	x2, #0x2                   	// #2
   1e440:	bl	7c30 <strncasecmp@plt>
   1e444:	cbz	w0, 1e4a4 <scols_init_debug@@SMARTCOLS_2.25+0x9ad4>
   1e448:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1e44c:	adrp	x21, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e450:	add	x0, x0, #0xf20
   1e454:	add	x21, x21, #0xb30
   1e458:	mov	x19, #0x0                   	// #0
   1e45c:	b	1e474 <scols_init_debug@@SMARTCOLS_2.25+0x9aa4>
   1e460:	add	x19, x19, #0x1
   1e464:	cmp	x19, #0x22
   1e468:	b.eq	1e564 <scols_init_debug@@SMARTCOLS_2.25+0x9b94>  // b.none
   1e46c:	lsl	x1, x19, #4
   1e470:	ldr	x0, [x1, x21]
   1e474:	mov	x1, x20
   1e478:	bl	7960 <strcasecmp@plt>
   1e47c:	cbnz	w0, 1e460 <scols_init_debug@@SMARTCOLS_2.25+0x9a90>
   1e480:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e484:	add	x0, x0, #0xb30
   1e488:	add	x19, x0, x19, lsl #4
   1e48c:	ldr	w19, [x19, #8]
   1e490:	mov	w0, w19
   1e494:	ldp	x19, x20, [sp, #16]
   1e498:	ldp	x21, x22, [sp, #32]
   1e49c:	ldp	x29, x30, [sp], #64
   1e4a0:	ret
   1e4a4:	add	x21, x20, #0x2
   1e4a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1e4ac:	mov	x0, x21
   1e4b0:	add	x1, x1, #0xf38
   1e4b4:	mov	x2, #0x4                   	// #4
   1e4b8:	str	xzr, [sp, #56]
   1e4bc:	bl	7c30 <strncasecmp@plt>
   1e4c0:	mov	w22, w0
   1e4c4:	cbz	w0, 1e57c <scols_init_debug@@SMARTCOLS_2.25+0x9bac>
   1e4c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1e4cc:	mov	x0, x21
   1e4d0:	add	x1, x1, #0xf40
   1e4d4:	mov	x2, #0x4                   	// #4
   1e4d8:	mov	w22, #0x0                   	// #0
   1e4dc:	bl	7c30 <strncasecmp@plt>
   1e4e0:	cbnz	w0, 1e4ec <scols_init_debug@@SMARTCOLS_2.25+0x9b1c>
   1e4e4:	add	x21, x20, #0x6
   1e4e8:	mov	w22, #0x1                   	// #1
   1e4ec:	bl	7b60 <__ctype_b_loc@plt>
   1e4f0:	ldrsb	x1, [x21]
   1e4f4:	ldr	x0, [x0]
   1e4f8:	ldrh	w0, [x0, x1, lsl #1]
   1e4fc:	tbz	w0, #11, 1e564 <scols_init_debug@@SMARTCOLS_2.25+0x9b94>
   1e500:	bl	8050 <__errno_location@plt>
   1e504:	mov	x20, x0
   1e508:	add	x1, sp, #0x38
   1e50c:	mov	x0, x21
   1e510:	mov	w2, #0xa                   	// #10
   1e514:	str	wzr, [x20]
   1e518:	bl	7b80 <strtol@plt>
   1e51c:	mov	x19, x0
   1e520:	ldr	x0, [sp, #56]
   1e524:	cmp	x0, #0x0
   1e528:	ccmp	x21, x0, #0x4, ne  // ne = any
   1e52c:	b.eq	1e564 <scols_init_debug@@SMARTCOLS_2.25+0x9b94>  // b.none
   1e530:	ldr	w0, [x20]
   1e534:	cmp	w0, #0x0
   1e538:	ccmp	w19, #0x0, #0x1, eq  // eq = none
   1e53c:	b.lt	1e564 <scols_init_debug@@SMARTCOLS_2.25+0x9b94>  // b.tstop
   1e540:	cbz	w22, 1e584 <scols_init_debug@@SMARTCOLS_2.25+0x9bb4>
   1e544:	bl	73f0 <__libc_current_sigrtmax@plt>
   1e548:	sub	w19, w0, w19
   1e54c:	bl	7820 <__libc_current_sigrtmin@plt>
   1e550:	cmp	w0, w19
   1e554:	b.gt	1e564 <scols_init_debug@@SMARTCOLS_2.25+0x9b94>
   1e558:	bl	73f0 <__libc_current_sigrtmax@plt>
   1e55c:	cmp	w19, w0
   1e560:	b.le	1e490 <scols_init_debug@@SMARTCOLS_2.25+0x9ac0>
   1e564:	mov	w19, #0xffffffff            	// #-1
   1e568:	mov	w0, w19
   1e56c:	ldp	x19, x20, [sp, #16]
   1e570:	ldp	x21, x22, [sp, #32]
   1e574:	ldp	x29, x30, [sp], #64
   1e578:	ret
   1e57c:	add	x21, x20, #0x6
   1e580:	b	1e4ec <scols_init_debug@@SMARTCOLS_2.25+0x9b1c>
   1e584:	bl	7820 <__libc_current_sigrtmin@plt>
   1e588:	add	w19, w0, w19
   1e58c:	b	1e54c <scols_init_debug@@SMARTCOLS_2.25+0x9b7c>
   1e590:	adrp	x3, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e594:	mov	w2, #0x1                   	// #1
   1e598:	add	x3, x3, #0xb30
   1e59c:	mov	x1, #0x0                   	// #0
   1e5a0:	b	1e5b8 <scols_init_debug@@SMARTCOLS_2.25+0x9be8>
   1e5a4:	add	x1, x1, #0x1
   1e5a8:	cmp	x1, #0x22
   1e5ac:	b.eq	1e5d4 <scols_init_debug@@SMARTCOLS_2.25+0x9c04>  // b.none
   1e5b0:	add	x2, x3, x1, lsl #4
   1e5b4:	ldr	w2, [x2, #8]
   1e5b8:	cmp	w2, w0
   1e5bc:	b.ne	1e5a4 <scols_init_debug@@SMARTCOLS_2.25+0x9bd4>  // b.any
   1e5c0:	lsl	x1, x1, #4
   1e5c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e5c8:	add	x0, x0, #0xb30
   1e5cc:	ldr	x0, [x0, x1]
   1e5d0:	ret
   1e5d4:	mov	x0, #0x0                   	// #0
   1e5d8:	ret
   1e5dc:	nop
   1e5e0:	mov	x3, x0
   1e5e4:	cmp	x0, #0x21
   1e5e8:	b.hi	1e624 <scols_init_debug@@SMARTCOLS_2.25+0x9c54>  // b.pmore
   1e5ec:	cbz	x1, 1e604 <scols_init_debug@@SMARTCOLS_2.25+0x9c34>
   1e5f0:	lsl	x0, x0, #4
   1e5f4:	adrp	x4, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e5f8:	add	x4, x4, #0xb30
   1e5fc:	ldr	x0, [x4, x0]
   1e600:	str	x0, [x1]
   1e604:	mov	w0, #0x0                   	// #0
   1e608:	cbz	x2, 1e620 <scols_init_debug@@SMARTCOLS_2.25+0x9c50>
   1e60c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e610:	add	x1, x1, #0xb30
   1e614:	add	x3, x1, x3, lsl #4
   1e618:	ldr	w1, [x3, #8]
   1e61c:	str	w1, [x2]
   1e620:	ret
   1e624:	mov	w0, #0xffffffff            	// #-1
   1e628:	ret
   1e62c:	nop
   1e630:	stp	x29, x30, [sp, #-48]!
   1e634:	mov	x29, sp
   1e638:	stp	x19, x20, [sp, #16]
   1e63c:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1e640:	ldr	w0, [x19, #2052]
   1e644:	cmn	w0, #0x1
   1e648:	b.eq	1e658 <scols_init_debug@@SMARTCOLS_2.25+0x9c88>  // b.none
   1e64c:	ldp	x19, x20, [sp, #16]
   1e650:	ldp	x29, x30, [sp], #48
   1e654:	ret
   1e658:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1e65c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e660:	add	x1, x1, #0xe98
   1e664:	add	x0, x0, #0x48
   1e668:	bl	76e0 <fopen@plt>
   1e66c:	mov	x20, x0
   1e670:	cbz	x0, 1e6cc <scols_init_debug@@SMARTCOLS_2.25+0x9cfc>
   1e674:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e678:	add	x1, x1, #0x68
   1e67c:	str	x21, [sp, #32]
   1e680:	add	x21, x19, #0x804
   1e684:	mov	x2, x21
   1e688:	bl	77d0 <__isoc99_fscanf@plt>
   1e68c:	mov	w1, w0
   1e690:	mov	x0, x20
   1e694:	mov	w20, w1
   1e698:	bl	7690 <fclose@plt>
   1e69c:	cmp	w20, #0x1
   1e6a0:	b.eq	1e6c0 <scols_init_debug@@SMARTCOLS_2.25+0x9cf0>  // b.none
   1e6a4:	mov	w1, #0x25                  	// #37
   1e6a8:	mov	w0, w1
   1e6ac:	str	w1, [x19, #2052]
   1e6b0:	ldp	x19, x20, [sp, #16]
   1e6b4:	ldr	x21, [sp, #32]
   1e6b8:	ldp	x29, x30, [sp], #48
   1e6bc:	ret
   1e6c0:	ldr	w0, [x19, #2052]
   1e6c4:	ldr	x21, [sp, #32]
   1e6c8:	b	1e64c <scols_init_debug@@SMARTCOLS_2.25+0x9c7c>
   1e6cc:	mov	w0, #0x25                  	// #37
   1e6d0:	str	w0, [x19, #2052]
   1e6d4:	b	1e64c <scols_init_debug@@SMARTCOLS_2.25+0x9c7c>
   1e6d8:	stp	x29, x30, [sp, #-448]!
   1e6dc:	mov	x29, sp
   1e6e0:	stp	x19, x20, [sp, #16]
   1e6e4:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1e6e8:	ldr	w0, [x19, #2056]
   1e6ec:	stp	wzr, wzr, [sp, #44]
   1e6f0:	str	wzr, [sp, #52]
   1e6f4:	cmn	w0, #0x1
   1e6f8:	b.eq	1e708 <scols_init_debug@@SMARTCOLS_2.25+0x9d38>  // b.none
   1e6fc:	ldp	x19, x20, [sp, #16]
   1e700:	ldp	x29, x30, [sp], #448
   1e704:	ret
   1e708:	add	x20, sp, #0x38
   1e70c:	mov	x0, x20
   1e710:	bl	8060 <uname@plt>
   1e714:	cbz	w0, 1e72c <scols_init_debug@@SMARTCOLS_2.25+0x9d5c>
   1e718:	str	wzr, [x19, #2056]
   1e71c:	mov	w0, #0x0                   	// #0
   1e720:	ldp	x19, x20, [sp, #16]
   1e724:	ldp	x29, x30, [sp], #448
   1e728:	ret
   1e72c:	add	x0, x20, #0x82
   1e730:	add	x4, sp, #0x34
   1e734:	add	x3, sp, #0x30
   1e738:	add	x2, sp, #0x2c
   1e73c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e740:	add	x1, x1, #0x70
   1e744:	bl	7f00 <__isoc99_sscanf@plt>
   1e748:	sub	w0, w0, #0x1
   1e74c:	cmp	w0, #0x2
   1e750:	b.hi	1e718 <scols_init_debug@@SMARTCOLS_2.25+0x9d48>  // b.pmore
   1e754:	ldp	w0, w1, [sp, #44]
   1e758:	ldr	w2, [sp, #52]
   1e75c:	lsl	w1, w1, #8
   1e760:	add	w0, w1, w0, lsl #16
   1e764:	add	w0, w0, w2
   1e768:	str	w0, [x19, #2056]
   1e76c:	ldp	x19, x20, [sp, #16]
   1e770:	ldp	x29, x30, [sp], #448
   1e774:	ret
   1e778:	ldr	w2, [x0]
   1e77c:	ldr	w1, [x1]
   1e780:	cmp	w2, w1
   1e784:	cset	w3, gt
   1e788:	cset	w0, lt  // lt = tstop
   1e78c:	sub	w0, w3, w0
   1e790:	ret
   1e794:	nop
   1e798:	stp	x29, x30, [sp, #-272]!
   1e79c:	mov	x29, sp
   1e7a0:	stp	x19, x20, [sp, #16]
   1e7a4:	mov	x20, x1
   1e7a8:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e7ac:	str	q0, [sp, #96]
   1e7b0:	str	q1, [sp, #112]
   1e7b4:	str	q2, [sp, #128]
   1e7b8:	str	q3, [sp, #144]
   1e7bc:	str	q4, [sp, #160]
   1e7c0:	str	q5, [sp, #176]
   1e7c4:	str	q6, [sp, #192]
   1e7c8:	str	q7, [sp, #208]
   1e7cc:	stp	x2, x3, [sp, #224]
   1e7d0:	stp	x4, x5, [sp, #240]
   1e7d4:	stp	x6, x7, [sp, #256]
   1e7d8:	cbz	x0, 1e7e8 <scols_init_debug@@SMARTCOLS_2.25+0x9e18>
   1e7dc:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1e7e0:	ldr	w1, [x1, #2896]
   1e7e4:	tbz	w1, #24, 1e844 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1e7e8:	ldr	x19, [x19, #4016]
   1e7ec:	add	x0, sp, #0x110
   1e7f0:	add	x5, sp, #0x110
   1e7f4:	stp	x0, x5, [sp, #64]
   1e7f8:	mov	w3, #0xffffff80            	// #-128
   1e7fc:	add	x2, sp, #0xe0
   1e800:	mov	w4, #0xffffffd0            	// #-48
   1e804:	str	x2, [sp, #80]
   1e808:	mov	x1, x20
   1e80c:	stp	w4, w3, [sp, #88]
   1e810:	add	x2, sp, #0x20
   1e814:	ldp	x4, x5, [sp, #64]
   1e818:	ldr	x0, [x19]
   1e81c:	stp	x4, x5, [sp, #32]
   1e820:	ldp	x4, x5, [sp, #80]
   1e824:	stp	x4, x5, [sp, #48]
   1e828:	bl	8020 <vfprintf@plt>
   1e82c:	ldr	x1, [x19]
   1e830:	mov	w0, #0xa                   	// #10
   1e834:	bl	7560 <fputc@plt>
   1e838:	ldp	x19, x20, [sp, #16]
   1e83c:	ldp	x29, x30, [sp], #272
   1e840:	ret
   1e844:	ldr	x3, [x19, #4016]
   1e848:	mov	x2, x0
   1e84c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1e850:	add	x1, x1, #0xb28
   1e854:	ldr	x0, [x3]
   1e858:	bl	8170 <fprintf@plt>
   1e85c:	b	1e7e8 <scols_init_debug@@SMARTCOLS_2.25+0x9e18>
   1e860:	stp	x29, x30, [sp, #-48]!
   1e864:	mov	x29, sp
   1e868:	stp	x19, x20, [sp, #16]
   1e86c:	cbz	x0, 1e89c <scols_init_debug@@SMARTCOLS_2.25+0x9ecc>
   1e870:	ldrsb	w1, [x0]
   1e874:	mov	x19, x0
   1e878:	cbz	w1, 1e89c <scols_init_debug@@SMARTCOLS_2.25+0x9ecc>
   1e87c:	ldr	w1, [x0, #152]
   1e880:	tbnz	w1, #5, 1e89c <scols_init_debug@@SMARTCOLS_2.25+0x9ecc>
   1e884:	ldr	x20, [x0, #160]
   1e888:	cbz	x20, 1e8b0 <scols_init_debug@@SMARTCOLS_2.25+0x9ee0>
   1e88c:	mov	x0, x20
   1e890:	ldp	x19, x20, [sp, #16]
   1e894:	ldp	x29, x30, [sp], #48
   1e898:	ret
   1e89c:	mov	x20, #0x0                   	// #0
   1e8a0:	mov	x0, x20
   1e8a4:	ldp	x19, x20, [sp, #16]
   1e8a8:	ldp	x29, x30, [sp], #48
   1e8ac:	ret
   1e8b0:	bl	28530 <scols_init_debug@@SMARTCOLS_2.25+0x13b60>
   1e8b4:	cbz	x0, 1e928 <scols_init_debug@@SMARTCOLS_2.25+0x9f58>
   1e8b8:	mov	x2, #0x0                   	// #0
   1e8bc:	mov	x1, #0x0                   	// #0
   1e8c0:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   1e8c4:	str	x0, [x19, #160]
   1e8c8:	mov	x20, x0
   1e8cc:	cbnz	x0, 1e88c <scols_init_debug@@SMARTCOLS_2.25+0x9ebc>
   1e8d0:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1e8d4:	ldr	w0, [x0, #2896]
   1e8d8:	tbz	w0, #2, 1e88c <scols_init_debug@@SMARTCOLS_2.25+0x9ebc>
   1e8dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e8e0:	ldr	x0, [x0, #4016]
   1e8e4:	ldr	x20, [x0]
   1e8e8:	bl	76b0 <getpid@plt>
   1e8ec:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e8f0:	mov	w2, w0
   1e8f4:	add	x4, x4, #0x80
   1e8f8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e8fc:	add	x3, x3, #0x88
   1e900:	mov	x0, x20
   1e904:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1e908:	add	x1, x1, #0xb50
   1e90c:	bl	8170 <fprintf@plt>
   1e910:	mov	x0, x19
   1e914:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e918:	add	x1, x1, #0xb0
   1e91c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1e920:	ldr	x20, [x19, #160]
   1e924:	b	1e88c <scols_init_debug@@SMARTCOLS_2.25+0x9ebc>
   1e928:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1e92c:	ldr	w0, [x0, #2896]
   1e930:	tbz	w0, #2, 1e89c <scols_init_debug@@SMARTCOLS_2.25+0x9ecc>
   1e934:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e938:	str	x21, [sp, #32]
   1e93c:	ldr	x0, [x0, #4016]
   1e940:	ldr	x21, [x0]
   1e944:	bl	76b0 <getpid@plt>
   1e948:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e94c:	mov	w2, w0
   1e950:	add	x4, x4, #0x80
   1e954:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e958:	add	x3, x3, #0x88
   1e95c:	mov	x0, x21
   1e960:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1e964:	add	x1, x1, #0xb50
   1e968:	bl	8170 <fprintf@plt>
   1e96c:	mov	x0, x19
   1e970:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e974:	add	x1, x1, #0x90
   1e978:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1e97c:	ldr	x21, [sp, #32]
   1e980:	b	1e88c <scols_init_debug@@SMARTCOLS_2.25+0x9ebc>
   1e984:	nop
   1e988:	stp	x29, x30, [sp, #-288]!
   1e98c:	mov	w9, #0xffffffc8            	// #-56
   1e990:	mov	w8, #0xffffff80            	// #-128
   1e994:	mov	x29, sp
   1e998:	str	x19, [sp, #16]
   1e99c:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1e9a0:	add	x0, sp, #0xe0
   1e9a4:	add	x10, sp, #0x120
   1e9a8:	ldr	x19, [x19, #4016]
   1e9ac:	stp	x10, x10, [sp, #64]
   1e9b0:	adrp	x10, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1e9b4:	str	x0, [sp, #80]
   1e9b8:	stp	w9, w8, [sp, #88]
   1e9bc:	ldp	x12, x13, [sp, #64]
   1e9c0:	ldp	x8, x9, [sp, #80]
   1e9c4:	ldr	x0, [x19]
   1e9c8:	stp	x12, x13, [sp, #32]
   1e9cc:	stp	x8, x9, [sp, #48]
   1e9d0:	str	q0, [sp, #96]
   1e9d4:	str	q1, [sp, #112]
   1e9d8:	str	q2, [sp, #128]
   1e9dc:	str	q3, [sp, #144]
   1e9e0:	str	q4, [sp, #160]
   1e9e4:	str	q5, [sp, #176]
   1e9e8:	str	q6, [sp, #192]
   1e9ec:	str	q7, [sp, #208]
   1e9f0:	stp	x1, x2, [sp, #232]
   1e9f4:	add	x1, x10, #0xc8
   1e9f8:	add	x2, sp, #0x20
   1e9fc:	stp	x3, x4, [sp, #248]
   1ea00:	stp	x5, x6, [sp, #264]
   1ea04:	str	x7, [sp, #280]
   1ea08:	bl	8020 <vfprintf@plt>
   1ea0c:	ldr	x1, [x19]
   1ea10:	mov	w0, #0xa                   	// #10
   1ea14:	bl	7560 <fputc@plt>
   1ea18:	ldr	x19, [sp, #16]
   1ea1c:	ldp	x29, x30, [sp], #288
   1ea20:	ret
   1ea24:	nop
   1ea28:	stp	x29, x30, [sp, #-128]!
   1ea2c:	adrp	x3, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1ea30:	mov	x29, sp
   1ea34:	ldr	w3, [x3, #2896]
   1ea38:	stp	x19, x20, [sp, #16]
   1ea3c:	mov	x19, x0
   1ea40:	mov	w20, w2
   1ea44:	stp	x21, x22, [sp, #32]
   1ea48:	stp	x23, x24, [sp, #48]
   1ea4c:	mov	x23, x1
   1ea50:	tbnz	w3, #3, 1ebf4 <scols_init_debug@@SMARTCOLS_2.25+0xa224>
   1ea54:	mov	x0, x19
   1ea58:	mov	w21, #0x0                   	// #0
   1ea5c:	bl	7530 <opendir@plt>
   1ea60:	mov	x19, x0
   1ea64:	cbz	x0, 1eb58 <scols_init_debug@@SMARTCOLS_2.25+0xa188>
   1ea68:	ldr	x0, [x23]
   1ea6c:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ea70:	add	x24, x24, #0xe0
   1ea74:	stp	x25, x26, [sp, #64]
   1ea78:	add	x26, sp, #0x74
   1ea7c:	stp	x27, x28, [sp, #80]
   1ea80:	add	x27, sp, #0x78
   1ea84:	mov	w22, #0x2e2e                	// #11822
   1ea88:	str	wzr, [sp, #108]
   1ea8c:	bl	7bd0 <free@plt>
   1ea90:	str	xzr, [x23]
   1ea94:	nop
   1ea98:	mov	x0, x19
   1ea9c:	bl	7970 <readdir@plt>
   1eaa0:	cbz	x0, 1eb28 <scols_init_debug@@SMARTCOLS_2.25+0xa158>
   1eaa4:	ldrb	w1, [x0, #18]
   1eaa8:	mov	w2, #0xfb                  	// #251
   1eaac:	sub	w3, w1, #0x6
   1eab0:	tst	w3, w2
   1eab4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   1eab8:	b.ne	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>  // b.any
   1eabc:	ldurh	w1, [x0, #19]
   1eac0:	add	x28, x0, #0x13
   1eac4:	cmp	w1, #0x2e
   1eac8:	b.eq	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>  // b.none
   1eacc:	cmp	w1, w22
   1ead0:	b.eq	1eb70 <scols_init_debug@@SMARTCOLS_2.25+0xa1a0>  // b.none
   1ead4:	cbz	w20, 1eb7c <scols_init_debug@@SMARTCOLS_2.25+0xa1ac>
   1ead8:	mov	x0, x28
   1eadc:	mov	x2, x26
   1eae0:	mov	x1, x24
   1eae4:	bl	7f00 <__isoc99_sscanf@plt>
   1eae8:	cmp	w0, #0x1
   1eaec:	b.ne	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>  // b.any
   1eaf0:	ldr	w1, [sp, #116]
   1eaf4:	cmp	w1, #0x7
   1eaf8:	b.ls	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>  // b.plast
   1eafc:	ldr	w0, [sp, #108]
   1eb00:	add	w28, w21, #0x1
   1eb04:	cmp	w28, w0
   1eb08:	ldr	x0, [x23]
   1eb0c:	b.hi	1ebc8 <scols_init_debug@@SMARTCOLS_2.25+0xa1f8>  // b.pmore
   1eb10:	cbz	x0, 1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1eb14:	str	w1, [x0, w21, uxtw #2]
   1eb18:	mov	w21, w28
   1eb1c:	mov	x0, x19
   1eb20:	bl	7970 <readdir@plt>
   1eb24:	cbnz	x0, 1eaa4 <scols_init_debug@@SMARTCOLS_2.25+0xa0d4>
   1eb28:	cbz	w21, 1eb48 <scols_init_debug@@SMARTCOLS_2.25+0xa178>
   1eb2c:	ldr	x0, [x23]
   1eb30:	cbz	x0, 1eb48 <scols_init_debug@@SMARTCOLS_2.25+0xa178>
   1eb34:	adrp	x3, 1e000 <scols_init_debug@@SMARTCOLS_2.25+0x9630>
   1eb38:	mov	w1, w21
   1eb3c:	add	x3, x3, #0x778
   1eb40:	mov	x2, #0x4                   	// #4
   1eb44:	bl	7580 <qsort@plt>
   1eb48:	mov	x0, x19
   1eb4c:	bl	79c0 <closedir@plt>
   1eb50:	ldp	x25, x26, [sp, #64]
   1eb54:	ldp	x27, x28, [sp, #80]
   1eb58:	mov	w0, w21
   1eb5c:	ldp	x19, x20, [sp, #16]
   1eb60:	ldp	x21, x22, [sp, #32]
   1eb64:	ldp	x23, x24, [sp, #48]
   1eb68:	ldp	x29, x30, [sp], #128
   1eb6c:	ret
   1eb70:	ldrb	w0, [x28, #2]
   1eb74:	cbz	w0, 1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1eb78:	cbnz	w20, 1ead8 <scols_init_debug@@SMARTCOLS_2.25+0xa108>
   1eb7c:	str	xzr, [sp, #120]
   1eb80:	bl	8050 <__errno_location@plt>
   1eb84:	mov	x25, x0
   1eb88:	mov	x1, x27
   1eb8c:	mov	x0, x28
   1eb90:	mov	w2, #0xa                   	// #10
   1eb94:	str	wzr, [x25]
   1eb98:	bl	7b80 <strtol@plt>
   1eb9c:	mov	x1, x0
   1eba0:	ldr	x0, [sp, #120]
   1eba4:	str	w1, [sp, #116]
   1eba8:	cmp	x28, x0
   1ebac:	b.eq	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>  // b.none
   1ebb0:	cbz	x0, 1ebbc <scols_init_debug@@SMARTCOLS_2.25+0xa1ec>
   1ebb4:	ldrsb	w0, [x0]
   1ebb8:	cbnz	w0, 1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1ebbc:	ldr	w0, [x25]
   1ebc0:	cbz	w0, 1eaf4 <scols_init_debug@@SMARTCOLS_2.25+0xa124>
   1ebc4:	b	1ea98 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1ebc8:	ldr	w1, [sp, #108]
   1ebcc:	add	w1, w1, #0x1
   1ebd0:	str	w1, [sp, #108]
   1ebd4:	ubfiz	x1, x1, #2, #32
   1ebd8:	bl	7980 <realloc@plt>
   1ebdc:	cbz	x0, 1ec3c <scols_init_debug@@SMARTCOLS_2.25+0xa26c>
   1ebe0:	ldr	w1, [sp, #116]
   1ebe4:	str	x0, [x23]
   1ebe8:	str	w1, [x0, w21, uxtw #2]
   1ebec:	mov	w21, w28
   1ebf0:	b	1eb1c <scols_init_debug@@SMARTCOLS_2.25+0xa14c>
   1ebf4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1ebf8:	ldr	x0, [x0, #4016]
   1ebfc:	ldr	x21, [x0]
   1ec00:	bl	76b0 <getpid@plt>
   1ec04:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ec08:	mov	w2, w0
   1ec0c:	add	x4, x4, #0xd8
   1ec10:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ec14:	add	x3, x3, #0x88
   1ec18:	mov	x0, x21
   1ec1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1ec20:	add	x1, x1, #0xb50
   1ec24:	bl	8170 <fprintf@plt>
   1ec28:	mov	x1, x19
   1ec2c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ec30:	add	x0, x0, #0xc8
   1ec34:	bl	1e988 <scols_init_debug@@SMARTCOLS_2.25+0x9fb8>
   1ec38:	b	1ea54 <scols_init_debug@@SMARTCOLS_2.25+0xa084>
   1ec3c:	ldr	x0, [x23]
   1ec40:	mov	w21, #0xffffffff            	// #-1
   1ec44:	bl	7bd0 <free@plt>
   1ec48:	str	xzr, [x23]
   1ec4c:	mov	x0, x19
   1ec50:	bl	79c0 <closedir@plt>
   1ec54:	ldp	x25, x26, [sp, #64]
   1ec58:	ldp	x27, x28, [sp, #80]
   1ec5c:	b	1eb58 <scols_init_debug@@SMARTCOLS_2.25+0xa188>
   1ec60:	cbz	x0, 1edfc <scols_init_debug@@SMARTCOLS_2.25+0xa42c>
   1ec64:	stp	x29, x30, [sp, #-48]!
   1ec68:	mov	x29, sp
   1ec6c:	stp	x19, x20, [sp, #16]
   1ec70:	mov	x19, x0
   1ec74:	ldr	w0, [x0, #136]
   1ec78:	mov	x20, x1
   1ec7c:	tbz	w0, #31, 1ed7c <scols_init_debug@@SMARTCOLS_2.25+0xa3ac>
   1ec80:	ldrb	w1, [x19, #156]
   1ec84:	mov	x0, x19
   1ec88:	mov	x2, #0xffffffff            	// #4294967295
   1ec8c:	mov	w3, #0xfffffffa            	// #-6
   1ec90:	and	w1, w1, w3
   1ec94:	stp	x2, xzr, [x19, #136]
   1ec98:	mov	x2, #0xe8                  	// #232
   1ec9c:	strb	w1, [x19, #156]
   1eca0:	mov	w1, #0x0                   	// #0
   1eca4:	strb	wzr, [x0], #168
   1eca8:	bl	7870 <memset@plt>
   1ecac:	cbz	x20, 1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xa384>
   1ecb0:	ldrsb	w0, [x20]
   1ecb4:	cmp	w0, #0x2f
   1ecb8:	b.eq	1eddc <scols_init_debug@@SMARTCOLS_2.25+0xa40c>  // b.none
   1ecbc:	ldr	w0, [x19, #152]
   1ecc0:	tbz	w0, #7, 1ed70 <scols_init_debug@@SMARTCOLS_2.25+0xa3a0>
   1ecc4:	mov	x0, x20
   1ecc8:	bl	7340 <strlen@plt>
   1eccc:	cmp	x0, #0x4
   1ecd0:	b.ls	1edf4 <scols_init_debug@@SMARTCOLS_2.25+0xa424>  // b.plast
   1ecd4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ecd8:	add	x20, x20, #0x4
   1ecdc:	add	x3, x3, #0xe8
   1ece0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ece4:	mov	x4, x20
   1ece8:	add	x2, x2, #0x110
   1ecec:	mov	x0, x19
   1ecf0:	mov	x1, #0x80                  	// #128
   1ecf4:	bl	7610 <snprintf@plt>
   1ecf8:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1ecfc:	ldr	w0, [x0, #2896]
   1ed00:	tbz	w0, #2, 1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xa384>
   1ed04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1ed08:	str	x21, [sp, #32]
   1ed0c:	ldr	x0, [x0, #4016]
   1ed10:	ldr	x21, [x0]
   1ed14:	bl	76b0 <getpid@plt>
   1ed18:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ed1c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ed20:	add	x4, x4, #0x80
   1ed24:	add	x3, x3, #0x88
   1ed28:	mov	w2, w0
   1ed2c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1ed30:	mov	x0, x21
   1ed34:	add	x1, x1, #0xb50
   1ed38:	bl	8170 <fprintf@plt>
   1ed3c:	mov	x2, x20
   1ed40:	mov	x0, x19
   1ed44:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ed48:	add	x1, x1, #0x118
   1ed4c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1ed50:	ldr	x21, [sp, #32]
   1ed54:	ldr	x0, [x19, #160]
   1ed58:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   1ed5c:	str	xzr, [x19, #160]
   1ed60:	mov	w0, #0x0                   	// #0
   1ed64:	ldp	x19, x20, [sp, #16]
   1ed68:	ldp	x29, x30, [sp], #48
   1ed6c:	ret
   1ed70:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1ed74:	add	x3, x3, #0xed0
   1ed78:	b	1ece0 <scols_init_debug@@SMARTCOLS_2.25+0xa310>
   1ed7c:	bl	79f0 <close@plt>
   1ed80:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1ed84:	ldr	w0, [x0, #2896]
   1ed88:	tbz	w0, #2, 1ec80 <scols_init_debug@@SMARTCOLS_2.25+0xa2b0>
   1ed8c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1ed90:	str	x21, [sp, #32]
   1ed94:	ldr	x0, [x0, #4016]
   1ed98:	ldr	x21, [x0]
   1ed9c:	bl	76b0 <getpid@plt>
   1eda0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1eda4:	mov	w2, w0
   1eda8:	add	x4, x4, #0x80
   1edac:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1edb0:	add	x3, x3, #0x88
   1edb4:	mov	x0, x21
   1edb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1edbc:	add	x1, x1, #0xb50
   1edc0:	bl	8170 <fprintf@plt>
   1edc4:	mov	x0, x19
   1edc8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1edcc:	add	x1, x1, #0xf8
   1edd0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1edd4:	ldr	x21, [sp, #32]
   1edd8:	b	1ec80 <scols_init_debug@@SMARTCOLS_2.25+0xa2b0>
   1eddc:	mov	x1, x20
   1ede0:	mov	x0, x19
   1ede4:	mov	x2, #0x7f                  	// #127
   1ede8:	bl	7f90 <strncpy@plt>
   1edec:	strb	wzr, [x19, #127]
   1edf0:	b	1ecf8 <scols_init_debug@@SMARTCOLS_2.25+0xa328>
   1edf4:	mov	w0, #0xffffffff            	// #-1
   1edf8:	b	1ed64 <scols_init_debug@@SMARTCOLS_2.25+0xa394>
   1edfc:	mov	w0, #0xffffffea            	// #-22
   1ee00:	ret
   1ee04:	nop
   1ee08:	cbz	x0, 1ee1c <scols_init_debug@@SMARTCOLS_2.25+0xa44c>
   1ee0c:	ldrsb	w0, [x0]
   1ee10:	cmp	w0, #0x0
   1ee14:	cset	w0, ne  // ne = any
   1ee18:	ret
   1ee1c:	mov	w0, #0x0                   	// #0
   1ee20:	ret
   1ee24:	nop
   1ee28:	sub	sp, sp, #0x290
   1ee2c:	mov	x2, #0x1c8                 	// #456
   1ee30:	stp	x29, x30, [sp]
   1ee34:	mov	x29, sp
   1ee38:	stp	x21, x22, [sp, #32]
   1ee3c:	add	x22, sp, #0xc8
   1ee40:	stp	x19, x20, [sp, #16]
   1ee44:	mov	x19, x0
   1ee48:	mov	x0, x22
   1ee4c:	stp	x23, x24, [sp, #48]
   1ee50:	mov	w23, w1
   1ee54:	mov	w1, #0x0                   	// #0
   1ee58:	bl	7870 <memset@plt>
   1ee5c:	mov	w0, #0xffffffff            	// #-1
   1ee60:	str	w0, [sp, #336]
   1ee64:	cbz	x19, 1f17c <scols_init_debug@@SMARTCOLS_2.25+0xa7ac>
   1ee68:	adrp	x21, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1ee6c:	ldr	w0, [x21, #2896]
   1ee70:	and	w20, w0, #0x4
   1ee74:	cbz	w0, 1ef04 <scols_init_debug@@SMARTCOLS_2.25+0xa534>
   1ee78:	cbz	w20, 1eec0 <scols_init_debug@@SMARTCOLS_2.25+0xa4f0>
   1ee7c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1ee80:	ldr	x0, [x0, #4016]
   1ee84:	ldr	x20, [x0]
   1ee88:	bl	76b0 <getpid@plt>
   1ee8c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ee90:	mov	w2, w0
   1ee94:	add	x4, x4, #0x80
   1ee98:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ee9c:	add	x3, x3, #0x88
   1eea0:	mov	x0, x20
   1eea4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1eea8:	add	x1, x1, #0xb50
   1eeac:	bl	8170 <fprintf@plt>
   1eeb0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1eeb4:	mov	x0, x19
   1eeb8:	add	x1, x1, #0x140
   1eebc:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1eec0:	mov	x1, x22
   1eec4:	mov	x2, #0x1c8                 	// #456
   1eec8:	mov	x0, x19
   1eecc:	bl	7280 <memcpy@plt>
   1eed0:	str	w23, [x19, #152]
   1eed4:	mov	x0, x19
   1eed8:	mov	x1, #0x0                   	// #0
   1eedc:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   1eee0:	mov	w20, w0
   1eee4:	cbz	w0, 1ef54 <scols_init_debug@@SMARTCOLS_2.25+0xa584>
   1eee8:	mov	w0, w20
   1eeec:	ldp	x29, x30, [sp]
   1eef0:	ldp	x19, x20, [sp, #16]
   1eef4:	ldp	x21, x22, [sp, #32]
   1eef8:	ldp	x23, x24, [sp, #48]
   1eefc:	add	sp, sp, #0x290
   1ef00:	ret
   1ef04:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ef08:	add	x0, x0, #0x130
   1ef0c:	bl	8070 <getenv@plt>
   1ef10:	cbz	x0, 1f14c <scols_init_debug@@SMARTCOLS_2.25+0xa77c>
   1ef14:	add	x1, sp, #0x48
   1ef18:	mov	w2, #0x0                   	// #0
   1ef1c:	bl	7330 <strtoul@plt>
   1ef20:	mov	x24, x0
   1ef24:	mov	w20, w0
   1ef28:	ldr	x0, [sp, #72]
   1ef2c:	cbz	x0, 1ef40 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1ef30:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1ef34:	add	x1, x1, #0xca0
   1ef38:	bl	7b30 <strcmp@plt>
   1ef3c:	cbz	w0, 1f0e4 <scols_init_debug@@SMARTCOLS_2.25+0xa714>
   1ef40:	str	w24, [x21, #2896]
   1ef44:	mov	w1, #0x2                   	// #2
   1ef48:	cbnz	w24, 1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0xa720>
   1ef4c:	str	w1, [x21, #2896]
   1ef50:	b	1ee78 <scols_init_debug@@SMARTCOLS_2.25+0xa4a8>
   1ef54:	add	x22, sp, #0x48
   1ef58:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ef5c:	mov	x2, x22
   1ef60:	add	x1, x1, #0x158
   1ef64:	bl	8090 <__xstat@plt>
   1ef68:	cbz	w0, 1effc <scols_init_debug@@SMARTCOLS_2.25+0xa62c>
   1ef6c:	ldr	w0, [x19, #152]
   1ef70:	ldr	w1, [x21, #2896]
   1ef74:	and	w0, w0, #0xffffffbf
   1ef78:	orr	w0, w0, #0x20
   1ef7c:	str	w0, [x19, #152]
   1ef80:	tbnz	w1, #2, 1f090 <scols_init_debug@@SMARTCOLS_2.25+0xa6c0>
   1ef84:	tbnz	w0, #8, 1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1ef88:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ef8c:	mov	x2, x22
   1ef90:	add	x1, x1, #0x1a0
   1ef94:	mov	w0, #0x0                   	// #0
   1ef98:	bl	8090 <__xstat@plt>
   1ef9c:	cbnz	w0, 1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1efa0:	ldr	w0, [x19, #152]
   1efa4:	ldr	w1, [x21, #2896]
   1efa8:	orr	w0, w0, #0x100
   1efac:	str	w0, [x19, #152]
   1efb0:	tbz	w1, #2, 1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1efb4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1efb8:	ldr	x0, [x0, #4016]
   1efbc:	ldr	x21, [x0]
   1efc0:	bl	76b0 <getpid@plt>
   1efc4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1efc8:	mov	w2, w0
   1efcc:	add	x4, x4, #0x80
   1efd0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1efd4:	add	x3, x3, #0x88
   1efd8:	mov	x0, x21
   1efdc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1efe0:	add	x1, x1, #0xb50
   1efe4:	bl	8170 <fprintf@plt>
   1efe8:	mov	x0, x19
   1efec:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1eff0:	add	x1, x1, #0x1b8
   1eff4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1eff8:	b	1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1effc:	ldr	w1, [sp, #88]
   1f000:	ldr	w0, [x19, #152]
   1f004:	and	w1, w1, #0xf000
   1f008:	cmp	w1, #0x4, lsl #12
   1f00c:	b.ne	1ef70 <scols_init_debug@@SMARTCOLS_2.25+0xa5a0>  // b.any
   1f010:	and	w1, w0, #0x20
   1f014:	cbnz	w1, 1ef84 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   1f018:	bl	1e6d8 <scols_init_debug@@SMARTCOLS_2.25+0x9d08>
   1f01c:	mov	w1, #0x624                 	// #1572
   1f020:	movk	w1, #0x2, lsl #16
   1f024:	cmp	w0, w1
   1f028:	b.le	1f084 <scols_init_debug@@SMARTCOLS_2.25+0xa6b4>
   1f02c:	ldr	w0, [x19, #152]
   1f030:	ldr	w1, [x21, #2896]
   1f034:	orr	w0, w0, #0x40
   1f038:	str	w0, [x19, #152]
   1f03c:	tbz	w1, #2, 1ef84 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   1f040:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f044:	ldr	x0, [x0, #4016]
   1f048:	ldr	x23, [x0]
   1f04c:	bl	76b0 <getpid@plt>
   1f050:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f054:	mov	w2, w0
   1f058:	add	x4, x4, #0x80
   1f05c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f060:	add	x3, x3, #0x88
   1f064:	mov	x0, x23
   1f068:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f06c:	add	x1, x1, #0xb50
   1f070:	bl	8170 <fprintf@plt>
   1f074:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f078:	mov	x0, x19
   1f07c:	add	x1, x1, #0x188
   1f080:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f084:	ldr	w0, [x19, #152]
   1f088:	tbnz	w0, #8, 1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1f08c:	b	1ef88 <scols_init_debug@@SMARTCOLS_2.25+0xa5b8>
   1f090:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f094:	ldr	x0, [x0, #4016]
   1f098:	ldr	x23, [x0]
   1f09c:	bl	76b0 <getpid@plt>
   1f0a0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f0a4:	mov	w2, w0
   1f0a8:	add	x4, x4, #0x80
   1f0ac:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f0b0:	add	x3, x3, #0x88
   1f0b4:	mov	x0, x23
   1f0b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f0bc:	add	x1, x1, #0xb50
   1f0c0:	bl	8170 <fprintf@plt>
   1f0c4:	mov	x0, x19
   1f0c8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f0cc:	add	x1, x1, #0x168
   1f0d0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f0d4:	ldr	w0, [x19, #152]
   1f0d8:	and	w1, w0, #0x20
   1f0dc:	cbz	w1, 1f018 <scols_init_debug@@SMARTCOLS_2.25+0xa648>
   1f0e0:	b	1ef84 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   1f0e4:	mov	w0, #0xffff                	// #65535
   1f0e8:	mov	w20, w0
   1f0ec:	str	w0, [x21, #2896]
   1f0f0:	bl	7510 <getuid@plt>
   1f0f4:	mov	w24, w0
   1f0f8:	bl	7480 <geteuid@plt>
   1f0fc:	cmp	w24, w0
   1f100:	b.eq	1f158 <scols_init_debug@@SMARTCOLS_2.25+0xa788>  // b.none
   1f104:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f108:	orr	w0, w20, #0x1000000
   1f10c:	str	w0, [x21, #2896]
   1f110:	ldr	x0, [x1, #4016]
   1f114:	ldr	x20, [x0]
   1f118:	bl	76b0 <getpid@plt>
   1f11c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f120:	mov	w2, w0
   1f124:	add	x3, x3, #0x88
   1f128:	mov	x0, x20
   1f12c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1f130:	add	x1, x1, #0xce8
   1f134:	bl	8170 <fprintf@plt>
   1f138:	ldr	w0, [x21, #2896]
   1f13c:	orr	w1, w0, #0x2
   1f140:	and	w20, w0, #0x4
   1f144:	str	w1, [x21, #2896]
   1f148:	b	1ee78 <scols_init_debug@@SMARTCOLS_2.25+0xa4a8>
   1f14c:	mov	w0, #0x2                   	// #2
   1f150:	str	w0, [x21, #2896]
   1f154:	b	1eec0 <scols_init_debug@@SMARTCOLS_2.25+0xa4f0>
   1f158:	bl	7c00 <getgid@plt>
   1f15c:	mov	w24, w0
   1f160:	bl	7440 <getegid@plt>
   1f164:	cmp	w24, w0
   1f168:	b.ne	1f104 <scols_init_debug@@SMARTCOLS_2.25+0xa734>  // b.any
   1f16c:	orr	w1, w20, #0x2
   1f170:	and	w20, w20, #0x4
   1f174:	str	w1, [x21, #2896]
   1f178:	b	1ee78 <scols_init_debug@@SMARTCOLS_2.25+0xa4a8>
   1f17c:	mov	w20, #0xffffffea            	// #-22
   1f180:	b	1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1f184:	nop
   1f188:	cbz	x0, 1f198 <scols_init_debug@@SMARTCOLS_2.25+0xa7c8>
   1f18c:	ldrsb	w1, [x0]
   1f190:	cbz	w1, 1f198 <scols_init_debug@@SMARTCOLS_2.25+0xa7c8>
   1f194:	b	79b0 <strdup@plt>
   1f198:	mov	x0, #0x0                   	// #0
   1f19c:	ret
   1f1a0:	cbz	x0, 1f1b4 <scols_init_debug@@SMARTCOLS_2.25+0xa7e4>
   1f1a4:	ldrsb	w1, [x0]
   1f1a8:	cmp	w1, #0x0
   1f1ac:	csel	x0, x0, xzr, ne  // ne = any
   1f1b0:	ret
   1f1b4:	mov	x0, #0x0                   	// #0
   1f1b8:	ret
   1f1bc:	nop
   1f1c0:	cbz	x0, 1f290 <scols_init_debug@@SMARTCOLS_2.25+0xa8c0>
   1f1c4:	stp	x29, x30, [sp, #-32]!
   1f1c8:	mov	x29, sp
   1f1cc:	stp	x19, x20, [sp, #16]
   1f1d0:	mov	x19, x0
   1f1d4:	ldrsb	w1, [x0]
   1f1d8:	cbz	w1, 1f288 <scols_init_debug@@SMARTCOLS_2.25+0xa8b8>
   1f1dc:	ldr	w1, [x0, #136]
   1f1e0:	tbnz	w1, #31, 1f1f4 <scols_init_debug@@SMARTCOLS_2.25+0xa824>
   1f1e4:	mov	w0, w1
   1f1e8:	ldp	x19, x20, [sp, #16]
   1f1ec:	ldp	x29, x30, [sp], #32
   1f1f0:	ret
   1f1f4:	ldr	w1, [x0, #152]
   1f1f8:	and	w1, w1, #0x2
   1f1fc:	str	w1, [x0, #140]
   1f200:	orr	w1, w1, #0x80000
   1f204:	bl	7790 <open@plt>
   1f208:	mov	w1, w0
   1f20c:	adrp	x2, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f210:	str	w1, [x19, #136]
   1f214:	ldr	w0, [x2, #2896]
   1f218:	tbz	w0, #2, 1f1e4 <scols_init_debug@@SMARTCOLS_2.25+0xa814>
   1f21c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f220:	ldr	x0, [x0, #4016]
   1f224:	ldr	x20, [x0]
   1f228:	bl	76b0 <getpid@plt>
   1f22c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f230:	mov	w2, w0
   1f234:	add	x4, x4, #0x80
   1f238:	mov	x0, x20
   1f23c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f240:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f244:	add	x3, x3, #0x88
   1f248:	add	x1, x1, #0xb50
   1f24c:	bl	8170 <fprintf@plt>
   1f250:	ldr	w2, [x19, #152]
   1f254:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   1f258:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f25c:	add	x0, x0, #0x840
   1f260:	add	x3, x3, #0x1d8
   1f264:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f268:	tst	x2, #0x2
   1f26c:	add	x1, x1, #0x1e0
   1f270:	csel	x3, x3, x0, ne  // ne = any
   1f274:	mov	x2, x19
   1f278:	mov	x0, x19
   1f27c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f280:	ldr	w1, [x19, #136]
   1f284:	b	1f1e4 <scols_init_debug@@SMARTCOLS_2.25+0xa814>
   1f288:	mov	w1, #0xffffffea            	// #-22
   1f28c:	b	1f1e4 <scols_init_debug@@SMARTCOLS_2.25+0xa814>
   1f290:	mov	w1, #0xffffffea            	// #-22
   1f294:	mov	w0, w1
   1f298:	ret
   1f29c:	nop
   1f2a0:	mov	x3, x0
   1f2a4:	cbz	x0, 1f2b4 <scols_init_debug@@SMARTCOLS_2.25+0xa8e4>
   1f2a8:	mov	w0, #0x0                   	// #0
   1f2ac:	stp	w1, w2, [x3, #136]
   1f2b0:	ret
   1f2b4:	mov	w0, #0xffffffea            	// #-22
   1f2b8:	ret
   1f2bc:	nop
   1f2c0:	cbz	x0, 1f3c8 <scols_init_debug@@SMARTCOLS_2.25+0xa9f8>
   1f2c4:	stp	x29, x30, [sp, #-176]!
   1f2c8:	mov	x29, sp
   1f2cc:	stp	x19, x20, [sp, #16]
   1f2d0:	mov	x19, x0
   1f2d4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f2d8:	stp	x21, x22, [sp, #32]
   1f2dc:	add	x20, x19, #0x190
   1f2e0:	ldr	w0, [x0, #2896]
   1f2e4:	mov	w21, w1
   1f2e8:	tbnz	w0, #3, 1f348 <scols_init_debug@@SMARTCOLS_2.25+0xa978>
   1f2ec:	stp	xzr, xzr, [x19, #400]
   1f2f0:	mov	w2, #0xffffffff            	// #-1
   1f2f4:	mov	w0, #0x0                   	// #0
   1f2f8:	stp	xzr, xzr, [x20, #32]
   1f2fc:	ldrb	w1, [x20, #44]
   1f300:	stp	xzr, xzr, [x20, #16]
   1f304:	orr	w1, w1, #0x2
   1f308:	str	xzr, [x20, #48]
   1f30c:	str	w2, [x20, #16]
   1f310:	strb	w1, [x20, #44]
   1f314:	str	w21, [x20, #48]
   1f318:	ldrb	w1, [x19, #156]
   1f31c:	tbnz	w1, #1, 1f338 <scols_init_debug@@SMARTCOLS_2.25+0xa968>
   1f320:	ldr	w0, [x19, #152]
   1f324:	tbz	w0, #7, 1f390 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   1f328:	ldrb	w1, [x19, #156]
   1f32c:	mov	w0, #0x0                   	// #0
   1f330:	orr	w1, w1, #0x2
   1f334:	strb	w1, [x19, #156]
   1f338:	ldp	x19, x20, [sp, #16]
   1f33c:	ldp	x21, x22, [sp, #32]
   1f340:	ldp	x29, x30, [sp], #176
   1f344:	ret
   1f348:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f34c:	ldr	x0, [x0, #4016]
   1f350:	ldr	x22, [x0]
   1f354:	bl	76b0 <getpid@plt>
   1f358:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f35c:	mov	w2, w0
   1f360:	add	x4, x4, #0xd8
   1f364:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f368:	add	x3, x3, #0x88
   1f36c:	mov	x0, x22
   1f370:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f374:	add	x1, x1, #0xb50
   1f378:	bl	8170 <fprintf@plt>
   1f37c:	mov	x0, x20
   1f380:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f384:	add	x1, x1, #0x1f8
   1f388:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f38c:	b	1f2ec <scols_init_debug@@SMARTCOLS_2.25+0xa91c>
   1f390:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f394:	add	x2, sp, #0x30
   1f398:	add	x1, x1, #0x208
   1f39c:	mov	w0, #0x0                   	// #0
   1f3a0:	bl	8090 <__xstat@plt>
   1f3a4:	cbnz	w0, 1f328 <scols_init_debug@@SMARTCOLS_2.25+0xa958>
   1f3a8:	ldr	w0, [sp, #64]
   1f3ac:	and	w0, w0, #0xf000
   1f3b0:	cmp	w0, #0x4, lsl #12
   1f3b4:	b.ne	1f328 <scols_init_debug@@SMARTCOLS_2.25+0xa958>  // b.any
   1f3b8:	ldr	w0, [x19, #152]
   1f3bc:	orr	w0, w0, #0x80
   1f3c0:	str	w0, [x19, #152]
   1f3c4:	b	1f328 <scols_init_debug@@SMARTCOLS_2.25+0xa958>
   1f3c8:	mov	w0, #0xffffffea            	// #-22
   1f3cc:	ret
   1f3d0:	cbz	x0, 1f484 <scols_init_debug@@SMARTCOLS_2.25+0xaab4>
   1f3d4:	stp	x29, x30, [sp, #-48]!
   1f3d8:	mov	x29, sp
   1f3dc:	stp	x19, x20, [sp, #16]
   1f3e0:	mov	x19, x0
   1f3e4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f3e8:	add	x20, x19, #0x190
   1f3ec:	ldr	w0, [x0, #2896]
   1f3f0:	tbnz	w0, #3, 1f434 <scols_init_debug@@SMARTCOLS_2.25+0xaa64>
   1f3f4:	ldr	x0, [x20, #24]
   1f3f8:	bl	7bd0 <free@plt>
   1f3fc:	ldr	x0, [x19, #400]
   1f400:	cbz	x0, 1f408 <scols_init_debug@@SMARTCOLS_2.25+0xaa38>
   1f404:	bl	7690 <fclose@plt>
   1f408:	ldr	x0, [x20, #8]
   1f40c:	cbz	x0, 1f414 <scols_init_debug@@SMARTCOLS_2.25+0xaa44>
   1f410:	bl	79c0 <closedir@plt>
   1f414:	stp	xzr, xzr, [x19, #400]
   1f418:	mov	w0, #0x0                   	// #0
   1f41c:	stp	xzr, xzr, [x20, #16]
   1f420:	stp	xzr, xzr, [x20, #32]
   1f424:	str	xzr, [x20, #48]
   1f428:	ldp	x19, x20, [sp, #16]
   1f42c:	ldp	x29, x30, [sp], #48
   1f430:	ret
   1f434:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f438:	str	x21, [sp, #32]
   1f43c:	ldr	x0, [x0, #4016]
   1f440:	ldr	x21, [x0]
   1f444:	bl	76b0 <getpid@plt>
   1f448:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f44c:	mov	w2, w0
   1f450:	add	x4, x4, #0xd8
   1f454:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f458:	add	x3, x3, #0x88
   1f45c:	mov	x0, x21
   1f460:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f464:	add	x1, x1, #0xb50
   1f468:	bl	8170 <fprintf@plt>
   1f46c:	mov	x0, x20
   1f470:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f474:	add	x1, x1, #0x218
   1f478:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f47c:	ldr	x21, [sp, #32]
   1f480:	b	1f3f4 <scols_init_debug@@SMARTCOLS_2.25+0xaa24>
   1f484:	mov	w0, #0xffffffea            	// #-22
   1f488:	ret
   1f48c:	nop
   1f490:	stp	x29, x30, [sp, #-48]!
   1f494:	mov	x29, sp
   1f498:	stp	x19, x20, [sp, #16]
   1f49c:	mov	x19, x0
   1f4a0:	bl	8050 <__errno_location@plt>
   1f4a4:	cbz	x19, 1f4e8 <scols_init_debug@@SMARTCOLS_2.25+0xab18>
   1f4a8:	mov	x20, x0
   1f4ac:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f4b0:	stp	x21, x22, [sp, #32]
   1f4b4:	ldr	w0, [x0, #2896]
   1f4b8:	ldr	w21, [x20]
   1f4bc:	tbnz	w0, #2, 1f4f4 <scols_init_debug@@SMARTCOLS_2.25+0xab24>
   1f4c0:	ldr	x0, [x19, #128]
   1f4c4:	bl	7bd0 <free@plt>
   1f4c8:	str	xzr, [x19, #128]
   1f4cc:	mov	x1, #0x0                   	// #0
   1f4d0:	mov	x0, x19
   1f4d4:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   1f4d8:	mov	x0, x19
   1f4dc:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   1f4e0:	str	w21, [x20]
   1f4e4:	ldp	x21, x22, [sp, #32]
   1f4e8:	ldp	x19, x20, [sp, #16]
   1f4ec:	ldp	x29, x30, [sp], #48
   1f4f0:	ret
   1f4f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f4f8:	ldr	x0, [x0, #4016]
   1f4fc:	ldr	x22, [x0]
   1f500:	bl	76b0 <getpid@plt>
   1f504:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f508:	mov	w2, w0
   1f50c:	add	x4, x4, #0x80
   1f510:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f514:	add	x3, x3, #0x88
   1f518:	mov	x0, x22
   1f51c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f520:	add	x1, x1, #0xb50
   1f524:	bl	8170 <fprintf@plt>
   1f528:	mov	x0, x19
   1f52c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f530:	add	x1, x1, #0x218
   1f534:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f538:	b	1f4c0 <scols_init_debug@@SMARTCOLS_2.25+0xaaf0>
   1f53c:	nop
   1f540:	stp	x29, x30, [sp, #-144]!
   1f544:	mov	x29, sp
   1f548:	cbz	x0, 1f560 <scols_init_debug@@SMARTCOLS_2.25+0xab90>
   1f54c:	mov	x1, x0
   1f550:	add	x2, sp, #0x10
   1f554:	mov	w0, #0x0                   	// #0
   1f558:	bl	8090 <__xstat@plt>
   1f55c:	cbz	w0, 1f57c <scols_init_debug@@SMARTCOLS_2.25+0xabac>
   1f560:	bl	8050 <__errno_location@plt>
   1f564:	mov	x1, x0
   1f568:	mov	w2, #0x13                  	// #19
   1f56c:	mov	w0, #0x0                   	// #0
   1f570:	str	w2, [x1]
   1f574:	ldp	x29, x30, [sp], #144
   1f578:	ret
   1f57c:	ldr	w0, [sp, #32]
   1f580:	and	w0, w0, #0xf000
   1f584:	cmp	w0, #0x6, lsl #12
   1f588:	b.ne	1f560 <scols_init_debug@@SMARTCOLS_2.25+0xab90>  // b.any
   1f58c:	ldr	x1, [sp, #48]
   1f590:	lsr	x0, x1, #32
   1f594:	ubfx	w1, w1, #8, #12
   1f598:	and	w0, w0, #0xfffff000
   1f59c:	orr	w0, w0, w1
   1f5a0:	cmp	w0, #0x7
   1f5a4:	b.ne	1f560 <scols_init_debug@@SMARTCOLS_2.25+0xab90>  // b.any
   1f5a8:	mov	w0, #0x1                   	// #1
   1f5ac:	b	1f574 <scols_init_debug@@SMARTCOLS_2.25+0xaba4>
   1f5b0:	stp	x29, x30, [sp, #-48]!
   1f5b4:	mov	x29, sp
   1f5b8:	stp	x19, x20, [sp, #16]
   1f5bc:	mov	x19, x0
   1f5c0:	bl	8050 <__errno_location@plt>
   1f5c4:	cbz	x19, 1f688 <scols_init_debug@@SMARTCOLS_2.25+0xacb8>
   1f5c8:	ldrb	w1, [x19, #156]
   1f5cc:	tbnz	w1, #2, 1f688 <scols_init_debug@@SMARTCOLS_2.25+0xacb8>
   1f5d0:	str	wzr, [x0]
   1f5d4:	ldrb	w0, [x19, #156]
   1f5d8:	tbz	w0, #0, 1f5f4 <scols_init_debug@@SMARTCOLS_2.25+0xac24>
   1f5dc:	add	x2, x19, #0xa8
   1f5e0:	mov	x20, x2
   1f5e4:	mov	x0, x20
   1f5e8:	ldp	x19, x20, [sp, #16]
   1f5ec:	ldp	x29, x30, [sp], #48
   1f5f0:	ret
   1f5f4:	mov	x0, x19
   1f5f8:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   1f5fc:	tbnz	w0, #31, 1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xacd4>
   1f600:	add	x20, x19, #0xa8
   1f604:	mov	x1, #0x4c05                	// #19461
   1f608:	mov	x2, x20
   1f60c:	bl	81b0 <ioctl@plt>
   1f610:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f614:	mov	x2, x20
   1f618:	ldr	w1, [x1, #2896]
   1f61c:	and	w1, w1, #0x4
   1f620:	cbz	w0, 1f6b8 <scols_init_debug@@SMARTCOLS_2.25+0xace8>
   1f624:	ldrb	w0, [x19, #156]
   1f628:	orr	w0, w0, #0x4
   1f62c:	strb	w0, [x19, #156]
   1f630:	cbz	w1, 1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xacd4>
   1f634:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f638:	str	x21, [sp, #32]
   1f63c:	mov	x20, #0x0                   	// #0
   1f640:	ldr	x0, [x0, #4016]
   1f644:	ldr	x21, [x0]
   1f648:	bl	76b0 <getpid@plt>
   1f64c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f650:	mov	w2, w0
   1f654:	add	x4, x4, #0x80
   1f658:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f65c:	add	x3, x3, #0x88
   1f660:	mov	x0, x21
   1f664:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f668:	add	x1, x1, #0xb50
   1f66c:	bl	8170 <fprintf@plt>
   1f670:	mov	x0, x19
   1f674:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f678:	add	x1, x1, #0x240
   1f67c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f680:	ldr	x21, [sp, #32]
   1f684:	b	1f5e4 <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   1f688:	mov	w1, #0x16                  	// #22
   1f68c:	str	w1, [x0]
   1f690:	mov	x20, #0x0                   	// #0
   1f694:	mov	x0, x20
   1f698:	ldp	x19, x20, [sp, #16]
   1f69c:	ldp	x29, x30, [sp], #48
   1f6a0:	ret
   1f6a4:	mov	x20, #0x0                   	// #0
   1f6a8:	mov	x0, x20
   1f6ac:	ldp	x19, x20, [sp, #16]
   1f6b0:	ldp	x29, x30, [sp], #48
   1f6b4:	ret
   1f6b8:	ldrb	w0, [x19, #156]
   1f6bc:	mov	w3, #0xfffffffa            	// #-6
   1f6c0:	and	w0, w0, w3
   1f6c4:	orr	w0, w0, #0x1
   1f6c8:	strb	w0, [x19, #156]
   1f6cc:	cbz	w1, 1f5e0 <scols_init_debug@@SMARTCOLS_2.25+0xac10>
   1f6d0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f6d4:	str	x21, [sp, #32]
   1f6d8:	ldr	x0, [x0, #4016]
   1f6dc:	ldr	x21, [x0]
   1f6e0:	bl	76b0 <getpid@plt>
   1f6e4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f6e8:	mov	w2, w0
   1f6ec:	add	x4, x4, #0x80
   1f6f0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f6f4:	add	x3, x3, #0x88
   1f6f8:	mov	x0, x21
   1f6fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f700:	add	x1, x1, #0xb50
   1f704:	bl	8170 <fprintf@plt>
   1f708:	mov	x0, x19
   1f70c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f710:	add	x1, x1, #0x228
   1f714:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f718:	ldr	x21, [sp, #32]
   1f71c:	b	1f5e4 <scols_init_debug@@SMARTCOLS_2.25+0xac14>
   1f720:	stp	x29, x30, [sp, #-48]!
   1f724:	mov	x29, sp
   1f728:	stp	x19, x20, [sp, #16]
   1f72c:	mov	x19, x0
   1f730:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   1f734:	str	xzr, [sp, #40]
   1f738:	cbz	x0, 1f770 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1f73c:	add	x1, sp, #0x28
   1f740:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f744:	add	x2, x2, #0x260
   1f748:	bl	25550 <scols_init_debug@@SMARTCOLS_2.25+0x10b80>
   1f74c:	ldr	x0, [sp, #40]
   1f750:	cbz	x0, 1f770 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1f754:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f758:	ldr	w1, [x1, #2896]
   1f75c:	tbnz	w1, #2, 1f79c <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1f760:	ldp	x19, x20, [sp, #16]
   1f764:	ldr	x0, [sp, #40]
   1f768:	ldp	x29, x30, [sp], #48
   1f76c:	ret
   1f770:	ldr	w0, [x19, #152]
   1f774:	tbnz	w0, #6, 1f754 <scols_init_debug@@SMARTCOLS_2.25+0xad84>
   1f778:	mov	x0, x19
   1f77c:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   1f780:	cbz	x0, 1f754 <scols_init_debug@@SMARTCOLS_2.25+0xad84>
   1f784:	mov	w1, #0x2a                  	// #42
   1f788:	strh	w1, [x0, #118]
   1f78c:	add	x0, x0, #0x38
   1f790:	bl	79b0 <strdup@plt>
   1f794:	str	x0, [sp, #40]
   1f798:	b	1f754 <scols_init_debug@@SMARTCOLS_2.25+0xad84>
   1f79c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f7a0:	ldr	x0, [x0, #4016]
   1f7a4:	ldr	x20, [x0]
   1f7a8:	bl	76b0 <getpid@plt>
   1f7ac:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f7b0:	mov	w2, w0
   1f7b4:	add	x4, x4, #0x80
   1f7b8:	mov	x0, x20
   1f7bc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f7c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f7c4:	add	x3, x3, #0x88
   1f7c8:	add	x1, x1, #0xb50
   1f7cc:	bl	8170 <fprintf@plt>
   1f7d0:	ldr	x2, [sp, #40]
   1f7d4:	mov	x0, x19
   1f7d8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f7dc:	add	x1, x1, #0x278
   1f7e0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f7e4:	ldp	x19, x20, [sp, #16]
   1f7e8:	ldr	x0, [sp, #40]
   1f7ec:	ldp	x29, x30, [sp], #48
   1f7f0:	ret
   1f7f4:	nop
   1f7f8:	stp	x29, x30, [sp, #-48]!
   1f7fc:	mov	x29, sp
   1f800:	stp	x19, x20, [sp, #16]
   1f804:	mov	x20, x0
   1f808:	str	x21, [sp, #32]
   1f80c:	mov	x21, x1
   1f810:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   1f814:	cbz	x0, 1f8e4 <scols_init_debug@@SMARTCOLS_2.25+0xaf14>
   1f818:	mov	x1, x21
   1f81c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f820:	add	x2, x2, #0x290
   1f824:	bl	25ae0 <scols_init_debug@@SMARTCOLS_2.25+0x11110>
   1f828:	mov	w19, w0
   1f82c:	cbz	w0, 1f858 <scols_init_debug@@SMARTCOLS_2.25+0xae88>
   1f830:	ldr	w0, [x20, #152]
   1f834:	tbz	w0, #6, 1f8c4 <scols_init_debug@@SMARTCOLS_2.25+0xaef4>
   1f838:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f83c:	ldr	w0, [x0, #2896]
   1f840:	tbnz	w0, #2, 1f868 <scols_init_debug@@SMARTCOLS_2.25+0xae98>
   1f844:	mov	w0, w19
   1f848:	ldp	x19, x20, [sp, #16]
   1f84c:	ldr	x21, [sp, #32]
   1f850:	ldp	x29, x30, [sp], #48
   1f854:	ret
   1f858:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f85c:	mov	w19, #0x0                   	// #0
   1f860:	ldr	w0, [x0, #2896]
   1f864:	tbz	w0, #2, 1f844 <scols_init_debug@@SMARTCOLS_2.25+0xae74>
   1f868:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f86c:	ldr	x0, [x0, #4016]
   1f870:	ldr	x21, [x0]
   1f874:	bl	76b0 <getpid@plt>
   1f878:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f87c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f880:	add	x4, x4, #0x80
   1f884:	add	x3, x3, #0x88
   1f888:	mov	w2, w0
   1f88c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f890:	mov	x0, x21
   1f894:	add	x1, x1, #0xb50
   1f898:	bl	8170 <fprintf@plt>
   1f89c:	mov	x0, x20
   1f8a0:	mov	w2, w19
   1f8a4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f8a8:	add	x1, x1, #0x2a0
   1f8ac:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1f8b0:	mov	w0, w19
   1f8b4:	ldp	x19, x20, [sp, #16]
   1f8b8:	ldr	x21, [sp, #32]
   1f8bc:	ldp	x29, x30, [sp], #48
   1f8c0:	ret
   1f8c4:	mov	x0, x20
   1f8c8:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   1f8cc:	cbz	x0, 1f8f4 <scols_init_debug@@SMARTCOLS_2.25+0xaf24>
   1f8d0:	cbz	x21, 1f858 <scols_init_debug@@SMARTCOLS_2.25+0xae88>
   1f8d4:	ldr	x0, [x0, #24]
   1f8d8:	mov	w19, #0x0                   	// #0
   1f8dc:	str	x0, [x21]
   1f8e0:	b	1f838 <scols_init_debug@@SMARTCOLS_2.25+0xae68>
   1f8e4:	ldr	w0, [x20, #152]
   1f8e8:	mov	w19, #0xffffffea            	// #-22
   1f8ec:	tbnz	w0, #6, 1f838 <scols_init_debug@@SMARTCOLS_2.25+0xae68>
   1f8f0:	b	1f8c4 <scols_init_debug@@SMARTCOLS_2.25+0xaef4>
   1f8f4:	bl	8050 <__errno_location@plt>
   1f8f8:	ldr	w19, [x0]
   1f8fc:	neg	w19, w19
   1f900:	b	1f838 <scols_init_debug@@SMARTCOLS_2.25+0xae68>
   1f904:	nop
   1f908:	stp	x29, x30, [sp, #-48]!
   1f90c:	mov	x29, sp
   1f910:	stp	x19, x20, [sp, #16]
   1f914:	mov	x20, x0
   1f918:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   1f91c:	mov	w19, w0
   1f920:	cbnz	w0, 1f930 <scols_init_debug@@SMARTCOLS_2.25+0xaf60>
   1f924:	ldr	w0, [x20, #448]
   1f928:	tst	x0, #0x3
   1f92c:	b.ne	1f940 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>  // b.any
   1f930:	mov	w0, w19
   1f934:	ldp	x19, x20, [sp, #16]
   1f938:	ldp	x29, x30, [sp], #48
   1f93c:	ret
   1f940:	mov	x0, x20
   1f944:	bl	1f540 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   1f948:	cbz	w0, 1fa08 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1f94c:	stp	x21, x22, [sp, #32]
   1f950:	adrp	x21, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1f954:	ldr	w0, [x21, #2896]
   1f958:	tbnz	w0, #3, 1f9bc <scols_init_debug@@SMARTCOLS_2.25+0xafec>
   1f95c:	mov	x1, #0x0                   	// #0
   1f960:	mov	x0, x20
   1f964:	bl	1f7f8 <scols_init_debug@@SMARTCOLS_2.25+0xae28>
   1f968:	ldr	w1, [x20, #448]
   1f96c:	tbnz	w1, #1, 1f9ac <scols_init_debug@@SMARTCOLS_2.25+0xafdc>
   1f970:	cmp	w0, #0x0
   1f974:	and	w1, w1, #0x1
   1f978:	csel	w1, w1, wzr, ne  // ne = any
   1f97c:	cbnz	w1, 1f9b4 <scols_init_debug@@SMARTCOLS_2.25+0xafe4>
   1f980:	ldr	w0, [x21, #2896]
   1f984:	tbnz	w0, #3, 1fa30 <scols_init_debug@@SMARTCOLS_2.25+0xb060>
   1f988:	mov	x0, x20
   1f98c:	mov	x1, #0x0                   	// #0
   1f990:	mov	w19, #0x1                   	// #1
   1f994:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   1f998:	mov	w0, w19
   1f99c:	ldp	x19, x20, [sp, #16]
   1f9a0:	ldp	x21, x22, [sp, #32]
   1f9a4:	ldp	x29, x30, [sp], #48
   1f9a8:	ret
   1f9ac:	cbz	w0, 1f9b4 <scols_init_debug@@SMARTCOLS_2.25+0xafe4>
   1f9b0:	tbz	w1, #0, 1f980 <scols_init_debug@@SMARTCOLS_2.25+0xafb0>
   1f9b4:	ldp	x21, x22, [sp, #32]
   1f9b8:	b	1f930 <scols_init_debug@@SMARTCOLS_2.25+0xaf60>
   1f9bc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1f9c0:	ldr	x0, [x0, #4016]
   1f9c4:	ldr	x22, [x0]
   1f9c8:	bl	76b0 <getpid@plt>
   1f9cc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f9d0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f9d4:	add	x4, x4, #0xd8
   1f9d8:	add	x3, x3, #0x88
   1f9dc:	mov	w2, w0
   1f9e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1f9e4:	mov	x0, x22
   1f9e8:	add	x1, x1, #0xb50
   1f9ec:	bl	8170 <fprintf@plt>
   1f9f0:	mov	x2, x20
   1f9f4:	add	x0, x20, #0x190
   1f9f8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1f9fc:	add	x1, x1, #0x2d0
   1fa00:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fa04:	b	1f95c <scols_init_debug@@SMARTCOLS_2.25+0xaf8c>
   1fa08:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1fa0c:	ldr	w0, [x0, #2896]
   1fa10:	tbnz	w0, #3, 1fa7c <scols_init_debug@@SMARTCOLS_2.25+0xb0ac>
   1fa14:	bl	8050 <__errno_location@plt>
   1fa18:	ldr	w19, [x0]
   1fa1c:	neg	w19, w19
   1fa20:	mov	w0, w19
   1fa24:	ldp	x19, x20, [sp, #16]
   1fa28:	ldp	x29, x30, [sp], #48
   1fa2c:	ret
   1fa30:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fa34:	ldr	x0, [x0, #4016]
   1fa38:	ldr	x19, [x0]
   1fa3c:	bl	76b0 <getpid@plt>
   1fa40:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fa44:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fa48:	add	x4, x4, #0xd8
   1fa4c:	add	x3, x3, #0x88
   1fa50:	mov	w2, w0
   1fa54:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1fa58:	mov	x0, x19
   1fa5c:	add	x1, x1, #0xb50
   1fa60:	bl	8170 <fprintf@plt>
   1fa64:	mov	x2, x20
   1fa68:	add	x0, x20, #0x190
   1fa6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fa70:	add	x1, x1, #0x2e0
   1fa74:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fa78:	b	1f988 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1fa7c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fa80:	ldr	x0, [x0, #4016]
   1fa84:	ldr	x19, [x0]
   1fa88:	bl	76b0 <getpid@plt>
   1fa8c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fa90:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fa94:	add	x4, x4, #0xd8
   1fa98:	add	x3, x3, #0x88
   1fa9c:	mov	w2, w0
   1faa0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1faa4:	mov	x0, x19
   1faa8:	add	x1, x1, #0xb50
   1faac:	bl	8170 <fprintf@plt>
   1fab0:	mov	x2, x20
   1fab4:	add	x0, x20, #0x190
   1fab8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fabc:	add	x1, x1, #0x2b8
   1fac0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fac4:	b	1fa14 <scols_init_debug@@SMARTCOLS_2.25+0xb044>
   1fac8:	sub	sp, sp, #0x200
   1facc:	stp	x29, x30, [sp]
   1fad0:	mov	x29, sp
   1fad4:	stp	x21, x22, [sp, #32]
   1fad8:	adrp	x21, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1fadc:	stp	x23, x24, [sp, #48]
   1fae0:	mov	x23, x0
   1fae4:	ldr	w0, [x21, #2896]
   1fae8:	stp	x19, x20, [sp, #16]
   1faec:	add	x20, x23, #0x190
   1faf0:	tbnz	w0, #3, 1fc3c <scols_init_debug@@SMARTCOLS_2.25+0xb26c>
   1faf4:	ldr	x0, [x20, #8]
   1faf8:	cbz	x0, 1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xb2b8>
   1fafc:	stp	x25, x26, [sp, #64]
   1fb00:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fb04:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fb08:	stp	x27, x28, [sp, #80]
   1fb0c:	bl	7d80 <dirfd@plt>
   1fb10:	mov	w22, #0x6f6c                	// #28524
   1fb14:	ldr	x25, [x25, #4016]
   1fb18:	mov	w26, w0
   1fb1c:	add	x24, x24, #0xd8
   1fb20:	movk	w22, #0x706f, lsl #16
   1fb24:	nop
   1fb28:	ldr	x0, [x20, #8]
   1fb2c:	bl	7970 <readdir@plt>
   1fb30:	mov	x19, x0
   1fb34:	cbz	x0, 1fc18 <scols_init_debug@@SMARTCOLS_2.25+0xb248>
   1fb38:	ldr	w0, [x21, #2896]
   1fb3c:	add	x27, x19, #0x13
   1fb40:	tbnz	w0, #3, 1fbc0 <scols_init_debug@@SMARTCOLS_2.25+0xb1f0>
   1fb44:	ldurh	w1, [x19, #19]
   1fb48:	mov	w0, #0x2e2e                	// #11822
   1fb4c:	cmp	w1, #0x2e
   1fb50:	b.eq	1fb28 <scols_init_debug@@SMARTCOLS_2.25+0xb158>  // b.none
   1fb54:	cmp	w1, w0
   1fb58:	b.eq	1fc00 <scols_init_debug@@SMARTCOLS_2.25+0xb230>  // b.none
   1fb5c:	ldur	w0, [x19, #19]
   1fb60:	cmp	w0, w22
   1fb64:	b.ne	1fb28 <scols_init_debug@@SMARTCOLS_2.25+0xb158>  // b.any
   1fb68:	add	x19, sp, #0xe8
   1fb6c:	mov	x3, x27
   1fb70:	mov	x1, #0x112                 	// #274
   1fb74:	mov	x0, x19
   1fb78:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fb7c:	add	x2, x2, #0x328
   1fb80:	bl	7610 <snprintf@plt>
   1fb84:	mov	x2, x19
   1fb88:	mov	w1, w26
   1fb8c:	add	x3, sp, #0x68
   1fb90:	mov	w4, #0x0                   	// #0
   1fb94:	mov	w0, #0x0                   	// #0
   1fb98:	bl	81d0 <__fxstatat@plt>
   1fb9c:	mov	x1, x27
   1fba0:	mov	w2, w0
   1fba4:	mov	x0, x23
   1fba8:	cbnz	w2, 1fb28 <scols_init_debug@@SMARTCOLS_2.25+0xb158>
   1fbac:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1fbb0:	cbnz	w0, 1fb28 <scols_init_debug@@SMARTCOLS_2.25+0xb158>
   1fbb4:	ldp	x25, x26, [sp, #64]
   1fbb8:	ldp	x27, x28, [sp, #80]
   1fbbc:	b	1fc24 <scols_init_debug@@SMARTCOLS_2.25+0xb254>
   1fbc0:	ldr	x28, [x25]
   1fbc4:	bl	76b0 <getpid@plt>
   1fbc8:	mov	x4, x24
   1fbcc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fbd0:	add	x3, x3, #0x88
   1fbd4:	mov	w2, w0
   1fbd8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1fbdc:	mov	x0, x28
   1fbe0:	add	x1, x1, #0xb50
   1fbe4:	bl	8170 <fprintf@plt>
   1fbe8:	mov	x2, x27
   1fbec:	mov	x0, x20
   1fbf0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fbf4:	add	x1, x1, #0x310
   1fbf8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fbfc:	b	1fb44 <scols_init_debug@@SMARTCOLS_2.25+0xb174>
   1fc00:	ldrb	w0, [x27, #2]
   1fc04:	cbnz	w0, 1fb5c <scols_init_debug@@SMARTCOLS_2.25+0xb18c>
   1fc08:	ldr	x0, [x20, #8]
   1fc0c:	bl	7970 <readdir@plt>
   1fc10:	mov	x19, x0
   1fc14:	cbnz	x0, 1fb38 <scols_init_debug@@SMARTCOLS_2.25+0xb168>
   1fc18:	ldp	x25, x26, [sp, #64]
   1fc1c:	ldp	x27, x28, [sp, #80]
   1fc20:	mov	w0, #0x1                   	// #1
   1fc24:	ldp	x29, x30, [sp]
   1fc28:	ldp	x19, x20, [sp, #16]
   1fc2c:	ldp	x21, x22, [sp, #32]
   1fc30:	ldp	x23, x24, [sp, #48]
   1fc34:	add	sp, sp, #0x200
   1fc38:	ret
   1fc3c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fc40:	ldr	x0, [x0, #4016]
   1fc44:	ldr	x19, [x0]
   1fc48:	bl	76b0 <getpid@plt>
   1fc4c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fc50:	mov	w2, w0
   1fc54:	add	x4, x4, #0xd8
   1fc58:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fc5c:	add	x3, x3, #0x88
   1fc60:	mov	x0, x19
   1fc64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1fc68:	add	x1, x1, #0xb50
   1fc6c:	bl	8170 <fprintf@plt>
   1fc70:	mov	x0, x20
   1fc74:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fc78:	add	x1, x1, #0x2f8
   1fc7c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fc80:	ldr	x0, [x20, #8]
   1fc84:	cbnz	x0, 1fafc <scols_init_debug@@SMARTCOLS_2.25+0xb12c>
   1fc88:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fc8c:	add	x0, x0, #0x158
   1fc90:	bl	7530 <opendir@plt>
   1fc94:	str	x0, [x20, #8]
   1fc98:	cbz	x0, 1fc20 <scols_init_debug@@SMARTCOLS_2.25+0xb250>
   1fc9c:	b	1fafc <scols_init_debug@@SMARTCOLS_2.25+0xb12c>
   1fca0:	mov	x12, #0x20e0                	// #8416
   1fca4:	sub	sp, sp, x12
   1fca8:	stp	x29, x30, [sp]
   1fcac:	mov	x29, sp
   1fcb0:	stp	x23, x24, [sp, #48]
   1fcb4:	adrp	x24, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1fcb8:	mov	x23, x0
   1fcbc:	ldr	w0, [x24, #2896]
   1fcc0:	stp	x19, x20, [sp, #16]
   1fcc4:	stp	x21, x22, [sp, #32]
   1fcc8:	add	x22, x23, #0x190
   1fccc:	tbnz	w0, #3, 1fdec <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   1fcd0:	ldr	x2, [x23, #400]
   1fcd4:	cbz	x2, 1fe38 <scols_init_debug@@SMARTCOLS_2.25+0xb468>
   1fcd8:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fcdc:	add	x19, sp, #0xe0
   1fce0:	add	x21, x21, #0x370
   1fce4:	add	x20, sp, #0x58
   1fce8:	stp	x25, x26, [sp, #64]
   1fcec:	add	x25, sp, #0x54
   1fcf0:	mov	w1, #0x2000                	// #8192
   1fcf4:	mov	x0, x19
   1fcf8:	bl	8180 <fgets@plt>
   1fcfc:	mov	x3, x20
   1fd00:	mov	x4, x0
   1fd04:	mov	x2, x25
   1fd08:	mov	x1, x21
   1fd0c:	mov	x0, x19
   1fd10:	cbz	x4, 1fdc8 <scols_init_debug@@SMARTCOLS_2.25+0xb3f8>
   1fd14:	bl	7f00 <__isoc99_sscanf@plt>
   1fd18:	cmp	w0, #0x2
   1fd1c:	b.ne	1fd48 <scols_init_debug@@SMARTCOLS_2.25+0xb378>  // b.any
   1fd20:	ldr	w0, [sp, #84]
   1fd24:	cmp	w0, #0x7
   1fd28:	b.ne	1fd48 <scols_init_debug@@SMARTCOLS_2.25+0xb378>  // b.any
   1fd2c:	ldr	w0, [x24, #2896]
   1fd30:	tbnz	w0, #3, 1fd50 <scols_init_debug@@SMARTCOLS_2.25+0xb380>
   1fd34:	mov	x1, x20
   1fd38:	mov	x0, x23
   1fd3c:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1fd40:	cbz	w0, 1fda8 <scols_init_debug@@SMARTCOLS_2.25+0xb3d8>
   1fd44:	nop
   1fd48:	ldr	x2, [x22]
   1fd4c:	b	1fcf0 <scols_init_debug@@SMARTCOLS_2.25+0xb320>
   1fd50:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fd54:	ldr	x0, [x0, #4016]
   1fd58:	ldr	x26, [x0]
   1fd5c:	bl	76b0 <getpid@plt>
   1fd60:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fd64:	mov	w2, w0
   1fd68:	add	x4, x4, #0xd8
   1fd6c:	mov	x0, x26
   1fd70:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fd74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1fd78:	add	x3, x3, #0x88
   1fd7c:	add	x1, x1, #0xb50
   1fd80:	bl	8170 <fprintf@plt>
   1fd84:	mov	x2, x20
   1fd88:	mov	x0, x22
   1fd8c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fd90:	add	x1, x1, #0x388
   1fd94:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fd98:	mov	x1, x20
   1fd9c:	mov	x0, x23
   1fda0:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1fda4:	cbnz	w0, 1fd48 <scols_init_debug@@SMARTCOLS_2.25+0xb378>
   1fda8:	mov	x12, #0x20e0                	// #8416
   1fdac:	ldp	x29, x30, [sp]
   1fdb0:	ldp	x19, x20, [sp, #16]
   1fdb4:	ldp	x21, x22, [sp, #32]
   1fdb8:	ldp	x23, x24, [sp, #48]
   1fdbc:	ldp	x25, x26, [sp, #64]
   1fdc0:	add	sp, sp, x12
   1fdc4:	ret
   1fdc8:	ldp	x25, x26, [sp, #64]
   1fdcc:	mov	w0, #0x1                   	// #1
   1fdd0:	mov	x12, #0x20e0                	// #8416
   1fdd4:	ldp	x29, x30, [sp]
   1fdd8:	ldp	x19, x20, [sp, #16]
   1fddc:	ldp	x21, x22, [sp, #32]
   1fde0:	ldp	x23, x24, [sp, #48]
   1fde4:	add	sp, sp, x12
   1fde8:	ret
   1fdec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1fdf0:	ldr	x0, [x0, #4016]
   1fdf4:	ldr	x19, [x0]
   1fdf8:	bl	76b0 <getpid@plt>
   1fdfc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fe00:	mov	w2, w0
   1fe04:	add	x4, x4, #0xd8
   1fe08:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fe0c:	add	x3, x3, #0x88
   1fe10:	mov	x0, x19
   1fe14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1fe18:	add	x1, x1, #0xb50
   1fe1c:	bl	8170 <fprintf@plt>
   1fe20:	mov	x0, x22
   1fe24:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fe28:	add	x1, x1, #0x340
   1fe2c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1fe30:	ldr	x2, [x23, #400]
   1fe34:	cbnz	x2, 1fcd8 <scols_init_debug@@SMARTCOLS_2.25+0xb308>
   1fe38:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   1fe3c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1fe40:	add	x1, x1, #0xf38
   1fe44:	add	x0, x0, #0x358
   1fe48:	bl	76e0 <fopen@plt>
   1fe4c:	str	x0, [x23, #400]
   1fe50:	mov	x2, x0
   1fe54:	cbz	x0, 1fdcc <scols_init_debug@@SMARTCOLS_2.25+0xb3fc>
   1fe58:	b	1fcd8 <scols_init_debug@@SMARTCOLS_2.25+0xb308>
   1fe5c:	nop
   1fe60:	cbz	x0, 2011c <scols_init_debug@@SMARTCOLS_2.25+0xb74c>
   1fe64:	stp	x29, x30, [sp, #-80]!
   1fe68:	mov	x29, sp
   1fe6c:	stp	x19, x20, [sp, #16]
   1fe70:	add	x19, x0, #0x190
   1fe74:	ldrb	w1, [x19, #44]
   1fe78:	stp	x21, x22, [sp, #32]
   1fe7c:	mov	x21, x0
   1fe80:	mov	w0, #0x1                   	// #1
   1fe84:	tbnz	w1, #0, 1fec4 <scols_init_debug@@SMARTCOLS_2.25+0xb4f4>
   1fe88:	stp	x23, x24, [sp, #48]
   1fe8c:	adrp	x24, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   1fe90:	ldr	w0, [x24, #2896]
   1fe94:	tbnz	w0, #3, 1ff44 <scols_init_debug@@SMARTCOLS_2.25+0xb574>
   1fe98:	ldr	w0, [x19, #48]
   1fe9c:	and	w20, w0, #0x2
   1fea0:	tbz	w0, #1, 1fed4 <scols_init_debug@@SMARTCOLS_2.25+0xb504>
   1fea4:	ldr	w0, [x21, #152]
   1fea8:	and	w0, w0, #0x60
   1feac:	cmp	w0, #0x40
   1feb0:	mov	x0, x21
   1feb4:	b.eq	20068 <scols_init_debug@@SMARTCOLS_2.25+0xb698>  // b.none
   1feb8:	bl	1fca0 <scols_init_debug@@SMARTCOLS_2.25+0xb2d0>
   1febc:	cbnz	w0, 1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xb5c8>
   1fec0:	ldp	x23, x24, [sp, #48]
   1fec4:	ldp	x19, x20, [sp, #16]
   1fec8:	ldp	x21, x22, [sp, #32]
   1fecc:	ldp	x29, x30, [sp], #80
   1fed0:	ret
   1fed4:	ldrb	w0, [x19, #44]
   1fed8:	tbz	w0, #1, 1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xb5f4>
   1fedc:	ldr	w0, [x24, #2896]
   1fee0:	tbnz	w0, #3, 20074 <scols_init_debug@@SMARTCOLS_2.25+0xb6a4>
   1fee4:	ldr	w3, [x19, #16]
   1fee8:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1feec:	add	x22, sp, #0x40
   1fef0:	add	x23, x23, #0x3b8
   1fef4:	add	w3, w3, #0x1
   1fef8:	str	w3, [x19, #16]
   1fefc:	cmp	w3, #0x7
   1ff00:	b.le	1ff1c <scols_init_debug@@SMARTCOLS_2.25+0xb54c>
   1ff04:	b	1ffb8 <scols_init_debug@@SMARTCOLS_2.25+0xb5e8>
   1ff08:	ldr	w3, [x19, #16]
   1ff0c:	add	w3, w3, #0x1
   1ff10:	str	w3, [x19, #16]
   1ff14:	cmp	w3, #0x7
   1ff18:	b.gt	1ffb8 <scols_init_debug@@SMARTCOLS_2.25+0xb5e8>
   1ff1c:	mov	x2, x23
   1ff20:	mov	x1, #0x10                  	// #16
   1ff24:	mov	x0, x22
   1ff28:	bl	7610 <snprintf@plt>
   1ff2c:	mov	x1, x22
   1ff30:	mov	x0, x21
   1ff34:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1ff38:	cbnz	w0, 1ff08 <scols_init_debug@@SMARTCOLS_2.25+0xb538>
   1ff3c:	ldp	x23, x24, [sp, #48]
   1ff40:	b	1fec4 <scols_init_debug@@SMARTCOLS_2.25+0xb4f4>
   1ff44:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   1ff48:	ldr	x0, [x0, #4016]
   1ff4c:	ldr	x20, [x0]
   1ff50:	bl	76b0 <getpid@plt>
   1ff54:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ff58:	mov	w2, w0
   1ff5c:	add	x4, x4, #0xd8
   1ff60:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ff64:	add	x3, x3, #0x88
   1ff68:	mov	x0, x20
   1ff6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   1ff70:	add	x1, x1, #0xb50
   1ff74:	bl	8170 <fprintf@plt>
   1ff78:	mov	x0, x19
   1ff7c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ff80:	add	x1, x1, #0x398
   1ff84:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   1ff88:	ldr	w0, [x19, #48]
   1ff8c:	and	w20, w0, #0x2
   1ff90:	tbz	w0, #1, 1fed4 <scols_init_debug@@SMARTCOLS_2.25+0xb504>
   1ff94:	b	1fea4 <scols_init_debug@@SMARTCOLS_2.25+0xb4d4>
   1ff98:	mov	x0, x21
   1ff9c:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   1ffa0:	mov	w0, #0x1                   	// #1
   1ffa4:	ldp	x19, x20, [sp, #16]
   1ffa8:	ldp	x21, x22, [sp, #32]
   1ffac:	ldp	x23, x24, [sp, #48]
   1ffb0:	ldp	x29, x30, [sp], #80
   1ffb4:	ret
   1ffb8:	ldrb	w0, [x19, #44]
   1ffbc:	and	w0, w0, #0xfffffffd
   1ffc0:	strb	w0, [x19, #44]
   1ffc4:	ldr	x0, [x19, #24]
   1ffc8:	cbz	x0, 2003c <scols_init_debug@@SMARTCOLS_2.25+0xb66c>
   1ffcc:	ldr	w20, [x19, #16]
   1ffd0:	ldr	w0, [x19, #32]
   1ffd4:	add	w20, w20, #0x1
   1ffd8:	str	w20, [x19, #16]
   1ffdc:	cmp	w20, w0
   1ffe0:	b.ge	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xb5c8>  // b.tcont
   1ffe4:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   1ffe8:	add	x22, sp, #0x40
   1ffec:	add	x23, x23, #0x3b8
   1fff0:	b	2000c <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   1fff4:	ldr	w20, [x19, #16]
   1fff8:	ldr	w0, [x19, #32]
   1fffc:	add	w20, w20, #0x1
   20000:	str	w20, [x19, #16]
   20004:	cmp	w20, w0
   20008:	b.ge	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xb5c8>  // b.tcont
   2000c:	ldr	x3, [x19, #24]
   20010:	mov	x2, x23
   20014:	mov	x1, #0x10                  	// #16
   20018:	mov	x0, x22
   2001c:	ldr	w3, [x3, w20, sxtw #2]
   20020:	bl	7610 <snprintf@plt>
   20024:	mov	x1, x22
   20028:	mov	x0, x21
   2002c:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   20030:	cbnz	w0, 1fff4 <scols_init_debug@@SMARTCOLS_2.25+0xb624>
   20034:	ldp	x23, x24, [sp, #48]
   20038:	b	1fec4 <scols_init_debug@@SMARTCOLS_2.25+0xb4f4>
   2003c:	ldr	w0, [x24, #2896]
   20040:	tbnz	w0, #3, 200d4 <scols_init_debug@@SMARTCOLS_2.25+0xb704>
   20044:	ldr	w0, [x21, #152]
   20048:	add	x1, x21, #0x1a8
   2004c:	tbz	w0, #7, 200bc <scols_init_debug@@SMARTCOLS_2.25+0xb6ec>
   20050:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20054:	mov	w2, #0x0                   	// #0
   20058:	add	x0, x0, #0x208
   2005c:	bl	1ea28 <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   20060:	str	w0, [x19, #32]
   20064:	b	1ffd8 <scols_init_debug@@SMARTCOLS_2.25+0xb608>
   20068:	bl	1fac8 <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   2006c:	cbz	w0, 1fec0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f0>
   20070:	b	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xb5c8>
   20074:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20078:	ldr	x0, [x0, #4016]
   2007c:	ldr	x22, [x0]
   20080:	bl	76b0 <getpid@plt>
   20084:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20088:	mov	w2, w0
   2008c:	add	x4, x4, #0xd8
   20090:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20094:	add	x3, x3, #0x88
   20098:	mov	x0, x22
   2009c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   200a0:	add	x1, x1, #0xb50
   200a4:	bl	8170 <fprintf@plt>
   200a8:	mov	x0, x19
   200ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   200b0:	add	x1, x1, #0x3a0
   200b4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   200b8:	b	1fee4 <scols_init_debug@@SMARTCOLS_2.25+0xb514>
   200bc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   200c0:	mov	w2, #0x1                   	// #1
   200c4:	add	x0, x0, #0xed0
   200c8:	bl	1ea28 <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   200cc:	str	w0, [x19, #32]
   200d0:	b	1ffd8 <scols_init_debug@@SMARTCOLS_2.25+0xb608>
   200d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   200d8:	ldr	x0, [x0, #4016]
   200dc:	ldr	x22, [x0]
   200e0:	bl	76b0 <getpid@plt>
   200e4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   200e8:	mov	w2, w0
   200ec:	add	x4, x4, #0xd8
   200f0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   200f4:	add	x3, x3, #0x88
   200f8:	mov	x0, x22
   200fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20100:	add	x1, x1, #0xb50
   20104:	bl	8170 <fprintf@plt>
   20108:	mov	x0, x19
   2010c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20110:	add	x1, x1, #0x3c0
   20114:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20118:	b	20044 <scols_init_debug@@SMARTCOLS_2.25+0xb674>
   2011c:	mov	w0, #0xffffffea            	// #-22
   20120:	ret
   20124:	nop
   20128:	stp	x29, x30, [sp, #-48]!
   2012c:	mov	x29, sp
   20130:	stp	x19, x20, [sp, #16]
   20134:	mov	x19, x1
   20138:	mov	x20, x0
   2013c:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   20140:	cbz	x0, 20158 <scols_init_debug@@SMARTCOLS_2.25+0xb788>
   20144:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20148:	mov	x1, x19
   2014c:	add	x2, x2, #0x3d8
   20150:	bl	25ae0 <scols_init_debug@@SMARTCOLS_2.25+0x11110>
   20154:	cbz	w0, 20184 <scols_init_debug@@SMARTCOLS_2.25+0xb7b4>
   20158:	mov	x0, x20
   2015c:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   20160:	str	wzr, [sp, #44]
   20164:	mov	w2, #0xffffffea            	// #-22
   20168:	tbnz	w0, #31, 20194 <scols_init_debug@@SMARTCOLS_2.25+0xb7c4>
   2016c:	add	x1, sp, #0x2c
   20170:	bl	14fc0 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>
   20174:	mov	w2, w0
   20178:	cbnz	w0, 20194 <scols_init_debug@@SMARTCOLS_2.25+0xb7c4>
   2017c:	ldrsw	x0, [sp, #44]
   20180:	str	x0, [x19]
   20184:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20188:	ldr	w0, [x0, #2896]
   2018c:	and	w2, w0, #0x4
   20190:	tbnz	w0, #2, 201a4 <scols_init_debug@@SMARTCOLS_2.25+0xb7d4>
   20194:	mov	w0, w2
   20198:	ldp	x19, x20, [sp, #16]
   2019c:	ldp	x29, x30, [sp], #48
   201a0:	ret
   201a4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   201a8:	ldr	x0, [x0, #4016]
   201ac:	ldr	x19, [x0]
   201b0:	bl	76b0 <getpid@plt>
   201b4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   201b8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   201bc:	add	x4, x4, #0x80
   201c0:	add	x3, x3, #0x88
   201c4:	mov	w2, w0
   201c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   201cc:	mov	x0, x19
   201d0:	add	x1, x1, #0xb50
   201d4:	bl	8170 <fprintf@plt>
   201d8:	mov	x0, x20
   201dc:	mov	w2, #0x0                   	// #0
   201e0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   201e4:	add	x1, x1, #0x3f8
   201e8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   201ec:	mov	w2, #0x0                   	// #0
   201f0:	mov	w0, w2
   201f4:	ldp	x19, x20, [sp, #16]
   201f8:	ldp	x29, x30, [sp], #48
   201fc:	ret
   20200:	stp	x29, x30, [sp, #-48]!
   20204:	mov	x29, sp
   20208:	stp	x19, x20, [sp, #16]
   2020c:	mov	x20, x0
   20210:	str	x21, [sp, #32]
   20214:	mov	x21, x1
   20218:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   2021c:	cbz	x0, 202ec <scols_init_debug@@SMARTCOLS_2.25+0xb91c>
   20220:	mov	x1, x21
   20224:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20228:	add	x2, x2, #0x410
   2022c:	bl	25ae0 <scols_init_debug@@SMARTCOLS_2.25+0x11110>
   20230:	mov	w19, w0
   20234:	cbz	w0, 20260 <scols_init_debug@@SMARTCOLS_2.25+0xb890>
   20238:	ldr	w0, [x20, #152]
   2023c:	tbz	w0, #6, 202cc <scols_init_debug@@SMARTCOLS_2.25+0xb8fc>
   20240:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20244:	ldr	w0, [x0, #2896]
   20248:	tbnz	w0, #2, 20270 <scols_init_debug@@SMARTCOLS_2.25+0xb8a0>
   2024c:	mov	w0, w19
   20250:	ldp	x19, x20, [sp, #16]
   20254:	ldr	x21, [sp, #32]
   20258:	ldp	x29, x30, [sp], #48
   2025c:	ret
   20260:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20264:	mov	w19, #0x0                   	// #0
   20268:	ldr	w0, [x0, #2896]
   2026c:	tbz	w0, #2, 2024c <scols_init_debug@@SMARTCOLS_2.25+0xb87c>
   20270:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20274:	ldr	x0, [x0, #4016]
   20278:	ldr	x21, [x0]
   2027c:	bl	76b0 <getpid@plt>
   20280:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20284:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20288:	add	x4, x4, #0x80
   2028c:	add	x3, x3, #0x88
   20290:	mov	w2, w0
   20294:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20298:	mov	x0, x21
   2029c:	add	x1, x1, #0xb50
   202a0:	bl	8170 <fprintf@plt>
   202a4:	mov	x0, x20
   202a8:	mov	w2, w19
   202ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   202b0:	add	x1, x1, #0x420
   202b4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   202b8:	mov	w0, w19
   202bc:	ldp	x19, x20, [sp, #16]
   202c0:	ldr	x21, [sp, #32]
   202c4:	ldp	x29, x30, [sp], #48
   202c8:	ret
   202cc:	mov	x0, x20
   202d0:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   202d4:	cbz	x0, 202fc <scols_init_debug@@SMARTCOLS_2.25+0xb92c>
   202d8:	cbz	x21, 20260 <scols_init_debug@@SMARTCOLS_2.25+0xb890>
   202dc:	ldr	x0, [x0, #32]
   202e0:	mov	w19, #0x0                   	// #0
   202e4:	str	x0, [x21]
   202e8:	b	20240 <scols_init_debug@@SMARTCOLS_2.25+0xb870>
   202ec:	ldr	w0, [x20, #152]
   202f0:	mov	w19, #0xffffffea            	// #-22
   202f4:	tbnz	w0, #6, 20240 <scols_init_debug@@SMARTCOLS_2.25+0xb870>
   202f8:	b	202cc <scols_init_debug@@SMARTCOLS_2.25+0xb8fc>
   202fc:	bl	8050 <__errno_location@plt>
   20300:	ldr	w19, [x0]
   20304:	neg	w19, w19
   20308:	b	20240 <scols_init_debug@@SMARTCOLS_2.25+0xb870>
   2030c:	nop
   20310:	stp	x29, x30, [sp, #-48]!
   20314:	mov	x29, sp
   20318:	stp	x19, x20, [sp, #16]
   2031c:	mov	x19, x1
   20320:	str	x21, [sp, #32]
   20324:	mov	x21, x0
   20328:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   2032c:	cbz	x0, 203bc <scols_init_debug@@SMARTCOLS_2.25+0xb9ec>
   20330:	mov	w20, #0x0                   	// #0
   20334:	cbz	x19, 20340 <scols_init_debug@@SMARTCOLS_2.25+0xb970>
   20338:	ldr	w0, [x0, #44]
   2033c:	str	w0, [x19]
   20340:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20344:	ldr	w1, [x1, #2896]
   20348:	tbnz	w1, #2, 20360 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   2034c:	mov	w0, w20
   20350:	ldp	x19, x20, [sp, #16]
   20354:	ldr	x21, [sp, #32]
   20358:	ldp	x29, x30, [sp], #48
   2035c:	ret
   20360:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20364:	ldr	x0, [x0, #4016]
   20368:	ldr	x19, [x0]
   2036c:	bl	76b0 <getpid@plt>
   20370:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20374:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20378:	add	x4, x4, #0x80
   2037c:	add	x3, x3, #0x88
   20380:	mov	w2, w0
   20384:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20388:	mov	x0, x19
   2038c:	add	x1, x1, #0xb50
   20390:	bl	8170 <fprintf@plt>
   20394:	mov	x0, x21
   20398:	mov	w2, w20
   2039c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   203a0:	add	x1, x1, #0x438
   203a4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   203a8:	mov	w0, w20
   203ac:	ldp	x19, x20, [sp, #16]
   203b0:	ldr	x21, [sp, #32]
   203b4:	ldp	x29, x30, [sp], #48
   203b8:	ret
   203bc:	bl	8050 <__errno_location@plt>
   203c0:	ldr	w20, [x0]
   203c4:	neg	w20, w20
   203c8:	b	20340 <scols_init_debug@@SMARTCOLS_2.25+0xb970>
   203cc:	nop
   203d0:	stp	x29, x30, [sp, #-48]!
   203d4:	mov	x29, sp
   203d8:	stp	x19, x20, [sp, #16]
   203dc:	mov	x20, x0
   203e0:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   203e4:	mov	x19, x0
   203e8:	cbz	x0, 20400 <scols_init_debug@@SMARTCOLS_2.25+0xba30>
   203ec:	add	x19, x0, #0x78
   203f0:	mov	x0, x19
   203f4:	ldp	x19, x20, [sp, #16]
   203f8:	ldp	x29, x30, [sp], #48
   203fc:	ret
   20400:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20404:	ldr	w0, [x0, #2896]
   20408:	tbz	w0, #2, 203f0 <scols_init_debug@@SMARTCOLS_2.25+0xba20>
   2040c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20410:	str	x21, [sp, #32]
   20414:	ldr	x0, [x0, #4016]
   20418:	ldr	x21, [x0]
   2041c:	bl	76b0 <getpid@plt>
   20420:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20424:	mov	w2, w0
   20428:	add	x4, x4, #0x80
   2042c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20430:	add	x3, x3, #0x88
   20434:	mov	x0, x21
   20438:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2043c:	add	x1, x1, #0xb50
   20440:	bl	8170 <fprintf@plt>
   20444:	mov	x0, x20
   20448:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2044c:	add	x1, x1, #0x458
   20450:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20454:	mov	x0, x19
   20458:	ldp	x19, x20, [sp, #16]
   2045c:	ldr	x21, [sp, #32]
   20460:	ldp	x29, x30, [sp], #48
   20464:	ret
   20468:	stp	x29, x30, [sp, #-48]!
   2046c:	mov	x29, sp
   20470:	stp	x19, x20, [sp, #16]
   20474:	mov	x19, x1
   20478:	str	x21, [sp, #32]
   2047c:	mov	x21, x0
   20480:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   20484:	cbz	x0, 20514 <scols_init_debug@@SMARTCOLS_2.25+0xbb44>
   20488:	mov	w20, #0x0                   	// #0
   2048c:	cbz	x19, 20498 <scols_init_debug@@SMARTCOLS_2.25+0xbac8>
   20490:	ldr	x0, [x0]
   20494:	str	x0, [x19]
   20498:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   2049c:	ldr	w1, [x1, #2896]
   204a0:	tbnz	w1, #2, 204b8 <scols_init_debug@@SMARTCOLS_2.25+0xbae8>
   204a4:	mov	w0, w20
   204a8:	ldp	x19, x20, [sp, #16]
   204ac:	ldr	x21, [sp, #32]
   204b0:	ldp	x29, x30, [sp], #48
   204b4:	ret
   204b8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   204bc:	ldr	x0, [x0, #4016]
   204c0:	ldr	x19, [x0]
   204c4:	bl	76b0 <getpid@plt>
   204c8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   204cc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   204d0:	add	x4, x4, #0x80
   204d4:	add	x3, x3, #0x88
   204d8:	mov	w2, w0
   204dc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   204e0:	mov	x0, x19
   204e4:	add	x1, x1, #0xb50
   204e8:	bl	8170 <fprintf@plt>
   204ec:	mov	x0, x21
   204f0:	mov	w2, w20
   204f4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   204f8:	add	x1, x1, #0x470
   204fc:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20500:	mov	w0, w20
   20504:	ldp	x19, x20, [sp, #16]
   20508:	ldr	x21, [sp, #32]
   2050c:	ldp	x29, x30, [sp], #48
   20510:	ret
   20514:	bl	8050 <__errno_location@plt>
   20518:	ldr	w20, [x0]
   2051c:	neg	w20, w20
   20520:	b	20498 <scols_init_debug@@SMARTCOLS_2.25+0xbac8>
   20524:	nop
   20528:	stp	x29, x30, [sp, #-48]!
   2052c:	mov	x29, sp
   20530:	stp	x19, x20, [sp, #16]
   20534:	mov	x19, x1
   20538:	str	x21, [sp, #32]
   2053c:	mov	x21, x0
   20540:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   20544:	cbz	x0, 205d4 <scols_init_debug@@SMARTCOLS_2.25+0xbc04>
   20548:	mov	w20, #0x0                   	// #0
   2054c:	cbz	x19, 20558 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   20550:	ldr	x0, [x0, #8]
   20554:	str	x0, [x19]
   20558:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   2055c:	ldr	w1, [x1, #2896]
   20560:	tbnz	w1, #2, 20578 <scols_init_debug@@SMARTCOLS_2.25+0xbba8>
   20564:	mov	w0, w20
   20568:	ldp	x19, x20, [sp, #16]
   2056c:	ldr	x21, [sp, #32]
   20570:	ldp	x29, x30, [sp], #48
   20574:	ret
   20578:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2057c:	ldr	x0, [x0, #4016]
   20580:	ldr	x19, [x0]
   20584:	bl	76b0 <getpid@plt>
   20588:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2058c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20590:	add	x4, x4, #0x80
   20594:	add	x3, x3, #0x88
   20598:	mov	w2, w0
   2059c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   205a0:	mov	x0, x19
   205a4:	add	x1, x1, #0xb50
   205a8:	bl	8170 <fprintf@plt>
   205ac:	mov	x0, x21
   205b0:	mov	w2, w20
   205b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   205b8:	add	x1, x1, #0x490
   205bc:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   205c0:	mov	w0, w20
   205c4:	ldp	x19, x20, [sp, #16]
   205c8:	ldr	x21, [sp, #32]
   205cc:	ldp	x29, x30, [sp], #48
   205d0:	ret
   205d4:	bl	8050 <__errno_location@plt>
   205d8:	ldr	w20, [x0]
   205dc:	neg	w20, w20
   205e0:	b	20558 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   205e4:	nop
   205e8:	stp	x29, x30, [sp, #-48]!
   205ec:	mov	x29, sp
   205f0:	str	wzr, [sp, #44]
   205f4:	bl	1e6d8 <scols_init_debug@@SMARTCOLS_2.25+0x9d08>
   205f8:	mov	w1, #0x1ff                 	// #511
   205fc:	mov	w2, w0
   20600:	movk	w1, #0x3, lsl #16
   20604:	mov	w0, #0x1                   	// #1
   20608:	cmp	w2, w1
   2060c:	b.le	20618 <scols_init_debug@@SMARTCOLS_2.25+0xbc48>
   20610:	ldp	x29, x30, [sp], #48
   20614:	ret
   20618:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   2061c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20620:	add	x1, x1, #0xf38
   20624:	add	x0, x0, #0x4b0
   20628:	str	x19, [sp, #16]
   2062c:	bl	76e0 <fopen@plt>
   20630:	mov	x19, x0
   20634:	cbz	x0, 20660 <scols_init_debug@@SMARTCOLS_2.25+0xbc90>
   20638:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2063c:	add	x1, x1, #0x68
   20640:	add	x2, sp, #0x2c
   20644:	bl	77d0 <__isoc99_fscanf@plt>
   20648:	mov	w1, w0
   2064c:	mov	x0, x19
   20650:	mov	w19, w1
   20654:	bl	7690 <fclose@plt>
   20658:	cmp	w19, #0x1
   2065c:	b.eq	20670 <scols_init_debug@@SMARTCOLS_2.25+0xbca0>  // b.none
   20660:	mov	w0, #0x0                   	// #0
   20664:	ldr	x19, [sp, #16]
   20668:	ldp	x29, x30, [sp], #48
   2066c:	ret
   20670:	ldr	w0, [sp, #44]
   20674:	ldr	x19, [sp, #16]
   20678:	ldp	x29, x30, [sp], #48
   2067c:	ret
   20680:	stp	x29, x30, [sp, #-32]!
   20684:	mov	x29, sp
   20688:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   2068c:	cbz	x0, 206a4 <scols_init_debug@@SMARTCOLS_2.25+0xbcd4>
   20690:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20694:	add	x1, sp, #0x1c
   20698:	add	x2, x2, #0x4d8
   2069c:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   206a0:	cbz	w0, 206b0 <scols_init_debug@@SMARTCOLS_2.25+0xbce0>
   206a4:	bl	205e8 <scols_init_debug@@SMARTCOLS_2.25+0xbc18>
   206a8:	ldp	x29, x30, [sp], #32
   206ac:	ret
   206b0:	ldr	w0, [sp, #28]
   206b4:	ldp	x29, x30, [sp], #32
   206b8:	ret
   206bc:	nop
   206c0:	stp	x29, x30, [sp, #-48]!
   206c4:	mov	x29, sp
   206c8:	str	x19, [sp, #16]
   206cc:	mov	x19, x0
   206d0:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   206d4:	cbz	x0, 206ec <scols_init_debug@@SMARTCOLS_2.25+0xbd1c>
   206d8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   206dc:	add	x1, sp, #0x2c
   206e0:	add	x2, x2, #0x4e8
   206e4:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   206e8:	cbz	w0, 20724 <scols_init_debug@@SMARTCOLS_2.25+0xbd54>
   206ec:	ldr	w0, [x19, #152]
   206f0:	tbz	w0, #6, 20704 <scols_init_debug@@SMARTCOLS_2.25+0xbd34>
   206f4:	mov	w0, #0x0                   	// #0
   206f8:	ldr	x19, [sp, #16]
   206fc:	ldp	x29, x30, [sp], #48
   20700:	ret
   20704:	mov	x0, x19
   20708:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   2070c:	cbz	x0, 206f4 <scols_init_debug@@SMARTCOLS_2.25+0xbd24>
   20710:	ldr	w0, [x0, #52]
   20714:	ldr	x19, [sp, #16]
   20718:	and	w0, w0, #0x4
   2071c:	ldp	x29, x30, [sp], #48
   20720:	ret
   20724:	ldr	w0, [sp, #44]
   20728:	ldr	x19, [sp, #16]
   2072c:	ldp	x29, x30, [sp], #48
   20730:	ret
   20734:	nop
   20738:	stp	x29, x30, [sp, #-48]!
   2073c:	mov	x29, sp
   20740:	str	x19, [sp, #16]
   20744:	mov	x19, x0
   20748:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   2074c:	cbz	x0, 20764 <scols_init_debug@@SMARTCOLS_2.25+0xbd94>
   20750:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   20754:	add	x1, sp, #0x2c
   20758:	add	x2, x2, #0x840
   2075c:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   20760:	cbz	w0, 2079c <scols_init_debug@@SMARTCOLS_2.25+0xbdcc>
   20764:	ldr	w0, [x19, #152]
   20768:	tbz	w0, #6, 2077c <scols_init_debug@@SMARTCOLS_2.25+0xbdac>
   2076c:	mov	w0, #0x0                   	// #0
   20770:	ldr	x19, [sp, #16]
   20774:	ldp	x29, x30, [sp], #48
   20778:	ret
   2077c:	mov	x0, x19
   20780:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   20784:	cbz	x0, 2076c <scols_init_debug@@SMARTCOLS_2.25+0xbd9c>
   20788:	ldr	w0, [x0, #52]
   2078c:	ldr	x19, [sp, #16]
   20790:	and	w0, w0, #0x1
   20794:	ldp	x29, x30, [sp], #48
   20798:	ret
   2079c:	ldr	w0, [sp, #44]
   207a0:	ldr	x19, [sp, #16]
   207a4:	ldp	x29, x30, [sp], #48
   207a8:	ret
   207ac:	nop
   207b0:	stp	x29, x30, [sp, #-48]!
   207b4:	mov	x29, sp
   207b8:	str	x19, [sp, #16]
   207bc:	mov	x19, x0
   207c0:	bl	1e860 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   207c4:	cbz	x0, 207dc <scols_init_debug@@SMARTCOLS_2.25+0xbe0c>
   207c8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   207cc:	add	x1, sp, #0x2c
   207d0:	add	x2, x2, #0x4f8
   207d4:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   207d8:	cbz	w0, 20814 <scols_init_debug@@SMARTCOLS_2.25+0xbe44>
   207dc:	ldr	w0, [x19, #152]
   207e0:	tbz	w0, #6, 207f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe24>
   207e4:	mov	w0, #0x0                   	// #0
   207e8:	ldr	x19, [sp, #16]
   207ec:	ldp	x29, x30, [sp], #48
   207f0:	ret
   207f4:	mov	x0, x19
   207f8:	bl	1f5b0 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   207fc:	cbz	x0, 207e4 <scols_init_debug@@SMARTCOLS_2.25+0xbe14>
   20800:	ldr	w0, [x0, #52]
   20804:	ldr	x19, [sp, #16]
   20808:	and	w0, w0, #0x10
   2080c:	ldp	x29, x30, [sp], #48
   20810:	ret
   20814:	ldr	w0, [sp, #44]
   20818:	ldr	x19, [sp, #16]
   2081c:	ldp	x29, x30, [sp], #48
   20820:	ret
   20824:	nop
   20828:	stp	x29, x30, [sp, #-112]!
   2082c:	mov	x29, sp
   20830:	stp	x19, x20, [sp, #16]
   20834:	stp	xzr, xzr, [sp, #80]
   20838:	cbz	x0, 20900 <scols_init_debug@@SMARTCOLS_2.25+0xbf30>
   2083c:	mov	x19, x0
   20840:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20844:	stp	x21, x22, [sp, #32]
   20848:	mov	x20, x1
   2084c:	ldr	w0, [x0, #2896]
   20850:	stp	x23, x24, [sp, #48]
   20854:	mov	x21, x2
   20858:	mov	x23, x3
   2085c:	mov	x24, x4
   20860:	mov	w22, w5
   20864:	tbnz	w0, #2, 20914 <scols_init_debug@@SMARTCOLS_2.25+0xbf44>
   20868:	cbz	x20, 2087c <scols_init_debug@@SMARTCOLS_2.25+0xbeac>
   2086c:	add	x1, sp, #0x50
   20870:	mov	x0, x19
   20874:	bl	20528 <scols_init_debug@@SMARTCOLS_2.25+0xbb58>
   20878:	cbz	w0, 208c4 <scols_init_debug@@SMARTCOLS_2.25+0xbef4>
   2087c:	cbz	x21, 208f8 <scols_init_debug@@SMARTCOLS_2.25+0xbf28>
   20880:	mov	x0, x19
   20884:	bl	1f720 <scols_init_debug@@SMARTCOLS_2.25+0xad50>
   20888:	mov	x20, x0
   2088c:	cbz	x0, 20978 <scols_init_debug@@SMARTCOLS_2.25+0xbfa8>
   20890:	mov	x1, x21
   20894:	bl	7b30 <strcmp@plt>
   20898:	cbnz	w0, 20978 <scols_init_debug@@SMARTCOLS_2.25+0xbfa8>
   2089c:	mov	x0, x20
   208a0:	bl	7bd0 <free@plt>
   208a4:	mov	w20, #0x1                   	// #1
   208a8:	tbnz	w22, #4, 2099c <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   208ac:	mov	w0, w20
   208b0:	ldp	x19, x20, [sp, #16]
   208b4:	ldp	x21, x22, [sp, #32]
   208b8:	ldp	x23, x24, [sp, #48]
   208bc:	ldp	x29, x30, [sp], #112
   208c0:	ret
   208c4:	add	x1, sp, #0x58
   208c8:	mov	x0, x19
   208cc:	bl	20468 <scols_init_debug@@SMARTCOLS_2.25+0xba98>
   208d0:	cbnz	w0, 2087c <scols_init_debug@@SMARTCOLS_2.25+0xbeac>
   208d4:	ldr	x1, [x20, #8]
   208d8:	ldr	x0, [sp, #80]
   208dc:	cmp	x1, x0
   208e0:	b.ne	208f8 <scols_init_debug@@SMARTCOLS_2.25+0xbf28>  // b.any
   208e4:	ldr	x1, [x20]
   208e8:	ldr	x0, [sp, #88]
   208ec:	cmp	x1, x0
   208f0:	b.eq	208a4 <scols_init_debug@@SMARTCOLS_2.25+0xbed4>  // b.none
   208f4:	nop
   208f8:	ldp	x21, x22, [sp, #32]
   208fc:	ldp	x23, x24, [sp, #48]
   20900:	mov	w20, #0x0                   	// #0
   20904:	mov	w0, w20
   20908:	ldp	x19, x20, [sp, #16]
   2090c:	ldp	x29, x30, [sp], #112
   20910:	ret
   20914:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20918:	str	x25, [sp, #64]
   2091c:	ldr	x0, [x0, #4016]
   20920:	ldr	x25, [x0]
   20924:	bl	76b0 <getpid@plt>
   20928:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2092c:	mov	w2, w0
   20930:	add	x4, x4, #0x80
   20934:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20938:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2093c:	add	x3, x3, #0x88
   20940:	add	x1, x1, #0xb50
   20944:	mov	x0, x25
   20948:	bl	8170 <fprintf@plt>
   2094c:	mov	x0, x19
   20950:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   20954:	mov	x2, x0
   20958:	mov	x3, x21
   2095c:	mov	x0, x19
   20960:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20964:	add	x1, x1, #0x508
   20968:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   2096c:	ldr	x25, [sp, #64]
   20970:	cbnz	x20, 2086c <scols_init_debug@@SMARTCOLS_2.25+0xbe9c>
   20974:	b	2087c <scols_init_debug@@SMARTCOLS_2.25+0xbeac>
   20978:	mov	x0, x20
   2097c:	mov	w20, #0x0                   	// #0
   20980:	bl	7bd0 <free@plt>
   20984:	mov	w0, w20
   20988:	ldp	x19, x20, [sp, #16]
   2098c:	ldp	x21, x22, [sp, #32]
   20990:	ldp	x23, x24, [sp, #48]
   20994:	ldp	x29, x30, [sp], #112
   20998:	ret
   2099c:	add	x1, sp, #0x60
   209a0:	mov	x0, x19
   209a4:	str	xzr, [sp, #96]
   209a8:	bl	1f7f8 <scols_init_debug@@SMARTCOLS_2.25+0xae28>
   209ac:	mov	w20, w0
   209b0:	cbnz	w0, 209d4 <scols_init_debug@@SMARTCOLS_2.25+0xc004>
   209b4:	ldr	x0, [sp, #96]
   209b8:	cmp	x0, x23
   209bc:	b.ne	208ac <scols_init_debug@@SMARTCOLS_2.25+0xbedc>  // b.any
   209c0:	tbnz	w22, #9, 209e4 <scols_init_debug@@SMARTCOLS_2.25+0xc014>
   209c4:	mov	w20, #0x1                   	// #1
   209c8:	ldp	x21, x22, [sp, #32]
   209cc:	ldp	x23, x24, [sp, #48]
   209d0:	b	20904 <scols_init_debug@@SMARTCOLS_2.25+0xbf34>
   209d4:	mov	w20, #0x0                   	// #0
   209d8:	ldp	x21, x22, [sp, #32]
   209dc:	ldp	x23, x24, [sp, #48]
   209e0:	b	20904 <scols_init_debug@@SMARTCOLS_2.25+0xbf34>
   209e4:	mov	x0, x19
   209e8:	add	x1, sp, #0x68
   209ec:	str	xzr, [sp, #104]
   209f0:	bl	20200 <scols_init_debug@@SMARTCOLS_2.25+0xb830>
   209f4:	cbnz	w0, 208ac <scols_init_debug@@SMARTCOLS_2.25+0xbedc>
   209f8:	ldr	x0, [sp, #104]
   209fc:	ldp	x21, x22, [sp, #32]
   20a00:	cmp	x0, x24
   20a04:	cset	w20, eq  // eq = none
   20a08:	ldp	x23, x24, [sp, #48]
   20a0c:	b	20904 <scols_init_debug@@SMARTCOLS_2.25+0xbf34>
   20a10:	cbz	x0, 20aa8 <scols_init_debug@@SMARTCOLS_2.25+0xc0d8>
   20a14:	stp	x29, x30, [sp, #-48]!
   20a18:	mov	x29, sp
   20a1c:	stp	x19, x20, [sp, #16]
   20a20:	mov	x19, x0
   20a24:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20a28:	mov	x20, x1
   20a2c:	ldr	w1, [x0, #2896]
   20a30:	str	x20, [x19, #192]
   20a34:	and	w0, w1, #0x4
   20a38:	tbnz	w1, #2, 20a48 <scols_init_debug@@SMARTCOLS_2.25+0xc078>
   20a3c:	ldp	x19, x20, [sp, #16]
   20a40:	ldp	x29, x30, [sp], #48
   20a44:	ret
   20a48:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20a4c:	str	x21, [sp, #32]
   20a50:	ldr	x0, [x0, #4016]
   20a54:	ldr	x21, [x0]
   20a58:	bl	76b0 <getpid@plt>
   20a5c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20a60:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20a64:	add	x4, x4, #0x80
   20a68:	add	x3, x3, #0x88
   20a6c:	mov	w2, w0
   20a70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20a74:	mov	x0, x21
   20a78:	add	x1, x1, #0xb50
   20a7c:	bl	8170 <fprintf@plt>
   20a80:	mov	x2, x20
   20a84:	mov	x0, x19
   20a88:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20a8c:	add	x1, x1, #0x520
   20a90:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20a94:	mov	w0, #0x0                   	// #0
   20a98:	ldp	x19, x20, [sp, #16]
   20a9c:	ldr	x21, [sp, #32]
   20aa0:	ldp	x29, x30, [sp], #48
   20aa4:	ret
   20aa8:	mov	w0, #0xffffffea            	// #-22
   20aac:	ret
   20ab0:	cbz	x0, 20b48 <scols_init_debug@@SMARTCOLS_2.25+0xc178>
   20ab4:	stp	x29, x30, [sp, #-48]!
   20ab8:	mov	x29, sp
   20abc:	stp	x19, x20, [sp, #16]
   20ac0:	mov	x19, x0
   20ac4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20ac8:	mov	x20, x1
   20acc:	ldr	w1, [x0, #2896]
   20ad0:	str	x20, [x19, #200]
   20ad4:	and	w0, w1, #0x4
   20ad8:	tbnz	w1, #2, 20ae8 <scols_init_debug@@SMARTCOLS_2.25+0xc118>
   20adc:	ldp	x19, x20, [sp, #16]
   20ae0:	ldp	x29, x30, [sp], #48
   20ae4:	ret
   20ae8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20aec:	str	x21, [sp, #32]
   20af0:	ldr	x0, [x0, #4016]
   20af4:	ldr	x21, [x0]
   20af8:	bl	76b0 <getpid@plt>
   20afc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20b00:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20b04:	add	x4, x4, #0x80
   20b08:	add	x3, x3, #0x88
   20b0c:	mov	w2, w0
   20b10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20b14:	mov	x0, x21
   20b18:	add	x1, x1, #0xb50
   20b1c:	bl	8170 <fprintf@plt>
   20b20:	mov	x2, x20
   20b24:	mov	x0, x19
   20b28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20b2c:	add	x1, x1, #0x530
   20b30:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20b34:	mov	w0, #0x0                   	// #0
   20b38:	ldp	x19, x20, [sp, #16]
   20b3c:	ldr	x21, [sp, #32]
   20b40:	ldp	x29, x30, [sp], #48
   20b44:	ret
   20b48:	mov	w0, #0xffffffea            	// #-22
   20b4c:	ret
   20b50:	cbz	x0, 20be8 <scols_init_debug@@SMARTCOLS_2.25+0xc218>
   20b54:	stp	x29, x30, [sp, #-48]!
   20b58:	mov	x29, sp
   20b5c:	stp	x19, x20, [sp, #16]
   20b60:	mov	x19, x0
   20b64:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20b68:	mov	x20, x1
   20b6c:	ldr	w1, [x0, #2896]
   20b70:	str	x20, [x19, #144]
   20b74:	and	w0, w1, #0x4
   20b78:	tbnz	w1, #2, 20b88 <scols_init_debug@@SMARTCOLS_2.25+0xc1b8>
   20b7c:	ldp	x19, x20, [sp, #16]
   20b80:	ldp	x29, x30, [sp], #48
   20b84:	ret
   20b88:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20b8c:	str	x21, [sp, #32]
   20b90:	ldr	x0, [x0, #4016]
   20b94:	ldr	x21, [x0]
   20b98:	bl	76b0 <getpid@plt>
   20b9c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20ba0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20ba4:	add	x4, x4, #0x80
   20ba8:	add	x3, x3, #0x88
   20bac:	mov	w2, w0
   20bb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20bb4:	mov	x0, x21
   20bb8:	add	x1, x1, #0xb50
   20bbc:	bl	8170 <fprintf@plt>
   20bc0:	mov	x2, x20
   20bc4:	mov	x0, x19
   20bc8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20bcc:	add	x1, x1, #0x548
   20bd0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20bd4:	mov	w0, #0x0                   	// #0
   20bd8:	ldp	x19, x20, [sp, #16]
   20bdc:	ldr	x21, [sp, #32]
   20be0:	ldp	x29, x30, [sp], #48
   20be4:	ret
   20be8:	mov	w0, #0xffffffea            	// #-22
   20bec:	ret
   20bf0:	cbz	x0, 20c88 <scols_init_debug@@SMARTCOLS_2.25+0xc2b8>
   20bf4:	stp	x29, x30, [sp, #-48]!
   20bf8:	mov	x29, sp
   20bfc:	stp	x19, x20, [sp, #16]
   20c00:	mov	x19, x0
   20c04:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20c08:	mov	w20, w1
   20c0c:	ldr	w1, [x0, #2896]
   20c10:	str	w20, [x19, #220]
   20c14:	and	w0, w1, #0x4
   20c18:	tbnz	w1, #2, 20c28 <scols_init_debug@@SMARTCOLS_2.25+0xc258>
   20c1c:	ldp	x19, x20, [sp, #16]
   20c20:	ldp	x29, x30, [sp], #48
   20c24:	ret
   20c28:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20c2c:	str	x21, [sp, #32]
   20c30:	ldr	x0, [x0, #4016]
   20c34:	ldr	x21, [x0]
   20c38:	bl	76b0 <getpid@plt>
   20c3c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20c40:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20c44:	add	x4, x4, #0x80
   20c48:	add	x3, x3, #0x88
   20c4c:	mov	w2, w0
   20c50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20c54:	mov	x0, x21
   20c58:	add	x1, x1, #0xb50
   20c5c:	bl	8170 <fprintf@plt>
   20c60:	mov	w2, w20
   20c64:	mov	x0, x19
   20c68:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20c6c:	add	x1, x1, #0x560
   20c70:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20c74:	mov	w0, #0x0                   	// #0
   20c78:	ldp	x19, x20, [sp, #16]
   20c7c:	ldr	x21, [sp, #32]
   20c80:	ldp	x29, x30, [sp], #48
   20c84:	ret
   20c88:	mov	w0, #0xffffffea            	// #-22
   20c8c:	ret
   20c90:	stp	x29, x30, [sp, #-48]!
   20c94:	mov	x29, sp
   20c98:	stp	x19, x20, [sp, #16]
   20c9c:	mov	x19, x0
   20ca0:	cbz	x0, 20d60 <scols_init_debug@@SMARTCOLS_2.25+0xc390>
   20ca4:	mov	x0, x1
   20ca8:	bl	15620 <scols_init_debug@@SMARTCOLS_2.25+0xc50>
   20cac:	str	x0, [x19, #128]
   20cb0:	mov	x1, x0
   20cb4:	cbz	x0, 20d48 <scols_init_debug@@SMARTCOLS_2.25+0xc378>
   20cb8:	add	x20, x19, #0xe0
   20cbc:	mov	x2, #0x3f                  	// #63
   20cc0:	mov	x0, x20
   20cc4:	bl	7f90 <strncpy@plt>
   20cc8:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20ccc:	strb	wzr, [x19, #287]
   20cd0:	ldr	w1, [x0, #2896]
   20cd4:	and	w0, w1, #0x4
   20cd8:	tbnz	w1, #2, 20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   20cdc:	ldp	x19, x20, [sp, #16]
   20ce0:	ldp	x29, x30, [sp], #48
   20ce4:	ret
   20ce8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20cec:	str	x21, [sp, #32]
   20cf0:	ldr	x0, [x0, #4016]
   20cf4:	ldr	x21, [x0]
   20cf8:	bl	76b0 <getpid@plt>
   20cfc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20d00:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20d04:	add	x4, x4, #0x80
   20d08:	add	x3, x3, #0x88
   20d0c:	mov	w2, w0
   20d10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20d14:	mov	x0, x21
   20d18:	add	x1, x1, #0xb50
   20d1c:	bl	8170 <fprintf@plt>
   20d20:	mov	x2, x20
   20d24:	mov	x0, x19
   20d28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20d2c:	add	x1, x1, #0x570
   20d30:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20d34:	mov	w0, #0x0                   	// #0
   20d38:	ldp	x19, x20, [sp, #16]
   20d3c:	ldr	x21, [sp, #32]
   20d40:	ldp	x29, x30, [sp], #48
   20d44:	ret
   20d48:	bl	8050 <__errno_location@plt>
   20d4c:	ldr	w0, [x0]
   20d50:	ldp	x19, x20, [sp, #16]
   20d54:	neg	w0, w0
   20d58:	ldp	x29, x30, [sp], #48
   20d5c:	ret
   20d60:	mov	w0, #0xffffffea            	// #-22
   20d64:	b	20cdc <scols_init_debug@@SMARTCOLS_2.25+0xc30c>
   20d68:	stp	x29, x30, [sp, #-96]!
   20d6c:	mov	x29, sp
   20d70:	stp	x19, x20, [sp, #16]
   20d74:	stp	x21, x22, [sp, #32]
   20d78:	mov	x22, x0
   20d7c:	str	x25, [sp, #64]
   20d80:	bl	8050 <__errno_location@plt>
   20d84:	mov	x25, x0
   20d88:	mov	x0, x22
   20d8c:	str	wzr, [x25]
   20d90:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   20d94:	tbnz	w0, #31, 20ec8 <scols_init_debug@@SMARTCOLS_2.25+0xc4f8>
   20d98:	stp	x23, x24, [sp, #48]
   20d9c:	adrp	x23, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20da0:	mov	w19, w0
   20da4:	ldr	w0, [x23, #2896]
   20da8:	tbnz	w0, #4, 20e80 <scols_init_debug@@SMARTCOLS_2.25+0xc4b0>
   20dac:	add	x20, x22, #0xa8
   20db0:	mov	x24, #0xb280                	// #45696
   20db4:	add	x21, sp, #0x50
   20db8:	mov	x2, x20
   20dbc:	mov	w0, w19
   20dc0:	movk	x24, #0xee6, lsl #16
   20dc4:	mov	x1, #0x4c04                	// #19460
   20dc8:	bl	81b0 <ioctl@plt>
   20dcc:	cbz	w0, 20e00 <scols_init_debug@@SMARTCOLS_2.25+0xc430>
   20dd0:	ldr	w2, [x25]
   20dd4:	mov	x0, x21
   20dd8:	mov	x1, #0x0                   	// #0
   20ddc:	cmp	w2, #0xb
   20de0:	b.ne	20e28 <scols_init_debug@@SMARTCOLS_2.25+0xc458>  // b.any
   20de4:	stp	xzr, x24, [sp, #80]
   20de8:	bl	7c50 <nanosleep@plt>
   20dec:	mov	x2, x20
   20df0:	mov	w0, w19
   20df4:	mov	x1, #0x4c04                	// #19460
   20df8:	bl	81b0 <ioctl@plt>
   20dfc:	cbnz	w0, 20dd0 <scols_init_debug@@SMARTCOLS_2.25+0xc400>
   20e00:	ldr	w1, [x23, #2896]
   20e04:	and	w19, w1, #0x10
   20e08:	tbnz	w1, #4, 20ee8 <scols_init_debug@@SMARTCOLS_2.25+0xc518>
   20e0c:	ldp	x23, x24, [sp, #48]
   20e10:	mov	w0, w19
   20e14:	ldp	x19, x20, [sp, #16]
   20e18:	ldp	x21, x22, [sp, #32]
   20e1c:	ldr	x25, [sp, #64]
   20e20:	ldp	x29, x30, [sp], #96
   20e24:	ret
   20e28:	ldr	w0, [x23, #2896]
   20e2c:	neg	w19, w2
   20e30:	tbz	w0, #4, 20e0c <scols_init_debug@@SMARTCOLS_2.25+0xc43c>
   20e34:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20e38:	ldr	x0, [x0, #4016]
   20e3c:	ldr	x20, [x0]
   20e40:	bl	76b0 <getpid@plt>
   20e44:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20e48:	mov	w2, w0
   20e4c:	add	x4, x4, #0x588
   20e50:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20e54:	add	x3, x3, #0x88
   20e58:	mov	x0, x20
   20e5c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20e60:	add	x1, x1, #0xb50
   20e64:	bl	8170 <fprintf@plt>
   20e68:	mov	x0, x22
   20e6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20e70:	add	x1, x1, #0x5a0
   20e74:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20e78:	ldp	x23, x24, [sp, #48]
   20e7c:	b	20e10 <scols_init_debug@@SMARTCOLS_2.25+0xc440>
   20e80:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20e84:	ldr	x0, [x0, #4016]
   20e88:	ldr	x20, [x0]
   20e8c:	bl	76b0 <getpid@plt>
   20e90:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20e94:	mov	w2, w0
   20e98:	add	x4, x4, #0x588
   20e9c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20ea0:	add	x3, x3, #0x88
   20ea4:	mov	x0, x20
   20ea8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20eac:	add	x1, x1, #0xb50
   20eb0:	bl	8170 <fprintf@plt>
   20eb4:	mov	x0, x22
   20eb8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20ebc:	add	x1, x1, #0x590
   20ec0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20ec4:	b	20dac <scols_init_debug@@SMARTCOLS_2.25+0xc3dc>
   20ec8:	ldr	w2, [x25]
   20ecc:	ldp	x21, x22, [sp, #32]
   20ed0:	neg	w19, w2
   20ed4:	mov	w0, w19
   20ed8:	ldp	x19, x20, [sp, #16]
   20edc:	ldr	x25, [sp, #64]
   20ee0:	ldp	x29, x30, [sp], #96
   20ee4:	ret
   20ee8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20eec:	mov	w19, #0x0                   	// #0
   20ef0:	ldr	x0, [x0, #4016]
   20ef4:	ldr	x20, [x0]
   20ef8:	bl	76b0 <getpid@plt>
   20efc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20f00:	mov	w2, w0
   20f04:	add	x4, x4, #0x588
   20f08:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20f0c:	add	x3, x3, #0x88
   20f10:	mov	x0, x20
   20f14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20f18:	add	x1, x1, #0xb50
   20f1c:	bl	8170 <fprintf@plt>
   20f20:	mov	x0, x22
   20f24:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20f28:	add	x1, x1, #0x5c0
   20f2c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20f30:	mov	w0, w19
   20f34:	ldp	x19, x20, [sp, #16]
   20f38:	ldp	x21, x22, [sp, #32]
   20f3c:	ldp	x23, x24, [sp, #48]
   20f40:	ldr	x25, [sp, #64]
   20f44:	ldp	x29, x30, [sp], #96
   20f48:	ret
   20f4c:	nop
   20f50:	stp	x29, x30, [sp, #-48]!
   20f54:	mov	x29, sp
   20f58:	stp	x19, x20, [sp, #16]
   20f5c:	mov	x20, x0
   20f60:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   20f64:	tbnz	w0, #31, 21070 <scols_init_debug@@SMARTCOLS_2.25+0xc6a0>
   20f68:	mov	x1, #0x4c07                	// #19463
   20f6c:	mov	w2, #0x0                   	// #0
   20f70:	bl	81b0 <ioctl@plt>
   20f74:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   20f78:	ldr	w19, [x1, #2896]
   20f7c:	and	w19, w19, #0x4
   20f80:	tbnz	w0, #31, 20ff8 <scols_init_debug@@SMARTCOLS_2.25+0xc628>
   20f84:	cbnz	w19, 20f98 <scols_init_debug@@SMARTCOLS_2.25+0xc5c8>
   20f88:	mov	w0, w19
   20f8c:	ldp	x19, x20, [sp, #16]
   20f90:	ldp	x29, x30, [sp], #48
   20f94:	ret
   20f98:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   20f9c:	str	x21, [sp, #32]
   20fa0:	mov	w19, #0x0                   	// #0
   20fa4:	ldr	x0, [x0, #4016]
   20fa8:	ldr	x21, [x0]
   20fac:	bl	76b0 <getpid@plt>
   20fb0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20fb4:	mov	w2, w0
   20fb8:	add	x4, x4, #0x80
   20fbc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20fc0:	add	x3, x3, #0x88
   20fc4:	mov	x0, x21
   20fc8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   20fcc:	add	x1, x1, #0xb50
   20fd0:	bl	8170 <fprintf@plt>
   20fd4:	mov	x0, x20
   20fd8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   20fdc:	add	x1, x1, #0x5f8
   20fe0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   20fe4:	mov	w0, w19
   20fe8:	ldp	x19, x20, [sp, #16]
   20fec:	ldr	x21, [sp, #32]
   20ff0:	ldp	x29, x30, [sp], #48
   20ff4:	ret
   20ff8:	bl	8050 <__errno_location@plt>
   20ffc:	ldr	w0, [x0]
   21000:	neg	w0, w0
   21004:	cbnz	w19, 2101c <scols_init_debug@@SMARTCOLS_2.25+0xc64c>
   21008:	mov	w19, w0
   2100c:	mov	w0, w19
   21010:	ldp	x19, x20, [sp, #16]
   21014:	ldp	x29, x30, [sp], #48
   21018:	ret
   2101c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21020:	mov	w19, w0
   21024:	str	x21, [sp, #32]
   21028:	ldr	x0, [x1, #4016]
   2102c:	ldr	x21, [x0]
   21030:	bl	76b0 <getpid@plt>
   21034:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21038:	mov	w2, w0
   2103c:	add	x4, x4, #0x80
   21040:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21044:	add	x3, x3, #0x88
   21048:	mov	x0, x21
   2104c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21050:	add	x1, x1, #0xb50
   21054:	bl	8170 <fprintf@plt>
   21058:	mov	x0, x20
   2105c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21060:	add	x1, x1, #0x5d8
   21064:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21068:	ldr	x21, [sp, #32]
   2106c:	b	20f88 <scols_init_debug@@SMARTCOLS_2.25+0xc5b8>
   21070:	mov	w19, #0xffffffea            	// #-22
   21074:	b	20f88 <scols_init_debug@@SMARTCOLS_2.25+0xc5b8>
   21078:	stp	x29, x30, [sp, #-48]!
   2107c:	mov	x29, sp
   21080:	stp	x19, x20, [sp, #16]
   21084:	mov	x19, x1
   21088:	mov	x20, x0
   2108c:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   21090:	tbnz	w0, #31, 2119c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   21094:	mov	x2, x19
   21098:	mov	x1, #0x4c08                	// #19464
   2109c:	bl	81b0 <ioctl@plt>
   210a0:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   210a4:	ldr	w19, [x1, #2896]
   210a8:	and	w19, w19, #0x4
   210ac:	tbnz	w0, #31, 21124 <scols_init_debug@@SMARTCOLS_2.25+0xc754>
   210b0:	cbnz	w19, 210c4 <scols_init_debug@@SMARTCOLS_2.25+0xc6f4>
   210b4:	mov	w0, w19
   210b8:	ldp	x19, x20, [sp, #16]
   210bc:	ldp	x29, x30, [sp], #48
   210c0:	ret
   210c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   210c8:	str	x21, [sp, #32]
   210cc:	mov	w19, #0x0                   	// #0
   210d0:	ldr	x0, [x0, #4016]
   210d4:	ldr	x21, [x0]
   210d8:	bl	76b0 <getpid@plt>
   210dc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   210e0:	mov	w2, w0
   210e4:	add	x4, x4, #0x80
   210e8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   210ec:	add	x3, x3, #0x88
   210f0:	mov	x0, x21
   210f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   210f8:	add	x1, x1, #0xb50
   210fc:	bl	8170 <fprintf@plt>
   21100:	mov	x0, x20
   21104:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21108:	add	x1, x1, #0x628
   2110c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21110:	mov	w0, w19
   21114:	ldp	x19, x20, [sp, #16]
   21118:	ldr	x21, [sp, #32]
   2111c:	ldp	x29, x30, [sp], #48
   21120:	ret
   21124:	bl	8050 <__errno_location@plt>
   21128:	ldr	w0, [x0]
   2112c:	neg	w0, w0
   21130:	cbnz	w19, 21148 <scols_init_debug@@SMARTCOLS_2.25+0xc778>
   21134:	mov	w19, w0
   21138:	mov	w0, w19
   2113c:	ldp	x19, x20, [sp, #16]
   21140:	ldp	x29, x30, [sp], #48
   21144:	ret
   21148:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2114c:	mov	w19, w0
   21150:	str	x21, [sp, #32]
   21154:	ldr	x0, [x1, #4016]
   21158:	ldr	x21, [x0]
   2115c:	bl	76b0 <getpid@plt>
   21160:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21164:	mov	w2, w0
   21168:	add	x4, x4, #0x80
   2116c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21170:	add	x3, x3, #0x88
   21174:	mov	x0, x21
   21178:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2117c:	add	x1, x1, #0xb50
   21180:	bl	8170 <fprintf@plt>
   21184:	mov	x0, x20
   21188:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2118c:	add	x1, x1, #0x608
   21190:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21194:	ldr	x21, [sp, #32]
   21198:	b	210b4 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   2119c:	mov	w19, #0xffffffea            	// #-22
   211a0:	b	210b4 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   211a4:	nop
   211a8:	stp	x29, x30, [sp, #-48]!
   211ac:	mov	x29, sp
   211b0:	stp	x19, x20, [sp, #16]
   211b4:	mov	x19, x1
   211b8:	mov	x20, x0
   211bc:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   211c0:	tbnz	w0, #31, 212cc <scols_init_debug@@SMARTCOLS_2.25+0xc8fc>
   211c4:	mov	x2, x19
   211c8:	mov	x1, #0x4c09                	// #19465
   211cc:	bl	81b0 <ioctl@plt>
   211d0:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   211d4:	ldr	w19, [x1, #2896]
   211d8:	and	w19, w19, #0x4
   211dc:	tbnz	w0, #31, 21254 <scols_init_debug@@SMARTCOLS_2.25+0xc884>
   211e0:	cbnz	w19, 211f4 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   211e4:	mov	w0, w19
   211e8:	ldp	x19, x20, [sp, #16]
   211ec:	ldp	x29, x30, [sp], #48
   211f0:	ret
   211f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   211f8:	str	x21, [sp, #32]
   211fc:	mov	w19, #0x0                   	// #0
   21200:	ldr	x0, [x0, #4016]
   21204:	ldr	x21, [x0]
   21208:	bl	76b0 <getpid@plt>
   2120c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21210:	mov	w2, w0
   21214:	add	x4, x4, #0x80
   21218:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2121c:	add	x3, x3, #0x88
   21220:	mov	x0, x21
   21224:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21228:	add	x1, x1, #0xb50
   2122c:	bl	8170 <fprintf@plt>
   21230:	mov	x0, x20
   21234:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21238:	add	x1, x1, #0x658
   2123c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21240:	mov	w0, w19
   21244:	ldp	x19, x20, [sp, #16]
   21248:	ldr	x21, [sp, #32]
   2124c:	ldp	x29, x30, [sp], #48
   21250:	ret
   21254:	bl	8050 <__errno_location@plt>
   21258:	ldr	w0, [x0]
   2125c:	neg	w0, w0
   21260:	cbnz	w19, 21278 <scols_init_debug@@SMARTCOLS_2.25+0xc8a8>
   21264:	mov	w19, w0
   21268:	mov	w0, w19
   2126c:	ldp	x19, x20, [sp, #16]
   21270:	ldp	x29, x30, [sp], #48
   21274:	ret
   21278:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2127c:	mov	w19, w0
   21280:	str	x21, [sp, #32]
   21284:	ldr	x0, [x1, #4016]
   21288:	ldr	x21, [x0]
   2128c:	bl	76b0 <getpid@plt>
   21290:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21294:	mov	w2, w0
   21298:	add	x4, x4, #0x80
   2129c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   212a0:	add	x3, x3, #0x88
   212a4:	mov	x0, x21
   212a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   212ac:	add	x1, x1, #0xb50
   212b0:	bl	8170 <fprintf@plt>
   212b4:	mov	x0, x20
   212b8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   212bc:	add	x1, x1, #0x638
   212c0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   212c4:	ldr	x21, [sp, #32]
   212c8:	b	211e4 <scols_init_debug@@SMARTCOLS_2.25+0xc814>
   212cc:	mov	w19, #0xffffffea            	// #-22
   212d0:	b	211e4 <scols_init_debug@@SMARTCOLS_2.25+0xc814>
   212d4:	nop
   212d8:	stp	x29, x30, [sp, #-256]!
   212dc:	mov	x29, sp
   212e0:	stp	x19, x20, [sp, #16]
   212e4:	cbz	x0, 21d08 <scols_init_debug@@SMARTCOLS_2.25+0xd338>
   212e8:	stp	x21, x22, [sp, #32]
   212ec:	mov	x21, x0
   212f0:	ldrsb	w0, [x0]
   212f4:	cbz	w0, 21b98 <scols_init_debug@@SMARTCOLS_2.25+0xd1c8>
   212f8:	ldr	x19, [x21, #128]
   212fc:	cbz	x19, 21b98 <scols_init_debug@@SMARTCOLS_2.25+0xd1c8>
   21300:	stp	x23, x24, [sp, #48]
   21304:	adrp	x23, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   21308:	ldr	w0, [x23, #2896]
   2130c:	stp	x25, x26, [sp, #64]
   21310:	tbnz	w0, #4, 2173c <scols_init_debug@@SMARTCOLS_2.25+0xcd6c>
   21314:	bl	8050 <__errno_location@plt>
   21318:	mov	x22, x0
   2131c:	ldr	w1, [x21, #220]
   21320:	tbnz	w1, #0, 21418 <scols_init_debug@@SMARTCOLS_2.25+0xca48>
   21324:	mov	w1, #0x2                   	// #2
   21328:	mov	x0, x19
   2132c:	movk	w1, #0x8, lsl #16
   21330:	mov	w19, #0x2                   	// #2
   21334:	bl	7790 <open@plt>
   21338:	mov	w25, w0
   2133c:	tbnz	w0, #31, 21480 <scols_init_debug@@SMARTCOLS_2.25+0xcab0>
   21340:	ldr	w0, [x23, #2896]
   21344:	tbnz	w0, #4, 21438 <scols_init_debug@@SMARTCOLS_2.25+0xca68>
   21348:	ldr	w0, [x21, #136]
   2134c:	cmn	w0, #0x1
   21350:	b.eq	21374 <scols_init_debug@@SMARTCOLS_2.25+0xc9a4>  // b.none
   21354:	ldr	w1, [x21, #140]
   21358:	cmp	w1, w19
   2135c:	b.eq	21374 <scols_init_debug@@SMARTCOLS_2.25+0xc9a4>  // b.none
   21360:	ldr	w1, [x23, #2896]
   21364:	tbnz	w1, #4, 21954 <scols_init_debug@@SMARTCOLS_2.25+0xcf84>
   21368:	bl	79f0 <close@plt>
   2136c:	mov	x0, #0xffffffff            	// #4294967295
   21370:	str	x0, [x21, #136]
   21374:	ldr	w0, [x21, #152]
   21378:	ldr	w1, [x21, #220]
   2137c:	cbnz	w19, 21724 <scols_init_debug@@SMARTCOLS_2.25+0xcd54>
   21380:	orr	w0, w0, #0x1
   21384:	orr	w1, w1, #0x1
   21388:	str	w0, [x21, #152]
   2138c:	str	w1, [x21, #220]
   21390:	mov	x26, #0x7840                	// #30784
   21394:	add	x24, sp, #0x80
   21398:	mov	w20, #0x11                  	// #17
   2139c:	movk	x26, #0x17d, lsl #16
   213a0:	str	wzr, [x22]
   213a4:	mov	x0, x21
   213a8:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   213ac:	mov	w19, w0
   213b0:	mov	x1, #0x0                   	// #0
   213b4:	tbz	w0, #31, 214bc <scols_init_debug@@SMARTCOLS_2.25+0xcaec>
   213b8:	ldrb	w3, [x21, #156]
   213bc:	mov	x0, x24
   213c0:	ldr	w2, [x22]
   213c4:	tbz	w3, #3, 213e8 <scols_init_debug@@SMARTCOLS_2.25+0xca18>
   213c8:	cmp	w2, #0xd
   213cc:	ccmp	w2, #0x2, #0x4, ne  // ne = any
   213d0:	b.ne	213e8 <scols_init_debug@@SMARTCOLS_2.25+0xca18>  // b.any
   213d4:	stp	xzr, x26, [sp, #128]
   213d8:	bl	7c50 <nanosleep@plt>
   213dc:	subs	w20, w20, #0x1
   213e0:	b.ne	213a0 <scols_init_debug@@SMARTCOLS_2.25+0xc9d0>  // b.any
   213e4:	ldr	w2, [x22]
   213e8:	neg	w20, w2
   213ec:	mov	w0, w25
   213f0:	bl	79f0 <close@plt>
   213f4:	ldr	w0, [x23, #2896]
   213f8:	tbnz	w0, #4, 216c0 <scols_init_debug@@SMARTCOLS_2.25+0xccf0>
   213fc:	ldp	x21, x22, [sp, #32]
   21400:	ldp	x23, x24, [sp, #48]
   21404:	ldp	x25, x26, [sp, #64]
   21408:	mov	w0, w20
   2140c:	ldp	x19, x20, [sp, #16]
   21410:	ldp	x29, x30, [sp], #256
   21414:	ret
   21418:	mov	x0, x19
   2141c:	mov	w1, #0x80000               	// #524288
   21420:	bl	7790 <open@plt>
   21424:	mov	w25, w0
   21428:	tbnz	w0, #31, 21490 <scols_init_debug@@SMARTCOLS_2.25+0xcac0>
   2142c:	mov	w19, #0x0                   	// #0
   21430:	ldr	w0, [x23, #2896]
   21434:	tbz	w0, #4, 21348 <scols_init_debug@@SMARTCOLS_2.25+0xc978>
   21438:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2143c:	ldr	x0, [x0, #4016]
   21440:	ldr	x20, [x0]
   21444:	bl	76b0 <getpid@plt>
   21448:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2144c:	mov	w2, w0
   21450:	add	x4, x4, #0x588
   21454:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21458:	add	x3, x3, #0x88
   2145c:	mov	x0, x20
   21460:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21464:	add	x1, x1, #0xb50
   21468:	bl	8170 <fprintf@plt>
   2146c:	mov	x0, x21
   21470:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21474:	add	x1, x1, #0x6a8
   21478:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   2147c:	b	21348 <scols_init_debug@@SMARTCOLS_2.25+0xc978>
   21480:	ldr	w0, [x22]
   21484:	cmp	w0, #0x1e
   21488:	ccmp	w0, #0xd, #0x4, ne  // ne = any
   2148c:	b.eq	2187c <scols_init_debug@@SMARTCOLS_2.25+0xceac>  // b.none
   21490:	ldr	w0, [x23, #2896]
   21494:	tbnz	w0, #4, 21898 <scols_init_debug@@SMARTCOLS_2.25+0xcec8>
   21498:	ldr	w2, [x22]
   2149c:	ldp	x21, x22, [sp, #32]
   214a0:	neg	w20, w2
   214a4:	mov	w0, w20
   214a8:	ldp	x19, x20, [sp, #16]
   214ac:	ldp	x23, x24, [sp, #48]
   214b0:	ldp	x25, x26, [sp, #64]
   214b4:	ldp	x29, x30, [sp], #256
   214b8:	ret
   214bc:	ldr	w1, [x23, #2896]
   214c0:	stp	x27, x28, [sp, #80]
   214c4:	tbnz	w1, #4, 21788 <scols_init_debug@@SMARTCOLS_2.25+0xcdb8>
   214c8:	mov	w2, w25
   214cc:	mov	x1, #0x4c00                	// #19456
   214d0:	bl	81b0 <ioctl@plt>
   214d4:	tbnz	w0, #31, 219a0 <scols_init_debug@@SMARTCOLS_2.25+0xcfd0>
   214d8:	ldr	x1, [x21, #144]
   214dc:	cbnz	x1, 21840 <scols_init_debug@@SMARTCOLS_2.25+0xce70>
   214e0:	add	x26, x21, #0xa8
   214e4:	mov	x27, #0xb280                	// #45696
   214e8:	add	x20, sp, #0x80
   214ec:	mov	x2, x26
   214f0:	mov	w0, w19
   214f4:	movk	x27, #0xee6, lsl #16
   214f8:	mov	x1, #0x4c04                	// #19460
   214fc:	bl	81b0 <ioctl@plt>
   21500:	cbz	w0, 21538 <scols_init_debug@@SMARTCOLS_2.25+0xcb68>
   21504:	nop
   21508:	ldr	w24, [x22]
   2150c:	mov	x0, x20
   21510:	mov	x1, #0x0                   	// #0
   21514:	cmp	w24, #0xb
   21518:	b.ne	21690 <scols_init_debug@@SMARTCOLS_2.25+0xccc0>  // b.any
   2151c:	stp	xzr, x27, [sp, #128]
   21520:	bl	7c50 <nanosleep@plt>
   21524:	mov	x2, x26
   21528:	mov	w0, w19
   2152c:	mov	x1, #0x4c04                	// #19460
   21530:	bl	81b0 <ioctl@plt>
   21534:	cbnz	w0, 21508 <scols_init_debug@@SMARTCOLS_2.25+0xcb38>
   21538:	ldr	w0, [x23, #2896]
   2153c:	tbnz	w0, #4, 219ac <scols_init_debug@@SMARTCOLS_2.25+0xcfdc>
   21540:	ldr	x0, [x21, #192]
   21544:	cbnz	x0, 21598 <scols_init_debug@@SMARTCOLS_2.25+0xcbc8>
   21548:	ldr	x0, [x21, #200]
   2154c:	cbnz	x0, 21598 <scols_init_debug@@SMARTCOLS_2.25+0xcbc8>
   21550:	mov	w0, w25
   21554:	bl	79f0 <close@plt>
   21558:	mov	x2, #0xe8                  	// #232
   2155c:	mov	w1, #0x0                   	// #0
   21560:	mov	x0, x26
   21564:	bl	7870 <memset@plt>
   21568:	ldrb	w0, [x21, #156]
   2156c:	mov	w2, #0xfffffffa            	// #-6
   21570:	ldr	w1, [x23, #2896]
   21574:	and	w0, w0, w2
   21578:	strb	w0, [x21, #156]
   2157c:	and	w20, w1, #0x10
   21580:	tbnz	w1, #4, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0xd154>
   21584:	ldp	x21, x22, [sp, #32]
   21588:	ldp	x23, x24, [sp, #48]
   2158c:	ldp	x25, x26, [sp, #64]
   21590:	ldp	x27, x28, [sp, #80]
   21594:	b	21408 <scols_init_debug@@SMARTCOLS_2.25+0xca38>
   21598:	add	x2, sp, #0x80
   2159c:	mov	w1, w25
   215a0:	mov	w0, #0x0                   	// #0
   215a4:	bl	7e80 <__fxstat@plt>
   215a8:	cbnz	w0, 218e0 <scols_init_debug@@SMARTCOLS_2.25+0xcf10>
   215ac:	ldr	w0, [sp, #144]
   215b0:	and	w0, w0, #0xf000
   215b4:	cmp	w0, #0x6, lsl #12
   215b8:	b.eq	21b80 <scols_init_debug@@SMARTCOLS_2.25+0xd1b0>  // b.none
   215bc:	ldr	x0, [sp, #176]
   215c0:	str	x0, [sp, #120]
   215c4:	cbz	x0, 219f4 <scols_init_debug@@SMARTCOLS_2.25+0xd024>
   215c8:	ldr	x1, [x21, #192]
   215cc:	cmp	x1, x0
   215d0:	b.cs	219f4 <scols_init_debug@@SMARTCOLS_2.25+0xd024>  // b.hs, b.nlast
   215d4:	cbz	x1, 215e0 <scols_init_debug@@SMARTCOLS_2.25+0xcc10>
   215d8:	sub	x0, x0, x1
   215dc:	str	x0, [sp, #120]
   215e0:	ldr	x0, [x21, #200]
   215e4:	cbz	x0, 215f8 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   215e8:	ldr	x1, [sp, #120]
   215ec:	cmp	x0, x1
   215f0:	b.cs	215f8 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>  // b.hs, b.nlast
   215f4:	str	x0, [sp, #120]
   215f8:	mov	x0, x21
   215fc:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   21600:	mov	w20, w0
   21604:	tbnz	w0, #31, 21a44 <scols_init_debug@@SMARTCOLS_2.25+0xd074>
   21608:	add	x24, sp, #0x70
   2160c:	mov	x1, x24
   21610:	bl	14e78 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>
   21614:	cbnz	w0, 21ba4 <scols_init_debug@@SMARTCOLS_2.25+0xd1d4>
   21618:	ldr	x0, [sp, #120]
   2161c:	tst	x0, #0x1ff
   21620:	b.eq	21634 <scols_init_debug@@SMARTCOLS_2.25+0xcc64>  // b.none
   21624:	ldr	w1, [x23, #2896]
   21628:	tbnz	w1, #2, 21d10 <scols_init_debug@@SMARTCOLS_2.25+0xd340>
   2162c:	and	x0, x0, #0xfffffffffffffe00
   21630:	str	x0, [sp, #120]
   21634:	ldr	x1, [sp, #112]
   21638:	cmp	x1, x0
   2163c:	b.eq	21550 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>  // b.none
   21640:	ldr	w0, [x23, #2896]
   21644:	tbnz	w0, #2, 21cbc <scols_init_debug@@SMARTCOLS_2.25+0xd2ec>
   21648:	mov	x0, x21
   2164c:	bl	20f50 <scols_init_debug@@SMARTCOLS_2.25+0xc580>
   21650:	cbz	w0, 21c44 <scols_init_debug@@SMARTCOLS_2.25+0xd274>
   21654:	ldr	w2, [x22]
   21658:	cmp	w2, #0x19
   2165c:	ccmp	w2, #0x16, #0x4, ne  // ne = any
   21660:	b.ne	218ec <scols_init_debug@@SMARTCOLS_2.25+0xcf1c>  // b.any
   21664:	mov	w0, #0x22                  	// #34
   21668:	str	w0, [x22]
   2166c:	mov	w0, w25
   21670:	mov	w20, #0xffffffde            	// #-34
   21674:	bl	79f0 <close@plt>
   21678:	mov	w0, w19
   2167c:	mov	w2, #0x0                   	// #0
   21680:	mov	x1, #0x4c01                	// #19457
   21684:	bl	81b0 <ioctl@plt>
   21688:	ldp	x27, x28, [sp, #80]
   2168c:	b	213f4 <scols_init_debug@@SMARTCOLS_2.25+0xca24>
   21690:	ldr	w0, [x23, #2896]
   21694:	neg	w20, w24
   21698:	tbnz	w0, #4, 21adc <scols_init_debug@@SMARTCOLS_2.25+0xd10c>
   2169c:	mov	w0, w25
   216a0:	bl	79f0 <close@plt>
   216a4:	cmn	w20, #0x10
   216a8:	b.ne	21868 <scols_init_debug@@SMARTCOLS_2.25+0xce98>  // b.any
   216ac:	cbz	w24, 21904 <scols_init_debug@@SMARTCOLS_2.25+0xcf34>
   216b0:	ldr	w0, [x23, #2896]
   216b4:	ldp	x27, x28, [sp, #80]
   216b8:	str	w24, [x22]
   216bc:	tbz	w0, #4, 213fc <scols_init_debug@@SMARTCOLS_2.25+0xca2c>
   216c0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   216c4:	ldr	x0, [x0, #4016]
   216c8:	ldr	x19, [x0]
   216cc:	bl	76b0 <getpid@plt>
   216d0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   216d4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   216d8:	add	x4, x4, #0x588
   216dc:	add	x3, x3, #0x88
   216e0:	mov	w2, w0
   216e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   216e8:	mov	x0, x19
   216ec:	add	x1, x1, #0xb50
   216f0:	bl	8170 <fprintf@plt>
   216f4:	mov	x0, x21
   216f8:	mov	w2, w20
   216fc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21700:	add	x1, x1, #0x870
   21704:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21708:	mov	w0, w20
   2170c:	ldp	x19, x20, [sp, #16]
   21710:	ldp	x21, x22, [sp, #32]
   21714:	ldp	x23, x24, [sp, #48]
   21718:	ldp	x25, x26, [sp, #64]
   2171c:	ldp	x29, x30, [sp], #256
   21720:	ret
   21724:	and	w0, w0, #0xfffffffe
   21728:	and	w1, w1, #0xfffffffe
   2172c:	orr	w0, w0, #0x2
   21730:	str	w0, [x21, #152]
   21734:	str	w1, [x21, #220]
   21738:	b	21390 <scols_init_debug@@SMARTCOLS_2.25+0xc9c0>
   2173c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21740:	ldr	x0, [x0, #4016]
   21744:	ldr	x19, [x0]
   21748:	bl	76b0 <getpid@plt>
   2174c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21750:	mov	w2, w0
   21754:	add	x4, x4, #0x588
   21758:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2175c:	add	x3, x3, #0x88
   21760:	mov	x0, x19
   21764:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21768:	add	x1, x1, #0xb50
   2176c:	bl	8170 <fprintf@plt>
   21770:	mov	x0, x21
   21774:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21778:	add	x1, x1, #0x670
   2177c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21780:	ldr	x19, [x21, #128]
   21784:	b	21314 <scols_init_debug@@SMARTCOLS_2.25+0xc944>
   21788:	adrp	x5, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2178c:	adrp	x28, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21790:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21794:	add	x28, x28, #0x588
   21798:	ldr	x5, [x5, #4016]
   2179c:	add	x27, x27, #0x88
   217a0:	str	x5, [sp, #104]
   217a4:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   217a8:	add	x26, x26, #0xb50
   217ac:	ldr	x20, [x5]
   217b0:	bl	76b0 <getpid@plt>
   217b4:	mov	x4, x28
   217b8:	mov	w2, w0
   217bc:	mov	x3, x27
   217c0:	mov	x1, x26
   217c4:	mov	x0, x20
   217c8:	bl	8170 <fprintf@plt>
   217cc:	mov	x0, x21
   217d0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   217d4:	add	x1, x1, #0x590
   217d8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   217dc:	ldr	w3, [x23, #2896]
   217e0:	mov	w2, w25
   217e4:	mov	w0, w19
   217e8:	mov	x1, #0x4c00                	// #19456
   217ec:	and	w3, w3, #0x10
   217f0:	str	w3, [sp, #96]
   217f4:	bl	81b0 <ioctl@plt>
   217f8:	ldr	w3, [sp, #96]
   217fc:	ldr	x5, [sp, #104]
   21800:	tbnz	w0, #31, 2190c <scols_init_debug@@SMARTCOLS_2.25+0xcf3c>
   21804:	cbz	w3, 214d8 <scols_init_debug@@SMARTCOLS_2.25+0xcb08>
   21808:	ldr	x20, [x5]
   2180c:	bl	76b0 <getpid@plt>
   21810:	mov	x4, x28
   21814:	mov	w2, w0
   21818:	mov	x3, x27
   2181c:	mov	x1, x26
   21820:	mov	x0, x20
   21824:	bl	8170 <fprintf@plt>
   21828:	mov	x0, x21
   2182c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21830:	add	x1, x1, #0x708
   21834:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21838:	ldr	x1, [x21, #144]
   2183c:	cbz	x1, 214e0 <scols_init_debug@@SMARTCOLS_2.25+0xcb10>
   21840:	mov	x0, x21
   21844:	bl	211a8 <scols_init_debug@@SMARTCOLS_2.25+0xc7d8>
   21848:	mov	w20, w0
   2184c:	tbz	w0, #31, 214e0 <scols_init_debug@@SMARTCOLS_2.25+0xcb10>
   21850:	mov	w0, w25
   21854:	bl	79f0 <close@plt>
   21858:	cmn	w20, #0x10
   2185c:	neg	w24, w20
   21860:	b.eq	216b0 <scols_init_debug@@SMARTCOLS_2.25+0xcce0>  // b.none
   21864:	nop
   21868:	mov	w0, w19
   2186c:	mov	w2, #0x0                   	// #0
   21870:	mov	x1, #0x4c01                	// #19457
   21874:	bl	81b0 <ioctl@plt>
   21878:	b	216ac <scols_init_debug@@SMARTCOLS_2.25+0xccdc>
   2187c:	ldr	x0, [x21, #128]
   21880:	mov	w1, #0x0                   	// #0
   21884:	bl	7790 <open@plt>
   21888:	mov	w25, w0
   2188c:	tbnz	w0, #31, 21490 <scols_init_debug@@SMARTCOLS_2.25+0xcac0>
   21890:	mov	w19, #0x0                   	// #0
   21894:	b	21430 <scols_init_debug@@SMARTCOLS_2.25+0xca60>
   21898:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2189c:	ldr	x0, [x0, #4016]
   218a0:	ldr	x19, [x0]
   218a4:	bl	76b0 <getpid@plt>
   218a8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   218ac:	mov	w2, w0
   218b0:	add	x4, x4, #0x588
   218b4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   218b8:	add	x3, x3, #0x88
   218bc:	mov	x0, x19
   218c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   218c4:	add	x1, x1, #0xb50
   218c8:	bl	8170 <fprintf@plt>
   218cc:	mov	x0, x21
   218d0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   218d4:	add	x1, x1, #0x688
   218d8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   218dc:	b	21498 <scols_init_debug@@SMARTCOLS_2.25+0xcac8>
   218e0:	ldr	w0, [x23, #2896]
   218e4:	tbnz	w0, #2, 21a94 <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>
   218e8:	ldr	w2, [x22]
   218ec:	neg	w20, w2
   218f0:	cbz	w20, 21550 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>
   218f4:	mov	w0, w25
   218f8:	bl	79f0 <close@plt>
   218fc:	cmn	w20, #0x10
   21900:	b.ne	21678 <scols_init_debug@@SMARTCOLS_2.25+0xcca8>  // b.any
   21904:	ldp	x27, x28, [sp, #80]
   21908:	b	213f4 <scols_init_debug@@SMARTCOLS_2.25+0xca24>
   2190c:	ldr	w24, [x22]
   21910:	neg	w20, w24
   21914:	cbz	w3, 2169c <scols_init_debug@@SMARTCOLS_2.25+0xcccc>
   21918:	ldr	x5, [x5]
   2191c:	str	x5, [sp, #96]
   21920:	bl	76b0 <getpid@plt>
   21924:	mov	w2, w0
   21928:	ldr	x5, [sp, #96]
   2192c:	mov	x4, x28
   21930:	mov	x3, x27
   21934:	mov	x1, x26
   21938:	mov	x0, x5
   2193c:	bl	8170 <fprintf@plt>
   21940:	mov	x0, x21
   21944:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21948:	add	x1, x1, #0x6f0
   2194c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21950:	b	2169c <scols_init_debug@@SMARTCOLS_2.25+0xcccc>
   21954:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21958:	ldr	x0, [x0, #4016]
   2195c:	ldr	x20, [x0]
   21960:	bl	76b0 <getpid@plt>
   21964:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21968:	mov	w2, w0
   2196c:	add	x4, x4, #0x588
   21970:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21974:	add	x3, x3, #0x88
   21978:	mov	x0, x20
   2197c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21980:	add	x1, x1, #0xb50
   21984:	bl	8170 <fprintf@plt>
   21988:	mov	x0, x21
   2198c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21990:	add	x1, x1, #0x6c0
   21994:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21998:	ldr	w0, [x21, #136]
   2199c:	b	21368 <scols_init_debug@@SMARTCOLS_2.25+0xc998>
   219a0:	ldr	w24, [x22]
   219a4:	neg	w20, w24
   219a8:	b	2169c <scols_init_debug@@SMARTCOLS_2.25+0xcccc>
   219ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   219b0:	ldr	x0, [x0, #4016]
   219b4:	ldr	x20, [x0]
   219b8:	bl	76b0 <getpid@plt>
   219bc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   219c0:	mov	w2, w0
   219c4:	add	x4, x4, #0x588
   219c8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   219cc:	add	x3, x3, #0x88
   219d0:	mov	x0, x20
   219d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   219d8:	add	x1, x1, #0xb50
   219dc:	bl	8170 <fprintf@plt>
   219e0:	mov	x0, x21
   219e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   219e8:	add	x1, x1, #0x5c0
   219ec:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   219f0:	b	21540 <scols_init_debug@@SMARTCOLS_2.25+0xcb70>
   219f4:	ldr	w0, [x23, #2896]
   219f8:	tbz	w0, #2, 21550 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>
   219fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21a00:	ldr	x0, [x0, #4016]
   21a04:	ldr	x19, [x0]
   21a08:	bl	76b0 <getpid@plt>
   21a0c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a10:	mov	w2, w0
   21a14:	add	x4, x4, #0x80
   21a18:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a1c:	add	x3, x3, #0x88
   21a20:	mov	x0, x19
   21a24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21a28:	add	x1, x1, #0xb50
   21a2c:	bl	8170 <fprintf@plt>
   21a30:	mov	x0, x21
   21a34:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a38:	add	x1, x1, #0x758
   21a3c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21a40:	b	21550 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>
   21a44:	ldr	w0, [x23, #2896]
   21a48:	tbz	w0, #2, 218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21a4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21a50:	ldr	x0, [x0, #4016]
   21a54:	ldr	x20, [x0]
   21a58:	bl	76b0 <getpid@plt>
   21a5c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a60:	mov	w2, w0
   21a64:	add	x4, x4, #0x80
   21a68:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a6c:	add	x3, x3, #0x88
   21a70:	mov	x0, x20
   21a74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21a78:	add	x1, x1, #0xb50
   21a7c:	bl	8170 <fprintf@plt>
   21a80:	mov	x0, x21
   21a84:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21a88:	add	x1, x1, #0x780
   21a8c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21a90:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21a94:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21a98:	ldr	x0, [x0, #4016]
   21a9c:	ldr	x20, [x0]
   21aa0:	bl	76b0 <getpid@plt>
   21aa4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21aa8:	mov	w2, w0
   21aac:	add	x4, x4, #0x80
   21ab0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21ab4:	add	x3, x3, #0x88
   21ab8:	mov	x0, x20
   21abc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21ac0:	add	x1, x1, #0xb50
   21ac4:	bl	8170 <fprintf@plt>
   21ac8:	mov	x0, x21
   21acc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21ad0:	add	x1, x1, #0x718
   21ad4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21ad8:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21adc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21ae0:	ldr	x0, [x0, #4016]
   21ae4:	ldr	x26, [x0]
   21ae8:	bl	76b0 <getpid@plt>
   21aec:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21af0:	mov	w2, w0
   21af4:	add	x4, x4, #0x588
   21af8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21afc:	add	x3, x3, #0x88
   21b00:	mov	x0, x26
   21b04:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21b08:	add	x1, x1, #0xb50
   21b0c:	bl	8170 <fprintf@plt>
   21b10:	mov	x0, x21
   21b14:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21b18:	add	x1, x1, #0x5a0
   21b1c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21b20:	b	2169c <scols_init_debug@@SMARTCOLS_2.25+0xcccc>
   21b24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21b28:	mov	w20, #0x0                   	// #0
   21b2c:	ldr	x0, [x0, #4016]
   21b30:	ldr	x19, [x0]
   21b34:	bl	76b0 <getpid@plt>
   21b38:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21b3c:	mov	w2, w0
   21b40:	add	x4, x4, #0x588
   21b44:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21b48:	add	x3, x3, #0x88
   21b4c:	mov	x0, x19
   21b50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21b54:	add	x1, x1, #0xb50
   21b58:	bl	8170 <fprintf@plt>
   21b5c:	mov	x0, x21
   21b60:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21b64:	add	x1, x1, #0x860
   21b68:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21b6c:	ldp	x21, x22, [sp, #32]
   21b70:	ldp	x23, x24, [sp, #48]
   21b74:	ldp	x25, x26, [sp, #64]
   21b78:	ldp	x27, x28, [sp, #80]
   21b7c:	b	21408 <scols_init_debug@@SMARTCOLS_2.25+0xca38>
   21b80:	add	x1, sp, #0x78
   21b84:	mov	w0, w25
   21b88:	bl	14e78 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>
   21b8c:	cbnz	w0, 21bf4 <scols_init_debug@@SMARTCOLS_2.25+0xd224>
   21b90:	ldr	x0, [sp, #120]
   21b94:	b	215c4 <scols_init_debug@@SMARTCOLS_2.25+0xcbf4>
   21b98:	mov	w20, #0xffffffea            	// #-22
   21b9c:	ldp	x21, x22, [sp, #32]
   21ba0:	b	21408 <scols_init_debug@@SMARTCOLS_2.25+0xca38>
   21ba4:	ldr	w0, [x23, #2896]
   21ba8:	tbz	w0, #2, 218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21bac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21bb0:	ldr	x0, [x0, #4016]
   21bb4:	ldr	x20, [x0]
   21bb8:	bl	76b0 <getpid@plt>
   21bbc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21bc0:	mov	w2, w0
   21bc4:	add	x4, x4, #0x80
   21bc8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21bcc:	add	x3, x3, #0x88
   21bd0:	mov	x0, x20
   21bd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21bd8:	add	x1, x1, #0xb50
   21bdc:	bl	8170 <fprintf@plt>
   21be0:	mov	x0, x21
   21be4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21be8:	add	x1, x1, #0x798
   21bec:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21bf0:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21bf4:	ldr	w0, [x23, #2896]
   21bf8:	tbz	w0, #2, 218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21bfc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21c00:	ldr	x0, [x0, #4016]
   21c04:	ldr	x20, [x0]
   21c08:	bl	76b0 <getpid@plt>
   21c0c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21c10:	mov	w2, w0
   21c14:	add	x4, x4, #0x80
   21c18:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21c1c:	add	x3, x3, #0x88
   21c20:	mov	x0, x20
   21c24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21c28:	add	x1, x1, #0xb50
   21c2c:	bl	8170 <fprintf@plt>
   21c30:	mov	x0, x21
   21c34:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21c38:	add	x1, x1, #0x738
   21c3c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21c40:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21c44:	mov	x1, x24
   21c48:	mov	w0, w20
   21c4c:	bl	14e78 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>
   21c50:	cbnz	w0, 218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21c54:	ldp	x0, x1, [sp, #112]
   21c58:	cmp	x1, x0
   21c5c:	b.eq	21550 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>  // b.none
   21c60:	ldr	w0, [x23, #2896]
   21c64:	mov	w1, #0x22                  	// #34
   21c68:	str	w1, [x22]
   21c6c:	tbz	w0, #2, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xcc9c>
   21c70:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21c74:	ldr	x0, [x0, #4016]
   21c78:	ldr	x20, [x0]
   21c7c:	bl	76b0 <getpid@plt>
   21c80:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21c84:	mov	w2, w0
   21c88:	add	x4, x4, #0x80
   21c8c:	mov	x0, x20
   21c90:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21c94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21c98:	add	x3, x3, #0x88
   21c9c:	add	x1, x1, #0xb50
   21ca0:	bl	8170 <fprintf@plt>
   21ca4:	ldp	x2, x3, [sp, #112]
   21ca8:	mov	x0, x21
   21cac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21cb0:	add	x1, x1, #0x828
   21cb4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21cb8:	b	218e8 <scols_init_debug@@SMARTCOLS_2.25+0xcf18>
   21cbc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21cc0:	ldr	x0, [x0, #4016]
   21cc4:	ldr	x27, [x0]
   21cc8:	bl	76b0 <getpid@plt>
   21ccc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21cd0:	mov	w2, w0
   21cd4:	add	x4, x4, #0x80
   21cd8:	mov	x0, x27
   21cdc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21ce0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21ce4:	add	x3, x3, #0x88
   21ce8:	add	x1, x1, #0xb50
   21cec:	bl	8170 <fprintf@plt>
   21cf0:	ldp	x2, x3, [sp, #112]
   21cf4:	mov	x0, x21
   21cf8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21cfc:	add	x1, x1, #0x7f0
   21d00:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21d04:	b	21648 <scols_init_debug@@SMARTCOLS_2.25+0xcc78>
   21d08:	mov	w20, #0xffffffea            	// #-22
   21d0c:	b	21408 <scols_init_debug@@SMARTCOLS_2.25+0xca38>
   21d10:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21d14:	ldr	x0, [x0, #4016]
   21d18:	ldr	x27, [x0]
   21d1c:	bl	76b0 <getpid@plt>
   21d20:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21d24:	mov	w2, w0
   21d28:	add	x4, x4, #0x80
   21d2c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21d30:	add	x3, x3, #0x88
   21d34:	mov	x0, x27
   21d38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21d3c:	add	x1, x1, #0xb50
   21d40:	bl	8170 <fprintf@plt>
   21d44:	mov	x0, x21
   21d48:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21d4c:	add	x1, x1, #0x7c0
   21d50:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21d54:	ldr	x0, [sp, #120]
   21d58:	b	2162c <scols_init_debug@@SMARTCOLS_2.25+0xcc5c>
   21d5c:	nop
   21d60:	stp	x29, x30, [sp, #-32]!
   21d64:	mov	x29, sp
   21d68:	stp	x19, x20, [sp, #16]
   21d6c:	mov	x19, x0
   21d70:	bl	1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xa7f0>
   21d74:	tbnz	w0, #31, 21e68 <scols_init_debug@@SMARTCOLS_2.25+0xd498>
   21d78:	mov	x1, #0x4c01                	// #19457
   21d7c:	mov	w2, #0x0                   	// #0
   21d80:	bl	81b0 <ioctl@plt>
   21d84:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   21d88:	ldr	w1, [x1, #2896]
   21d8c:	and	w1, w1, #0x4
   21d90:	tbnz	w0, #31, 21e00 <scols_init_debug@@SMARTCOLS_2.25+0xd430>
   21d94:	cbnz	w1, 21da8 <scols_init_debug@@SMARTCOLS_2.25+0xd3d8>
   21d98:	mov	w0, w1
   21d9c:	ldp	x19, x20, [sp, #16]
   21da0:	ldp	x29, x30, [sp], #32
   21da4:	ret
   21da8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21dac:	ldr	x0, [x0, #4016]
   21db0:	ldr	x20, [x0]
   21db4:	bl	76b0 <getpid@plt>
   21db8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21dbc:	mov	w2, w0
   21dc0:	add	x4, x4, #0x80
   21dc4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21dc8:	add	x3, x3, #0x88
   21dcc:	mov	x0, x20
   21dd0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21dd4:	add	x1, x1, #0xb50
   21dd8:	bl	8170 <fprintf@plt>
   21ddc:	mov	x0, x19
   21de0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21de4:	add	x1, x1, #0x898
   21de8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21dec:	mov	w1, #0x0                   	// #0
   21df0:	mov	w0, w1
   21df4:	ldp	x19, x20, [sp, #16]
   21df8:	ldp	x29, x30, [sp], #32
   21dfc:	ret
   21e00:	cbnz	w1, 21e20 <scols_init_debug@@SMARTCOLS_2.25+0xd450>
   21e04:	bl	8050 <__errno_location@plt>
   21e08:	ldr	w1, [x0]
   21e0c:	ldp	x19, x20, [sp, #16]
   21e10:	neg	w1, w1
   21e14:	mov	w0, w1
   21e18:	ldp	x29, x30, [sp], #32
   21e1c:	ret
   21e20:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21e24:	ldr	x0, [x0, #4016]
   21e28:	ldr	x20, [x0]
   21e2c:	bl	76b0 <getpid@plt>
   21e30:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21e34:	mov	w2, w0
   21e38:	add	x4, x4, #0x80
   21e3c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21e40:	add	x3, x3, #0x88
   21e44:	mov	x0, x20
   21e48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21e4c:	add	x1, x1, #0xb50
   21e50:	bl	8170 <fprintf@plt>
   21e54:	mov	x0, x19
   21e58:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21e5c:	add	x1, x1, #0x880
   21e60:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21e64:	b	21e04 <scols_init_debug@@SMARTCOLS_2.25+0xd434>
   21e68:	mov	w1, #0xffffffea            	// #-22
   21e6c:	b	21d98 <scols_init_debug@@SMARTCOLS_2.25+0xd3c8>
   21e70:	stp	x29, x30, [sp, #-64]!
   21e74:	mov	w1, #0xffffffff            	// #-1
   21e78:	mov	x29, sp
   21e7c:	stp	x19, x20, [sp, #16]
   21e80:	mov	x19, x0
   21e84:	stp	x21, x22, [sp, #32]
   21e88:	str	w1, [sp, #60]
   21e8c:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   21e90:	cbz	x0, 21f60 <scols_init_debug@@SMARTCOLS_2.25+0xd590>
   21e94:	ldr	w1, [x19, #152]
   21e98:	tbz	w1, #8, 22024 <scols_init_debug@@SMARTCOLS_2.25+0xd654>
   21e9c:	mov	w1, #0x2f                  	// #47
   21ea0:	bl	7a20 <strrchr@plt>
   21ea4:	mov	x20, x0
   21ea8:	cbz	x0, 21f60 <scols_init_debug@@SMARTCOLS_2.25+0xd590>
   21eac:	add	x21, sp, #0x3c
   21eb0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21eb4:	mov	x2, x21
   21eb8:	add	x1, x1, #0x8a8
   21ebc:	bl	7f00 <__isoc99_sscanf@plt>
   21ec0:	cmp	w0, #0x1
   21ec4:	b.ne	21f44 <scols_init_debug@@SMARTCOLS_2.25+0xd574>  // b.any
   21ec8:	ldr	w0, [sp, #60]
   21ecc:	tbnz	w0, #31, 21f60 <scols_init_debug@@SMARTCOLS_2.25+0xd590>
   21ed0:	mov	w1, #0x2                   	// #2
   21ed4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21ed8:	movk	w1, #0x8, lsl #16
   21edc:	add	x0, x0, #0x1a0
   21ee0:	bl	7790 <open@plt>
   21ee4:	mov	w20, w0
   21ee8:	tbnz	w0, #31, 21f6c <scols_init_debug@@SMARTCOLS_2.25+0xd59c>
   21eec:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   21ef0:	ldr	w0, [x22, #2896]
   21ef4:	tbnz	w0, #2, 21fd8 <scols_init_debug@@SMARTCOLS_2.25+0xd608>
   21ef8:	ldr	w2, [sp, #60]
   21efc:	mov	x1, #0x4c80                	// #19584
   21f00:	mov	w0, w20
   21f04:	bl	81b0 <ioctl@plt>
   21f08:	mov	w21, w0
   21f0c:	mov	w0, w20
   21f10:	bl	79f0 <close@plt>
   21f14:	mvn	w0, w21
   21f18:	lsr	w0, w0, #31
   21f1c:	ldrb	w1, [x19, #156]
   21f20:	bfi	w1, w0, #3, #1
   21f24:	strb	w1, [x19, #156]
   21f28:	ldr	w0, [x22, #2896]
   21f2c:	tbnz	w0, #2, 21f7c <scols_init_debug@@SMARTCOLS_2.25+0xd5ac>
   21f30:	mov	w0, w21
   21f34:	ldp	x19, x20, [sp, #16]
   21f38:	ldp	x21, x22, [sp, #32]
   21f3c:	ldp	x29, x30, [sp], #64
   21f40:	ret
   21f44:	mov	x2, x21
   21f48:	mov	x0, x20
   21f4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21f50:	add	x1, x1, #0x8b0
   21f54:	bl	7f00 <__isoc99_sscanf@plt>
   21f58:	cmp	w0, #0x1
   21f5c:	b.eq	21ec8 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>  // b.none
   21f60:	mov	w21, #0xffffffea            	// #-22
   21f64:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   21f68:	b	21f28 <scols_init_debug@@SMARTCOLS_2.25+0xd558>
   21f6c:	mov	w0, #0x0                   	// #0
   21f70:	mov	w21, #0xffffffea            	// #-22
   21f74:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   21f78:	b	21f1c <scols_init_debug@@SMARTCOLS_2.25+0xd54c>
   21f7c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21f80:	ldr	x0, [x0, #4016]
   21f84:	ldr	x20, [x0]
   21f88:	bl	76b0 <getpid@plt>
   21f8c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21f90:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21f94:	add	x4, x4, #0x80
   21f98:	add	x3, x3, #0x88
   21f9c:	mov	w2, w0
   21fa0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   21fa4:	mov	x0, x20
   21fa8:	add	x1, x1, #0xb50
   21fac:	bl	8170 <fprintf@plt>
   21fb0:	mov	x0, x19
   21fb4:	mov	w2, w21
   21fb8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21fbc:	add	x1, x1, #0x8c8
   21fc0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   21fc4:	mov	w0, w21
   21fc8:	ldp	x19, x20, [sp, #16]
   21fcc:	ldp	x21, x22, [sp, #32]
   21fd0:	ldp	x29, x30, [sp], #64
   21fd4:	ret
   21fd8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   21fdc:	ldr	x0, [x0, #4016]
   21fe0:	ldr	x21, [x0]
   21fe4:	bl	76b0 <getpid@plt>
   21fe8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21fec:	mov	w2, w0
   21ff0:	add	x4, x4, #0x80
   21ff4:	mov	x0, x21
   21ff8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   21ffc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22000:	add	x3, x3, #0x88
   22004:	add	x1, x1, #0xb50
   22008:	bl	8170 <fprintf@plt>
   2200c:	ldr	w2, [sp, #60]
   22010:	mov	x0, x19
   22014:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22018:	add	x1, x1, #0x8b8
   2201c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22020:	b	21ef8 <scols_init_debug@@SMARTCOLS_2.25+0xd528>
   22024:	mov	w21, #0xffffffda            	// #-38
   22028:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   2202c:	b	21f28 <scols_init_debug@@SMARTCOLS_2.25+0xd558>
   22030:	stp	x29, x30, [sp, #-128]!
   22034:	mov	x29, sp
   22038:	stp	x21, x22, [sp, #32]
   2203c:	adrp	x22, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   22040:	stp	x19, x20, [sp, #16]
   22044:	mov	x19, x0
   22048:	ldr	w0, [x22, #2896]
   2204c:	tbnz	w0, #2, 221a8 <scols_init_debug@@SMARTCOLS_2.25+0xd7d8>
   22050:	ldr	w0, [x19, #152]
   22054:	tbz	w0, #8, 22088 <scols_init_debug@@SMARTCOLS_2.25+0xd6b8>
   22058:	mov	w1, #0x2                   	// #2
   2205c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22060:	movk	w1, #0x8, lsl #16
   22064:	add	x0, x0, #0x1a0
   22068:	bl	7790 <open@plt>
   2206c:	mov	w21, w0
   22070:	tbz	w0, #31, 22128 <scols_init_debug@@SMARTCOLS_2.25+0xd758>
   22074:	ldrb	w0, [x19, #156]
   22078:	ldr	w1, [x22, #2896]
   2207c:	and	w0, w0, #0xfffffff7
   22080:	strb	w0, [x19, #156]
   22084:	tbnz	w1, #2, 222dc <scols_init_debug@@SMARTCOLS_2.25+0xd90c>
   22088:	mov	x0, x19
   2208c:	mov	w1, #0x1                   	// #1
   22090:	bl	1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   22094:	mov	w20, w0
   22098:	cbz	w0, 220b0 <scols_init_debug@@SMARTCOLS_2.25+0xd6e0>
   2209c:	mov	w0, w20
   220a0:	ldp	x19, x20, [sp, #16]
   220a4:	ldp	x21, x22, [sp, #32]
   220a8:	ldp	x29, x30, [sp], #128
   220ac:	ret
   220b0:	mov	x0, x19
   220b4:	bl	1fe60 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   220b8:	mov	w20, w0
   220bc:	mov	x0, x19
   220c0:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   220c4:	ldr	w0, [x22, #2896]
   220c8:	tbz	w0, #2, 2209c <scols_init_debug@@SMARTCOLS_2.25+0xd6cc>
   220cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   220d0:	ldr	x0, [x0, #4016]
   220d4:	ldr	x21, [x0]
   220d8:	bl	76b0 <getpid@plt>
   220dc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   220e0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   220e4:	add	x4, x4, #0x80
   220e8:	add	x3, x3, #0x88
   220ec:	mov	w2, w0
   220f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   220f4:	mov	x0, x21
   220f8:	add	x1, x1, #0xb50
   220fc:	bl	8170 <fprintf@plt>
   22100:	mov	x0, x19
   22104:	mov	w2, w20
   22108:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2210c:	add	x1, x1, #0x948
   22110:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22114:	mov	w0, w20
   22118:	ldp	x19, x20, [sp, #16]
   2211c:	ldp	x21, x22, [sp, #32]
   22120:	ldp	x29, x30, [sp], #128
   22124:	ret
   22128:	mov	x1, #0x4c82                	// #19586
   2212c:	bl	81b0 <ioctl@plt>
   22130:	mov	w20, w0
   22134:	tbz	w0, #31, 22338 <scols_init_debug@@SMARTCOLS_2.25+0xd968>
   22138:	ldrb	w1, [x19, #156]
   2213c:	mov	w0, w21
   22140:	and	w1, w1, #0xfffffff7
   22144:	strb	w1, [x19, #156]
   22148:	bl	79f0 <close@plt>
   2214c:	ldr	w0, [x22, #2896]
   22150:	tbz	w0, #2, 22088 <scols_init_debug@@SMARTCOLS_2.25+0xd6b8>
   22154:	stp	x25, x26, [sp, #64]
   22158:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2215c:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22160:	ldr	x0, [x25, #4016]
   22164:	stp	x23, x24, [sp, #48]
   22168:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2216c:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22170:	ldr	x26, [x0]
   22174:	bl	76b0 <getpid@plt>
   22178:	add	x4, x24, #0x80
   2217c:	add	x3, x23, #0x88
   22180:	mov	w2, w0
   22184:	add	x1, x21, #0xb50
   22188:	mov	x0, x26
   2218c:	bl	8170 <fprintf@plt>
   22190:	mov	w2, w20
   22194:	mov	x0, x19
   22198:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2219c:	add	x1, x1, #0x910
   221a0:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   221a4:	b	2232c <scols_init_debug@@SMARTCOLS_2.25+0xd95c>
   221a8:	stp	x25, x26, [sp, #64]
   221ac:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   221b0:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   221b4:	ldr	x20, [x25, #4016]
   221b8:	stp	x23, x24, [sp, #48]
   221bc:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   221c0:	stp	x27, x28, [sp, #80]
   221c4:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   221c8:	add	x28, x24, #0x80
   221cc:	ldr	x1, [x20]
   221d0:	str	x1, [sp, #104]
   221d4:	add	x27, x23, #0x88
   221d8:	add	x26, x21, #0xb50
   221dc:	bl	76b0 <getpid@plt>
   221e0:	mov	w2, w0
   221e4:	ldr	x1, [sp, #104]
   221e8:	mov	x4, x28
   221ec:	mov	x3, x27
   221f0:	mov	x0, x1
   221f4:	mov	x1, x26
   221f8:	bl	8170 <fprintf@plt>
   221fc:	mov	x0, x19
   22200:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22204:	add	x1, x1, #0x8e0
   22208:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   2220c:	ldr	w0, [x19, #152]
   22210:	tbz	w0, #8, 22278 <scols_init_debug@@SMARTCOLS_2.25+0xd8a8>
   22214:	ldr	w0, [x22, #2896]
   22218:	tbz	w0, #2, 22408 <scols_init_debug@@SMARTCOLS_2.25+0xda38>
   2221c:	ldr	x20, [x20]
   22220:	bl	76b0 <getpid@plt>
   22224:	mov	x4, x28
   22228:	mov	x3, x27
   2222c:	mov	w2, w0
   22230:	mov	x1, x26
   22234:	mov	x0, x20
   22238:	bl	8170 <fprintf@plt>
   2223c:	mov	x0, x19
   22240:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22244:	add	x1, x1, #0x8f8
   22248:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   2224c:	mov	w1, #0x2                   	// #2
   22250:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22254:	movk	w1, #0x8, lsl #16
   22258:	add	x0, x0, #0x1a0
   2225c:	ldp	x23, x24, [sp, #48]
   22260:	ldp	x25, x26, [sp, #64]
   22264:	ldp	x27, x28, [sp, #80]
   22268:	bl	7790 <open@plt>
   2226c:	mov	w21, w0
   22270:	tbnz	w0, #31, 22074 <scols_init_debug@@SMARTCOLS_2.25+0xd6a4>
   22274:	b	22128 <scols_init_debug@@SMARTCOLS_2.25+0xd758>
   22278:	ldp	x27, x28, [sp, #80]
   2227c:	ldr	w0, [x22, #2896]
   22280:	and	w0, w0, #0x4
   22284:	cbz	w0, 223fc <scols_init_debug@@SMARTCOLS_2.25+0xda2c>
   22288:	ldr	x25, [x25, #4016]
   2228c:	ldr	x20, [x25]
   22290:	bl	76b0 <getpid@plt>
   22294:	add	x4, x24, #0x80
   22298:	mov	w2, w0
   2229c:	add	x3, x23, #0x88
   222a0:	mov	x0, x20
   222a4:	add	x1, x21, #0xb50
   222a8:	bl	8170 <fprintf@plt>
   222ac:	mov	x0, x19
   222b0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   222b4:	add	x1, x1, #0x938
   222b8:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   222bc:	mov	x0, x19
   222c0:	mov	w1, #0x1                   	// #1
   222c4:	ldp	x23, x24, [sp, #48]
   222c8:	ldp	x25, x26, [sp, #64]
   222cc:	bl	1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   222d0:	mov	w20, w0
   222d4:	cbnz	w0, 2209c <scols_init_debug@@SMARTCOLS_2.25+0xd6cc>
   222d8:	b	220b0 <scols_init_debug@@SMARTCOLS_2.25+0xd6e0>
   222dc:	stp	x25, x26, [sp, #64]
   222e0:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   222e4:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   222e8:	ldr	x0, [x25, #4016]
   222ec:	stp	x23, x24, [sp, #48]
   222f0:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   222f4:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   222f8:	ldr	x20, [x0]
   222fc:	bl	76b0 <getpid@plt>
   22300:	add	x4, x24, #0x80
   22304:	add	x3, x23, #0x88
   22308:	mov	w2, w0
   2230c:	add	x1, x21, #0xb50
   22310:	mov	x0, x20
   22314:	bl	8170 <fprintf@plt>
   22318:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2231c:	mov	x0, x19
   22320:	add	x1, x1, #0x910
   22324:	mov	w2, #0xffffffff            	// #-1
   22328:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   2232c:	ldr	w0, [x22, #2896]
   22330:	and	w0, w0, #0x4
   22334:	b	22284 <scols_init_debug@@SMARTCOLS_2.25+0xd8b4>
   22338:	mov	w3, w0
   2233c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22340:	add	x2, x2, #0x3b8
   22344:	add	x20, sp, #0x70
   22348:	mov	x0, x20
   2234c:	mov	x1, #0x10                  	// #16
   22350:	stp	x23, x24, [sp, #48]
   22354:	stp	x25, x26, [sp, #64]
   22358:	bl	7610 <snprintf@plt>
   2235c:	mov	x1, x20
   22360:	mov	x0, x19
   22364:	bl	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   22368:	mov	w20, w0
   2236c:	ldrb	w1, [x19, #156]
   22370:	cmp	w20, #0x0
   22374:	mov	w0, w21
   22378:	cset	w2, eq  // eq = none
   2237c:	bfi	w1, w2, #3, #1
   22380:	strb	w1, [x19, #156]
   22384:	bl	79f0 <close@plt>
   22388:	ldr	w0, [x22, #2896]
   2238c:	tbz	w0, #2, 223f8 <scols_init_debug@@SMARTCOLS_2.25+0xda28>
   22390:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22394:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22398:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2239c:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   223a0:	ldr	x0, [x25, #4016]
   223a4:	ldr	x26, [x0]
   223a8:	bl	76b0 <getpid@plt>
   223ac:	add	x4, x24, #0x80
   223b0:	add	x3, x23, #0x88
   223b4:	mov	w2, w0
   223b8:	add	x1, x21, #0xb50
   223bc:	mov	x0, x26
   223c0:	bl	8170 <fprintf@plt>
   223c4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   223c8:	mov	w2, w20
   223cc:	add	x1, x1, #0x910
   223d0:	mov	x0, x19
   223d4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   223d8:	tbnz	w20, #31, 2232c <scols_init_debug@@SMARTCOLS_2.25+0xd95c>
   223dc:	mov	w0, w20
   223e0:	ldp	x19, x20, [sp, #16]
   223e4:	ldp	x21, x22, [sp, #32]
   223e8:	ldp	x23, x24, [sp, #48]
   223ec:	ldp	x25, x26, [sp, #64]
   223f0:	ldp	x29, x30, [sp], #128
   223f4:	ret
   223f8:	tbz	w20, #31, 223dc <scols_init_debug@@SMARTCOLS_2.25+0xda0c>
   223fc:	ldp	x23, x24, [sp, #48]
   22400:	ldp	x25, x26, [sp, #64]
   22404:	b	22088 <scols_init_debug@@SMARTCOLS_2.25+0xd6b8>
   22408:	ldp	x23, x24, [sp, #48]
   2240c:	ldp	x25, x26, [sp, #64]
   22410:	ldp	x27, x28, [sp, #80]
   22414:	b	22058 <scols_init_debug@@SMARTCOLS_2.25+0xd688>
   22418:	sub	sp, sp, #0x200
   2241c:	stp	x29, x30, [sp]
   22420:	mov	x29, sp
   22424:	stp	x19, x20, [sp, #16]
   22428:	mov	w19, #0x0                   	// #0
   2242c:	cbz	x0, 2245c <scols_init_debug@@SMARTCOLS_2.25+0xda8c>
   22430:	str	x21, [sp, #32]
   22434:	add	x21, sp, #0x38
   22438:	mov	x20, x0
   2243c:	mov	w1, #0x0                   	// #0
   22440:	mov	x0, x21
   22444:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   22448:	mov	w19, w0
   2244c:	cbz	w0, 22470 <scols_init_debug@@SMARTCOLS_2.25+0xdaa0>
   22450:	mov	x0, x21
   22454:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   22458:	ldr	x21, [sp, #32]
   2245c:	mov	w0, w19
   22460:	ldp	x29, x30, [sp]
   22464:	ldp	x19, x20, [sp, #16]
   22468:	add	sp, sp, #0x200
   2246c:	ret
   22470:	mov	x1, x20
   22474:	mov	x0, x21
   22478:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   2247c:	mov	w19, w0
   22480:	cbnz	w0, 22450 <scols_init_debug@@SMARTCOLS_2.25+0xda80>
   22484:	mov	x0, x21
   22488:	bl	206c0 <scols_init_debug@@SMARTCOLS_2.25+0xbcf0>
   2248c:	mov	w19, w0
   22490:	b	22450 <scols_init_debug@@SMARTCOLS_2.25+0xda80>
   22494:	nop
   22498:	stp	x29, x30, [sp, #-496]!
   2249c:	mov	x29, sp
   224a0:	stp	x19, x20, [sp, #16]
   224a4:	cbz	x0, 224ec <scols_init_debug@@SMARTCOLS_2.25+0xdb1c>
   224a8:	add	x20, sp, #0x28
   224ac:	mov	x19, x0
   224b0:	mov	w1, #0x0                   	// #0
   224b4:	mov	x0, x20
   224b8:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   224bc:	cbnz	w0, 224ec <scols_init_debug@@SMARTCOLS_2.25+0xdb1c>
   224c0:	mov	x1, x19
   224c4:	mov	x0, x20
   224c8:	mov	x19, #0x0                   	// #0
   224cc:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   224d0:	cbz	w0, 22500 <scols_init_debug@@SMARTCOLS_2.25+0xdb30>
   224d4:	mov	x0, x20
   224d8:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   224dc:	mov	x0, x19
   224e0:	ldp	x19, x20, [sp, #16]
   224e4:	ldp	x29, x30, [sp], #496
   224e8:	ret
   224ec:	mov	x19, #0x0                   	// #0
   224f0:	mov	x0, x19
   224f4:	ldp	x19, x20, [sp, #16]
   224f8:	ldp	x29, x30, [sp], #496
   224fc:	ret
   22500:	mov	x0, x20
   22504:	bl	1f720 <scols_init_debug@@SMARTCOLS_2.25+0xad50>
   22508:	mov	x19, x0
   2250c:	b	224d4 <scols_init_debug@@SMARTCOLS_2.25+0xdb04>
   22510:	sub	sp, sp, #0x2a0
   22514:	cmp	x0, #0x0
   22518:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   2251c:	stp	x29, x30, [sp]
   22520:	mov	x29, sp
   22524:	stp	x19, x20, [sp, #16]
   22528:	mov	w19, #0x0                   	// #0
   2252c:	b.ne	22544 <scols_init_debug@@SMARTCOLS_2.25+0xdb74>  // b.any
   22530:	mov	w0, w19
   22534:	ldp	x29, x30, [sp]
   22538:	ldp	x19, x20, [sp, #16]
   2253c:	add	sp, sp, #0x2a0
   22540:	ret
   22544:	str	x25, [sp, #64]
   22548:	add	x25, sp, #0xd8
   2254c:	mov	x20, x1
   22550:	mov	w1, #0x0                   	// #0
   22554:	stp	x21, x22, [sp, #32]
   22558:	mov	x21, x0
   2255c:	mov	w22, w4
   22560:	mov	x0, x25
   22564:	stp	x23, x24, [sp, #48]
   22568:	mov	x24, x2
   2256c:	mov	x23, x3
   22570:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   22574:	mov	w19, w0
   22578:	cbz	w0, 2259c <scols_init_debug@@SMARTCOLS_2.25+0xdbcc>
   2257c:	mov	w0, w19
   22580:	ldp	x29, x30, [sp]
   22584:	ldp	x19, x20, [sp, #16]
   22588:	ldp	x21, x22, [sp, #32]
   2258c:	ldp	x23, x24, [sp, #48]
   22590:	ldr	x25, [sp, #64]
   22594:	add	sp, sp, #0x2a0
   22598:	ret
   2259c:	mov	x1, x21
   225a0:	mov	x0, x25
   225a4:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   225a8:	mov	w19, w0
   225ac:	cbnz	w0, 2257c <scols_init_debug@@SMARTCOLS_2.25+0xdbac>
   225b0:	add	x19, sp, #0x58
   225b4:	mov	x1, x20
   225b8:	mov	x2, x19
   225bc:	bl	8090 <__xstat@plt>
   225c0:	cmp	w0, #0x0
   225c4:	mov	w5, w22
   225c8:	mov	x4, x23
   225cc:	csel	x1, x19, xzr, eq  // eq = none
   225d0:	mov	x3, x24
   225d4:	mov	x2, x20
   225d8:	mov	x0, x25
   225dc:	bl	20828 <scols_init_debug@@SMARTCOLS_2.25+0xbe58>
   225e0:	mov	w19, w0
   225e4:	mov	x0, x25
   225e8:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   225ec:	mov	w0, w19
   225f0:	ldp	x29, x30, [sp]
   225f4:	ldp	x19, x20, [sp, #16]
   225f8:	ldp	x21, x22, [sp, #32]
   225fc:	ldp	x23, x24, [sp, #48]
   22600:	ldr	x25, [sp, #64]
   22604:	add	sp, sp, #0x2a0
   22608:	ret
   2260c:	nop
   22610:	sub	sp, sp, #0x200
   22614:	stp	x29, x30, [sp]
   22618:	mov	x29, sp
   2261c:	stp	x19, x20, [sp, #16]
   22620:	cbz	x0, 22688 <scols_init_debug@@SMARTCOLS_2.25+0xdcb8>
   22624:	str	x21, [sp, #32]
   22628:	add	x21, sp, #0x38
   2262c:	mov	x20, x0
   22630:	mov	w1, #0x0                   	// #0
   22634:	mov	x0, x21
   22638:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   2263c:	mov	w19, w0
   22640:	cbz	w0, 22664 <scols_init_debug@@SMARTCOLS_2.25+0xdc94>
   22644:	mov	x0, x21
   22648:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   2264c:	ldr	x21, [sp, #32]
   22650:	mov	w0, w19
   22654:	ldp	x29, x30, [sp]
   22658:	ldp	x19, x20, [sp, #16]
   2265c:	add	sp, sp, #0x200
   22660:	ret
   22664:	mov	x1, x20
   22668:	mov	x0, x21
   2266c:	bl	1ec60 <scols_init_debug@@SMARTCOLS_2.25+0xa290>
   22670:	mov	w19, w0
   22674:	cbnz	w0, 22644 <scols_init_debug@@SMARTCOLS_2.25+0xdc74>
   22678:	mov	x0, x21
   2267c:	bl	21d60 <scols_init_debug@@SMARTCOLS_2.25+0xd390>
   22680:	mov	w19, w0
   22684:	b	22644 <scols_init_debug@@SMARTCOLS_2.25+0xdc74>
   22688:	mov	w19, #0xffffffea            	// #-22
   2268c:	b	22650 <scols_init_debug@@SMARTCOLS_2.25+0xdc80>
   22690:	stp	x29, x30, [sp, #-208]!
   22694:	mov	x29, sp
   22698:	stp	x19, x20, [sp, #16]
   2269c:	cbz	x1, 22764 <scols_init_debug@@SMARTCOLS_2.25+0xdd94>
   226a0:	stp	x23, x24, [sp, #48]
   226a4:	add	x23, sp, #0x50
   226a8:	mov	x24, x2
   226ac:	mov	x2, x23
   226b0:	mov	x20, x0
   226b4:	mov	w0, #0x0                   	// #0
   226b8:	stp	x21, x22, [sp, #32]
   226bc:	mov	w22, w4
   226c0:	mov	x21, x1
   226c4:	stp	x25, x26, [sp, #64]
   226c8:	mov	x25, x3
   226cc:	bl	8090 <__xstat@plt>
   226d0:	mov	w26, w0
   226d4:	mov	w1, #0x2                   	// #2
   226d8:	mov	x0, x20
   226dc:	bl	1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   226e0:	mov	w19, w0
   226e4:	cbnz	w0, 22748 <scols_init_debug@@SMARTCOLS_2.25+0xdd78>
   226e8:	cmp	w26, #0x0
   226ec:	csel	x23, x23, xzr, eq  // eq = none
   226f0:	b	22710 <scols_init_debug@@SMARTCOLS_2.25+0xdd40>
   226f4:	mov	x4, x25
   226f8:	mov	x3, x24
   226fc:	mov	x2, x21
   22700:	mov	x1, x23
   22704:	mov	x0, x20
   22708:	bl	20828 <scols_init_debug@@SMARTCOLS_2.25+0xbe58>
   2270c:	cbnz	w0, 22724 <scols_init_debug@@SMARTCOLS_2.25+0xdd54>
   22710:	mov	x0, x20
   22714:	bl	1fe60 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   22718:	mov	w5, w22
   2271c:	mov	w19, w0
   22720:	cbz	w0, 226f4 <scols_init_debug@@SMARTCOLS_2.25+0xdd24>
   22724:	mov	x0, x20
   22728:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   2272c:	ldp	x21, x22, [sp, #32]
   22730:	ldp	x23, x24, [sp, #48]
   22734:	ldp	x25, x26, [sp, #64]
   22738:	mov	w0, w19
   2273c:	ldp	x19, x20, [sp, #16]
   22740:	ldp	x29, x30, [sp], #208
   22744:	ret
   22748:	mov	w0, w19
   2274c:	ldp	x19, x20, [sp, #16]
   22750:	ldp	x21, x22, [sp, #32]
   22754:	ldp	x23, x24, [sp, #48]
   22758:	ldp	x25, x26, [sp, #64]
   2275c:	ldp	x29, x30, [sp], #208
   22760:	ret
   22764:	mov	w19, #0xffffffea            	// #-22
   22768:	b	22738 <scols_init_debug@@SMARTCOLS_2.25+0xdd68>
   2276c:	nop
   22770:	stp	x29, x30, [sp, #-256]!
   22774:	mov	x29, sp
   22778:	stp	x25, x26, [sp, #64]
   2277c:	cbz	x1, 22ba8 <scols_init_debug@@SMARTCOLS_2.25+0xe1d8>
   22780:	stp	x23, x24, [sp, #48]
   22784:	adrp	x24, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   22788:	stp	x19, x20, [sp, #16]
   2278c:	mov	x19, x0
   22790:	ldr	w0, [x24, #2896]
   22794:	stp	x21, x22, [sp, #32]
   22798:	mov	x20, x3
   2279c:	mov	x21, x1
   227a0:	mov	x22, x2
   227a4:	tbnz	w0, #2, 22a18 <scols_init_debug@@SMARTCOLS_2.25+0xe048>
   227a8:	add	x23, sp, #0x80
   227ac:	mov	x1, x21
   227b0:	mov	x2, x23
   227b4:	mov	w0, #0x0                   	// #0
   227b8:	bl	8090 <__xstat@plt>
   227bc:	mov	w26, w0
   227c0:	mov	w1, #0x2                   	// #2
   227c4:	mov	x0, x19
   227c8:	bl	1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   227cc:	mov	w25, w0
   227d0:	cbnz	w0, 229fc <scols_init_debug@@SMARTCOLS_2.25+0xe02c>
   227d4:	adrp	x25, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   227d8:	cmp	w26, #0x0
   227dc:	csel	x23, x23, xzr, eq  // eq = none
   227e0:	add	x26, sp, #0x78
   227e4:	ldr	x25, [x25, #4016]
   227e8:	stp	x27, x28, [sp, #80]
   227ec:	add	x27, x24, #0xb50
   227f0:	add	x28, sp, #0x70
   227f4:	mov	x0, x19
   227f8:	bl	1fe60 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   227fc:	mov	w5, w0
   22800:	cbnz	w0, 22b28 <scols_init_debug@@SMARTCOLS_2.25+0xe158>
   22804:	mov	w5, #0x0                   	// #0
   22808:	mov	x4, x20
   2280c:	mov	x3, x22
   22810:	mov	x2, x21
   22814:	mov	x1, x23
   22818:	mov	x0, x19
   2281c:	bl	20828 <scols_init_debug@@SMARTCOLS_2.25+0xbe58>
   22820:	mov	w5, w0
   22824:	cmp	w0, #0x0
   22828:	cbz	w0, 227f4 <scols_init_debug@@SMARTCOLS_2.25+0xde24>
   2282c:	b.lt	22b28 <scols_init_debug@@SMARTCOLS_2.25+0xe158>  // b.tstop
   22830:	ldr	w0, [x27]
   22834:	tbnz	w0, #2, 229a4 <scols_init_debug@@SMARTCOLS_2.25+0xdfd4>
   22838:	mov	x1, x26
   2283c:	mov	x0, x19
   22840:	bl	1f7f8 <scols_init_debug@@SMARTCOLS_2.25+0xae28>
   22844:	mov	w5, w0
   22848:	cbnz	w0, 22ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe0f4>
   2284c:	mov	x1, x28
   22850:	mov	x0, x19
   22854:	bl	20200 <scols_init_debug@@SMARTCOLS_2.25+0xb830>
   22858:	mov	w5, w0
   2285c:	cbnz	w0, 22b44 <scols_init_debug@@SMARTCOLS_2.25+0xe174>
   22860:	ldr	x0, [sp, #112]
   22864:	cmp	x0, x20
   22868:	b.eq	228d0 <scols_init_debug@@SMARTCOLS_2.25+0xdf00>  // b.none
   2286c:	cbz	x0, 22880 <scols_init_debug@@SMARTCOLS_2.25+0xdeb0>
   22870:	ldr	x1, [sp, #120]
   22874:	add	x0, x0, x1
   22878:	cmp	x0, x22
   2287c:	b.ls	227f4 <scols_init_debug@@SMARTCOLS_2.25+0xde24>  // b.plast
   22880:	cbz	x20, 22894 <scols_init_debug@@SMARTCOLS_2.25+0xdec4>
   22884:	ldr	x0, [sp, #120]
   22888:	add	x1, x22, x20
   2288c:	cmp	x1, x0
   22890:	b.ls	227f4 <scols_init_debug@@SMARTCOLS_2.25+0xde24>  // b.plast
   22894:	ldr	w0, [x24, #2896]
   22898:	mov	w25, #0x1                   	// #1
   2289c:	tbnz	w0, #2, 22a60 <scols_init_debug@@SMARTCOLS_2.25+0xe090>
   228a0:	mov	x0, x19
   228a4:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   228a8:	ldr	w0, [x24, #2896]
   228ac:	tbnz	w0, #2, 2293c <scols_init_debug@@SMARTCOLS_2.25+0xdf6c>
   228b0:	ldp	x19, x20, [sp, #16]
   228b4:	ldp	x21, x22, [sp, #32]
   228b8:	ldp	x23, x24, [sp, #48]
   228bc:	ldp	x27, x28, [sp, #80]
   228c0:	mov	w0, w25
   228c4:	ldp	x25, x26, [sp, #64]
   228c8:	ldp	x29, x30, [sp], #256
   228cc:	ret
   228d0:	ldr	x1, [sp, #120]
   228d4:	cmp	x1, x22
   228d8:	b.ne	2286c <scols_init_debug@@SMARTCOLS_2.25+0xde9c>  // b.any
   228dc:	ldr	w0, [x24, #2896]
   228e0:	mov	w25, #0x2                   	// #2
   228e4:	tbz	w0, #2, 228a0 <scols_init_debug@@SMARTCOLS_2.25+0xded0>
   228e8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   228ec:	ldr	x0, [x0, #4016]
   228f0:	ldr	x20, [x0]
   228f4:	bl	76b0 <getpid@plt>
   228f8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   228fc:	mov	w2, w0
   22900:	add	x4, x4, #0x80
   22904:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22908:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2290c:	add	x3, x3, #0x88
   22910:	add	x1, x1, #0xb50
   22914:	mov	x0, x20
   22918:	bl	8170 <fprintf@plt>
   2291c:	mov	x0, x19
   22920:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   22924:	mov	x2, x0
   22928:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2292c:	mov	x0, x19
   22930:	add	x1, x1, #0x9e8
   22934:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22938:	b	228a0 <scols_init_debug@@SMARTCOLS_2.25+0xded0>
   2293c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22940:	ldr	x0, [x0, #4016]
   22944:	ldr	x20, [x0]
   22948:	bl	76b0 <getpid@plt>
   2294c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22950:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22954:	add	x4, x4, #0x80
   22958:	add	x3, x3, #0x88
   2295c:	mov	w2, w0
   22960:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22964:	mov	x0, x20
   22968:	add	x1, x1, #0xb50
   2296c:	bl	8170 <fprintf@plt>
   22970:	mov	x0, x19
   22974:	mov	w2, w25
   22978:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2297c:	add	x1, x1, #0xa30
   22980:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22984:	mov	w0, w25
   22988:	ldp	x19, x20, [sp, #16]
   2298c:	ldp	x21, x22, [sp, #32]
   22990:	ldp	x23, x24, [sp, #48]
   22994:	ldp	x25, x26, [sp, #64]
   22998:	ldp	x27, x28, [sp, #80]
   2299c:	ldp	x29, x30, [sp], #256
   229a0:	ret
   229a4:	ldr	x5, [x25]
   229a8:	str	x5, [sp, #104]
   229ac:	bl	76b0 <getpid@plt>
   229b0:	mov	w2, w0
   229b4:	ldr	x5, [sp, #104]
   229b8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   229bc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   229c0:	add	x4, x4, #0x80
   229c4:	add	x3, x3, #0x88
   229c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   229cc:	add	x1, x1, #0xb50
   229d0:	mov	x0, x5
   229d4:	bl	8170 <fprintf@plt>
   229d8:	mov	x0, x19
   229dc:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   229e0:	mov	x2, x0
   229e4:	mov	x3, x21
   229e8:	mov	x0, x19
   229ec:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   229f0:	add	x1, x1, #0x980
   229f4:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   229f8:	b	22838 <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   229fc:	mov	w0, w25
   22a00:	ldp	x19, x20, [sp, #16]
   22a04:	ldp	x21, x22, [sp, #32]
   22a08:	ldp	x23, x24, [sp, #48]
   22a0c:	ldp	x25, x26, [sp, #64]
   22a10:	ldp	x29, x30, [sp], #256
   22a14:	ret
   22a18:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22a1c:	ldr	x0, [x0, #4016]
   22a20:	ldr	x23, [x0]
   22a24:	bl	76b0 <getpid@plt>
   22a28:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22a2c:	mov	w2, w0
   22a30:	add	x4, x4, #0x80
   22a34:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22a38:	add	x3, x3, #0x88
   22a3c:	mov	x0, x23
   22a40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22a44:	add	x1, x1, #0xb50
   22a48:	bl	8170 <fprintf@plt>
   22a4c:	mov	x0, x19
   22a50:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22a54:	add	x1, x1, #0x968
   22a58:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22a5c:	b	227a8 <scols_init_debug@@SMARTCOLS_2.25+0xddd8>
   22a60:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22a64:	ldr	x0, [x0, #4016]
   22a68:	ldr	x20, [x0]
   22a6c:	bl	76b0 <getpid@plt>
   22a70:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22a74:	mov	w2, w0
   22a78:	add	x4, x4, #0x80
   22a7c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22a80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22a84:	add	x3, x3, #0x88
   22a88:	add	x1, x1, #0xb50
   22a8c:	mov	x0, x20
   22a90:	bl	8170 <fprintf@plt>
   22a94:	mov	x0, x19
   22a98:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   22a9c:	mov	x2, x0
   22aa0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22aa4:	add	x1, x1, #0xa10
   22aa8:	mov	x0, x19
   22aac:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22ab0:	mov	x0, x19
   22ab4:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   22ab8:	ldr	w0, [x24, #2896]
   22abc:	tbz	w0, #2, 228b0 <scols_init_debug@@SMARTCOLS_2.25+0xdee0>
   22ac0:	b	2293c <scols_init_debug@@SMARTCOLS_2.25+0xdf6c>
   22ac4:	ldr	w0, [x24, #2896]
   22ac8:	tbz	w0, #2, 22b28 <scols_init_debug@@SMARTCOLS_2.25+0xe158>
   22acc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22ad0:	str	w5, [sp, #104]
   22ad4:	ldr	x0, [x0, #4016]
   22ad8:	ldr	x20, [x0]
   22adc:	bl	76b0 <getpid@plt>
   22ae0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22ae4:	mov	w2, w0
   22ae8:	add	x4, x4, #0x80
   22aec:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22af0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22af4:	add	x3, x3, #0x88
   22af8:	add	x1, x1, #0xb50
   22afc:	mov	x0, x20
   22b00:	bl	8170 <fprintf@plt>
   22b04:	mov	x0, x19
   22b08:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   22b0c:	mov	x2, x0
   22b10:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22b14:	mov	x0, x19
   22b18:	add	x1, x1, #0x998
   22b1c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22b20:	ldr	w5, [sp, #104]
   22b24:	nop
   22b28:	cmp	w5, #0x1
   22b2c:	mov	x0, x19
   22b30:	csel	w25, wzr, w5, eq  // eq = none
   22b34:	bl	1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xaa00>
   22b38:	ldr	w0, [x24, #2896]
   22b3c:	tbz	w0, #2, 228b0 <scols_init_debug@@SMARTCOLS_2.25+0xdee0>
   22b40:	b	2293c <scols_init_debug@@SMARTCOLS_2.25+0xdf6c>
   22b44:	ldr	w0, [x24, #2896]
   22b48:	tbz	w0, #2, 22b28 <scols_init_debug@@SMARTCOLS_2.25+0xe158>
   22b4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   22b50:	str	w5, [sp, #104]
   22b54:	ldr	x0, [x0, #4016]
   22b58:	ldr	x20, [x0]
   22b5c:	bl	76b0 <getpid@plt>
   22b60:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22b64:	mov	w2, w0
   22b68:	add	x4, x4, #0x80
   22b6c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22b70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   22b74:	add	x3, x3, #0x88
   22b78:	add	x1, x1, #0xb50
   22b7c:	mov	x0, x20
   22b80:	bl	8170 <fprintf@plt>
   22b84:	mov	x0, x19
   22b88:	bl	1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa7d0>
   22b8c:	mov	x2, x0
   22b90:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22b94:	mov	x0, x19
   22b98:	add	x1, x1, #0x9c0
   22b9c:	bl	1e798 <scols_init_debug@@SMARTCOLS_2.25+0x9dc8>
   22ba0:	ldr	w5, [sp, #104]
   22ba4:	b	22b28 <scols_init_debug@@SMARTCOLS_2.25+0xe158>
   22ba8:	mov	w25, #0xffffffea            	// #-22
   22bac:	b	228c0 <scols_init_debug@@SMARTCOLS_2.25+0xdef0>
   22bb0:	sub	sp, sp, #0x210
   22bb4:	stp	x29, x30, [sp]
   22bb8:	mov	x29, sp
   22bbc:	stp	x19, x20, [sp, #16]
   22bc0:	cbz	x0, 22c3c <scols_init_debug@@SMARTCOLS_2.25+0xe26c>
   22bc4:	str	x23, [sp, #48]
   22bc8:	add	x23, sp, #0x48
   22bcc:	mov	x19, x0
   22bd0:	mov	x20, x1
   22bd4:	mov	x0, x23
   22bd8:	mov	w1, #0x0                   	// #0
   22bdc:	stp	x21, x22, [sp, #32]
   22be0:	mov	x21, x2
   22be4:	mov	w22, w3
   22be8:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   22bec:	cbnz	w0, 22c34 <scols_init_debug@@SMARTCOLS_2.25+0xe264>
   22bf0:	mov	x1, x19
   22bf4:	mov	w4, w22
   22bf8:	mov	x3, x21
   22bfc:	mov	x2, x20
   22c00:	mov	x0, x23
   22c04:	mov	x19, #0x0                   	// #0
   22c08:	bl	22690 <scols_init_debug@@SMARTCOLS_2.25+0xdcc0>
   22c0c:	cbz	w0, 22c54 <scols_init_debug@@SMARTCOLS_2.25+0xe284>
   22c10:	mov	x0, x23
   22c14:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   22c18:	mov	x0, x19
   22c1c:	ldp	x29, x30, [sp]
   22c20:	ldp	x19, x20, [sp, #16]
   22c24:	ldp	x21, x22, [sp, #32]
   22c28:	ldr	x23, [sp, #48]
   22c2c:	add	sp, sp, #0x210
   22c30:	ret
   22c34:	ldp	x21, x22, [sp, #32]
   22c38:	ldr	x23, [sp, #48]
   22c3c:	mov	x19, #0x0                   	// #0
   22c40:	mov	x0, x19
   22c44:	ldp	x29, x30, [sp]
   22c48:	ldp	x19, x20, [sp, #16]
   22c4c:	add	sp, sp, #0x210
   22c50:	ret
   22c54:	mov	x0, x23
   22c58:	bl	1f188 <scols_init_debug@@SMARTCOLS_2.25+0xa7b8>
   22c5c:	mov	x19, x0
   22c60:	b	22c10 <scols_init_debug@@SMARTCOLS_2.25+0xe240>
   22c64:	nop
   22c68:	sub	sp, sp, #0x210
   22c6c:	stp	x29, x30, [sp]
   22c70:	mov	x29, sp
   22c74:	stp	x19, x20, [sp, #16]
   22c78:	cbz	x0, 22d94 <scols_init_debug@@SMARTCOLS_2.25+0xe3c4>
   22c7c:	stp	x21, x22, [sp, #32]
   22c80:	add	x21, sp, #0x48
   22c84:	mov	x22, x0
   22c88:	mov	x0, x21
   22c8c:	stp	x23, x24, [sp, #48]
   22c90:	mov	x23, x1
   22c94:	mov	w1, #0x0                   	// #0
   22c98:	bl	1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xa458>
   22c9c:	mov	w20, w0
   22ca0:	cbz	w0, 22cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   22ca4:	ldp	x21, x22, [sp, #32]
   22ca8:	ldp	x23, x24, [sp, #48]
   22cac:	mov	w0, w20
   22cb0:	ldp	x29, x30, [sp]
   22cb4:	ldp	x19, x20, [sp, #16]
   22cb8:	add	sp, sp, #0x210
   22cbc:	ret
   22cc0:	mov	x0, x21
   22cc4:	mov	w1, #0x2                   	// #2
   22cc8:	bl	1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   22ccc:	mov	w20, w0
   22cd0:	cbnz	w0, 22d8c <scols_init_debug@@SMARTCOLS_2.25+0xe3bc>
   22cd4:	cmp	x23, #0x0
   22cd8:	cset	w24, ne  // ne = any
   22cdc:	nop
   22ce0:	mov	x0, x21
   22ce4:	bl	1fe60 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   22ce8:	mov	w2, w0
   22cec:	mov	x0, x21
   22cf0:	cbnz	w2, 22d48 <scols_init_debug@@SMARTCOLS_2.25+0xe378>
   22cf4:	bl	1f720 <scols_init_debug@@SMARTCOLS_2.25+0xad50>
   22cf8:	mov	x19, x0
   22cfc:	cbz	x0, 22d80 <scols_init_debug@@SMARTCOLS_2.25+0xe3b0>
   22d00:	mov	x1, x22
   22d04:	bl	7b30 <strcmp@plt>
   22d08:	mov	w2, w0
   22d0c:	mov	x0, x19
   22d10:	cbnz	w2, 22d80 <scols_init_debug@@SMARTCOLS_2.25+0xe3b0>
   22d14:	bl	7bd0 <free@plt>
   22d18:	cmp	w20, #0x0
   22d1c:	add	w20, w20, #0x1
   22d20:	ccmp	w24, #0x0, #0x4, eq  // eq = none
   22d24:	b.eq	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe310>  // b.none
   22d28:	mov	x0, x21
   22d2c:	bl	1f188 <scols_init_debug@@SMARTCOLS_2.25+0xa7b8>
   22d30:	str	x0, [x23]
   22d34:	mov	x0, x21
   22d38:	bl	1fe60 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   22d3c:	mov	w2, w0
   22d40:	mov	x0, x21
   22d44:	cbz	w2, 22cf4 <scols_init_debug@@SMARTCOLS_2.25+0xe324>
   22d48:	bl	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xaac0>
   22d4c:	cmp	w24, #0x0
   22d50:	ccmp	w20, #0x1, #0x4, ne  // ne = any
   22d54:	b.le	22ca4 <scols_init_debug@@SMARTCOLS_2.25+0xe2d4>
   22d58:	ldr	x0, [x23]
   22d5c:	bl	7bd0 <free@plt>
   22d60:	ldp	x21, x22, [sp, #32]
   22d64:	str	xzr, [x23]
   22d68:	mov	w0, w20
   22d6c:	ldp	x29, x30, [sp]
   22d70:	ldp	x19, x20, [sp, #16]
   22d74:	ldp	x23, x24, [sp, #48]
   22d78:	add	sp, sp, #0x210
   22d7c:	ret
   22d80:	mov	x0, x19
   22d84:	bl	7bd0 <free@plt>
   22d88:	b	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe310>
   22d8c:	ldp	x21, x22, [sp, #32]
   22d90:	ldp	x23, x24, [sp, #48]
   22d94:	mov	w20, #0xffffffff            	// #-1
   22d98:	b	22cac <scols_init_debug@@SMARTCOLS_2.25+0xe2dc>
   22d9c:	nop
   22da0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22da4:	add	x3, x3, #0xae0
   22da8:	stp	x29, x30, [sp, #-176]!
   22dac:	mov	w1, #0x801                 	// #2049
   22db0:	movk	w1, #0x8, lsl #16
   22db4:	mov	x29, sp
   22db8:	ldp	x4, x5, [x3]
   22dbc:	stp	x4, x5, [sp, #64]
   22dc0:	ldp	x8, x9, [x3, #16]
   22dc4:	stp	x8, x9, [sp, #80]
   22dc8:	ldp	x6, x7, [x3, #32]
   22dcc:	stp	x6, x7, [sp, #96]
   22dd0:	ldp	x4, x5, [x3, #48]
   22dd4:	stp	x19, x20, [sp, #16]
   22dd8:	ldp	x8, x9, [x3, #64]
   22ddc:	str	x21, [sp, #32]
   22de0:	ldp	x6, x7, [x3, #80]
   22de4:	mov	w21, #0x1                   	// #1
   22de8:	ldr	x2, [x3, #96]
   22dec:	str	x2, [sp, #160]
   22df0:	ldur	x3, [x3, #102]
   22df4:	mov	w0, w21
   22df8:	mov	w2, #0x0                   	// #0
   22dfc:	str	w21, [sp, #60]
   22e00:	stp	x4, x5, [sp, #112]
   22e04:	stp	x8, x9, [sp, #128]
   22e08:	stp	x6, x7, [sp, #144]
   22e0c:	stur	x3, [sp, #166]
   22e10:	bl	7d50 <socket@plt>
   22e14:	mov	w19, w0
   22e18:	tbnz	w0, #31, 22e68 <scols_init_debug@@SMARTCOLS_2.25+0xe498>
   22e1c:	mov	w1, w21
   22e20:	add	x3, sp, #0x3c
   22e24:	mov	w4, #0x4                   	// #4
   22e28:	mov	w2, #0x10                  	// #16
   22e2c:	bl	7740 <setsockopt@plt>
   22e30:	tbnz	w0, #31, 22e94 <scols_init_debug@@SMARTCOLS_2.25+0xe4c4>
   22e34:	add	x20, sp, #0x40
   22e38:	add	x0, x20, #0x3
   22e3c:	bl	7340 <strlen@plt>
   22e40:	mov	x1, x20
   22e44:	add	w2, w0, #0x3
   22e48:	mov	w0, w19
   22e4c:	bl	7cb0 <connect@plt>
   22e50:	tbnz	w0, #31, 22ebc <scols_init_debug@@SMARTCOLS_2.25+0xe4ec>
   22e54:	mov	w0, w19
   22e58:	ldp	x19, x20, [sp, #16]
   22e5c:	ldr	x21, [sp, #32]
   22e60:	ldp	x29, x30, [sp], #176
   22e64:	ret
   22e68:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22e6c:	add	x1, x1, #0xa50
   22e70:	mov	w2, #0x5                   	// #5
   22e74:	mov	x0, #0x0                   	// #0
   22e78:	bl	7ec0 <dcgettext@plt>
   22e7c:	bl	7de0 <warnx@plt>
   22e80:	mov	w0, w19
   22e84:	ldp	x19, x20, [sp, #16]
   22e88:	ldr	x21, [sp, #32]
   22e8c:	ldp	x29, x30, [sp], #176
   22e90:	ret
   22e94:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22e98:	add	x1, x1, #0xa68
   22e9c:	mov	w2, #0x5                   	// #5
   22ea0:	mov	x0, #0x0                   	// #0
   22ea4:	bl	7ec0 <dcgettext@plt>
   22ea8:	bl	7de0 <warnx@plt>
   22eac:	mov	w0, w19
   22eb0:	mov	w19, #0xffffffff            	// #-1
   22eb4:	bl	79f0 <close@plt>
   22eb8:	b	22e54 <scols_init_debug@@SMARTCOLS_2.25+0xe484>
   22ebc:	bl	8050 <__errno_location@plt>
   22ec0:	ldr	w0, [x0]
   22ec4:	cmp	w0, #0x6f
   22ec8:	b.eq	22eac <scols_init_debug@@SMARTCOLS_2.25+0xe4dc>  // b.none
   22ecc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22ed0:	add	x1, x1, #0xa90
   22ed4:	b	22e9c <scols_init_debug@@SMARTCOLS_2.25+0xe4cc>
   22ed8:	stp	x29, x30, [sp, #-416]!
   22edc:	mov	x29, sp
   22ee0:	stp	x19, x20, [sp, #16]
   22ee4:	mov	w19, w0
   22ee8:	add	x0, sp, #0x78
   22eec:	stp	x21, x22, [sp, #32]
   22ef0:	bl	7800 <sigemptyset@plt>
   22ef4:	mov	x4, #0x1                   	// #1
   22ef8:	mov	w3, #0x10000000            	// #268435456
   22efc:	add	x20, sp, #0x70
   22f00:	add	x21, sp, #0x108
   22f04:	mov	x1, x20
   22f08:	mov	x2, x21
   22f0c:	mov	w0, #0xd                   	// #13
   22f10:	str	x4, [sp, #112]
   22f14:	str	w3, [sp, #248]
   22f18:	bl	7a00 <sigaction@plt>
   22f1c:	strb	wzr, [sp, #89]
   22f20:	cmp	w19, #0x50
   22f24:	b.eq	22f6c <scols_init_debug@@SMARTCOLS_2.25+0xe59c>  // b.none
   22f28:	cmp	w19, #0x51
   22f2c:	b.eq	22fac <scols_init_debug@@SMARTCOLS_2.25+0xe5dc>  // b.none
   22f30:	cmp	w19, #0x3f
   22f34:	mov	w20, #0x0                   	// #0
   22f38:	b.eq	22f58 <scols_init_debug@@SMARTCOLS_2.25+0xe588>  // b.none
   22f3c:	mov	w2, #0x5                   	// #5
   22f40:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   22f44:	mov	x0, #0x0                   	// #0
   22f48:	add	x1, x1, #0xab0
   22f4c:	bl	7ec0 <dcgettext@plt>
   22f50:	mov	w1, w19
   22f54:	bl	7de0 <warnx@plt>
   22f58:	mov	w0, w20
   22f5c:	ldp	x19, x20, [sp, #16]
   22f60:	ldp	x21, x22, [sp, #32]
   22f64:	ldp	x29, x30, [sp], #416
   22f68:	ret
   22f6c:	bl	22da0 <scols_init_debug@@SMARTCOLS_2.25+0xe3d0>
   22f70:	mov	w20, w0
   22f74:	tbz	w0, #31, 230cc <scols_init_debug@@SMARTCOLS_2.25+0xe6fc>
   22f78:	strb	wzr, [sp, #80]
   22f7c:	mov	x1, x21
   22f80:	mov	x2, #0x0                   	// #0
   22f84:	mov	w0, #0xd                   	// #13
   22f88:	bl	7a00 <sigaction@plt>
   22f8c:	ldrb	w0, [sp, #80]
   22f90:	ldp	x21, x22, [sp, #32]
   22f94:	cmp	w0, #0x6
   22f98:	cset	w20, eq  // eq = none
   22f9c:	mov	w0, w20
   22fa0:	ldp	x19, x20, [sp, #16]
   22fa4:	ldp	x29, x30, [sp], #416
   22fa8:	ret
   22fac:	bl	22da0 <scols_init_debug@@SMARTCOLS_2.25+0xe3d0>
   22fb0:	mov	w20, w0
   22fb4:	tbnz	w0, #31, 22f78 <scols_init_debug@@SMARTCOLS_2.25+0xe5a8>
   22fb8:	add	x22, sp, #0x60
   22fbc:	stp	x23, x24, [sp, #48]
   22fc0:	add	x23, sp, #0x58
   22fc4:	str	x25, [sp, #64]
   22fc8:	mov	x25, #0xb280                	// #45696
   22fcc:	strb	w19, [sp, #88]
   22fd0:	bl	8050 <__errno_location@plt>
   22fd4:	mov	x24, x0
   22fd8:	mov	x19, #0x2                   	// #2
   22fdc:	movk	x25, #0xee6, lsl #16
   22fe0:	str	wzr, [x24]
   22fe4:	mov	x2, x19
   22fe8:	mov	x1, x23
   22fec:	mov	w0, w20
   22ff0:	bl	7a60 <write@plt>
   22ff4:	cmp	x0, #0x0
   22ff8:	b.le	23140 <scols_init_debug@@SMARTCOLS_2.25+0xe770>
   22ffc:	subs	x19, x19, x0
   23000:	add	x23, x23, x0
   23004:	ldr	w0, [x24]
   23008:	b.ne	23150 <scols_init_debug@@SMARTCOLS_2.25+0xe780>  // b.any
   2300c:	cmp	w0, #0xb
   23010:	b.ne	2302c <scols_init_debug@@SMARTCOLS_2.25+0xe65c>  // b.any
   23014:	mov	x2, #0xb280                	// #45696
   23018:	mov	x0, x22
   2301c:	movk	x2, #0xee6, lsl #16
   23020:	mov	x1, #0x0                   	// #0
   23024:	stp	xzr, x2, [sp, #96]
   23028:	bl	7c50 <nanosleep@plt>
   2302c:	mov	w0, #0x3                   	// #3
   23030:	strb	wzr, [sp, #80]
   23034:	stp	w20, w0, [sp, #96]
   23038:	b	2304c <scols_init_debug@@SMARTCOLS_2.25+0xe67c>
   2303c:	bl	8050 <__errno_location@plt>
   23040:	ldr	w0, [x0]
   23044:	cmp	w0, #0x4
   23048:	b.ne	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>  // b.any
   2304c:	mov	x0, x22
   23050:	mov	w2, #0x3e8                 	// #1000
   23054:	mov	x1, #0x1                   	// #1
   23058:	bl	77b0 <poll@plt>
   2305c:	tbnz	w0, #31, 2303c <scols_init_debug@@SMARTCOLS_2.25+0xe66c>
   23060:	cmp	w0, #0x1
   23064:	b.ne	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>  // b.any
   23068:	ldrh	w0, [sp, #102]
   2306c:	tst	x0, #0x3
   23070:	b.eq	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>  // b.none
   23074:	mov	x25, #0xb280                	// #45696
   23078:	add	x23, sp, #0x50
   2307c:	mov	w24, #0x0                   	// #0
   23080:	mov	x19, #0x2                   	// #2
   23084:	movk	x25, #0xee6, lsl #16
   23088:	strh	wzr, [sp, #80]
   2308c:	mov	x2, x19
   23090:	mov	x1, x23
   23094:	mov	w0, w20
   23098:	bl	7df0 <read@plt>
   2309c:	cmp	x0, #0x0
   230a0:	b.le	23180 <scols_init_debug@@SMARTCOLS_2.25+0xe7b0>
   230a4:	add	x23, x23, x0
   230a8:	subs	x19, x19, x0
   230ac:	mov	w24, #0x0                   	// #0
   230b0:	b.ne	2308c <scols_init_debug@@SMARTCOLS_2.25+0xe6bc>  // b.any
   230b4:	nop
   230b8:	mov	w0, w20
   230bc:	bl	79f0 <close@plt>
   230c0:	ldp	x23, x24, [sp, #48]
   230c4:	ldr	x25, [sp, #64]
   230c8:	b	22f7c <scols_init_debug@@SMARTCOLS_2.25+0xe5ac>
   230cc:	add	x22, sp, #0x60
   230d0:	stp	x23, x24, [sp, #48]
   230d4:	add	x23, sp, #0x58
   230d8:	str	x25, [sp, #64]
   230dc:	mov	x25, #0xb280                	// #45696
   230e0:	strb	w19, [sp, #88]
   230e4:	bl	8050 <__errno_location@plt>
   230e8:	mov	x24, x0
   230ec:	mov	x19, #0x2                   	// #2
   230f0:	movk	x25, #0xee6, lsl #16
   230f4:	nop
   230f8:	str	wzr, [x24]
   230fc:	mov	x2, x19
   23100:	mov	x1, x23
   23104:	mov	w0, w20
   23108:	bl	7a60 <write@plt>
   2310c:	cmp	x0, #0x0
   23110:	b.le	2316c <scols_init_debug@@SMARTCOLS_2.25+0xe79c>
   23114:	subs	x19, x19, x0
   23118:	add	x23, x23, x0
   2311c:	ldr	w0, [x24]
   23120:	b.eq	2300c <scols_init_debug@@SMARTCOLS_2.25+0xe63c>  // b.none
   23124:	cmp	w0, #0xb
   23128:	b.ne	230f8 <scols_init_debug@@SMARTCOLS_2.25+0xe728>  // b.any
   2312c:	mov	x0, x22
   23130:	mov	x1, #0x0                   	// #0
   23134:	stp	xzr, x25, [sp, #96]
   23138:	bl	7c50 <nanosleep@plt>
   2313c:	b	230f8 <scols_init_debug@@SMARTCOLS_2.25+0xe728>
   23140:	ldr	w0, [x24]
   23144:	cmp	w0, #0x4
   23148:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   2314c:	b.ne	2302c <scols_init_debug@@SMARTCOLS_2.25+0xe65c>  // b.any
   23150:	cmp	w0, #0xb
   23154:	b.ne	22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xe610>  // b.any
   23158:	mov	x0, x22
   2315c:	mov	x1, #0x0                   	// #0
   23160:	stp	xzr, x25, [sp, #96]
   23164:	bl	7c50 <nanosleep@plt>
   23168:	b	22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xe610>
   2316c:	ldr	w0, [x24]
   23170:	cmp	w0, #0x4
   23174:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   23178:	b.eq	23124 <scols_init_debug@@SMARTCOLS_2.25+0xe754>  // b.none
   2317c:	b	2302c <scols_init_debug@@SMARTCOLS_2.25+0xe65c>
   23180:	b.eq	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>  // b.none
   23184:	bl	8050 <__errno_location@plt>
   23188:	ldr	w0, [x0]
   2318c:	cmp	w0, #0xb
   23190:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   23194:	b.ne	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>  // b.any
   23198:	cmp	w24, #0x4
   2319c:	b.gt	230b8 <scols_init_debug@@SMARTCOLS_2.25+0xe6e8>
   231a0:	add	w24, w24, #0x1
   231a4:	mov	x0, x22
   231a8:	mov	x1, #0x0                   	// #0
   231ac:	stp	xzr, x25, [sp, #96]
   231b0:	bl	7c50 <nanosleep@plt>
   231b4:	b	2308c <scols_init_debug@@SMARTCOLS_2.25+0xe6bc>
   231b8:	stp	x29, x30, [sp, #-64]!
   231bc:	mov	x29, sp
   231c0:	stp	x19, x20, [sp, #16]
   231c4:	mov	x19, x0
   231c8:	stp	x21, x22, [sp, #32]
   231cc:	mov	x21, x1
   231d0:	mov	x22, x2
   231d4:	bl	8050 <__errno_location@plt>
   231d8:	str	wzr, [x0]
   231dc:	cbz	x19, 23258 <scols_init_debug@@SMARTCOLS_2.25+0xe888>
   231e0:	str	x23, [sp, #48]
   231e4:	ldrsb	w23, [x19]
   231e8:	cbz	w23, 23254 <scols_init_debug@@SMARTCOLS_2.25+0xe884>
   231ec:	mov	x20, x0
   231f0:	bl	7b60 <__ctype_b_loc@plt>
   231f4:	ldr	x0, [x0]
   231f8:	ldrh	w0, [x0, w23, sxtw #1]
   231fc:	tbz	w0, #11, 23254 <scols_init_debug@@SMARTCOLS_2.25+0xe884>
   23200:	mov	x1, x21
   23204:	mov	x0, x19
   23208:	mov	w2, #0xa                   	// #10
   2320c:	bl	7330 <strtoul@plt>
   23210:	str	w0, [x22]
   23214:	ldr	w0, [x20]
   23218:	cbnz	w0, 2323c <scols_init_debug@@SMARTCOLS_2.25+0xe86c>
   2321c:	ldr	x1, [x21]
   23220:	ldr	x23, [sp, #48]
   23224:	cmp	x1, x19
   23228:	b.eq	23258 <scols_init_debug@@SMARTCOLS_2.25+0xe888>  // b.none
   2322c:	ldp	x19, x20, [sp, #16]
   23230:	ldp	x21, x22, [sp, #32]
   23234:	ldp	x29, x30, [sp], #64
   23238:	ret
   2323c:	neg	w0, w0
   23240:	ldp	x19, x20, [sp, #16]
   23244:	ldp	x21, x22, [sp, #32]
   23248:	ldr	x23, [sp, #48]
   2324c:	ldp	x29, x30, [sp], #64
   23250:	ret
   23254:	ldr	x23, [sp, #48]
   23258:	mov	w0, #0xffffffea            	// #-22
   2325c:	b	2322c <scols_init_debug@@SMARTCOLS_2.25+0xe85c>
   23260:	stp	x29, x30, [sp, #-48]!
   23264:	mov	x29, sp
   23268:	stp	x19, x20, [sp, #16]
   2326c:	sxtw	x19, w0
   23270:	mov	x20, x2
   23274:	mov	x0, x19
   23278:	str	x21, [sp, #32]
   2327c:	mov	x21, x1
   23280:	bl	7a10 <__sched_cpualloc@plt>
   23284:	cbz	x0, 232ac <scols_init_debug@@SMARTCOLS_2.25+0xe8dc>
   23288:	cbz	x21, 2329c <scols_init_debug@@SMARTCOLS_2.25+0xe8cc>
   2328c:	add	x1, x19, #0x3f
   23290:	lsr	x1, x1, #6
   23294:	lsl	x1, x1, #3
   23298:	str	x1, [x21]
   2329c:	cbz	x20, 232ac <scols_init_debug@@SMARTCOLS_2.25+0xe8dc>
   232a0:	add	x19, x19, #0x3f
   232a4:	and	x19, x19, #0xffffffffffffffc0
   232a8:	str	x19, [x20]
   232ac:	ldp	x19, x20, [sp, #16]
   232b0:	ldr	x21, [sp, #32]
   232b4:	ldp	x29, x30, [sp], #48
   232b8:	ret
   232bc:	nop
   232c0:	b	7360 <__sched_cpufree@plt>
   232c4:	nop
   232c8:	stp	x29, x30, [sp, #-80]!
   232cc:	mov	x2, #0x0                   	// #0
   232d0:	mov	w0, #0x800                 	// #2048
   232d4:	mov	x29, sp
   232d8:	stp	x21, x22, [sp, #32]
   232dc:	add	x22, sp, #0x48
   232e0:	mov	x1, x22
   232e4:	bl	23260 <scols_init_debug@@SMARTCOLS_2.25+0xe890>
   232e8:	cbz	x0, 23394 <scols_init_debug@@SMARTCOLS_2.25+0xe9c4>
   232ec:	stp	x19, x20, [sp, #16]
   232f0:	mov	x19, x0
   232f4:	mov	w20, #0x800                 	// #2048
   232f8:	str	x23, [sp, #48]
   232fc:	mov	w23, #0xfffff               	// #1048575
   23300:	b	23320 <scols_init_debug@@SMARTCOLS_2.25+0xe950>
   23304:	bl	232c0 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   23308:	mov	x1, x22
   2330c:	mov	w0, w20
   23310:	mov	x2, #0x0                   	// #0
   23314:	bl	23260 <scols_init_debug@@SMARTCOLS_2.25+0xe890>
   23318:	mov	x19, x0
   2331c:	cbz	x0, 2338c <scols_init_debug@@SMARTCOLS_2.25+0xe9bc>
   23320:	ldr	x2, [sp, #72]
   23324:	mov	w1, #0x0                   	// #0
   23328:	mov	x0, x19
   2332c:	bl	7870 <memset@plt>
   23330:	ldr	x2, [sp, #72]
   23334:	mov	x3, x19
   23338:	mov	w1, #0x0                   	// #0
   2333c:	mov	x0, #0x7b                  	// #123
   23340:	bl	8100 <syscall@plt>
   23344:	mov	w21, w0
   23348:	tbz	w0, #31, 2336c <scols_init_debug@@SMARTCOLS_2.25+0xe99c>
   2334c:	bl	8050 <__errno_location@plt>
   23350:	mov	x1, x0
   23354:	mov	x0, x19
   23358:	ldr	w1, [x1]
   2335c:	cmp	w1, #0x16
   23360:	ccmp	w20, w23, #0x0, eq  // eq = none
   23364:	lsl	w20, w20, #1
   23368:	b.le	23304 <scols_init_debug@@SMARTCOLS_2.25+0xe934>
   2336c:	mov	x0, x19
   23370:	bl	232c0 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   23374:	ldp	x19, x20, [sp, #16]
   23378:	lsl	w0, w21, #3
   2337c:	ldr	x23, [sp, #48]
   23380:	ldp	x21, x22, [sp, #32]
   23384:	ldp	x29, x30, [sp], #80
   23388:	ret
   2338c:	ldp	x19, x20, [sp, #16]
   23390:	ldr	x23, [sp, #48]
   23394:	mov	w0, #0xffffffff            	// #-1
   23398:	b	23380 <scols_init_debug@@SMARTCOLS_2.25+0xe9b0>
   2339c:	nop
   233a0:	stp	x29, x30, [sp, #-96]!
   233a4:	cmp	xzr, x3, lsl #3
   233a8:	mov	x29, sp
   233ac:	stp	x23, x24, [sp, #48]
   233b0:	mov	x23, x0
   233b4:	stp	x27, x28, [sp, #80]
   233b8:	b.eq	23540 <scols_init_debug@@SMARTCOLS_2.25+0xeb70>  // b.none
   233bc:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   233c0:	mov	x27, x0
   233c4:	add	x24, x24, #0xb68
   233c8:	stp	x21, x22, [sp, #32]
   233cc:	mov	x21, x3
   233d0:	lsl	x22, x3, #3
   233d4:	stp	x25, x26, [sp, #64]
   233d8:	adrp	x25, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   233dc:	mov	x26, x2
   233e0:	add	x25, x25, #0xb50
   233e4:	mov	x28, x1
   233e8:	mov	w1, #0x0                   	// #0
   233ec:	stp	x19, x20, [sp, #16]
   233f0:	mov	x19, #0x0                   	// #0
   233f4:	nop
   233f8:	cmp	x21, x19, lsr #3
   233fc:	add	x20, x19, #0x1
   23400:	b.ls	23414 <scols_init_debug@@SMARTCOLS_2.25+0xea44>  // b.plast
   23404:	lsr	x0, x19, #6
   23408:	ldr	x0, [x26, x0, lsl #3]
   2340c:	lsr	x0, x0, x19
   23410:	tbnz	w0, #0, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xea78>
   23414:	mov	x19, x20
   23418:	cmp	x22, x19
   2341c:	b.hi	233f8 <scols_init_debug@@SMARTCOLS_2.25+0xea28>  // b.pmore
   23420:	ldp	x19, x20, [sp, #16]
   23424:	sub	x27, x27, w1, sxtw
   23428:	ldp	x21, x22, [sp, #32]
   2342c:	ldp	x25, x26, [sp, #64]
   23430:	strb	wzr, [x27]
   23434:	mov	x0, x23
   23438:	ldp	x23, x24, [sp, #48]
   2343c:	ldp	x27, x28, [sp, #80]
   23440:	ldp	x29, x30, [sp], #96
   23444:	ret
   23448:	cmp	x22, x20
   2344c:	b.ls	234e4 <scols_init_debug@@SMARTCOLS_2.25+0xeb14>  // b.plast
   23450:	cmp	x21, x20, lsr #3
   23454:	b.ls	234e4 <scols_init_debug@@SMARTCOLS_2.25+0xeb14>  // b.plast
   23458:	lsr	x0, x20, #6
   2345c:	ldr	x0, [x26, x0, lsl #3]
   23460:	lsr	x0, x0, x20
   23464:	tbz	w0, #0, 234e4 <scols_init_debug@@SMARTCOLS_2.25+0xeb14>
   23468:	add	x5, x19, #0x2
   2346c:	mvn	x3, x19
   23470:	b	2348c <scols_init_debug@@SMARTCOLS_2.25+0xeabc>
   23474:	cmp	x21, x5, lsr #3
   23478:	b.ls	2349c <scols_init_debug@@SMARTCOLS_2.25+0xeacc>  // b.plast
   2347c:	ldr	x6, [x26, x0, lsl #3]
   23480:	lsr	x6, x6, x5
   23484:	add	x5, x5, #0x1
   23488:	tbz	w6, #0, 2349c <scols_init_debug@@SMARTCOLS_2.25+0xeacc>
   2348c:	lsr	x0, x5, #6
   23490:	cmp	x22, x5
   23494:	add	x2, x3, x5
   23498:	b.ne	23474 <scols_init_debug@@SMARTCOLS_2.25+0xeaa4>  // b.any
   2349c:	cmp	x2, #0x1
   234a0:	b.eq	23520 <scols_init_debug@@SMARTCOLS_2.25+0xeb50>  // b.none
   234a4:	add	x20, x2, x19
   234a8:	mov	x3, x19
   234ac:	mov	x4, x20
   234b0:	mov	x2, x24
   234b4:	mov	x1, x28
   234b8:	mov	x0, x27
   234bc:	bl	7610 <snprintf@plt>
   234c0:	tbnz	w0, #31, 23500 <scols_init_debug@@SMARTCOLS_2.25+0xeb30>
   234c4:	cmp	x28, w0, sxtw
   234c8:	sxtw	x0, w0
   234cc:	b.ls	23500 <scols_init_debug@@SMARTCOLS_2.25+0xeb30>  // b.plast
   234d0:	add	x27, x27, x0
   234d4:	sub	x28, x28, x0
   234d8:	add	x19, x20, #0x1
   234dc:	mov	w1, #0x1                   	// #1
   234e0:	b	23418 <scols_init_debug@@SMARTCOLS_2.25+0xea48>
   234e4:	mov	x3, x19
   234e8:	mov	x2, x25
   234ec:	mov	x1, x28
   234f0:	mov	x0, x27
   234f4:	mov	x20, x19
   234f8:	bl	7610 <snprintf@plt>
   234fc:	tbz	w0, #31, 234c4 <scols_init_debug@@SMARTCOLS_2.25+0xeaf4>
   23500:	mov	x0, #0x0                   	// #0
   23504:	ldp	x19, x20, [sp, #16]
   23508:	ldp	x21, x22, [sp, #32]
   2350c:	ldp	x23, x24, [sp, #48]
   23510:	ldp	x25, x26, [sp, #64]
   23514:	ldp	x27, x28, [sp, #80]
   23518:	ldp	x29, x30, [sp], #96
   2351c:	ret
   23520:	mov	x3, x19
   23524:	mov	x4, x20
   23528:	mov	x1, x28
   2352c:	mov	x0, x27
   23530:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23534:	add	x2, x2, #0xb58
   23538:	bl	7610 <snprintf@plt>
   2353c:	b	234c0 <scols_init_debug@@SMARTCOLS_2.25+0xeaf0>
   23540:	mov	x27, x0
   23544:	b	23430 <scols_init_debug@@SMARTCOLS_2.25+0xea60>
   23548:	lsl	w6, w3, #3
   2354c:	mov	x12, x0
   23550:	subs	w6, w6, #0x4
   23554:	b.mi	23674 <scols_init_debug@@SMARTCOLS_2.25+0xeca4>  // b.first
   23558:	cbz	x1, 23674 <scols_init_debug@@SMARTCOLS_2.25+0xeca4>
   2355c:	mov	x8, x0
   23560:	sxtw	x5, w6
   23564:	mov	x0, #0x0                   	// #0
   23568:	b	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xebf0>
   2356c:	lsr	x7, x7, #6
   23570:	add	w10, w6, #0x3
   23574:	ldr	x9, [x2, x7, lsl #3]
   23578:	lsr	x7, x9, x10
   2357c:	tbz	w7, #0, 23648 <scols_init_debug@@SMARTCOLS_2.25+0xec78>
   23580:	orr	w4, w4, #0x8
   23584:	cmp	x0, #0x0
   23588:	csel	x0, x0, x8, ne  // ne = any
   2358c:	sxtb	w4, w4
   23590:	cmp	w4, #0x9
   23594:	add	w7, w4, #0x57
   23598:	b.le	23654 <scols_init_debug@@SMARTCOLS_2.25+0xec84>
   2359c:	mov	x4, x8
   235a0:	subs	w6, w6, #0x4
   235a4:	strb	w7, [x4], #1
   235a8:	b.mi	23668 <scols_init_debug@@SMARTCOLS_2.25+0xec98>  // b.first
   235ac:	sub	x7, x4, x12
   235b0:	sub	x5, x5, #0x4
   235b4:	cmp	x7, x1
   235b8:	b.eq	23668 <scols_init_debug@@SMARTCOLS_2.25+0xec98>  // b.none
   235bc:	mov	x8, x4
   235c0:	cmp	x3, x5, lsr #3
   235c4:	mov	w4, #0x0                   	// #0
   235c8:	b.ls	235dc <scols_init_debug@@SMARTCOLS_2.25+0xec0c>  // b.plast
   235cc:	lsr	x4, x5, #6
   235d0:	ldr	x4, [x2, x4, lsl #3]
   235d4:	lsr	x4, x4, x6
   235d8:	and	w4, w4, #0x1
   235dc:	add	x7, x5, #0x1
   235e0:	cmp	x3, x7, lsr #3
   235e4:	b.ls	23608 <scols_init_debug@@SMARTCOLS_2.25+0xec38>  // b.plast
   235e8:	lsr	x7, x7, #6
   235ec:	orr	w9, w4, #0x2
   235f0:	add	w11, w6, #0x1
   235f4:	ldr	x10, [x2, x7, lsl #3]
   235f8:	sxtb	w7, w9
   235fc:	lsr	x9, x10, x11
   23600:	tst	x9, #0x1
   23604:	csel	w4, w7, w4, ne  // ne = any
   23608:	add	x7, x5, #0x2
   2360c:	cmp	x3, x7, lsr #3
   23610:	b.ls	23634 <scols_init_debug@@SMARTCOLS_2.25+0xec64>  // b.plast
   23614:	lsr	x7, x7, #6
   23618:	orr	w9, w4, #0x4
   2361c:	add	w11, w6, #0x2
   23620:	ldr	x10, [x2, x7, lsl #3]
   23624:	sxtb	w7, w9
   23628:	lsr	x9, x10, x11
   2362c:	tst	x9, #0x1
   23630:	csel	w4, w7, w4, ne  // ne = any
   23634:	add	x7, x5, #0x3
   23638:	cmp	x0, #0x0
   2363c:	cset	w11, eq  // eq = none
   23640:	cmp	x3, x7, lsr #3
   23644:	b.hi	2356c <scols_init_debug@@SMARTCOLS_2.25+0xeb9c>  // b.pmore
   23648:	cmp	w4, #0x0
   2364c:	ccmp	w11, #0x0, #0x4, ne  // ne = any
   23650:	csel	x0, x0, x8, eq  // eq = none
   23654:	add	w7, w4, #0x30
   23658:	mov	x4, x8
   2365c:	subs	w6, w6, #0x4
   23660:	strb	w7, [x4], #1
   23664:	b.pl	235ac <scols_init_debug@@SMARTCOLS_2.25+0xebdc>  // b.nfrst
   23668:	strb	wzr, [x4]
   2366c:	cbz	x0, 2367c <scols_init_debug@@SMARTCOLS_2.25+0xecac>
   23670:	ret
   23674:	mov	x8, x12
   23678:	strb	wzr, [x8], #-1
   2367c:	mov	x0, x8
   23680:	ret
   23684:	nop
   23688:	stp	x29, x30, [sp, #-80]!
   2368c:	mov	x29, sp
   23690:	stp	x19, x20, [sp, #16]
   23694:	stp	x21, x22, [sp, #32]
   23698:	mov	x22, x1
   2369c:	stp	x23, x24, [sp, #48]
   236a0:	mov	x24, x0
   236a4:	mov	x23, x2
   236a8:	str	x25, [sp, #64]
   236ac:	bl	7340 <strlen@plt>
   236b0:	sxtw	x19, w0
   236b4:	cmp	w0, #0x1
   236b8:	sub	x19, x19, #0x1
   236bc:	add	x19, x24, x19
   236c0:	b.le	236d8 <scols_init_debug@@SMARTCOLS_2.25+0xed08>
   236c4:	mov	x0, x24
   236c8:	mov	w1, #0x7830                	// #30768
   236cc:	ldrh	w2, [x0], #2
   236d0:	cmp	w2, w1
   236d4:	csel	x24, x0, x24, eq  // eq = none
   236d8:	mov	x2, x23
   236dc:	mov	x0, x22
   236e0:	mov	w1, #0x0                   	// #0
   236e4:	bl	7870 <memset@plt>
   236e8:	cmp	x24, x19
   236ec:	mov	x20, #0x0                   	// #0
   236f0:	mov	x25, #0x1                   	// #1
   236f4:	b.hi	237dc <scols_init_debug@@SMARTCOLS_2.25+0xee0c>  // b.pmore
   236f8:	ldrsb	w21, [x19]
   236fc:	cmp	w21, #0x2c
   23700:	b.ne	2370c <scols_init_debug@@SMARTCOLS_2.25+0xed3c>  // b.any
   23704:	ldursb	w21, [x19, #-1]
   23708:	sub	x19, x19, #0x1
   2370c:	sub	w3, w21, #0x30
   23710:	cmp	w3, #0x9
   23714:	b.ls	23734 <scols_init_debug@@SMARTCOLS_2.25+0xed64>  // b.plast
   23718:	bl	7600 <__ctype_tolower_loc@plt>
   2371c:	ldr	x0, [x0]
   23720:	ldr	w3, [x0, w21, sxtw #2]
   23724:	sub	w0, w3, #0x61
   23728:	cmp	w0, #0x5
   2372c:	b.hi	237f8 <scols_init_debug@@SMARTCOLS_2.25+0xee28>  // b.pmore
   23730:	sub	w3, w3, #0x57
   23734:	tbz	w3, #0, 23754 <scols_init_debug@@SMARTCOLS_2.25+0xed84>
   23738:	cmp	x23, x20, lsr #3
   2373c:	b.ls	23754 <scols_init_debug@@SMARTCOLS_2.25+0xed84>  // b.plast
   23740:	lsr	x2, x20, #6
   23744:	lsl	x0, x25, x20
   23748:	ldr	x1, [x22, x2, lsl #3]
   2374c:	orr	x0, x1, x0
   23750:	str	x0, [x22, x2, lsl #3]
   23754:	tbz	w3, #1, 2377c <scols_init_debug@@SMARTCOLS_2.25+0xedac>
   23758:	add	w0, w20, #0x1
   2375c:	add	w1, w20, #0x1
   23760:	cmp	x23, x0, lsr #3
   23764:	b.ls	2377c <scols_init_debug@@SMARTCOLS_2.25+0xedac>  // b.plast
   23768:	lsr	x0, x0, #6
   2376c:	lsl	x1, x25, x1
   23770:	ldr	x2, [x22, x0, lsl #3]
   23774:	orr	x1, x2, x1
   23778:	str	x1, [x22, x0, lsl #3]
   2377c:	tbz	w3, #2, 237a4 <scols_init_debug@@SMARTCOLS_2.25+0xedd4>
   23780:	add	w0, w20, #0x2
   23784:	add	w1, w20, #0x2
   23788:	cmp	x23, x0, lsr #3
   2378c:	b.ls	237a4 <scols_init_debug@@SMARTCOLS_2.25+0xedd4>  // b.plast
   23790:	lsr	x0, x0, #6
   23794:	lsl	x1, x25, x1
   23798:	ldr	x2, [x22, x0, lsl #3]
   2379c:	orr	x1, x2, x1
   237a0:	str	x1, [x22, x0, lsl #3]
   237a4:	tbz	w3, #3, 237cc <scols_init_debug@@SMARTCOLS_2.25+0xedfc>
   237a8:	add	w0, w20, #0x3
   237ac:	add	w1, w20, #0x3
   237b0:	cmp	x23, x0, lsr #3
   237b4:	b.ls	237cc <scols_init_debug@@SMARTCOLS_2.25+0xedfc>  // b.plast
   237b8:	lsr	x0, x0, #6
   237bc:	lsl	x1, x25, x1
   237c0:	ldr	x2, [x22, x0, lsl #3]
   237c4:	orr	x1, x2, x1
   237c8:	str	x1, [x22, x0, lsl #3]
   237cc:	sub	x19, x19, #0x1
   237d0:	add	x20, x20, #0x4
   237d4:	cmp	x24, x19
   237d8:	b.ls	236f8 <scols_init_debug@@SMARTCOLS_2.25+0xed28>  // b.plast
   237dc:	mov	w0, #0x0                   	// #0
   237e0:	ldp	x19, x20, [sp, #16]
   237e4:	ldp	x21, x22, [sp, #32]
   237e8:	ldp	x23, x24, [sp, #48]
   237ec:	ldr	x25, [sp, #64]
   237f0:	ldp	x29, x30, [sp], #80
   237f4:	ret
   237f8:	mov	w0, #0xffffffff            	// #-1
   237fc:	ldp	x19, x20, [sp, #16]
   23800:	ldp	x21, x22, [sp, #32]
   23804:	ldp	x23, x24, [sp, #48]
   23808:	ldr	x25, [sp, #64]
   2380c:	ldp	x29, x30, [sp], #80
   23810:	ret
   23814:	nop
   23818:	stp	x29, x30, [sp, #-160]!
   2381c:	mov	x29, sp
   23820:	stp	x25, x26, [sp, #64]
   23824:	mov	w25, w3
   23828:	add	x3, sp, #0x90
   2382c:	str	x3, [sp, #112]
   23830:	add	x3, sp, #0x94
   23834:	stp	x19, x20, [sp, #16]
   23838:	mov	x19, x0
   2383c:	lsl	x20, x2, #3
   23840:	mov	x0, x1
   23844:	stp	x21, x22, [sp, #32]
   23848:	add	x22, sp, #0x98
   2384c:	stp	x23, x24, [sp, #48]
   23850:	add	x23, sp, #0x8c
   23854:	stp	x27, x28, [sp, #80]
   23858:	mov	x28, x1
   2385c:	mov	x27, x2
   23860:	mov	w1, #0x0                   	// #0
   23864:	str	x3, [sp, #120]
   23868:	str	xzr, [sp, #152]
   2386c:	bl	7870 <memset@plt>
   23870:	cbz	x19, 23940 <scols_init_debug@@SMARTCOLS_2.25+0xef70>
   23874:	mov	x0, x19
   23878:	mov	w1, #0x2c                  	// #44
   2387c:	bl	7ce0 <strchr@plt>
   23880:	mov	x21, x0
   23884:	cbz	x0, 2388c <scols_init_debug@@SMARTCOLS_2.25+0xeebc>
   23888:	add	x21, x0, #0x1
   2388c:	mov	x0, x19
   23890:	mov	x2, x23
   23894:	mov	x1, x22
   23898:	bl	231b8 <scols_init_debug@@SMARTCOLS_2.25+0xe7e8>
   2389c:	cbnz	w0, 23a04 <scols_init_debug@@SMARTCOLS_2.25+0xf034>
   238a0:	ldr	x2, [sp, #152]
   238a4:	mov	w26, #0x1                   	// #1
   238a8:	ldr	w19, [sp, #140]
   238ac:	stp	w19, w26, [sp, #144]
   238b0:	cbz	x2, 23978 <scols_init_debug@@SMARTCOLS_2.25+0xefa8>
   238b4:	mov	x0, x2
   238b8:	mov	w1, #0x2d                  	// #45
   238bc:	str	x2, [sp, #104]
   238c0:	bl	7ce0 <strchr@plt>
   238c4:	cbz	x0, 23978 <scols_init_debug@@SMARTCOLS_2.25+0xefa8>
   238c8:	ldr	x2, [sp, #104]
   238cc:	add	x24, x0, #0x1
   238d0:	mov	w1, #0x2c                  	// #44
   238d4:	mov	x0, x2
   238d8:	bl	7ce0 <strchr@plt>
   238dc:	mov	x5, x0
   238e0:	cbz	x0, 23988 <scols_init_debug@@SMARTCOLS_2.25+0xefb8>
   238e4:	add	x5, x0, #0x1
   238e8:	mov	w6, w26
   238ec:	cmp	x5, x24
   238f0:	mov	w2, w19
   238f4:	b.hi	23984 <scols_init_debug@@SMARTCOLS_2.25+0xefb4>  // b.pmore
   238f8:	mov	x1, #0x1                   	// #1
   238fc:	nop
   23900:	mov	w4, w19
   23904:	lsl	x0, x1, x19
   23908:	add	w19, w19, w6
   2390c:	cbz	w25, 23918 <scols_init_debug@@SMARTCOLS_2.25+0xef48>
   23910:	cmp	x20, x4
   23914:	b.ls	23958 <scols_init_debug@@SMARTCOLS_2.25+0xef88>  // b.plast
   23918:	lsr	x5, x4, #6
   2391c:	cmp	x27, x4, lsr #3
   23920:	b.ls	23930 <scols_init_debug@@SMARTCOLS_2.25+0xef60>  // b.plast
   23924:	ldr	x4, [x28, x5, lsl #3]
   23928:	orr	x4, x4, x0
   2392c:	str	x4, [x28, x5, lsl #3]
   23930:	cmp	w19, w2
   23934:	b.ls	23900 <scols_init_debug@@SMARTCOLS_2.25+0xef30>  // b.plast
   23938:	mov	x19, x21
   2393c:	cbnz	x19, 23874 <scols_init_debug@@SMARTCOLS_2.25+0xeea4>
   23940:	ldr	x0, [sp, #152]
   23944:	cbz	x0, 2395c <scols_init_debug@@SMARTCOLS_2.25+0xef8c>
   23948:	ldrsb	w0, [x0]
   2394c:	cmp	w0, #0x0
   23950:	cset	w0, ne  // ne = any
   23954:	b	2395c <scols_init_debug@@SMARTCOLS_2.25+0xef8c>
   23958:	mov	w0, #0x2                   	// #2
   2395c:	ldp	x19, x20, [sp, #16]
   23960:	ldp	x21, x22, [sp, #32]
   23964:	ldp	x23, x24, [sp, #48]
   23968:	ldp	x25, x26, [sp, #64]
   2396c:	ldp	x27, x28, [sp, #80]
   23970:	ldp	x29, x30, [sp], #160
   23974:	ret
   23978:	mov	w6, w26
   2397c:	mov	w2, w19
   23980:	b	238f8 <scols_init_debug@@SMARTCOLS_2.25+0xef28>
   23984:	mov	w26, #0x0                   	// #0
   23988:	ldr	x2, [sp, #112]
   2398c:	mov	x0, x24
   23990:	mov	x1, x22
   23994:	str	x5, [sp, #104]
   23998:	bl	231b8 <scols_init_debug@@SMARTCOLS_2.25+0xe7e8>
   2399c:	ldr	x5, [sp, #104]
   239a0:	cbnz	w0, 23a04 <scols_init_debug@@SMARTCOLS_2.25+0xf034>
   239a4:	ldr	x0, [sp, #152]
   239a8:	cbz	x0, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   239ac:	ldrsb	w1, [x0]
   239b0:	str	x5, [sp, #104]
   239b4:	cbz	w1, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   239b8:	mov	w1, #0x3a                  	// #58
   239bc:	bl	7ce0 <strchr@plt>
   239c0:	cbz	x0, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   239c4:	ldr	x5, [sp, #104]
   239c8:	add	x0, x0, #0x1
   239cc:	cmp	w26, #0x0
   239d0:	ccmp	x0, x5, #0x0, eq  // eq = none
   239d4:	b.cc	239ec <scols_init_debug@@SMARTCOLS_2.25+0xf01c>  // b.lo, b.ul, b.last
   239d8:	ldp	w19, w2, [sp, #140]
   239dc:	cmp	w19, w2
   239e0:	b.hi	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xf034>  // b.pmore
   239e4:	ldr	w6, [sp, #148]
   239e8:	b	238f8 <scols_init_debug@@SMARTCOLS_2.25+0xef28>
   239ec:	ldr	x2, [sp, #120]
   239f0:	mov	x1, x22
   239f4:	bl	231b8 <scols_init_debug@@SMARTCOLS_2.25+0xe7e8>
   239f8:	cbnz	w0, 23a04 <scols_init_debug@@SMARTCOLS_2.25+0xf034>
   239fc:	ldr	w0, [sp, #148]
   23a00:	cbnz	w0, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   23a04:	mov	w0, #0x1                   	// #1
   23a08:	ldp	x19, x20, [sp, #16]
   23a0c:	ldp	x21, x22, [sp, #32]
   23a10:	ldp	x23, x24, [sp, #48]
   23a14:	ldp	x25, x26, [sp, #64]
   23a18:	ldp	x27, x28, [sp, #80]
   23a1c:	ldp	x29, x30, [sp], #160
   23a20:	ret
   23a24:	nop
   23a28:	stp	x29, x30, [sp, #-272]!
   23a2c:	mov	x29, sp
   23a30:	stp	x19, x20, [sp, #16]
   23a34:	mov	x20, x1
   23a38:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   23a3c:	str	q0, [sp, #96]
   23a40:	str	q1, [sp, #112]
   23a44:	str	q2, [sp, #128]
   23a48:	str	q3, [sp, #144]
   23a4c:	str	q4, [sp, #160]
   23a50:	str	q5, [sp, #176]
   23a54:	str	q6, [sp, #192]
   23a58:	str	q7, [sp, #208]
   23a5c:	stp	x2, x3, [sp, #224]
   23a60:	stp	x4, x5, [sp, #240]
   23a64:	stp	x6, x7, [sp, #256]
   23a68:	cbz	x0, 23a78 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   23a6c:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   23a70:	ldr	w1, [x1, #2900]
   23a74:	tbz	w1, #24, 23ad4 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   23a78:	ldr	x19, [x19, #4016]
   23a7c:	add	x0, sp, #0x110
   23a80:	add	x5, sp, #0x110
   23a84:	stp	x0, x5, [sp, #64]
   23a88:	mov	w3, #0xffffff80            	// #-128
   23a8c:	add	x2, sp, #0xe0
   23a90:	mov	w4, #0xffffffd0            	// #-48
   23a94:	str	x2, [sp, #80]
   23a98:	mov	x1, x20
   23a9c:	stp	w4, w3, [sp, #88]
   23aa0:	add	x2, sp, #0x20
   23aa4:	ldp	x4, x5, [sp, #64]
   23aa8:	ldr	x0, [x19]
   23aac:	stp	x4, x5, [sp, #32]
   23ab0:	ldp	x4, x5, [sp, #80]
   23ab4:	stp	x4, x5, [sp, #48]
   23ab8:	bl	8020 <vfprintf@plt>
   23abc:	ldr	x1, [x19]
   23ac0:	mov	w0, #0xa                   	// #10
   23ac4:	bl	7560 <fputc@plt>
   23ac8:	ldp	x19, x20, [sp, #16]
   23acc:	ldp	x29, x30, [sp], #272
   23ad0:	ret
   23ad4:	ldr	x3, [x19, #4016]
   23ad8:	mov	x2, x0
   23adc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   23ae0:	add	x1, x1, #0xb28
   23ae4:	ldr	x0, [x3]
   23ae8:	bl	8170 <fprintf@plt>
   23aec:	b	23a78 <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   23af0:	stp	x29, x30, [sp, #-288]!
   23af4:	mov	x10, x0
   23af8:	mov	w9, #0xffffffc8            	// #-56
   23afc:	mov	x29, sp
   23b00:	str	x19, [sp, #16]
   23b04:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   23b08:	add	x11, sp, #0xe0
   23b0c:	add	x0, sp, #0x120
   23b10:	ldr	x19, [x19, #4016]
   23b14:	mov	w8, #0xffffff80            	// #-128
   23b18:	stp	x0, x0, [sp, #64]
   23b1c:	str	x11, [sp, #80]
   23b20:	stp	w9, w8, [sp, #88]
   23b24:	ldp	x12, x13, [sp, #64]
   23b28:	ldp	x8, x9, [sp, #80]
   23b2c:	ldr	x0, [x19]
   23b30:	stp	x12, x13, [sp, #32]
   23b34:	stp	x8, x9, [sp, #48]
   23b38:	str	q0, [sp, #96]
   23b3c:	str	q1, [sp, #112]
   23b40:	str	q2, [sp, #128]
   23b44:	str	q3, [sp, #144]
   23b48:	str	q4, [sp, #160]
   23b4c:	str	q5, [sp, #176]
   23b50:	str	q6, [sp, #192]
   23b54:	str	q7, [sp, #208]
   23b58:	stp	x1, x2, [sp, #232]
   23b5c:	mov	x1, x10
   23b60:	add	x2, sp, #0x20
   23b64:	stp	x3, x4, [sp, #248]
   23b68:	stp	x5, x6, [sp, #264]
   23b6c:	str	x7, [sp, #280]
   23b70:	bl	8020 <vfprintf@plt>
   23b74:	ldr	x1, [x19]
   23b78:	mov	w0, #0xa                   	// #10
   23b7c:	bl	7560 <fputc@plt>
   23b80:	ldr	x19, [sp, #16]
   23b84:	ldp	x29, x30, [sp], #288
   23b88:	ret
   23b8c:	nop
   23b90:	stp	x29, x30, [sp, #-80]!
   23b94:	mov	x29, sp
   23b98:	stp	x19, x20, [sp, #16]
   23b9c:	mov	x20, x2
   23ba0:	mov	x19, x0
   23ba4:	stp	x21, x22, [sp, #32]
   23ba8:	mov	x22, x1
   23bac:	bl	8050 <__errno_location@plt>
   23bb0:	ldp	x6, x7, [x20]
   23bb4:	str	wzr, [x0]
   23bb8:	ldp	x4, x5, [x20, #16]
   23bbc:	add	x19, x19, #0x20
   23bc0:	mov	x21, x0
   23bc4:	mov	x2, x22
   23bc8:	add	x3, sp, #0x30
   23bcc:	mov	x0, x19
   23bd0:	mov	x1, #0x1000                	// #4096
   23bd4:	stp	x6, x7, [sp, #48]
   23bd8:	stp	x4, x5, [sp, #64]
   23bdc:	bl	7f10 <vsnprintf@plt>
   23be0:	tbnz	w0, #31, 23c20 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   23be4:	cmp	w0, #0xfff
   23be8:	b.gt	23c00 <scols_init_debug@@SMARTCOLS_2.25+0xf230>
   23bec:	mov	x0, x19
   23bf0:	ldp	x19, x20, [sp, #16]
   23bf4:	ldp	x21, x22, [sp, #32]
   23bf8:	ldp	x29, x30, [sp], #80
   23bfc:	ret
   23c00:	mov	w0, #0x24                  	// #36
   23c04:	str	w0, [x21]
   23c08:	mov	x19, #0x0                   	// #0
   23c0c:	mov	x0, x19
   23c10:	ldp	x19, x20, [sp, #16]
   23c14:	ldp	x21, x22, [sp, #32]
   23c18:	ldp	x29, x30, [sp], #80
   23c1c:	ret
   23c20:	ldr	w0, [x21]
   23c24:	mov	x19, #0x0                   	// #0
   23c28:	cbnz	w0, 23bec <scols_init_debug@@SMARTCOLS_2.25+0xf21c>
   23c2c:	mov	w0, #0x16                  	// #22
   23c30:	str	w0, [x21]
   23c34:	b	23bec <scols_init_debug@@SMARTCOLS_2.25+0xf21c>
   23c38:	stp	x29, x30, [sp, #-32]!
   23c3c:	mov	x29, sp
   23c40:	ldr	x3, [x0, #24]
   23c44:	ldr	x4, [x0, #8]
   23c48:	str	x19, [sp, #16]
   23c4c:	cbz	x3, 23cb4 <scols_init_debug@@SMARTCOLS_2.25+0xf2e4>
   23c50:	cbz	x4, 23cc8 <scols_init_debug@@SMARTCOLS_2.25+0xf2f8>
   23c54:	ldrsb	w1, [x4]
   23c58:	add	x19, x0, #0x20
   23c5c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23c60:	mov	x0, x19
   23c64:	cmp	w1, #0x2f
   23c68:	add	x2, x2, #0xb78
   23c6c:	cinc	x4, x4, eq  // eq = none
   23c70:	mov	x1, #0x1000                	// #4096
   23c74:	bl	7610 <snprintf@plt>
   23c78:	tbnz	w0, #31, 23cdc <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   23c7c:	cmp	w0, #0xfff
   23c80:	b.gt	23c94 <scols_init_debug@@SMARTCOLS_2.25+0xf2c4>
   23c84:	mov	x0, x19
   23c88:	ldr	x19, [sp, #16]
   23c8c:	ldp	x29, x30, [sp], #32
   23c90:	ret
   23c94:	bl	8050 <__errno_location@plt>
   23c98:	mov	x19, #0x0                   	// #0
   23c9c:	mov	w1, #0x24                  	// #36
   23ca0:	str	w1, [x0]
   23ca4:	mov	x0, x19
   23ca8:	ldr	x19, [sp, #16]
   23cac:	ldp	x29, x30, [sp], #32
   23cb0:	ret
   23cb4:	mov	x19, x4
   23cb8:	mov	x0, x19
   23cbc:	ldr	x19, [sp, #16]
   23cc0:	ldp	x29, x30, [sp], #32
   23cc4:	ret
   23cc8:	mov	x19, x3
   23ccc:	mov	x0, x19
   23cd0:	ldr	x19, [sp, #16]
   23cd4:	ldp	x29, x30, [sp], #32
   23cd8:	ret
   23cdc:	mov	x19, #0x0                   	// #0
   23ce0:	b	23c84 <scols_init_debug@@SMARTCOLS_2.25+0xf2b4>
   23ce4:	nop
   23ce8:	stp	x29, x30, [sp, #-64]!
   23cec:	mov	x29, sp
   23cf0:	stp	x19, x20, [sp, #16]
   23cf4:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   23cf8:	ldr	w0, [x19, #2900]
   23cfc:	cbz	w0, 23d0c <scols_init_debug@@SMARTCOLS_2.25+0xf33c>
   23d00:	ldp	x19, x20, [sp, #16]
   23d04:	ldp	x29, x30, [sp], #64
   23d08:	ret
   23d0c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23d10:	add	x0, x0, #0xb80
   23d14:	bl	8070 <getenv@plt>
   23d18:	mov	w1, #0x2                   	// #2
   23d1c:	cbz	x0, 23d60 <scols_init_debug@@SMARTCOLS_2.25+0xf390>
   23d20:	add	x1, sp, #0x38
   23d24:	mov	w2, #0x0                   	// #0
   23d28:	str	x21, [sp, #32]
   23d2c:	bl	7330 <strtoul@plt>
   23d30:	mov	x20, x0
   23d34:	mov	w21, w0
   23d38:	ldr	x0, [sp, #56]
   23d3c:	cbz	x0, 23d50 <scols_init_debug@@SMARTCOLS_2.25+0xf380>
   23d40:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   23d44:	add	x1, x1, #0xca0
   23d48:	bl	7b30 <strcmp@plt>
   23d4c:	cbz	w0, 23d70 <scols_init_debug@@SMARTCOLS_2.25+0xf3a0>
   23d50:	str	w20, [x19, #2900]
   23d54:	mov	w1, #0x2                   	// #2
   23d58:	cbnz	w20, 23d78 <scols_init_debug@@SMARTCOLS_2.25+0xf3a8>
   23d5c:	ldr	x21, [sp, #32]
   23d60:	str	w1, [x19, #2900]
   23d64:	ldp	x19, x20, [sp, #16]
   23d68:	ldp	x29, x30, [sp], #64
   23d6c:	ret
   23d70:	mov	w21, #0xffff                	// #65535
   23d74:	str	w21, [x19, #2900]
   23d78:	bl	7510 <getuid@plt>
   23d7c:	mov	w20, w0
   23d80:	bl	7480 <geteuid@plt>
   23d84:	cmp	w20, w0
   23d88:	b.eq	23dd4 <scols_init_debug@@SMARTCOLS_2.25+0xf404>  // b.none
   23d8c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   23d90:	orr	w21, w21, #0x1000000
   23d94:	str	w21, [x19, #2900]
   23d98:	ldr	x0, [x0, #4016]
   23d9c:	ldr	x20, [x0]
   23da0:	bl	76b0 <getpid@plt>
   23da4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23da8:	mov	w2, w0
   23dac:	add	x3, x3, #0xb90
   23db0:	mov	x0, x20
   23db4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   23db8:	add	x1, x1, #0xce8
   23dbc:	bl	8170 <fprintf@plt>
   23dc0:	ldr	w1, [x19, #2900]
   23dc4:	ldr	x21, [sp, #32]
   23dc8:	orr	w1, w1, #0x2
   23dcc:	str	w1, [x19, #2900]
   23dd0:	b	23d64 <scols_init_debug@@SMARTCOLS_2.25+0xf394>
   23dd4:	bl	7c00 <getgid@plt>
   23dd8:	mov	w20, w0
   23ddc:	bl	7440 <getegid@plt>
   23de0:	cmp	w20, w0
   23de4:	b.ne	23d8c <scols_init_debug@@SMARTCOLS_2.25+0xf3bc>  // b.any
   23de8:	orr	w1, w21, #0x2
   23dec:	str	w1, [x19, #2900]
   23df0:	ldr	x21, [sp, #32]
   23df4:	b	23d64 <scols_init_debug@@SMARTCOLS_2.25+0xf394>
   23df8:	cbz	x0, 23e08 <scols_init_debug@@SMARTCOLS_2.25+0xf438>
   23dfc:	ldr	w1, [x0, #16]
   23e00:	add	w1, w1, #0x1
   23e04:	str	w1, [x0, #16]
   23e08:	ret
   23e0c:	nop
   23e10:	stp	x29, x30, [sp, #-48]!
   23e14:	mov	x29, sp
   23e18:	stp	x19, x20, [sp, #16]
   23e1c:	mov	x20, x0
   23e20:	ldr	w0, [x0]
   23e24:	tbz	w0, #31, 23ec8 <scols_init_debug@@SMARTCOLS_2.25+0xf4f8>
   23e28:	mov	x19, x1
   23e2c:	cbz	x1, 23e40 <scols_init_debug@@SMARTCOLS_2.25+0xf470>
   23e30:	mov	x0, x1
   23e34:	bl	79b0 <strdup@plt>
   23e38:	mov	x19, x0
   23e3c:	cbz	x0, 23eec <scols_init_debug@@SMARTCOLS_2.25+0xf51c>
   23e40:	ldr	x0, [x20, #24]
   23e44:	bl	7bd0 <free@plt>
   23e48:	str	x19, [x20, #24]
   23e4c:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   23e50:	ldr	w1, [x0, #2900]
   23e54:	and	w0, w1, #0x4
   23e58:	tbnz	w1, #2, 23e68 <scols_init_debug@@SMARTCOLS_2.25+0xf498>
   23e5c:	ldp	x19, x20, [sp, #16]
   23e60:	ldp	x29, x30, [sp], #48
   23e64:	ret
   23e68:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   23e6c:	str	x21, [sp, #32]
   23e70:	ldr	x0, [x0, #4016]
   23e74:	ldr	x21, [x0]
   23e78:	bl	76b0 <getpid@plt>
   23e7c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23e80:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23e84:	add	x4, x4, #0x80
   23e88:	add	x3, x3, #0xb90
   23e8c:	mov	w2, w0
   23e90:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   23e94:	mov	x0, x21
   23e98:	add	x1, x1, #0xb50
   23e9c:	bl	8170 <fprintf@plt>
   23ea0:	mov	x2, x19
   23ea4:	mov	x0, x20
   23ea8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23eac:	add	x1, x1, #0xbb8
   23eb0:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   23eb4:	mov	w0, #0x0                   	// #0
   23eb8:	ldp	x19, x20, [sp, #16]
   23ebc:	ldr	x21, [sp, #32]
   23ec0:	ldp	x29, x30, [sp], #48
   23ec4:	ret
   23ec8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23ecc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23ed0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23ed4:	add	x3, x3, #0xd48
   23ed8:	add	x1, x1, #0xb98
   23edc:	add	x0, x0, #0xba8
   23ee0:	mov	w2, #0x6d                  	// #109
   23ee4:	str	x21, [sp, #32]
   23ee8:	bl	8040 <__assert_fail@plt>
   23eec:	mov	w0, #0xfffffff4            	// #-12
   23ef0:	b	23e5c <scols_init_debug@@SMARTCOLS_2.25+0xf48c>
   23ef4:	nop
   23ef8:	cbz	x0, 23f04 <scols_init_debug@@SMARTCOLS_2.25+0xf534>
   23efc:	ldr	x0, [x0, #24]
   23f00:	ret
   23f04:	mov	x0, #0x0                   	// #0
   23f08:	ret
   23f0c:	nop
   23f10:	stp	x29, x30, [sp, #-48]!
   23f14:	mov	x29, sp
   23f18:	stp	x19, x20, [sp, #16]
   23f1c:	mov	x20, x0
   23f20:	mov	x19, x1
   23f24:	cbz	x1, 23f38 <scols_init_debug@@SMARTCOLS_2.25+0xf568>
   23f28:	mov	x0, x1
   23f2c:	bl	79b0 <strdup@plt>
   23f30:	mov	x19, x0
   23f34:	cbz	x0, 23fd4 <scols_init_debug@@SMARTCOLS_2.25+0xf604>
   23f38:	ldr	w0, [x20]
   23f3c:	tbnz	w0, #31, 23f4c <scols_init_debug@@SMARTCOLS_2.25+0xf57c>
   23f40:	bl	79f0 <close@plt>
   23f44:	mov	w0, #0xffffffff            	// #-1
   23f48:	str	w0, [x20]
   23f4c:	ldr	x0, [x20, #8]
   23f50:	bl	7bd0 <free@plt>
   23f54:	str	x19, [x20, #8]
   23f58:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   23f5c:	ldr	w1, [x0, #2900]
   23f60:	and	w0, w1, #0x4
   23f64:	tbnz	w1, #2, 23f74 <scols_init_debug@@SMARTCOLS_2.25+0xf5a4>
   23f68:	ldp	x19, x20, [sp, #16]
   23f6c:	ldp	x29, x30, [sp], #48
   23f70:	ret
   23f74:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   23f78:	str	x21, [sp, #32]
   23f7c:	ldr	x0, [x0, #4016]
   23f80:	ldr	x21, [x0]
   23f84:	bl	76b0 <getpid@plt>
   23f88:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23f8c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23f90:	add	x4, x4, #0x80
   23f94:	add	x3, x3, #0xb90
   23f98:	mov	w2, w0
   23f9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   23fa0:	mov	x0, x21
   23fa4:	add	x1, x1, #0xb50
   23fa8:	bl	8170 <fprintf@plt>
   23fac:	mov	x2, x19
   23fb0:	mov	x0, x20
   23fb4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   23fb8:	add	x1, x1, #0xbd0
   23fbc:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   23fc0:	mov	w0, #0x0                   	// #0
   23fc4:	ldp	x19, x20, [sp, #16]
   23fc8:	ldr	x21, [sp, #32]
   23fcc:	ldp	x29, x30, [sp], #48
   23fd0:	ret
   23fd4:	mov	w0, #0xfffffff4            	// #-12
   23fd8:	b	23f68 <scols_init_debug@@SMARTCOLS_2.25+0xf598>
   23fdc:	nop
   23fe0:	cbz	x0, 23fec <scols_init_debug@@SMARTCOLS_2.25+0xf61c>
   23fe4:	ldr	x0, [x0, #8]
   23fe8:	ret
   23fec:	mov	x0, #0x0                   	// #0
   23ff0:	ret
   23ff4:	nop
   23ff8:	stp	x29, x30, [sp, #-32]!
   23ffc:	adrp	x3, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24000:	mov	x29, sp
   24004:	stp	x19, x20, [sp, #16]
   24008:	mov	x19, x0
   2400c:	ldr	w0, [x3, #2900]
   24010:	str	x1, [x19, #4128]
   24014:	str	x2, [x19, #4136]
   24018:	tbnz	w0, #2, 2402c <scols_init_debug@@SMARTCOLS_2.25+0xf65c>
   2401c:	mov	w0, #0x0                   	// #0
   24020:	ldp	x19, x20, [sp, #16]
   24024:	ldp	x29, x30, [sp], #32
   24028:	ret
   2402c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24030:	ldr	x0, [x0, #4016]
   24034:	ldr	x20, [x0]
   24038:	bl	76b0 <getpid@plt>
   2403c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24040:	mov	w2, w0
   24044:	add	x4, x4, #0x80
   24048:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2404c:	add	x3, x3, #0xb90
   24050:	mov	x0, x20
   24054:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24058:	add	x1, x1, #0xb50
   2405c:	bl	8170 <fprintf@plt>
   24060:	mov	x0, x19
   24064:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24068:	add	x1, x1, #0xbe0
   2406c:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24070:	mov	w0, #0x0                   	// #0
   24074:	ldp	x19, x20, [sp, #16]
   24078:	ldp	x29, x30, [sp], #32
   2407c:	ret
   24080:	cbz	x0, 2408c <scols_init_debug@@SMARTCOLS_2.25+0xf6bc>
   24084:	ldr	x0, [x0, #4128]
   24088:	ret
   2408c:	mov	x0, #0x0                   	// #0
   24090:	ret
   24094:	nop
   24098:	mov	x2, x0
   2409c:	mov	w0, #0x0                   	// #0
   240a0:	str	x1, [x2, #4144]
   240a4:	ret
   240a8:	stp	x29, x30, [sp, #-48]!
   240ac:	mov	x29, sp
   240b0:	stp	x19, x20, [sp, #16]
   240b4:	cbz	x0, 241a4 <scols_init_debug@@SMARTCOLS_2.25+0xf7d4>
   240b8:	ldr	x1, [x0, #8]
   240bc:	mov	x19, x0
   240c0:	cbz	x1, 2417c <scols_init_debug@@SMARTCOLS_2.25+0xf7ac>
   240c4:	ldr	w1, [x0]
   240c8:	tbnz	w1, #31, 240dc <scols_init_debug@@SMARTCOLS_2.25+0xf70c>
   240cc:	mov	w0, w1
   240d0:	ldp	x19, x20, [sp, #16]
   240d4:	ldp	x29, x30, [sp], #48
   240d8:	ret
   240dc:	bl	23c38 <scols_init_debug@@SMARTCOLS_2.25+0xf268>
   240e0:	mov	x20, x0
   240e4:	cbz	x0, 2416c <scols_init_debug@@SMARTCOLS_2.25+0xf79c>
   240e8:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   240ec:	ldr	w0, [x0, #2900]
   240f0:	tbnz	w0, #2, 24118 <scols_init_debug@@SMARTCOLS_2.25+0xf748>
   240f4:	mov	x0, x20
   240f8:	mov	w1, #0x80000               	// #524288
   240fc:	bl	7790 <open@plt>
   24100:	str	w0, [x19]
   24104:	mov	w1, w0
   24108:	mov	w0, w1
   2410c:	ldp	x19, x20, [sp, #16]
   24110:	ldp	x29, x30, [sp], #48
   24114:	ret
   24118:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2411c:	str	x21, [sp, #32]
   24120:	ldr	x0, [x0, #4016]
   24124:	ldr	x21, [x0]
   24128:	bl	76b0 <getpid@plt>
   2412c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24130:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24134:	add	x4, x4, #0x80
   24138:	add	x3, x3, #0xb90
   2413c:	mov	w2, w0
   24140:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24144:	mov	x0, x21
   24148:	add	x1, x1, #0xb50
   2414c:	bl	8170 <fprintf@plt>
   24150:	mov	x2, x20
   24154:	mov	x0, x19
   24158:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2415c:	add	x1, x1, #0xc08
   24160:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24164:	ldr	x21, [sp, #32]
   24168:	b	240f4 <scols_init_debug@@SMARTCOLS_2.25+0xf724>
   2416c:	bl	8050 <__errno_location@plt>
   24170:	ldr	w1, [x0]
   24174:	neg	w1, w1
   24178:	b	240cc <scols_init_debug@@SMARTCOLS_2.25+0xf6fc>
   2417c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24180:	add	x3, x3, #0xd48
   24184:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24188:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2418c:	add	x3, x3, #0x18
   24190:	add	x1, x1, #0xb98
   24194:	add	x0, x0, #0xbf8
   24198:	mov	w2, #0xc9                  	// #201
   2419c:	str	x21, [sp, #32]
   241a0:	bl	8040 <__assert_fail@plt>
   241a4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   241a8:	add	x3, x3, #0xd48
   241ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   241b0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   241b4:	add	x3, x3, #0x18
   241b8:	add	x1, x1, #0xb98
   241bc:	add	x0, x0, #0xbf0
   241c0:	mov	w2, #0xc8                  	// #200
   241c4:	str	x21, [sp, #32]
   241c8:	bl	8040 <__assert_fail@plt>
   241cc:	nop
   241d0:	stp	x29, x30, [sp, #-32]!
   241d4:	mov	x29, sp
   241d8:	stp	x19, x20, [sp, #16]
   241dc:	cbz	x0, 2425c <scols_init_debug@@SMARTCOLS_2.25+0xf88c>
   241e0:	mov	x19, x0
   241e4:	ldr	w0, [x0]
   241e8:	tbnz	w0, #31, 24204 <scols_init_debug@@SMARTCOLS_2.25+0xf834>
   241ec:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   241f0:	ldr	w1, [x1, #2900]
   241f4:	tbnz	w1, #2, 24210 <scols_init_debug@@SMARTCOLS_2.25+0xf840>
   241f8:	bl	79f0 <close@plt>
   241fc:	mov	w0, #0xffffffff            	// #-1
   24200:	str	w0, [x19]
   24204:	ldp	x19, x20, [sp, #16]
   24208:	ldp	x29, x30, [sp], #32
   2420c:	ret
   24210:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24214:	ldr	x0, [x0, #4016]
   24218:	ldr	x20, [x0]
   2421c:	bl	76b0 <getpid@plt>
   24220:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24224:	mov	w2, w0
   24228:	add	x4, x4, #0x80
   2422c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24230:	add	x3, x3, #0xb90
   24234:	mov	x0, x20
   24238:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2423c:	add	x1, x1, #0xb50
   24240:	bl	8170 <fprintf@plt>
   24244:	mov	x0, x19
   24248:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2424c:	add	x1, x1, #0xc20
   24250:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24254:	ldr	w0, [x19]
   24258:	b	241f8 <scols_init_debug@@SMARTCOLS_2.25+0xf828>
   2425c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24260:	add	x3, x3, #0xd48
   24264:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24268:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2426c:	add	x3, x3, #0x30
   24270:	add	x1, x1, #0xb98
   24274:	add	x0, x0, #0xbf0
   24278:	mov	w2, #0xda                  	// #218
   2427c:	bl	8040 <__assert_fail@plt>
   24280:	cbz	x0, 242fc <scols_init_debug@@SMARTCOLS_2.25+0xf92c>
   24284:	stp	x29, x30, [sp, #-32]!
   24288:	mov	x29, sp
   2428c:	stp	x19, x20, [sp, #16]
   24290:	mov	x19, x0
   24294:	ldr	w0, [x0, #16]
   24298:	sub	w0, w0, #0x1
   2429c:	str	w0, [x19, #16]
   242a0:	cmp	w0, #0x0
   242a4:	b.le	242b4 <scols_init_debug@@SMARTCOLS_2.25+0xf8e4>
   242a8:	ldp	x19, x20, [sp, #16]
   242ac:	ldp	x29, x30, [sp], #32
   242b0:	ret
   242b4:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   242b8:	ldr	w0, [x0, #2900]
   242bc:	tbnz	w0, #2, 24300 <scols_init_debug@@SMARTCOLS_2.25+0xf930>
   242c0:	ldr	x0, [x19, #4128]
   242c4:	cbz	x0, 242d4 <scols_init_debug@@SMARTCOLS_2.25+0xf904>
   242c8:	ldr	x1, [x19, #4136]
   242cc:	mov	x0, x19
   242d0:	blr	x1
   242d4:	mov	x0, x19
   242d8:	bl	241d0 <scols_init_debug@@SMARTCOLS_2.25+0xf800>
   242dc:	ldr	x0, [x19, #8]
   242e0:	bl	7bd0 <free@plt>
   242e4:	ldr	x0, [x19, #24]
   242e8:	bl	7bd0 <free@plt>
   242ec:	mov	x0, x19
   242f0:	ldp	x19, x20, [sp, #16]
   242f4:	ldp	x29, x30, [sp], #32
   242f8:	b	7bd0 <free@plt>
   242fc:	ret
   24300:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24304:	ldr	x0, [x0, #4016]
   24308:	ldr	x20, [x0]
   2430c:	bl	76b0 <getpid@plt>
   24310:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24314:	mov	w2, w0
   24318:	add	x4, x4, #0x80
   2431c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24320:	add	x3, x3, #0xb90
   24324:	mov	x0, x20
   24328:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2432c:	add	x1, x1, #0xb50
   24330:	bl	8170 <fprintf@plt>
   24334:	mov	x0, x19
   24338:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2433c:	add	x1, x1, #0xb70
   24340:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24344:	b	242c0 <scols_init_debug@@SMARTCOLS_2.25+0xf8f0>
   24348:	stp	x29, x30, [sp, #-304]!
   2434c:	mov	x29, sp
   24350:	stp	x19, x20, [sp, #16]
   24354:	mov	x20, x0
   24358:	mov	x0, #0x1                   	// #1
   2435c:	str	q0, [sp, #112]
   24360:	str	q1, [sp, #128]
   24364:	str	q2, [sp, #144]
   24368:	str	q3, [sp, #160]
   2436c:	str	q4, [sp, #176]
   24370:	str	q5, [sp, #192]
   24374:	str	q6, [sp, #208]
   24378:	str	q7, [sp, #224]
   2437c:	stp	x1, x2, [sp, #248]
   24380:	mov	x1, #0x1038                	// #4152
   24384:	stp	x3, x4, [sp, #264]
   24388:	stp	x5, x6, [sp, #280]
   2438c:	str	x7, [sp, #296]
   24390:	bl	7900 <calloc@plt>
   24394:	mov	x19, x0
   24398:	cbz	x0, 24404 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>
   2439c:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   243a0:	ldr	w0, [x0, #2900]
   243a4:	tbnz	w0, #2, 24414 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   243a8:	mov	w0, #0x1                   	// #1
   243ac:	mov	w1, #0xffffffff            	// #-1
   243b0:	str	w1, [x19]
   243b4:	str	w0, [x19, #16]
   243b8:	cbz	x20, 24404 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>
   243bc:	add	x1, sp, #0x130
   243c0:	stp	x1, x1, [sp, #80]
   243c4:	add	x2, sp, #0xf0
   243c8:	mov	w0, #0xffffffc8            	// #-56
   243cc:	mov	w3, #0xffffff80            	// #-128
   243d0:	str	x2, [sp, #96]
   243d4:	mov	x1, x20
   243d8:	stp	w0, w3, [sp, #104]
   243dc:	add	x2, sp, #0x30
   243e0:	ldp	x4, x5, [sp, #80]
   243e4:	stp	x4, x5, [sp, #48]
   243e8:	add	x0, x19, #0x8
   243ec:	ldp	x4, x5, [sp, #96]
   243f0:	stp	x4, x5, [sp, #64]
   243f4:	bl	7c60 <vasprintf@plt>
   243f8:	tbnz	w0, #31, 24464 <scols_init_debug@@SMARTCOLS_2.25+0xfa94>
   243fc:	ldr	x0, [x19, #8]
   24400:	cbz	x0, 24464 <scols_init_debug@@SMARTCOLS_2.25+0xfa94>
   24404:	mov	x0, x19
   24408:	ldp	x19, x20, [sp, #16]
   2440c:	ldp	x29, x30, [sp], #304
   24410:	ret
   24414:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24418:	str	x21, [sp, #32]
   2441c:	ldr	x0, [x0, #4016]
   24420:	ldr	x21, [x0]
   24424:	bl	76b0 <getpid@plt>
   24428:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2442c:	mov	w2, w0
   24430:	add	x4, x4, #0x80
   24434:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24438:	add	x3, x3, #0xb90
   2443c:	mov	x0, x21
   24440:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24444:	add	x1, x1, #0xb50
   24448:	bl	8170 <fprintf@plt>
   2444c:	mov	x0, x19
   24450:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24454:	add	x1, x1, #0xb68
   24458:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   2445c:	ldr	x21, [sp, #32]
   24460:	b	243a8 <scols_init_debug@@SMARTCOLS_2.25+0xf9d8>
   24464:	mov	x0, x19
   24468:	mov	x19, #0x0                   	// #0
   2446c:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   24470:	b	24404 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>
   24474:	nop
   24478:	cbz	x0, 2448c <scols_init_debug@@SMARTCOLS_2.25+0xfabc>
   2447c:	ldr	w0, [x0]
   24480:	mvn	w0, w0
   24484:	lsr	w0, w0, #31
   24488:	ret
   2448c:	mov	w0, #0x0                   	// #0
   24490:	ret
   24494:	nop
   24498:	stp	x29, x30, [sp, #-272]!
   2449c:	mov	x29, sp
   244a0:	stp	x19, x20, [sp, #16]
   244a4:	mov	x20, x2
   244a8:	stp	x21, x22, [sp, #32]
   244ac:	mov	x21, x1
   244b0:	str	q0, [sp, #112]
   244b4:	str	q1, [sp, #128]
   244b8:	str	q2, [sp, #144]
   244bc:	str	q3, [sp, #160]
   244c0:	str	q4, [sp, #176]
   244c4:	str	q5, [sp, #192]
   244c8:	str	q6, [sp, #208]
   244cc:	str	q7, [sp, #224]
   244d0:	stp	x4, x5, [sp, #240]
   244d4:	stp	x6, x7, [sp, #256]
   244d8:	cbz	x3, 24598 <scols_init_debug@@SMARTCOLS_2.25+0xfbc8>
   244dc:	add	x5, sp, #0x110
   244e0:	stp	x5, x5, [sp, #80]
   244e4:	add	x2, sp, #0xf0
   244e8:	mov	w4, #0xffffffe0            	// #-32
   244ec:	mov	x1, x3
   244f0:	mov	w3, #0xffffff80            	// #-128
   244f4:	str	x2, [sp, #96]
   244f8:	stp	w4, w3, [sp, #104]
   244fc:	mov	x22, x0
   24500:	ldp	x4, x5, [sp, #80]
   24504:	add	x2, sp, #0x30
   24508:	ldr	x19, [x0, #8]
   2450c:	stp	x4, x5, [sp, #48]
   24510:	ldp	x4, x5, [sp, #96]
   24514:	stp	x4, x5, [sp, #64]
   24518:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   2451c:	cbz	x19, 2452c <scols_init_debug@@SMARTCOLS_2.25+0xfb5c>
   24520:	ldrsb	w1, [x19]
   24524:	cmp	w1, #0x2f
   24528:	cinc	x19, x19, eq  // eq = none
   2452c:	cbz	x0, 2453c <scols_init_debug@@SMARTCOLS_2.25+0xfb6c>
   24530:	ldrsb	w1, [x0]
   24534:	cmp	w1, #0x2f
   24538:	cinc	x0, x0, eq  // eq = none
   2453c:	ldr	x3, [x22, #24]
   24540:	adrp	x5, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   24544:	add	x5, x5, #0xd20
   24548:	mov	x1, x20
   2454c:	cmp	x3, #0x0
   24550:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24554:	csel	x3, x5, x3, eq  // eq = none
   24558:	cmp	x19, #0x0
   2455c:	csel	x19, x5, x19, eq  // eq = none
   24560:	cmp	x0, #0x0
   24564:	csel	x5, x5, x0, eq  // eq = none
   24568:	add	x2, x2, #0xc30
   2456c:	mov	x4, x19
   24570:	mov	x0, x21
   24574:	bl	7610 <snprintf@plt>
   24578:	mov	w1, w0
   2457c:	mov	x0, x21
   24580:	cmp	x20, w1, sxtw
   24584:	b.ls	245cc <scols_init_debug@@SMARTCOLS_2.25+0xfbfc>  // b.plast
   24588:	ldp	x19, x20, [sp, #16]
   2458c:	ldp	x21, x22, [sp, #32]
   24590:	ldp	x29, x30, [sp], #272
   24594:	ret
   24598:	bl	23c38 <scols_init_debug@@SMARTCOLS_2.25+0xf268>
   2459c:	cbz	x0, 24588 <scols_init_debug@@SMARTCOLS_2.25+0xfbb8>
   245a0:	sub	x20, x20, #0x1
   245a4:	mov	x1, x0
   245a8:	mov	x2, x20
   245ac:	mov	x0, x21
   245b0:	bl	7f90 <strncpy@plt>
   245b4:	strb	wzr, [x21, x20]
   245b8:	mov	x0, x21
   245bc:	ldp	x19, x20, [sp, #16]
   245c0:	ldp	x21, x22, [sp, #32]
   245c4:	ldp	x29, x30, [sp], #272
   245c8:	ret
   245cc:	bl	8050 <__errno_location@plt>
   245d0:	mov	x1, x0
   245d4:	mov	w2, #0x24                  	// #36
   245d8:	mov	x0, #0x0                   	// #0
   245dc:	ldp	x19, x20, [sp, #16]
   245e0:	str	w2, [x1]
   245e4:	ldp	x21, x22, [sp, #32]
   245e8:	ldp	x29, x30, [sp], #272
   245ec:	ret
   245f0:	stp	x29, x30, [sp, #-64]!
   245f4:	mov	x29, sp
   245f8:	stp	x19, x20, [sp, #16]
   245fc:	stp	x21, x22, [sp, #32]
   24600:	mov	x22, x2
   24604:	cbz	x0, 24674 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   24608:	mov	x21, x0
   2460c:	mov	w20, w1
   24610:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   24614:	str	w0, [sp, #60]
   24618:	mov	w19, w0
   2461c:	tbnz	w0, #31, 24660 <scols_init_debug@@SMARTCOLS_2.25+0xfc90>
   24620:	ldrsb	w1, [x22]
   24624:	mov	w2, w20
   24628:	mov	w3, #0x0                   	// #0
   2462c:	cmp	w1, #0x2f
   24630:	cinc	x22, x22, eq  // eq = none
   24634:	mov	x1, x22
   24638:	bl	8010 <faccessat@plt>
   2463c:	mov	w19, w0
   24640:	cbz	w0, 24654 <scols_init_debug@@SMARTCOLS_2.25+0xfc84>
   24644:	bl	8050 <__errno_location@plt>
   24648:	ldr	w0, [x0]
   2464c:	cmp	w0, #0x2
   24650:	b.eq	24738 <scols_init_debug@@SMARTCOLS_2.25+0xfd68>  // b.none
   24654:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24658:	ldr	w0, [x0, #2900]
   2465c:	tbnz	w0, #2, 246d8 <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   24660:	mov	w0, w19
   24664:	ldp	x19, x20, [sp, #16]
   24668:	ldp	x21, x22, [sp, #32]
   2466c:	ldp	x29, x30, [sp], #64
   24670:	ret
   24674:	mov	x0, x2
   24678:	bl	7ab0 <access@plt>
   2467c:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24680:	mov	w19, w0
   24684:	ldr	w0, [x1, #2900]
   24688:	tbz	w0, #2, 24660 <scols_init_debug@@SMARTCOLS_2.25+0xfc90>
   2468c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24690:	ldr	x0, [x0, #4016]
   24694:	ldr	x20, [x0]
   24698:	bl	76b0 <getpid@plt>
   2469c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   246a0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   246a4:	add	x4, x4, #0x80
   246a8:	add	x3, x3, #0xb90
   246ac:	mov	w2, w0
   246b0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   246b4:	mov	x0, x20
   246b8:	add	x1, x1, #0xb50
   246bc:	bl	8170 <fprintf@plt>
   246c0:	mov	x1, x22
   246c4:	mov	w2, w19
   246c8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   246cc:	add	x0, x0, #0xc40
   246d0:	bl	23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   246d4:	b	24660 <scols_init_debug@@SMARTCOLS_2.25+0xfc90>
   246d8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   246dc:	ldr	x0, [x0, #4016]
   246e0:	ldr	x20, [x0]
   246e4:	bl	76b0 <getpid@plt>
   246e8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   246ec:	add	x4, x4, #0x80
   246f0:	mov	w2, w0
   246f4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   246f8:	mov	x0, x20
   246fc:	add	x3, x3, #0xb90
   24700:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24704:	add	x1, x1, #0xb50
   24708:	bl	8170 <fprintf@plt>
   2470c:	mov	x2, x22
   24710:	mov	x0, x21
   24714:	mov	w3, w19
   24718:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2471c:	add	x1, x1, #0xc60
   24720:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24724:	mov	w0, w19
   24728:	ldp	x19, x20, [sp, #16]
   2472c:	ldp	x21, x22, [sp, #32]
   24730:	ldp	x29, x30, [sp], #64
   24734:	ret
   24738:	ldr	x3, [x21, #4144]
   2473c:	cbz	x3, 24654 <scols_init_debug@@SMARTCOLS_2.25+0xfc84>
   24740:	add	x2, sp, #0x3c
   24744:	mov	x1, x22
   24748:	mov	x0, x21
   2474c:	blr	x3
   24750:	cbnz	w0, 24654 <scols_init_debug@@SMARTCOLS_2.25+0xfc84>
   24754:	ldr	w0, [sp, #60]
   24758:	mov	w2, w20
   2475c:	mov	x1, x22
   24760:	mov	w3, #0x0                   	// #0
   24764:	bl	8010 <faccessat@plt>
   24768:	mov	w19, w0
   2476c:	b	24654 <scols_init_debug@@SMARTCOLS_2.25+0xfc84>
   24770:	stp	x29, x30, [sp, #-272]!
   24774:	mov	w9, #0xffffffd8            	// #-40
   24778:	mov	w8, #0xffffff80            	// #-128
   2477c:	mov	x29, sp
   24780:	add	x10, sp, #0xe0
   24784:	add	x11, sp, #0x110
   24788:	stp	x11, x11, [sp, #64]
   2478c:	str	x10, [sp, #80]
   24790:	stp	w9, w8, [sp, #88]
   24794:	ldp	x10, x11, [sp, #64]
   24798:	stp	x19, x20, [sp, #16]
   2479c:	mov	w20, w1
   247a0:	ldp	x8, x9, [sp, #80]
   247a4:	mov	x1, x2
   247a8:	mov	x19, x0
   247ac:	add	x2, sp, #0x20
   247b0:	stp	x10, x11, [sp, #32]
   247b4:	stp	x8, x9, [sp, #48]
   247b8:	str	q0, [sp, #96]
   247bc:	str	q1, [sp, #112]
   247c0:	str	q2, [sp, #128]
   247c4:	str	q3, [sp, #144]
   247c8:	str	q4, [sp, #160]
   247cc:	str	q5, [sp, #176]
   247d0:	str	q6, [sp, #192]
   247d4:	str	q7, [sp, #208]
   247d8:	stp	x3, x4, [sp, #232]
   247dc:	stp	x5, x6, [sp, #248]
   247e0:	str	x7, [sp, #264]
   247e4:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   247e8:	cbz	x0, 24808 <scols_init_debug@@SMARTCOLS_2.25+0xfe38>
   247ec:	mov	x2, x0
   247f0:	mov	w1, w20
   247f4:	mov	x0, x19
   247f8:	bl	245f0 <scols_init_debug@@SMARTCOLS_2.25+0xfc20>
   247fc:	ldp	x19, x20, [sp, #16]
   24800:	ldp	x29, x30, [sp], #272
   24804:	ret
   24808:	bl	8050 <__errno_location@plt>
   2480c:	ldr	w0, [x0]
   24810:	ldp	x19, x20, [sp, #16]
   24814:	neg	w0, w0
   24818:	ldp	x29, x30, [sp], #272
   2481c:	ret
   24820:	stp	x29, x30, [sp, #-64]!
   24824:	mov	x29, sp
   24828:	stp	x19, x20, [sp, #16]
   2482c:	mov	x20, x2
   24830:	stp	x21, x22, [sp, #32]
   24834:	mov	x22, x1
   24838:	cbz	x0, 248ac <scols_init_debug@@SMARTCOLS_2.25+0xfedc>
   2483c:	mov	x21, x0
   24840:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   24844:	str	w0, [sp, #60]
   24848:	mov	w19, w0
   2484c:	tbnz	w0, #31, 24898 <scols_init_debug@@SMARTCOLS_2.25+0xfec8>
   24850:	ldrsb	w0, [x20]
   24854:	mov	w1, w19
   24858:	mov	x3, x22
   2485c:	mov	w4, #0x0                   	// #0
   24860:	cmp	w0, #0x2f
   24864:	mov	w0, #0x0                   	// #0
   24868:	cinc	x20, x20, eq  // eq = none
   2486c:	mov	x2, x20
   24870:	bl	81d0 <__fxstatat@plt>
   24874:	mov	w19, w0
   24878:	cbz	w0, 2488c <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   2487c:	bl	8050 <__errno_location@plt>
   24880:	ldr	w0, [x0]
   24884:	cmp	w0, #0x2
   24888:	b.eq	24978 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>  // b.none
   2488c:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24890:	ldr	w0, [x0, #2900]
   24894:	tbnz	w0, #2, 24918 <scols_init_debug@@SMARTCOLS_2.25+0xff48>
   24898:	mov	w0, w19
   2489c:	ldp	x19, x20, [sp, #16]
   248a0:	ldp	x21, x22, [sp, #32]
   248a4:	ldp	x29, x30, [sp], #64
   248a8:	ret
   248ac:	mov	x2, x1
   248b0:	mov	w0, #0x0                   	// #0
   248b4:	mov	x1, x20
   248b8:	bl	8090 <__xstat@plt>
   248bc:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   248c0:	mov	w19, w0
   248c4:	ldr	w0, [x1, #2900]
   248c8:	tbz	w0, #2, 24898 <scols_init_debug@@SMARTCOLS_2.25+0xfec8>
   248cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   248d0:	ldr	x0, [x0, #4016]
   248d4:	ldr	x21, [x0]
   248d8:	bl	76b0 <getpid@plt>
   248dc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   248e0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   248e4:	add	x4, x4, #0x80
   248e8:	add	x3, x3, #0xb90
   248ec:	mov	w2, w0
   248f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   248f4:	mov	x0, x21
   248f8:	add	x1, x1, #0xb50
   248fc:	bl	8170 <fprintf@plt>
   24900:	mov	x1, x20
   24904:	mov	w2, w19
   24908:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2490c:	add	x0, x0, #0xc78
   24910:	bl	23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   24914:	b	24898 <scols_init_debug@@SMARTCOLS_2.25+0xfec8>
   24918:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2491c:	ldr	x0, [x0, #4016]
   24920:	ldr	x22, [x0]
   24924:	bl	76b0 <getpid@plt>
   24928:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2492c:	add	x4, x4, #0x80
   24930:	mov	w2, w0
   24934:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24938:	mov	x0, x22
   2493c:	add	x3, x3, #0xb90
   24940:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24944:	add	x1, x1, #0xb50
   24948:	bl	8170 <fprintf@plt>
   2494c:	mov	x2, x20
   24950:	mov	x0, x21
   24954:	mov	w3, w19
   24958:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2495c:	add	x1, x1, #0xc98
   24960:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24964:	mov	w0, w19
   24968:	ldp	x19, x20, [sp, #16]
   2496c:	ldp	x21, x22, [sp, #32]
   24970:	ldp	x29, x30, [sp], #64
   24974:	ret
   24978:	ldr	x3, [x21, #4144]
   2497c:	cbz	x3, 2488c <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   24980:	add	x2, sp, #0x3c
   24984:	mov	x1, x20
   24988:	mov	x0, x21
   2498c:	blr	x3
   24990:	cbnz	w0, 2488c <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   24994:	ldr	w1, [sp, #60]
   24998:	mov	x3, x22
   2499c:	mov	x2, x20
   249a0:	mov	w4, #0x0                   	// #0
   249a4:	bl	81d0 <__fxstatat@plt>
   249a8:	mov	w19, w0
   249ac:	b	2488c <scols_init_debug@@SMARTCOLS_2.25+0xfebc>
   249b0:	stp	x29, x30, [sp, #-80]!
   249b4:	mov	x29, sp
   249b8:	stp	x19, x20, [sp, #16]
   249bc:	stp	x21, x22, [sp, #32]
   249c0:	mov	x22, x2
   249c4:	cbz	x0, 24ac0 <scols_init_debug@@SMARTCOLS_2.25+0x100f0>
   249c8:	mov	x21, x0
   249cc:	mov	w20, w1
   249d0:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   249d4:	str	w0, [sp, #76]
   249d8:	mov	w19, w0
   249dc:	tbnz	w0, #31, 24a0c <scols_init_debug@@SMARTCOLS_2.25+0x1003c>
   249e0:	ldrsb	w1, [x22]
   249e4:	mov	w2, w20
   249e8:	cmp	w1, #0x2f
   249ec:	cinc	x22, x22, eq  // eq = none
   249f0:	mov	x1, x22
   249f4:	bl	8030 <openat@plt>
   249f8:	mov	w19, w0
   249fc:	tbnz	w0, #31, 24a20 <scols_init_debug@@SMARTCOLS_2.25+0x10050>
   24a00:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24a04:	ldr	w0, [x0, #2900]
   24a08:	tbnz	w0, #2, 24b20 <scols_init_debug@@SMARTCOLS_2.25+0x10150>
   24a0c:	mov	w0, w19
   24a10:	ldp	x19, x20, [sp, #16]
   24a14:	ldp	x21, x22, [sp, #32]
   24a18:	ldp	x29, x30, [sp], #80
   24a1c:	ret
   24a20:	bl	8050 <__errno_location@plt>
   24a24:	ldr	w0, [x0]
   24a28:	cmp	w0, #0x2
   24a2c:	b.ne	24a00 <scols_init_debug@@SMARTCOLS_2.25+0x10030>  // b.any
   24a30:	ldr	x3, [x21, #4144]
   24a34:	cbz	x3, 24a00 <scols_init_debug@@SMARTCOLS_2.25+0x10030>
   24a38:	add	x2, sp, #0x4c
   24a3c:	mov	x1, x22
   24a40:	mov	x0, x21
   24a44:	blr	x3
   24a48:	cbnz	w0, 24a00 <scols_init_debug@@SMARTCOLS_2.25+0x10030>
   24a4c:	ldr	w0, [sp, #76]
   24a50:	mov	w2, w20
   24a54:	mov	x1, x22
   24a58:	str	x23, [sp, #48]
   24a5c:	bl	8030 <openat@plt>
   24a60:	mov	w20, w0
   24a64:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24a68:	ldr	w0, [x1, #2900]
   24a6c:	tbz	w0, #2, 24b84 <scols_init_debug@@SMARTCOLS_2.25+0x101b4>
   24a70:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24a74:	ldr	x1, [x1, #4016]
   24a78:	ldr	x23, [x1]
   24a7c:	bl	76b0 <getpid@plt>
   24a80:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24a84:	mov	w2, w0
   24a88:	add	x4, x4, #0x80
   24a8c:	mov	x0, x23
   24a90:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24a94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24a98:	add	x3, x3, #0xb90
   24a9c:	add	x1, x1, #0xb50
   24aa0:	bl	8170 <fprintf@plt>
   24aa4:	cmp	w19, w20
   24aa8:	b.eq	24b90 <scols_init_debug@@SMARTCOLS_2.25+0x101c0>  // b.none
   24aac:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24ab0:	mov	w19, w20
   24ab4:	add	x3, x3, #0xcb0
   24ab8:	ldr	x23, [sp, #48]
   24abc:	b	24b5c <scols_init_debug@@SMARTCOLS_2.25+0x1018c>
   24ac0:	mov	x0, x2
   24ac4:	bl	7790 <open@plt>
   24ac8:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24acc:	mov	w19, w0
   24ad0:	ldr	w0, [x1, #2900]
   24ad4:	tbz	w0, #2, 24a0c <scols_init_debug@@SMARTCOLS_2.25+0x1003c>
   24ad8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24adc:	ldr	x0, [x0, #4016]
   24ae0:	ldr	x20, [x0]
   24ae4:	bl	76b0 <getpid@plt>
   24ae8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24aec:	mov	w2, w0
   24af0:	add	x4, x4, #0x80
   24af4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24af8:	add	x3, x3, #0xb90
   24afc:	mov	x0, x20
   24b00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24b04:	add	x1, x1, #0xb50
   24b08:	bl	8170 <fprintf@plt>
   24b0c:	mov	x1, x22
   24b10:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24b14:	add	x0, x0, #0xcc0
   24b18:	bl	23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   24b1c:	b	24a0c <scols_init_debug@@SMARTCOLS_2.25+0x1003c>
   24b20:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   24b24:	ldr	x0, [x0, #4016]
   24b28:	ldr	x20, [x0]
   24b2c:	bl	76b0 <getpid@plt>
   24b30:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24b34:	mov	w2, w0
   24b38:	add	x4, x4, #0x80
   24b3c:	mov	x0, x20
   24b40:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24b44:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   24b48:	add	x3, x3, #0xb90
   24b4c:	add	x1, x1, #0xb50
   24b50:	bl	8170 <fprintf@plt>
   24b54:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   24b58:	add	x3, x3, #0xd20
   24b5c:	mov	x2, x22
   24b60:	mov	x0, x21
   24b64:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   24b68:	add	x1, x1, #0xce0
   24b6c:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   24b70:	mov	w0, w19
   24b74:	ldp	x19, x20, [sp, #16]
   24b78:	ldp	x21, x22, [sp, #32]
   24b7c:	ldp	x29, x30, [sp], #80
   24b80:	ret
   24b84:	mov	w19, w20
   24b88:	ldr	x23, [sp, #48]
   24b8c:	b	24a0c <scols_init_debug@@SMARTCOLS_2.25+0x1003c>
   24b90:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   24b94:	add	x3, x3, #0xd20
   24b98:	ldr	x23, [sp, #48]
   24b9c:	b	24b5c <scols_init_debug@@SMARTCOLS_2.25+0x1018c>
   24ba0:	stp	x29, x30, [sp, #-64]!
   24ba4:	mov	x29, sp
   24ba8:	ldp	x6, x7, [x3]
   24bac:	stp	x19, x20, [sp, #16]
   24bb0:	mov	w20, w1
   24bb4:	ldp	x4, x5, [x3, #16]
   24bb8:	mov	x1, x2
   24bbc:	mov	x19, x0
   24bc0:	add	x2, sp, #0x20
   24bc4:	stp	x6, x7, [sp, #32]
   24bc8:	stp	x4, x5, [sp, #48]
   24bcc:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   24bd0:	cbz	x0, 24bec <scols_init_debug@@SMARTCOLS_2.25+0x1021c>
   24bd4:	mov	x2, x0
   24bd8:	mov	w1, w20
   24bdc:	mov	x0, x19
   24be0:	ldp	x19, x20, [sp, #16]
   24be4:	ldp	x29, x30, [sp], #64
   24be8:	b	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   24bec:	bl	8050 <__errno_location@plt>
   24bf0:	ldr	w0, [x0]
   24bf4:	ldp	x19, x20, [sp, #16]
   24bf8:	neg	w0, w0
   24bfc:	ldp	x29, x30, [sp], #64
   24c00:	ret
   24c04:	nop
   24c08:	stp	x29, x30, [sp, #-256]!
   24c0c:	mov	w9, #0xffffffd8            	// #-40
   24c10:	mov	w8, #0xffffff80            	// #-128
   24c14:	mov	x29, sp
   24c18:	add	x10, sp, #0xd0
   24c1c:	add	x11, sp, #0x100
   24c20:	stp	x11, x11, [sp, #48]
   24c24:	str	x10, [sp, #64]
   24c28:	stp	w9, w8, [sp, #72]
   24c2c:	ldp	x10, x11, [sp, #48]
   24c30:	stp	x10, x11, [sp, #16]
   24c34:	ldp	x8, x9, [sp, #64]
   24c38:	stp	x8, x9, [sp, #32]
   24c3c:	str	q0, [sp, #80]
   24c40:	str	q1, [sp, #96]
   24c44:	str	q2, [sp, #112]
   24c48:	str	q3, [sp, #128]
   24c4c:	str	q4, [sp, #144]
   24c50:	str	q5, [sp, #160]
   24c54:	str	q6, [sp, #176]
   24c58:	str	q7, [sp, #192]
   24c5c:	stp	x3, x4, [sp, #216]
   24c60:	add	x3, sp, #0x10
   24c64:	stp	x5, x6, [sp, #232]
   24c68:	str	x7, [sp, #248]
   24c6c:	bl	24ba0 <scols_init_debug@@SMARTCOLS_2.25+0x101d0>
   24c70:	ldp	x29, x30, [sp], #256
   24c74:	ret
   24c78:	stp	x29, x30, [sp, #-32]!
   24c7c:	mov	x29, sp
   24c80:	str	x19, [sp, #16]
   24c84:	mov	x19, x1
   24c88:	cbz	x1, 24d44 <scols_init_debug@@SMARTCOLS_2.25+0x10374>
   24c8c:	ldrsb	w3, [x1]
   24c90:	mov	x5, x1
   24c94:	mov	w10, #0x402                 	// #1026
   24c98:	mov	w1, #0x0                   	// #0
   24c9c:	mov	w9, #0x401                 	// #1025
   24ca0:	mov	w8, #0x202                 	// #514
   24ca4:	mov	w7, #0x201                 	// #513
   24ca8:	cbz	w3, 24ce4 <scols_init_debug@@SMARTCOLS_2.25+0x10314>
   24cac:	nop
   24cb0:	ldrsb	w4, [x5, #1]
   24cb4:	cmp	w3, #0x72
   24cb8:	b.eq	24d10 <scols_init_debug@@SMARTCOLS_2.25+0x10340>  // b.none
   24cbc:	orr	w6, w1, #0x80000
   24cc0:	cmp	w3, #0x77
   24cc4:	b.eq	24cfc <scols_init_debug@@SMARTCOLS_2.25+0x1032c>  // b.none
   24cc8:	cmp	w3, #0x61
   24ccc:	b.eq	24d20 <scols_init_debug@@SMARTCOLS_2.25+0x10350>  // b.none
   24cd0:	cmp	w3, #0x65
   24cd4:	csel	w1, w6, w1, eq  // eq = none
   24cd8:	add	x5, x5, #0x1
   24cdc:	mov	w3, w4
   24ce0:	cbnz	w3, 24cb0 <scols_init_debug@@SMARTCOLS_2.25+0x102e0>
   24ce4:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   24ce8:	tbnz	w0, #31, 24d34 <scols_init_debug@@SMARTCOLS_2.25+0x10364>
   24cec:	mov	x1, x19
   24cf0:	ldr	x19, [sp, #16]
   24cf4:	ldp	x29, x30, [sp], #32
   24cf8:	b	7880 <fdopen@plt>
   24cfc:	orr	w3, w1, w8
   24d00:	cmp	w4, #0x2b
   24d04:	orr	w1, w1, w7
   24d08:	csel	w1, w1, w3, ne  // ne = any
   24d0c:	b	24cd8 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   24d10:	cmp	w4, #0x2b
   24d14:	orr	w3, w1, #0x2
   24d18:	csel	w1, w3, w1, eq  // eq = none
   24d1c:	b	24cd8 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   24d20:	orr	w3, w1, w10
   24d24:	cmp	w4, #0x2b
   24d28:	orr	w1, w1, w9
   24d2c:	csel	w1, w1, w3, ne  // ne = any
   24d30:	b	24cd8 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   24d34:	mov	x0, #0x0                   	// #0
   24d38:	ldr	x19, [sp, #16]
   24d3c:	ldp	x29, x30, [sp], #32
   24d40:	ret
   24d44:	mov	w1, #0x0                   	// #0
   24d48:	b	24ce4 <scols_init_debug@@SMARTCOLS_2.25+0x10314>
   24d4c:	nop
   24d50:	stp	x29, x30, [sp, #-64]!
   24d54:	mov	x29, sp
   24d58:	ldp	x6, x7, [x3]
   24d5c:	stp	x19, x20, [sp, #16]
   24d60:	mov	x20, x1
   24d64:	ldp	x4, x5, [x3, #16]
   24d68:	mov	x1, x2
   24d6c:	mov	x19, x0
   24d70:	add	x2, sp, #0x20
   24d74:	stp	x6, x7, [sp, #32]
   24d78:	stp	x4, x5, [sp, #48]
   24d7c:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   24d80:	cbz	x0, 24d9c <scols_init_debug@@SMARTCOLS_2.25+0x103cc>
   24d84:	mov	x2, x0
   24d88:	mov	x1, x20
   24d8c:	mov	x0, x19
   24d90:	ldp	x19, x20, [sp, #16]
   24d94:	ldp	x29, x30, [sp], #64
   24d98:	b	24c78 <scols_init_debug@@SMARTCOLS_2.25+0x102a8>
   24d9c:	ldp	x19, x20, [sp, #16]
   24da0:	ldp	x29, x30, [sp], #64
   24da4:	ret
   24da8:	stp	x29, x30, [sp, #-112]!
   24dac:	mov	x29, sp
   24db0:	stp	x21, x22, [sp, #32]
   24db4:	lsl	w21, w2, #3
   24db8:	sub	w21, w21, w2
   24dbc:	stp	x19, x20, [sp, #16]
   24dc0:	mov	w19, w2
   24dc4:	sxtw	x6, w21
   24dc8:	mov	x2, x4
   24dcc:	add	x4, x6, #0xf
   24dd0:	and	x4, x4, #0xfffffffffffffff0
   24dd4:	stp	x23, x24, [sp, #48]
   24dd8:	sub	sp, sp, x4
   24ddc:	ldp	x6, x7, [x5]
   24de0:	str	xzr, [x1]
   24de4:	ldp	x4, x5, [x5, #16]
   24de8:	mov	x22, x1
   24dec:	mov	w23, w3
   24df0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   24df4:	add	x3, x29, #0x40
   24df8:	add	x1, x1, #0xf38
   24dfc:	stp	x6, x7, [x29, #64]
   24e00:	stp	x4, x5, [x29, #80]
   24e04:	bl	24d50 <scols_init_debug@@SMARTCOLS_2.25+0x10380>
   24e08:	cbz	x0, 24ed0 <scols_init_debug@@SMARTCOLS_2.25+0x10500>
   24e0c:	mov	x20, x0
   24e10:	mov	x2, x0
   24e14:	mov	x24, sp
   24e18:	mov	w1, w21
   24e1c:	mov	x0, sp
   24e20:	bl	8180 <fgets@plt>
   24e24:	cbz	x0, 24e9c <scols_init_debug@@SMARTCOLS_2.25+0x104cc>
   24e28:	mov	x0, x20
   24e2c:	bl	7690 <fclose@plt>
   24e30:	mov	x0, x24
   24e34:	bl	7340 <strlen@plt>
   24e38:	sub	x0, x0, #0x1
   24e3c:	ldrsb	w1, [x24, x0]
   24e40:	cmp	w1, #0xa
   24e44:	b.ne	24e4c <scols_init_debug@@SMARTCOLS_2.25+0x1047c>  // b.any
   24e48:	strb	wzr, [x24, x0]
   24e4c:	add	x1, x29, #0x68
   24e50:	mov	w0, w19
   24e54:	mov	x2, #0x0                   	// #0
   24e58:	bl	23260 <scols_init_debug@@SMARTCOLS_2.25+0xe890>
   24e5c:	str	x0, [x22]
   24e60:	mov	x1, x0
   24e64:	cbz	x0, 24f0c <scols_init_debug@@SMARTCOLS_2.25+0x1053c>
   24e68:	mov	x0, x24
   24e6c:	ldr	x2, [x29, #104]
   24e70:	cbz	w23, 24ef4 <scols_init_debug@@SMARTCOLS_2.25+0x10524>
   24e74:	mov	w3, #0x0                   	// #0
   24e78:	bl	23818 <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   24e7c:	cbnz	w0, 24efc <scols_init_debug@@SMARTCOLS_2.25+0x1052c>
   24e80:	mov	w0, #0x0                   	// #0
   24e84:	mov	sp, x29
   24e88:	ldp	x19, x20, [sp, #16]
   24e8c:	ldp	x21, x22, [sp, #32]
   24e90:	ldp	x23, x24, [sp, #48]
   24e94:	ldp	x29, x30, [sp], #112
   24e98:	ret
   24e9c:	bl	8050 <__errno_location@plt>
   24ea0:	mov	x1, x0
   24ea4:	mov	x0, x20
   24ea8:	ldr	w20, [x1]
   24eac:	bl	7690 <fclose@plt>
   24eb0:	neg	w0, w20
   24eb4:	cbz	w20, 24e30 <scols_init_debug@@SMARTCOLS_2.25+0x10460>
   24eb8:	mov	sp, x29
   24ebc:	ldp	x19, x20, [sp, #16]
   24ec0:	ldp	x21, x22, [sp, #32]
   24ec4:	ldp	x23, x24, [sp, #48]
   24ec8:	ldp	x29, x30, [sp], #112
   24ecc:	ret
   24ed0:	bl	8050 <__errno_location@plt>
   24ed4:	ldr	w0, [x0]
   24ed8:	mov	sp, x29
   24edc:	neg	w0, w0
   24ee0:	ldp	x19, x20, [sp, #16]
   24ee4:	ldp	x21, x22, [sp, #32]
   24ee8:	ldp	x23, x24, [sp, #48]
   24eec:	ldp	x29, x30, [sp], #112
   24ef0:	ret
   24ef4:	bl	23688 <scols_init_debug@@SMARTCOLS_2.25+0xecb8>
   24ef8:	cbz	w0, 24e80 <scols_init_debug@@SMARTCOLS_2.25+0x104b0>
   24efc:	ldr	x0, [x22]
   24f00:	bl	232c0 <scols_init_debug@@SMARTCOLS_2.25+0xe8f0>
   24f04:	mov	w0, #0xffffffea            	// #-22
   24f08:	b	24e84 <scols_init_debug@@SMARTCOLS_2.25+0x104b4>
   24f0c:	mov	w0, #0xfffffff4            	// #-12
   24f10:	b	24e84 <scols_init_debug@@SMARTCOLS_2.25+0x104b4>
   24f14:	nop
   24f18:	stp	x29, x30, [sp, #-256]!
   24f1c:	mov	w9, #0xffffffd8            	// #-40
   24f20:	mov	w8, #0xffffff80            	// #-128
   24f24:	mov	x29, sp
   24f28:	add	x10, sp, #0xd0
   24f2c:	add	x11, sp, #0x100
   24f30:	stp	x11, x11, [sp, #48]
   24f34:	str	x10, [sp, #64]
   24f38:	stp	w9, w8, [sp, #72]
   24f3c:	ldp	x10, x11, [sp, #48]
   24f40:	stp	x10, x11, [sp, #16]
   24f44:	ldp	x8, x9, [sp, #64]
   24f48:	stp	x8, x9, [sp, #32]
   24f4c:	str	q0, [sp, #80]
   24f50:	str	q1, [sp, #96]
   24f54:	str	q2, [sp, #112]
   24f58:	str	q3, [sp, #128]
   24f5c:	str	q4, [sp, #144]
   24f60:	str	q5, [sp, #160]
   24f64:	str	q6, [sp, #176]
   24f68:	str	q7, [sp, #192]
   24f6c:	stp	x3, x4, [sp, #216]
   24f70:	add	x3, sp, #0x10
   24f74:	stp	x5, x6, [sp, #232]
   24f78:	str	x7, [sp, #248]
   24f7c:	bl	24d50 <scols_init_debug@@SMARTCOLS_2.25+0x10380>
   24f80:	ldp	x29, x30, [sp], #256
   24f84:	ret
   24f88:	stp	x29, x30, [sp, #-48]!
   24f8c:	mov	x29, sp
   24f90:	stp	x19, x20, [sp, #16]
   24f94:	mov	x19, x1
   24f98:	str	x21, [sp, #32]
   24f9c:	cbz	x1, 24fdc <scols_init_debug@@SMARTCOLS_2.25+0x1060c>
   24fa0:	mov	x2, x1
   24fa4:	mov	w1, #0x80000               	// #524288
   24fa8:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   24fac:	mov	w20, w0
   24fb0:	tbnz	w20, #31, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x10640>
   24fb4:	mov	w0, w20
   24fb8:	bl	7a50 <fdopendir@plt>
   24fbc:	mov	x21, x0
   24fc0:	cbz	x0, 25088 <scols_init_debug@@SMARTCOLS_2.25+0x106b8>
   24fc4:	cbz	x19, 25070 <scols_init_debug@@SMARTCOLS_2.25+0x106a0>
   24fc8:	mov	x0, x21
   24fcc:	ldp	x19, x20, [sp, #16]
   24fd0:	ldr	x21, [sp, #32]
   24fd4:	ldp	x29, x30, [sp], #48
   24fd8:	ret
   24fdc:	mov	x20, x0
   24fe0:	ldr	x0, [x0, #8]
   24fe4:	cbz	x0, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x10640>
   24fe8:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   24fec:	ldr	w0, [x0, #2900]
   24ff0:	tbnz	w0, #2, 25028 <scols_init_debug@@SMARTCOLS_2.25+0x10658>
   24ff4:	mov	x0, x20
   24ff8:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   24ffc:	tbnz	w0, #31, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x10640>
   25000:	mov	w1, #0x3                   	// #3
   25004:	bl	16118 <scols_init_debug@@SMARTCOLS_2.25+0x1748>
   25008:	mov	w20, w0
   2500c:	tbz	w20, #31, 24fb4 <scols_init_debug@@SMARTCOLS_2.25+0x105e4>
   25010:	mov	x21, #0x0                   	// #0
   25014:	mov	x0, x21
   25018:	ldp	x19, x20, [sp, #16]
   2501c:	ldr	x21, [sp, #32]
   25020:	ldp	x29, x30, [sp], #48
   25024:	ret
   25028:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   2502c:	ldr	x0, [x0, #4016]
   25030:	ldr	x21, [x0]
   25034:	bl	76b0 <getpid@plt>
   25038:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2503c:	mov	w2, w0
   25040:	add	x4, x4, #0x80
   25044:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25048:	add	x3, x3, #0xb90
   2504c:	mov	x0, x21
   25050:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   25054:	add	x1, x1, #0xb50
   25058:	bl	8170 <fprintf@plt>
   2505c:	mov	x0, x20
   25060:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25064:	add	x1, x1, #0xcf0
   25068:	bl	23a28 <scols_init_debug@@SMARTCOLS_2.25+0xf058>
   2506c:	b	24ff4 <scols_init_debug@@SMARTCOLS_2.25+0x10624>
   25070:	bl	7b70 <rewinddir@plt>
   25074:	mov	x0, x21
   25078:	ldp	x19, x20, [sp, #16]
   2507c:	ldr	x21, [sp, #32]
   25080:	ldp	x29, x30, [sp], #48
   25084:	ret
   25088:	mov	w0, w20
   2508c:	bl	79f0 <close@plt>
   25090:	b	24fc8 <scols_init_debug@@SMARTCOLS_2.25+0x105f8>
   25094:	nop
   25098:	mov	x3, x2
   2509c:	stp	x29, x30, [sp, #-64]!
   250a0:	mov	x29, sp
   250a4:	ldp	x4, x5, [x3]
   250a8:	stp	x4, x5, [sp, #32]
   250ac:	add	x2, sp, #0x20
   250b0:	ldp	x4, x5, [x3, #16]
   250b4:	str	x19, [sp, #16]
   250b8:	mov	x19, x0
   250bc:	stp	x4, x5, [sp, #48]
   250c0:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   250c4:	cbz	x0, 250dc <scols_init_debug@@SMARTCOLS_2.25+0x1070c>
   250c8:	mov	x1, x0
   250cc:	mov	x0, x19
   250d0:	ldr	x19, [sp, #16]
   250d4:	ldp	x29, x30, [sp], #64
   250d8:	b	24f88 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   250dc:	ldr	x19, [sp, #16]
   250e0:	ldp	x29, x30, [sp], #64
   250e4:	ret
   250e8:	stp	x29, x30, [sp, #-256]!
   250ec:	mov	w9, #0xffffffd0            	// #-48
   250f0:	mov	w8, #0xffffff80            	// #-128
   250f4:	mov	x29, sp
   250f8:	add	x10, sp, #0xd0
   250fc:	add	x11, sp, #0x100
   25100:	stp	x11, x11, [sp, #48]
   25104:	str	x10, [sp, #64]
   25108:	stp	w9, w8, [sp, #72]
   2510c:	ldp	x10, x11, [sp, #48]
   25110:	stp	x10, x11, [sp, #16]
   25114:	ldp	x8, x9, [sp, #64]
   25118:	stp	x8, x9, [sp, #32]
   2511c:	str	q0, [sp, #80]
   25120:	str	q1, [sp, #96]
   25124:	str	q2, [sp, #112]
   25128:	str	q3, [sp, #128]
   2512c:	str	q4, [sp, #144]
   25130:	str	q5, [sp, #160]
   25134:	str	q6, [sp, #176]
   25138:	str	q7, [sp, #192]
   2513c:	stp	x2, x3, [sp, #208]
   25140:	add	x2, sp, #0x10
   25144:	stp	x4, x5, [sp, #224]
   25148:	stp	x6, x7, [sp, #240]
   2514c:	bl	25098 <scols_init_debug@@SMARTCOLS_2.25+0x106c8>
   25150:	ldp	x29, x30, [sp], #256
   25154:	ret
   25158:	stp	x29, x30, [sp, #-48]!
   2515c:	mov	x29, sp
   25160:	stp	x19, x20, [sp, #16]
   25164:	mov	x20, x1
   25168:	str	x21, [sp, #32]
   2516c:	mov	x21, x2
   25170:	cbz	x3, 251a4 <scols_init_debug@@SMARTCOLS_2.25+0x107d4>
   25174:	mov	x19, x3
   25178:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   2517c:	tbnz	w0, #31, 251e4 <scols_init_debug@@SMARTCOLS_2.25+0x10814>
   25180:	ldrsb	w1, [x19]
   25184:	mov	x3, x21
   25188:	mov	x2, x20
   2518c:	cmp	w1, #0x2f
   25190:	cinc	x1, x19, eq  // eq = none
   25194:	ldp	x19, x20, [sp, #16]
   25198:	ldr	x21, [sp, #32]
   2519c:	ldp	x29, x30, [sp], #48
   251a0:	b	81f0 <readlinkat@plt>
   251a4:	bl	23c38 <scols_init_debug@@SMARTCOLS_2.25+0xf268>
   251a8:	cbz	x0, 251c4 <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   251ac:	mov	x2, x21
   251b0:	mov	x1, x20
   251b4:	ldp	x19, x20, [sp, #16]
   251b8:	ldr	x21, [sp, #32]
   251bc:	ldp	x29, x30, [sp], #48
   251c0:	b	74e0 <readlink@plt>
   251c4:	bl	8050 <__errno_location@plt>
   251c8:	ldr	w0, [x0]
   251cc:	ldp	x19, x20, [sp, #16]
   251d0:	neg	w0, w0
   251d4:	ldr	x21, [sp, #32]
   251d8:	sxtw	x0, w0
   251dc:	ldp	x29, x30, [sp], #48
   251e0:	ret
   251e4:	sxtw	x0, w0
   251e8:	ldp	x19, x20, [sp, #16]
   251ec:	ldr	x21, [sp, #32]
   251f0:	ldp	x29, x30, [sp], #48
   251f4:	ret
   251f8:	stp	x29, x30, [sp, #-272]!
   251fc:	mov	w9, #0xffffffe0            	// #-32
   25200:	mov	w8, #0xffffff80            	// #-128
   25204:	mov	x29, sp
   25208:	add	x10, sp, #0xf0
   2520c:	add	x11, sp, #0x110
   25210:	stp	x11, x11, [sp, #80]
   25214:	str	x10, [sp, #96]
   25218:	stp	w9, w8, [sp, #104]
   2521c:	ldp	x10, x11, [sp, #80]
   25220:	stp	x19, x20, [sp, #16]
   25224:	mov	x20, x1
   25228:	ldp	x8, x9, [sp, #96]
   2522c:	mov	x1, x3
   25230:	mov	x19, x0
   25234:	str	x21, [sp, #32]
   25238:	mov	x21, x2
   2523c:	add	x2, sp, #0x30
   25240:	stp	x10, x11, [sp, #48]
   25244:	stp	x8, x9, [sp, #64]
   25248:	str	q0, [sp, #112]
   2524c:	str	q1, [sp, #128]
   25250:	str	q2, [sp, #144]
   25254:	str	q3, [sp, #160]
   25258:	str	q4, [sp, #176]
   2525c:	str	q5, [sp, #192]
   25260:	str	q6, [sp, #208]
   25264:	str	q7, [sp, #224]
   25268:	stp	x4, x5, [sp, #240]
   2526c:	stp	x6, x7, [sp, #256]
   25270:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25274:	cbz	x0, 2529c <scols_init_debug@@SMARTCOLS_2.25+0x108cc>
   25278:	mov	x3, x0
   2527c:	mov	x2, x21
   25280:	mov	x1, x20
   25284:	mov	x0, x19
   25288:	bl	25158 <scols_init_debug@@SMARTCOLS_2.25+0x10788>
   2528c:	ldp	x19, x20, [sp, #16]
   25290:	ldr	x21, [sp, #32]
   25294:	ldp	x29, x30, [sp], #272
   25298:	ret
   2529c:	bl	8050 <__errno_location@plt>
   252a0:	ldr	w0, [x0]
   252a4:	ldp	x19, x20, [sp, #16]
   252a8:	neg	w0, w0
   252ac:	ldr	x21, [sp, #32]
   252b0:	sxtw	x0, w0
   252b4:	ldp	x29, x30, [sp], #272
   252b8:	ret
   252bc:	nop
   252c0:	stp	x29, x30, [sp, #-112]!
   252c4:	mov	x29, sp
   252c8:	stp	x19, x20, [sp, #16]
   252cc:	mov	x19, x2
   252d0:	mov	x2, x3
   252d4:	mov	x20, x1
   252d8:	mov	w1, #0x80000               	// #524288
   252dc:	stp	x21, x22, [sp, #32]
   252e0:	mov	x21, x3
   252e4:	stp	x23, x24, [sp, #48]
   252e8:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   252ec:	mov	w22, w0
   252f0:	bl	8050 <__errno_location@plt>
   252f4:	mov	x23, x0
   252f8:	tbnz	w22, #31, 2542c <scols_init_debug@@SMARTCOLS_2.25+0x10a5c>
   252fc:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   25300:	ldr	w0, [x0, #2900]
   25304:	tbnz	w0, #2, 253cc <scols_init_debug@@SMARTCOLS_2.25+0x109fc>
   25308:	mov	x2, x19
   2530c:	mov	x0, x20
   25310:	mov	w1, #0x0                   	// #0
   25314:	bl	7870 <memset@plt>
   25318:	cbz	x19, 2545c <scols_init_debug@@SMARTCOLS_2.25+0x10a8c>
   2531c:	stp	x25, x26, [sp, #64]
   25320:	mov	x25, #0xb280                	// #45696
   25324:	add	x26, sp, #0x60
   25328:	mov	x21, #0x0                   	// #0
   2532c:	movk	x25, #0xee6, lsl #16
   25330:	str	x27, [sp, #80]
   25334:	mov	w27, #0x0                   	// #0
   25338:	mov	x2, x19
   2533c:	mov	x1, x20
   25340:	mov	w0, w22
   25344:	bl	7df0 <read@plt>
   25348:	cmp	x0, #0x0
   2534c:	b.le	2537c <scols_init_debug@@SMARTCOLS_2.25+0x109ac>
   25350:	add	x20, x20, x0
   25354:	add	x21, x21, x0
   25358:	subs	x19, x19, x0
   2535c:	b.eq	2544c <scols_init_debug@@SMARTCOLS_2.25+0x10a7c>  // b.none
   25360:	mov	x2, x19
   25364:	mov	x1, x20
   25368:	mov	w0, w22
   2536c:	mov	w27, #0x0                   	// #0
   25370:	bl	7df0 <read@plt>
   25374:	cmp	x0, #0x0
   25378:	b.gt	25350 <scols_init_debug@@SMARTCOLS_2.25+0x10980>
   2537c:	ldr	w24, [x23]
   25380:	b.eq	25398 <scols_init_debug@@SMARTCOLS_2.25+0x109c8>  // b.none
   25384:	cmp	w24, #0xb
   25388:	ccmp	w24, #0x4, #0x4, ne  // ne = any
   2538c:	b.ne	25398 <scols_init_debug@@SMARTCOLS_2.25+0x109c8>  // b.any
   25390:	cmp	w27, #0x4
   25394:	b.le	25414 <scols_init_debug@@SMARTCOLS_2.25+0x10a44>
   25398:	ldp	x25, x26, [sp, #64]
   2539c:	cmp	x21, #0x0
   253a0:	ldr	x27, [sp, #80]
   253a4:	csinv	w21, w21, wzr, ne  // ne = any
   253a8:	mov	w0, w22
   253ac:	bl	79f0 <close@plt>
   253b0:	str	w24, [x23]
   253b4:	mov	w0, w21
   253b8:	ldp	x19, x20, [sp, #16]
   253bc:	ldp	x21, x22, [sp, #32]
   253c0:	ldp	x23, x24, [sp, #48]
   253c4:	ldp	x29, x30, [sp], #112
   253c8:	ret
   253cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   253d0:	ldr	x0, [x0, #4016]
   253d4:	ldr	x24, [x0]
   253d8:	bl	76b0 <getpid@plt>
   253dc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   253e0:	mov	w2, w0
   253e4:	add	x4, x4, #0x80
   253e8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   253ec:	add	x3, x3, #0xb90
   253f0:	mov	x0, x24
   253f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   253f8:	add	x1, x1, #0xb50
   253fc:	bl	8170 <fprintf@plt>
   25400:	mov	x1, x21
   25404:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25408:	add	x0, x0, #0xd08
   2540c:	bl	23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   25410:	b	25308 <scols_init_debug@@SMARTCOLS_2.25+0x10938>
   25414:	add	w27, w27, #0x1
   25418:	mov	x0, x26
   2541c:	mov	x1, #0x0                   	// #0
   25420:	stp	xzr, x25, [sp, #96]
   25424:	bl	7c50 <nanosleep@plt>
   25428:	b	25338 <scols_init_debug@@SMARTCOLS_2.25+0x10968>
   2542c:	ldr	w21, [x0]
   25430:	ldp	x19, x20, [sp, #16]
   25434:	neg	w21, w21
   25438:	mov	w0, w21
   2543c:	ldp	x21, x22, [sp, #32]
   25440:	ldp	x23, x24, [sp, #48]
   25444:	ldp	x29, x30, [sp], #112
   25448:	ret
   2544c:	ldr	w24, [x23]
   25450:	ldp	x25, x26, [sp, #64]
   25454:	ldr	x27, [sp, #80]
   25458:	b	253a8 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   2545c:	ldr	w24, [x23]
   25460:	mov	w21, #0x0                   	// #0
   25464:	b	253a8 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   25468:	stp	x29, x30, [sp, #-80]!
   2546c:	mov	x29, sp
   25470:	ldp	x6, x7, [x4]
   25474:	stp	x19, x20, [sp, #16]
   25478:	mov	x20, x1
   2547c:	ldp	x4, x5, [x4, #16]
   25480:	mov	x1, x3
   25484:	mov	x19, x0
   25488:	str	x21, [sp, #32]
   2548c:	mov	x21, x2
   25490:	add	x2, sp, #0x30
   25494:	stp	x6, x7, [sp, #48]
   25498:	stp	x4, x5, [sp, #64]
   2549c:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   254a0:	cbz	x0, 254c4 <scols_init_debug@@SMARTCOLS_2.25+0x10af4>
   254a4:	mov	x3, x0
   254a8:	mov	x2, x21
   254ac:	mov	x1, x20
   254b0:	mov	x0, x19
   254b4:	ldp	x19, x20, [sp, #16]
   254b8:	ldr	x21, [sp, #32]
   254bc:	ldp	x29, x30, [sp], #80
   254c0:	b	252c0 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   254c4:	bl	8050 <__errno_location@plt>
   254c8:	ldr	w0, [x0]
   254cc:	ldp	x19, x20, [sp, #16]
   254d0:	neg	w0, w0
   254d4:	ldr	x21, [sp, #32]
   254d8:	ldp	x29, x30, [sp], #80
   254dc:	ret
   254e0:	stp	x29, x30, [sp, #-240]!
   254e4:	mov	w9, #0xffffffe0            	// #-32
   254e8:	mov	w8, #0xffffff80            	// #-128
   254ec:	mov	x29, sp
   254f0:	add	x10, sp, #0xd0
   254f4:	add	x11, sp, #0xf0
   254f8:	stp	x11, x11, [sp, #48]
   254fc:	str	x10, [sp, #64]
   25500:	stp	w9, w8, [sp, #72]
   25504:	ldp	x10, x11, [sp, #48]
   25508:	stp	x10, x11, [sp, #16]
   2550c:	ldp	x8, x9, [sp, #64]
   25510:	stp	x8, x9, [sp, #32]
   25514:	str	q0, [sp, #80]
   25518:	str	q1, [sp, #96]
   2551c:	str	q2, [sp, #112]
   25520:	str	q3, [sp, #128]
   25524:	str	q4, [sp, #144]
   25528:	str	q5, [sp, #160]
   2552c:	str	q6, [sp, #176]
   25530:	str	q7, [sp, #192]
   25534:	stp	x4, x5, [sp, #208]
   25538:	add	x4, sp, #0x10
   2553c:	stp	x6, x7, [sp, #224]
   25540:	bl	25468 <scols_init_debug@@SMARTCOLS_2.25+0x10a98>
   25544:	ldp	x29, x30, [sp], #240
   25548:	ret
   2554c:	nop
   25550:	mov	x12, #0x2030                	// #8240
   25554:	sub	sp, sp, x12
   25558:	stp	x29, x30, [sp]
   2555c:	mov	x29, sp
   25560:	stp	x19, x20, [sp, #16]
   25564:	cbz	x1, 25604 <scols_init_debug@@SMARTCOLS_2.25+0x10c34>
   25568:	mov	x20, x1
   2556c:	str	x21, [sp, #32]
   25570:	add	x21, sp, #0x30
   25574:	mov	x3, x2
   25578:	mov	x1, x21
   2557c:	mov	x2, #0x1fff                	// #8191
   25580:	str	xzr, [x20]
   25584:	bl	252c0 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   25588:	mov	w19, w0
   2558c:	cmp	w0, #0x0
   25590:	b.lt	255e8 <scols_init_debug@@SMARTCOLS_2.25+0x10c18>  // b.tstop
   25594:	b.ne	255d0 <scols_init_debug@@SMARTCOLS_2.25+0x10c00>  // b.any
   25598:	mov	x0, x21
   2559c:	strb	wzr, [x21, w19, sxtw]
   255a0:	bl	79b0 <strdup@plt>
   255a4:	cmp	x0, #0x0
   255a8:	mov	w1, #0xfffffff4            	// #-12
   255ac:	csel	w19, w19, w1, ne  // ne = any
   255b0:	ldr	x21, [sp, #32]
   255b4:	str	x0, [x20]
   255b8:	mov	w0, w19
   255bc:	mov	x12, #0x2030                	// #8240
   255c0:	ldp	x29, x30, [sp]
   255c4:	ldp	x19, x20, [sp, #16]
   255c8:	add	sp, sp, x12
   255cc:	ret
   255d0:	add	x0, sp, #0x2f
   255d4:	ldrsb	w0, [x0, w19, sxtw]
   255d8:	cmp	w0, #0xa
   255dc:	cset	w0, eq  // eq = none
   255e0:	sub	w19, w19, w0
   255e4:	b	25598 <scols_init_debug@@SMARTCOLS_2.25+0x10bc8>
   255e8:	mov	w0, w19
   255ec:	mov	x12, #0x2030                	// #8240
   255f0:	ldp	x29, x30, [sp]
   255f4:	ldp	x19, x20, [sp, #16]
   255f8:	ldr	x21, [sp, #32]
   255fc:	add	sp, sp, x12
   25600:	ret
   25604:	mov	w19, #0xffffffea            	// #-22
   25608:	b	255b8 <scols_init_debug@@SMARTCOLS_2.25+0x10be8>
   2560c:	nop
   25610:	stp	x29, x30, [sp, #-272]!
   25614:	mov	w9, #0xffffffd8            	// #-40
   25618:	mov	w8, #0xffffff80            	// #-128
   2561c:	mov	x29, sp
   25620:	add	x10, sp, #0xe0
   25624:	add	x11, sp, #0x110
   25628:	stp	x11, x11, [sp, #64]
   2562c:	str	x10, [sp, #80]
   25630:	stp	w9, w8, [sp, #88]
   25634:	ldp	x10, x11, [sp, #64]
   25638:	stp	x19, x20, [sp, #16]
   2563c:	mov	x20, x1
   25640:	ldp	x8, x9, [sp, #80]
   25644:	mov	x1, x2
   25648:	mov	x19, x0
   2564c:	add	x2, sp, #0x20
   25650:	stp	x10, x11, [sp, #32]
   25654:	stp	x8, x9, [sp, #48]
   25658:	str	q0, [sp, #96]
   2565c:	str	q1, [sp, #112]
   25660:	str	q2, [sp, #128]
   25664:	str	q3, [sp, #144]
   25668:	str	q4, [sp, #160]
   2566c:	str	q5, [sp, #176]
   25670:	str	q6, [sp, #192]
   25674:	str	q7, [sp, #208]
   25678:	stp	x3, x4, [sp, #232]
   2567c:	stp	x5, x6, [sp, #248]
   25680:	str	x7, [sp, #264]
   25684:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25688:	cbz	x0, 256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10cd8>
   2568c:	mov	x2, x0
   25690:	mov	x1, x20
   25694:	mov	x0, x19
   25698:	bl	25550 <scols_init_debug@@SMARTCOLS_2.25+0x10b80>
   2569c:	ldp	x19, x20, [sp, #16]
   256a0:	ldp	x29, x30, [sp], #272
   256a4:	ret
   256a8:	bl	8050 <__errno_location@plt>
   256ac:	ldr	w0, [x0]
   256b0:	ldp	x19, x20, [sp, #16]
   256b4:	neg	w0, w0
   256b8:	ldp	x29, x30, [sp], #272
   256bc:	ret
   256c0:	stp	x29, x30, [sp, #-32]!
   256c4:	sub	x2, x2, #0x1
   256c8:	mov	x29, sp
   256cc:	str	x19, [sp, #16]
   256d0:	mov	x19, x1
   256d4:	bl	252c0 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   256d8:	cmp	w0, #0x0
   256dc:	b.lt	256f0 <scols_init_debug@@SMARTCOLS_2.25+0x10d20>  // b.tstop
   256e0:	sxtw	x1, w0
   256e4:	sub	x1, x1, #0x1
   256e8:	b.ne	256fc <scols_init_debug@@SMARTCOLS_2.25+0x10d2c>  // b.any
   256ec:	strb	wzr, [x19, x1]
   256f0:	ldr	x19, [sp, #16]
   256f4:	ldp	x29, x30, [sp], #32
   256f8:	ret
   256fc:	ldrsb	w2, [x19, x1]
   25700:	cmp	w2, #0xa
   25704:	b.ne	256ec <scols_init_debug@@SMARTCOLS_2.25+0x10d1c>  // b.any
   25708:	sub	w0, w0, #0x1
   2570c:	strb	wzr, [x19, w0, sxtw]
   25710:	ldr	x19, [sp, #16]
   25714:	ldp	x29, x30, [sp], #32
   25718:	ret
   2571c:	nop
   25720:	stp	x29, x30, [sp, #-272]!
   25724:	mov	w9, #0xffffffe0            	// #-32
   25728:	mov	w8, #0xffffff80            	// #-128
   2572c:	mov	x29, sp
   25730:	add	x10, sp, #0xf0
   25734:	add	x11, sp, #0x110
   25738:	stp	x11, x11, [sp, #80]
   2573c:	str	x10, [sp, #96]
   25740:	stp	w9, w8, [sp, #104]
   25744:	ldp	x10, x11, [sp, #80]
   25748:	stp	x19, x20, [sp, #16]
   2574c:	mov	x20, x1
   25750:	ldp	x8, x9, [sp, #96]
   25754:	mov	x1, x3
   25758:	mov	x19, x0
   2575c:	str	x21, [sp, #32]
   25760:	mov	x21, x2
   25764:	add	x2, sp, #0x30
   25768:	stp	x10, x11, [sp, #48]
   2576c:	stp	x8, x9, [sp, #64]
   25770:	str	q0, [sp, #112]
   25774:	str	q1, [sp, #128]
   25778:	str	q2, [sp, #144]
   2577c:	str	q3, [sp, #160]
   25780:	str	q4, [sp, #176]
   25784:	str	q5, [sp, #192]
   25788:	str	q6, [sp, #208]
   2578c:	str	q7, [sp, #224]
   25790:	stp	x4, x5, [sp, #240]
   25794:	stp	x6, x7, [sp, #256]
   25798:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   2579c:	cbz	x0, 257c4 <scols_init_debug@@SMARTCOLS_2.25+0x10df4>
   257a0:	mov	x3, x0
   257a4:	mov	x2, x21
   257a8:	mov	x1, x20
   257ac:	mov	x0, x19
   257b0:	bl	256c0 <scols_init_debug@@SMARTCOLS_2.25+0x10cf0>
   257b4:	ldp	x19, x20, [sp, #16]
   257b8:	ldr	x21, [sp, #32]
   257bc:	ldp	x29, x30, [sp], #272
   257c0:	ret
   257c4:	bl	8050 <__errno_location@plt>
   257c8:	ldr	w0, [x0]
   257cc:	ldp	x19, x20, [sp, #16]
   257d0:	neg	w0, w0
   257d4:	ldr	x21, [sp, #32]
   257d8:	ldp	x29, x30, [sp], #272
   257dc:	ret
   257e0:	stp	x29, x30, [sp, #-288]!
   257e4:	mov	x29, sp
   257e8:	stp	x19, x20, [sp, #16]
   257ec:	mov	x20, x1
   257f0:	stp	x21, x22, [sp, #32]
   257f4:	mov	x21, x2
   257f8:	mov	x2, x1
   257fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   25800:	add	x1, x1, #0xf38
   25804:	str	q0, [sp, #112]
   25808:	str	q1, [sp, #128]
   2580c:	str	q2, [sp, #144]
   25810:	str	q3, [sp, #160]
   25814:	str	q4, [sp, #176]
   25818:	str	q5, [sp, #192]
   2581c:	str	q6, [sp, #208]
   25820:	str	q7, [sp, #224]
   25824:	stp	x3, x4, [sp, #248]
   25828:	stp	x5, x6, [sp, #264]
   2582c:	str	x7, [sp, #280]
   25830:	bl	24c78 <scols_init_debug@@SMARTCOLS_2.25+0x102a8>
   25834:	cbz	x0, 258f4 <scols_init_debug@@SMARTCOLS_2.25+0x10f24>
   25838:	mov	x19, x0
   2583c:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   25840:	ldr	w0, [x0, #2900]
   25844:	tbnz	w0, #2, 258a8 <scols_init_debug@@SMARTCOLS_2.25+0x10ed8>
   25848:	add	x1, sp, #0x120
   2584c:	stp	x1, x1, [sp, #80]
   25850:	add	x2, sp, #0xf0
   25854:	mov	w0, #0xffffffd8            	// #-40
   25858:	mov	w3, #0xffffff80            	// #-128
   2585c:	str	x2, [sp, #96]
   25860:	mov	x1, x21
   25864:	stp	w0, w3, [sp, #104]
   25868:	add	x2, sp, #0x30
   2586c:	ldp	x4, x5, [sp, #80]
   25870:	stp	x4, x5, [sp, #48]
   25874:	mov	x0, x19
   25878:	ldp	x4, x5, [sp, #96]
   2587c:	stp	x4, x5, [sp, #64]
   25880:	bl	7d10 <__isoc99_vfscanf@plt>
   25884:	mov	w1, w0
   25888:	mov	x0, x19
   2588c:	mov	w19, w1
   25890:	bl	7690 <fclose@plt>
   25894:	mov	w0, w19
   25898:	ldp	x19, x20, [sp, #16]
   2589c:	ldp	x21, x22, [sp, #32]
   258a0:	ldp	x29, x30, [sp], #288
   258a4:	ret
   258a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   258ac:	ldr	x0, [x0, #4016]
   258b0:	ldr	x22, [x0]
   258b4:	bl	76b0 <getpid@plt>
   258b8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   258bc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   258c0:	add	x4, x4, #0x80
   258c4:	add	x3, x3, #0xb90
   258c8:	mov	w2, w0
   258cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   258d0:	mov	x0, x22
   258d4:	add	x1, x1, #0xb50
   258d8:	bl	8170 <fprintf@plt>
   258dc:	mov	x2, x20
   258e0:	mov	x1, x21
   258e4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   258e8:	add	x0, x0, #0xd18
   258ec:	bl	23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   258f0:	b	25848 <scols_init_debug@@SMARTCOLS_2.25+0x10e78>
   258f4:	mov	w19, #0xffffffea            	// #-22
   258f8:	b	25894 <scols_init_debug@@SMARTCOLS_2.25+0x10ec4>
   258fc:	nop
   25900:	mov	x8, x2
   25904:	stp	x29, x30, [sp, #-272]!
   25908:	mov	x2, x1
   2590c:	mov	x29, sp
   25910:	ldp	x10, x11, [x8]
   25914:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   25918:	ldp	x8, x9, [x8, #16]
   2591c:	str	x21, [sp, #32]
   25920:	add	x21, sp, #0x30
   25924:	add	x1, x1, #0xf38
   25928:	stp	x19, x20, [sp, #16]
   2592c:	mov	x20, x3
   25930:	mov	x3, x21
   25934:	stp	x10, x11, [sp, #48]
   25938:	stp	x8, x9, [sp, #64]
   2593c:	str	q0, [sp, #112]
   25940:	str	q1, [sp, #128]
   25944:	str	q2, [sp, #144]
   25948:	str	q3, [sp, #160]
   2594c:	str	q4, [sp, #176]
   25950:	str	q5, [sp, #192]
   25954:	str	q6, [sp, #208]
   25958:	str	q7, [sp, #224]
   2595c:	stp	x4, x5, [sp, #240]
   25960:	stp	x6, x7, [sp, #256]
   25964:	bl	24d50 <scols_init_debug@@SMARTCOLS_2.25+0x10380>
   25968:	cbz	x0, 259cc <scols_init_debug@@SMARTCOLS_2.25+0x10ffc>
   2596c:	add	x2, sp, #0x110
   25970:	stp	x2, x2, [sp, #80]
   25974:	add	x1, sp, #0xf0
   25978:	mov	w4, #0xffffffe0            	// #-32
   2597c:	mov	w3, #0xffffff80            	// #-128
   25980:	str	x1, [sp, #96]
   25984:	mov	x1, x20
   25988:	stp	w4, w3, [sp, #104]
   2598c:	mov	x19, x0
   25990:	ldp	x4, x5, [sp, #80]
   25994:	stp	x4, x5, [sp, #48]
   25998:	mov	x2, x21
   2599c:	ldp	x4, x5, [sp, #96]
   259a0:	stp	x4, x5, [sp, #64]
   259a4:	bl	7d10 <__isoc99_vfscanf@plt>
   259a8:	mov	w1, w0
   259ac:	mov	x0, x19
   259b0:	mov	w19, w1
   259b4:	bl	7690 <fclose@plt>
   259b8:	mov	w0, w19
   259bc:	ldp	x19, x20, [sp, #16]
   259c0:	ldr	x21, [sp, #32]
   259c4:	ldp	x29, x30, [sp], #272
   259c8:	ret
   259cc:	mov	w19, #0xffffffea            	// #-22
   259d0:	b	259b8 <scols_init_debug@@SMARTCOLS_2.25+0x10fe8>
   259d4:	nop
   259d8:	stp	x29, x30, [sp, #-48]!
   259dc:	mov	x29, sp
   259e0:	add	x3, sp, #0x28
   259e4:	str	x19, [sp, #16]
   259e8:	mov	x19, x1
   259ec:	mov	x1, x2
   259f0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   259f4:	add	x2, x2, #0xd30
   259f8:	str	xzr, [sp, #40]
   259fc:	bl	257e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>
   25a00:	cmp	w0, #0x1
   25a04:	b.ne	25a24 <scols_init_debug@@SMARTCOLS_2.25+0x11054>  // b.any
   25a08:	mov	w0, #0x0                   	// #0
   25a0c:	cbz	x19, 25a18 <scols_init_debug@@SMARTCOLS_2.25+0x11048>
   25a10:	ldr	x1, [sp, #40]
   25a14:	str	x1, [x19]
   25a18:	ldr	x19, [sp, #16]
   25a1c:	ldp	x29, x30, [sp], #48
   25a20:	ret
   25a24:	mov	w0, #0xffffffff            	// #-1
   25a28:	b	25a18 <scols_init_debug@@SMARTCOLS_2.25+0x11048>
   25a2c:	nop
   25a30:	stp	x29, x30, [sp, #-272]!
   25a34:	mov	w9, #0xffffffd8            	// #-40
   25a38:	mov	w8, #0xffffff80            	// #-128
   25a3c:	mov	x29, sp
   25a40:	add	x10, sp, #0xe0
   25a44:	add	x11, sp, #0x110
   25a48:	stp	x11, x11, [sp, #64]
   25a4c:	str	x10, [sp, #80]
   25a50:	stp	w9, w8, [sp, #88]
   25a54:	ldp	x10, x11, [sp, #64]
   25a58:	stp	x19, x20, [sp, #16]
   25a5c:	mov	x20, x1
   25a60:	ldp	x8, x9, [sp, #80]
   25a64:	mov	x1, x2
   25a68:	mov	x19, x0
   25a6c:	add	x2, sp, #0x20
   25a70:	stp	x10, x11, [sp, #32]
   25a74:	stp	x8, x9, [sp, #48]
   25a78:	str	q0, [sp, #96]
   25a7c:	str	q1, [sp, #112]
   25a80:	str	q2, [sp, #128]
   25a84:	str	q3, [sp, #144]
   25a88:	str	q4, [sp, #160]
   25a8c:	str	q5, [sp, #176]
   25a90:	str	q6, [sp, #192]
   25a94:	str	q7, [sp, #208]
   25a98:	stp	x3, x4, [sp, #232]
   25a9c:	stp	x5, x6, [sp, #248]
   25aa0:	str	x7, [sp, #264]
   25aa4:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25aa8:	cbz	x0, 25ac8 <scols_init_debug@@SMARTCOLS_2.25+0x110f8>
   25aac:	mov	x2, x0
   25ab0:	mov	x1, x20
   25ab4:	mov	x0, x19
   25ab8:	bl	259d8 <scols_init_debug@@SMARTCOLS_2.25+0x11008>
   25abc:	ldp	x19, x20, [sp, #16]
   25ac0:	ldp	x29, x30, [sp], #272
   25ac4:	ret
   25ac8:	bl	8050 <__errno_location@plt>
   25acc:	ldr	w0, [x0]
   25ad0:	ldp	x19, x20, [sp, #16]
   25ad4:	neg	w0, w0
   25ad8:	ldp	x29, x30, [sp], #272
   25adc:	ret
   25ae0:	stp	x29, x30, [sp, #-48]!
   25ae4:	mov	x29, sp
   25ae8:	add	x3, sp, #0x28
   25aec:	str	x19, [sp, #16]
   25af0:	mov	x19, x1
   25af4:	mov	x1, x2
   25af8:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   25afc:	add	x2, x2, #0x7f8
   25b00:	str	xzr, [sp, #40]
   25b04:	bl	257e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>
   25b08:	cmp	w0, #0x1
   25b0c:	b.ne	25b2c <scols_init_debug@@SMARTCOLS_2.25+0x1115c>  // b.any
   25b10:	mov	w0, #0x0                   	// #0
   25b14:	cbz	x19, 25b20 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   25b18:	ldr	x1, [sp, #40]
   25b1c:	str	x1, [x19]
   25b20:	ldr	x19, [sp, #16]
   25b24:	ldp	x29, x30, [sp], #48
   25b28:	ret
   25b2c:	mov	w0, #0xffffffff            	// #-1
   25b30:	b	25b20 <scols_init_debug@@SMARTCOLS_2.25+0x11150>
   25b34:	nop
   25b38:	stp	x29, x30, [sp, #-272]!
   25b3c:	mov	w9, #0xffffffd8            	// #-40
   25b40:	mov	w8, #0xffffff80            	// #-128
   25b44:	mov	x29, sp
   25b48:	add	x10, sp, #0xe0
   25b4c:	add	x11, sp, #0x110
   25b50:	stp	x11, x11, [sp, #64]
   25b54:	str	x10, [sp, #80]
   25b58:	stp	w9, w8, [sp, #88]
   25b5c:	ldp	x10, x11, [sp, #64]
   25b60:	stp	x19, x20, [sp, #16]
   25b64:	mov	x20, x1
   25b68:	ldp	x8, x9, [sp, #80]
   25b6c:	mov	x1, x2
   25b70:	mov	x19, x0
   25b74:	add	x2, sp, #0x20
   25b78:	stp	x10, x11, [sp, #32]
   25b7c:	stp	x8, x9, [sp, #48]
   25b80:	str	q0, [sp, #96]
   25b84:	str	q1, [sp, #112]
   25b88:	str	q2, [sp, #128]
   25b8c:	str	q3, [sp, #144]
   25b90:	str	q4, [sp, #160]
   25b94:	str	q5, [sp, #176]
   25b98:	str	q6, [sp, #192]
   25b9c:	str	q7, [sp, #208]
   25ba0:	stp	x3, x4, [sp, #232]
   25ba4:	stp	x5, x6, [sp, #248]
   25ba8:	str	x7, [sp, #264]
   25bac:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25bb0:	cbz	x0, 25bd0 <scols_init_debug@@SMARTCOLS_2.25+0x11200>
   25bb4:	mov	x2, x0
   25bb8:	mov	x1, x20
   25bbc:	mov	x0, x19
   25bc0:	bl	25ae0 <scols_init_debug@@SMARTCOLS_2.25+0x11110>
   25bc4:	ldp	x19, x20, [sp, #16]
   25bc8:	ldp	x29, x30, [sp], #272
   25bcc:	ret
   25bd0:	bl	8050 <__errno_location@plt>
   25bd4:	ldr	w0, [x0]
   25bd8:	ldp	x19, x20, [sp, #16]
   25bdc:	neg	w0, w0
   25be0:	ldp	x29, x30, [sp], #272
   25be4:	ret
   25be8:	stp	x29, x30, [sp, #-48]!
   25bec:	mov	x29, sp
   25bf0:	add	x3, sp, #0x2c
   25bf4:	str	x19, [sp, #16]
   25bf8:	mov	x19, x1
   25bfc:	mov	x1, x2
   25c00:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25c04:	add	x2, x2, #0x68
   25c08:	str	wzr, [sp, #44]
   25c0c:	bl	257e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>
   25c10:	cmp	w0, #0x1
   25c14:	b.ne	25c34 <scols_init_debug@@SMARTCOLS_2.25+0x11264>  // b.any
   25c18:	mov	w0, #0x0                   	// #0
   25c1c:	cbz	x19, 25c28 <scols_init_debug@@SMARTCOLS_2.25+0x11258>
   25c20:	ldr	w1, [sp, #44]
   25c24:	str	w1, [x19]
   25c28:	ldr	x19, [sp, #16]
   25c2c:	ldp	x29, x30, [sp], #48
   25c30:	ret
   25c34:	mov	w0, #0xffffffff            	// #-1
   25c38:	b	25c28 <scols_init_debug@@SMARTCOLS_2.25+0x11258>
   25c3c:	nop
   25c40:	stp	x29, x30, [sp, #-272]!
   25c44:	mov	w9, #0xffffffd8            	// #-40
   25c48:	mov	w8, #0xffffff80            	// #-128
   25c4c:	mov	x29, sp
   25c50:	add	x10, sp, #0xe0
   25c54:	add	x11, sp, #0x110
   25c58:	stp	x11, x11, [sp, #64]
   25c5c:	str	x10, [sp, #80]
   25c60:	stp	w9, w8, [sp, #88]
   25c64:	ldp	x10, x11, [sp, #64]
   25c68:	stp	x19, x20, [sp, #16]
   25c6c:	mov	x20, x1
   25c70:	ldp	x8, x9, [sp, #80]
   25c74:	mov	x1, x2
   25c78:	mov	x19, x0
   25c7c:	add	x2, sp, #0x20
   25c80:	stp	x10, x11, [sp, #32]
   25c84:	stp	x8, x9, [sp, #48]
   25c88:	str	q0, [sp, #96]
   25c8c:	str	q1, [sp, #112]
   25c90:	str	q2, [sp, #128]
   25c94:	str	q3, [sp, #144]
   25c98:	str	q4, [sp, #160]
   25c9c:	str	q5, [sp, #176]
   25ca0:	str	q6, [sp, #192]
   25ca4:	str	q7, [sp, #208]
   25ca8:	stp	x3, x4, [sp, #232]
   25cac:	stp	x5, x6, [sp, #248]
   25cb0:	str	x7, [sp, #264]
   25cb4:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25cb8:	cbz	x0, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x11308>
   25cbc:	mov	x2, x0
   25cc0:	mov	x1, x20
   25cc4:	mov	x0, x19
   25cc8:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   25ccc:	ldp	x19, x20, [sp, #16]
   25cd0:	ldp	x29, x30, [sp], #272
   25cd4:	ret
   25cd8:	bl	8050 <__errno_location@plt>
   25cdc:	ldr	w0, [x0]
   25ce0:	ldp	x19, x20, [sp, #16]
   25ce4:	neg	w0, w0
   25ce8:	ldp	x29, x30, [sp], #272
   25cec:	ret
   25cf0:	stp	x29, x30, [sp, #-48]!
   25cf4:	mov	x29, sp
   25cf8:	add	x3, sp, #0x2c
   25cfc:	str	x19, [sp, #16]
   25d00:	mov	x19, x1
   25d04:	mov	x1, x2
   25d08:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25d0c:	add	x2, x2, #0xd38
   25d10:	bl	257e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>
   25d14:	cmp	w0, #0x1
   25d18:	b.ne	25d38 <scols_init_debug@@SMARTCOLS_2.25+0x11368>  // b.any
   25d1c:	mov	w0, #0x0                   	// #0
   25d20:	cbz	x19, 25d2c <scols_init_debug@@SMARTCOLS_2.25+0x1135c>
   25d24:	ldr	w1, [sp, #44]
   25d28:	str	w1, [x19]
   25d2c:	ldr	x19, [sp, #16]
   25d30:	ldp	x29, x30, [sp], #48
   25d34:	ret
   25d38:	mov	w0, #0xffffffff            	// #-1
   25d3c:	b	25d2c <scols_init_debug@@SMARTCOLS_2.25+0x1135c>
   25d40:	stp	x29, x30, [sp, #-272]!
   25d44:	mov	w9, #0xffffffd8            	// #-40
   25d48:	mov	w8, #0xffffff80            	// #-128
   25d4c:	mov	x29, sp
   25d50:	add	x10, sp, #0xe0
   25d54:	add	x11, sp, #0x110
   25d58:	stp	x11, x11, [sp, #64]
   25d5c:	str	x10, [sp, #80]
   25d60:	stp	w9, w8, [sp, #88]
   25d64:	ldp	x10, x11, [sp, #64]
   25d68:	stp	x19, x20, [sp, #16]
   25d6c:	mov	x20, x1
   25d70:	ldp	x8, x9, [sp, #80]
   25d74:	mov	x1, x2
   25d78:	mov	x19, x0
   25d7c:	add	x2, sp, #0x20
   25d80:	stp	x10, x11, [sp, #32]
   25d84:	stp	x8, x9, [sp, #48]
   25d88:	str	q0, [sp, #96]
   25d8c:	str	q1, [sp, #112]
   25d90:	str	q2, [sp, #128]
   25d94:	str	q3, [sp, #144]
   25d98:	str	q4, [sp, #160]
   25d9c:	str	q5, [sp, #176]
   25da0:	str	q6, [sp, #192]
   25da4:	str	q7, [sp, #208]
   25da8:	stp	x3, x4, [sp, #232]
   25dac:	stp	x5, x6, [sp, #248]
   25db0:	str	x7, [sp, #264]
   25db4:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25db8:	cbz	x0, 25dd8 <scols_init_debug@@SMARTCOLS_2.25+0x11408>
   25dbc:	mov	x2, x0
   25dc0:	mov	x1, x20
   25dc4:	mov	x0, x19
   25dc8:	bl	25cf0 <scols_init_debug@@SMARTCOLS_2.25+0x11320>
   25dcc:	ldp	x19, x20, [sp, #16]
   25dd0:	ldp	x29, x30, [sp], #272
   25dd4:	ret
   25dd8:	bl	8050 <__errno_location@plt>
   25ddc:	ldr	w0, [x0]
   25de0:	ldp	x19, x20, [sp, #16]
   25de4:	neg	w0, w0
   25de8:	ldp	x29, x30, [sp], #272
   25dec:	ret
   25df0:	stp	x29, x30, [sp, #-48]!
   25df4:	mov	x29, sp
   25df8:	add	x4, sp, #0x2c
   25dfc:	add	x3, sp, #0x28
   25e00:	str	x19, [sp, #16]
   25e04:	mov	x19, x1
   25e08:	mov	x1, x2
   25e0c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   25e10:	add	x2, x2, #0xd40
   25e14:	bl	257e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e10>
   25e18:	cmp	w0, #0x2
   25e1c:	b.ne	25e60 <scols_init_debug@@SMARTCOLS_2.25+0x11490>  // b.any
   25e20:	mov	w0, #0x0                   	// #0
   25e24:	cbz	x19, 25e54 <scols_init_debug@@SMARTCOLS_2.25+0x11484>
   25e28:	ldp	w3, w2, [sp, #40]
   25e2c:	and	x4, x2, #0xff
   25e30:	lsl	x1, x3, #32
   25e34:	ubfiz	x2, x2, #12, #32
   25e38:	and	x1, x1, #0xfffff00000000000
   25e3c:	and	x2, x2, #0xffffff00000
   25e40:	ubfiz	x3, x3, #8, #12
   25e44:	orr	x2, x2, x4
   25e48:	orr	x3, x3, x1
   25e4c:	orr	x2, x2, x3
   25e50:	str	x2, [x19]
   25e54:	ldr	x19, [sp, #16]
   25e58:	ldp	x29, x30, [sp], #48
   25e5c:	ret
   25e60:	mov	w0, #0xffffffff            	// #-1
   25e64:	b	25e54 <scols_init_debug@@SMARTCOLS_2.25+0x11484>
   25e68:	stp	x29, x30, [sp, #-272]!
   25e6c:	mov	w9, #0xffffffd8            	// #-40
   25e70:	mov	w8, #0xffffff80            	// #-128
   25e74:	mov	x29, sp
   25e78:	add	x10, sp, #0xe0
   25e7c:	add	x11, sp, #0x110
   25e80:	stp	x11, x11, [sp, #64]
   25e84:	str	x10, [sp, #80]
   25e88:	stp	w9, w8, [sp, #88]
   25e8c:	ldp	x10, x11, [sp, #64]
   25e90:	stp	x19, x20, [sp, #16]
   25e94:	mov	x20, x1
   25e98:	ldp	x8, x9, [sp, #80]
   25e9c:	mov	x1, x2
   25ea0:	mov	x19, x0
   25ea4:	add	x2, sp, #0x20
   25ea8:	stp	x10, x11, [sp, #32]
   25eac:	stp	x8, x9, [sp, #48]
   25eb0:	str	q0, [sp, #96]
   25eb4:	str	q1, [sp, #112]
   25eb8:	str	q2, [sp, #128]
   25ebc:	str	q3, [sp, #144]
   25ec0:	str	q4, [sp, #160]
   25ec4:	str	q5, [sp, #176]
   25ec8:	str	q6, [sp, #192]
   25ecc:	str	q7, [sp, #208]
   25ed0:	stp	x3, x4, [sp, #232]
   25ed4:	stp	x5, x6, [sp, #248]
   25ed8:	str	x7, [sp, #264]
   25edc:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   25ee0:	cbz	x0, 25f00 <scols_init_debug@@SMARTCOLS_2.25+0x11530>
   25ee4:	mov	x2, x0
   25ee8:	mov	x1, x20
   25eec:	mov	x0, x19
   25ef0:	bl	25df0 <scols_init_debug@@SMARTCOLS_2.25+0x11420>
   25ef4:	ldp	x19, x20, [sp, #16]
   25ef8:	ldp	x29, x30, [sp], #272
   25efc:	ret
   25f00:	bl	8050 <__errno_location@plt>
   25f04:	ldr	w0, [x0]
   25f08:	ldp	x19, x20, [sp, #16]
   25f0c:	neg	w0, w0
   25f10:	ldp	x29, x30, [sp], #272
   25f14:	ret
   25f18:	stp	x29, x30, [sp, #-96]!
   25f1c:	mov	x29, sp
   25f20:	stp	x21, x22, [sp, #32]
   25f24:	mov	x21, x1
   25f28:	mov	w1, #0x1                   	// #1
   25f2c:	movk	w1, #0x8, lsl #16
   25f30:	stp	x19, x20, [sp, #16]
   25f34:	stp	x23, x24, [sp, #48]
   25f38:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   25f3c:	mov	w23, w0
   25f40:	bl	8050 <__errno_location@plt>
   25f44:	mov	x20, x0
   25f48:	tbnz	w23, #31, 26018 <scols_init_debug@@SMARTCOLS_2.25+0x11648>
   25f4c:	mov	x0, x21
   25f50:	bl	7340 <strlen@plt>
   25f54:	mov	x22, x0
   25f58:	cbz	x0, 26050 <scols_init_debug@@SMARTCOLS_2.25+0x11680>
   25f5c:	mov	x24, #0xb280                	// #45696
   25f60:	str	x25, [sp, #64]
   25f64:	add	x25, sp, #0x50
   25f68:	movk	x24, #0xee6, lsl #16
   25f6c:	nop
   25f70:	str	wzr, [x20]
   25f74:	mov	x2, x22
   25f78:	mov	x1, x21
   25f7c:	mov	w0, w23
   25f80:	bl	7a60 <write@plt>
   25f84:	cmp	x0, #0x0
   25f88:	b.le	25fec <scols_init_debug@@SMARTCOLS_2.25+0x1161c>
   25f8c:	ldr	w19, [x20]
   25f90:	subs	x22, x22, x0
   25f94:	add	x21, x21, x0
   25f98:	b.ne	25ffc <scols_init_debug@@SMARTCOLS_2.25+0x1162c>  // b.any
   25f9c:	cmp	w19, #0xb
   25fa0:	b.ne	26038 <scols_init_debug@@SMARTCOLS_2.25+0x11668>  // b.any
   25fa4:	mov	x2, #0xb280                	// #45696
   25fa8:	add	x0, sp, #0x50
   25fac:	movk	x2, #0xee6, lsl #16
   25fb0:	mov	x1, #0x0                   	// #0
   25fb4:	stp	xzr, x2, [sp, #80]
   25fb8:	mov	w21, #0x0                   	// #0
   25fbc:	bl	7c50 <nanosleep@plt>
   25fc0:	ldr	w19, [x20]
   25fc4:	ldr	x25, [sp, #64]
   25fc8:	mov	w0, w23
   25fcc:	bl	79f0 <close@plt>
   25fd0:	str	w19, [x20]
   25fd4:	mov	w0, w21
   25fd8:	ldp	x19, x20, [sp, #16]
   25fdc:	ldp	x21, x22, [sp, #32]
   25fe0:	ldp	x23, x24, [sp, #48]
   25fe4:	ldp	x29, x30, [sp], #96
   25fe8:	ret
   25fec:	ldr	w19, [x20]
   25ff0:	cmp	w19, #0x4
   25ff4:	ccmp	w19, #0xb, #0x4, ne  // ne = any
   25ff8:	b.ne	26044 <scols_init_debug@@SMARTCOLS_2.25+0x11674>  // b.any
   25ffc:	cmp	w19, #0xb
   26000:	b.ne	25f70 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>  // b.any
   26004:	mov	x0, x25
   26008:	mov	x1, #0x0                   	// #0
   2600c:	stp	xzr, x24, [sp, #80]
   26010:	bl	7c50 <nanosleep@plt>
   26014:	b	25f70 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>
   26018:	ldr	w21, [x0]
   2601c:	ldp	x19, x20, [sp, #16]
   26020:	neg	w21, w21
   26024:	mov	w0, w21
   26028:	ldp	x21, x22, [sp, #32]
   2602c:	ldp	x23, x24, [sp, #48]
   26030:	ldp	x29, x30, [sp], #96
   26034:	ret
   26038:	mov	w21, #0x0                   	// #0
   2603c:	ldr	x25, [sp, #64]
   26040:	b	25fc8 <scols_init_debug@@SMARTCOLS_2.25+0x115f8>
   26044:	mov	w21, #0xffffffff            	// #-1
   26048:	ldr	x25, [sp, #64]
   2604c:	b	25fc8 <scols_init_debug@@SMARTCOLS_2.25+0x115f8>
   26050:	ldr	w19, [x20]
   26054:	mov	w21, #0x0                   	// #0
   26058:	b	25fc8 <scols_init_debug@@SMARTCOLS_2.25+0x115f8>
   2605c:	nop
   26060:	stp	x29, x30, [sp, #-272]!
   26064:	mov	w9, #0xffffffd8            	// #-40
   26068:	mov	w8, #0xffffff80            	// #-128
   2606c:	mov	x29, sp
   26070:	add	x10, sp, #0xe0
   26074:	add	x11, sp, #0x110
   26078:	stp	x11, x11, [sp, #64]
   2607c:	str	x10, [sp, #80]
   26080:	stp	w9, w8, [sp, #88]
   26084:	ldp	x10, x11, [sp, #64]
   26088:	stp	x19, x20, [sp, #16]
   2608c:	mov	x20, x1
   26090:	ldp	x8, x9, [sp, #80]
   26094:	mov	x1, x2
   26098:	mov	x19, x0
   2609c:	add	x2, sp, #0x20
   260a0:	stp	x10, x11, [sp, #32]
   260a4:	stp	x8, x9, [sp, #48]
   260a8:	str	q0, [sp, #96]
   260ac:	str	q1, [sp, #112]
   260b0:	str	q2, [sp, #128]
   260b4:	str	q3, [sp, #144]
   260b8:	str	q4, [sp, #160]
   260bc:	str	q5, [sp, #176]
   260c0:	str	q6, [sp, #192]
   260c4:	str	q7, [sp, #208]
   260c8:	stp	x3, x4, [sp, #232]
   260cc:	stp	x5, x6, [sp, #248]
   260d0:	str	x7, [sp, #264]
   260d4:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   260d8:	cbz	x0, 260f8 <scols_init_debug@@SMARTCOLS_2.25+0x11728>
   260dc:	mov	x2, x0
   260e0:	mov	x1, x20
   260e4:	mov	x0, x19
   260e8:	bl	25f18 <scols_init_debug@@SMARTCOLS_2.25+0x11548>
   260ec:	ldp	x19, x20, [sp, #16]
   260f0:	ldp	x29, x30, [sp], #272
   260f4:	ret
   260f8:	bl	8050 <__errno_location@plt>
   260fc:	ldr	w0, [x0]
   26100:	ldp	x19, x20, [sp, #16]
   26104:	neg	w0, w0
   26108:	ldp	x29, x30, [sp], #272
   2610c:	ret
   26110:	stp	x29, x30, [sp, #-128]!
   26114:	mov	x29, sp
   26118:	stp	x19, x20, [sp, #16]
   2611c:	mov	x20, x1
   26120:	mov	w1, #0x1                   	// #1
   26124:	movk	w1, #0x8, lsl #16
   26128:	stp	x21, x22, [sp, #32]
   2612c:	stp	x23, x24, [sp, #48]
   26130:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   26134:	mov	w23, w0
   26138:	bl	8050 <__errno_location@plt>
   2613c:	mov	x19, x0
   26140:	tbnz	w23, #31, 2621c <scols_init_debug@@SMARTCOLS_2.25+0x1184c>
   26144:	add	x21, sp, #0x68
   26148:	mov	x3, x20
   2614c:	mov	x0, x21
   26150:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26154:	mov	x1, #0x15                  	// #21
   26158:	add	x2, x2, #0xd30
   2615c:	mov	x24, #0xb280                	// #45696
   26160:	str	x25, [sp, #64]
   26164:	bl	7610 <snprintf@plt>
   26168:	add	x25, sp, #0x58
   2616c:	sxtw	x22, w0
   26170:	movk	x24, #0xee6, lsl #16
   26174:	str	wzr, [x19]
   26178:	mov	x2, x22
   2617c:	mov	x1, x21
   26180:	mov	w0, w23
   26184:	bl	7a60 <write@plt>
   26188:	cmp	x0, #0x0
   2618c:	b.le	261f0 <scols_init_debug@@SMARTCOLS_2.25+0x11820>
   26190:	ldr	w20, [x19]
   26194:	subs	x22, x22, x0
   26198:	add	x21, x21, x0
   2619c:	b.ne	26200 <scols_init_debug@@SMARTCOLS_2.25+0x11830>  // b.any
   261a0:	cmp	w20, #0xb
   261a4:	b.ne	26244 <scols_init_debug@@SMARTCOLS_2.25+0x11874>  // b.any
   261a8:	mov	x2, #0xb280                	// #45696
   261ac:	add	x0, sp, #0x58
   261b0:	movk	x2, #0xee6, lsl #16
   261b4:	mov	x1, #0x0                   	// #0
   261b8:	stp	xzr, x2, [sp, #88]
   261bc:	mov	w21, #0x0                   	// #0
   261c0:	bl	7c50 <nanosleep@plt>
   261c4:	ldr	w20, [x19]
   261c8:	mov	w0, w23
   261cc:	bl	79f0 <close@plt>
   261d0:	ldr	x25, [sp, #64]
   261d4:	str	w20, [x19]
   261d8:	mov	w0, w21
   261dc:	ldp	x19, x20, [sp, #16]
   261e0:	ldp	x21, x22, [sp, #32]
   261e4:	ldp	x23, x24, [sp, #48]
   261e8:	ldp	x29, x30, [sp], #128
   261ec:	ret
   261f0:	ldr	w20, [x19]
   261f4:	cmp	w20, #0x4
   261f8:	ccmp	w20, #0xb, #0x4, ne  // ne = any
   261fc:	b.ne	2623c <scols_init_debug@@SMARTCOLS_2.25+0x1186c>  // b.any
   26200:	cmp	w20, #0xb
   26204:	b.ne	26174 <scols_init_debug@@SMARTCOLS_2.25+0x117a4>  // b.any
   26208:	mov	x0, x25
   2620c:	mov	x1, #0x0                   	// #0
   26210:	stp	xzr, x24, [sp, #88]
   26214:	bl	7c50 <nanosleep@plt>
   26218:	b	26174 <scols_init_debug@@SMARTCOLS_2.25+0x117a4>
   2621c:	ldr	w21, [x0]
   26220:	ldp	x19, x20, [sp, #16]
   26224:	neg	w21, w21
   26228:	mov	w0, w21
   2622c:	ldp	x21, x22, [sp, #32]
   26230:	ldp	x23, x24, [sp, #48]
   26234:	ldp	x29, x30, [sp], #128
   26238:	ret
   2623c:	mov	w21, #0xffffffff            	// #-1
   26240:	b	261c8 <scols_init_debug@@SMARTCOLS_2.25+0x117f8>
   26244:	mov	w21, #0x0                   	// #0
   26248:	b	261c8 <scols_init_debug@@SMARTCOLS_2.25+0x117f8>
   2624c:	nop
   26250:	stp	x29, x30, [sp, #-144]!
   26254:	mov	x29, sp
   26258:	stp	x19, x20, [sp, #16]
   2625c:	mov	x20, x1
   26260:	mov	w1, #0x1                   	// #1
   26264:	movk	w1, #0x8, lsl #16
   26268:	stp	x21, x22, [sp, #32]
   2626c:	stp	x23, x24, [sp, #48]
   26270:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   26274:	mov	w23, w0
   26278:	bl	8050 <__errno_location@plt>
   2627c:	mov	x19, x0
   26280:	tbnz	w23, #31, 2635c <scols_init_debug@@SMARTCOLS_2.25+0x1198c>
   26284:	add	x21, sp, #0x68
   26288:	mov	x3, x20
   2628c:	mov	x0, x21
   26290:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   26294:	mov	x1, #0x25                  	// #37
   26298:	add	x2, x2, #0x7f8
   2629c:	mov	x24, #0xb280                	// #45696
   262a0:	str	x25, [sp, #64]
   262a4:	bl	7610 <snprintf@plt>
   262a8:	add	x25, sp, #0x58
   262ac:	sxtw	x22, w0
   262b0:	movk	x24, #0xee6, lsl #16
   262b4:	str	wzr, [x19]
   262b8:	mov	x2, x22
   262bc:	mov	x1, x21
   262c0:	mov	w0, w23
   262c4:	bl	7a60 <write@plt>
   262c8:	cmp	x0, #0x0
   262cc:	b.le	26330 <scols_init_debug@@SMARTCOLS_2.25+0x11960>
   262d0:	ldr	w20, [x19]
   262d4:	subs	x22, x22, x0
   262d8:	add	x21, x21, x0
   262dc:	b.ne	26340 <scols_init_debug@@SMARTCOLS_2.25+0x11970>  // b.any
   262e0:	cmp	w20, #0xb
   262e4:	b.ne	26384 <scols_init_debug@@SMARTCOLS_2.25+0x119b4>  // b.any
   262e8:	mov	x2, #0xb280                	// #45696
   262ec:	add	x0, sp, #0x58
   262f0:	movk	x2, #0xee6, lsl #16
   262f4:	mov	x1, #0x0                   	// #0
   262f8:	stp	xzr, x2, [sp, #88]
   262fc:	mov	w21, #0x0                   	// #0
   26300:	bl	7c50 <nanosleep@plt>
   26304:	ldr	w20, [x19]
   26308:	mov	w0, w23
   2630c:	bl	79f0 <close@plt>
   26310:	ldr	x25, [sp, #64]
   26314:	str	w20, [x19]
   26318:	mov	w0, w21
   2631c:	ldp	x19, x20, [sp, #16]
   26320:	ldp	x21, x22, [sp, #32]
   26324:	ldp	x23, x24, [sp, #48]
   26328:	ldp	x29, x30, [sp], #144
   2632c:	ret
   26330:	ldr	w20, [x19]
   26334:	cmp	w20, #0x4
   26338:	ccmp	w20, #0xb, #0x4, ne  // ne = any
   2633c:	b.ne	2637c <scols_init_debug@@SMARTCOLS_2.25+0x119ac>  // b.any
   26340:	cmp	w20, #0xb
   26344:	b.ne	262b4 <scols_init_debug@@SMARTCOLS_2.25+0x118e4>  // b.any
   26348:	mov	x0, x25
   2634c:	mov	x1, #0x0                   	// #0
   26350:	stp	xzr, x24, [sp, #88]
   26354:	bl	7c50 <nanosleep@plt>
   26358:	b	262b4 <scols_init_debug@@SMARTCOLS_2.25+0x118e4>
   2635c:	ldr	w21, [x0]
   26360:	ldp	x19, x20, [sp, #16]
   26364:	neg	w21, w21
   26368:	mov	w0, w21
   2636c:	ldp	x21, x22, [sp, #32]
   26370:	ldp	x23, x24, [sp, #48]
   26374:	ldp	x29, x30, [sp], #144
   26378:	ret
   2637c:	mov	w21, #0xffffffff            	// #-1
   26380:	b	26308 <scols_init_debug@@SMARTCOLS_2.25+0x11938>
   26384:	mov	w21, #0x0                   	// #0
   26388:	b	26308 <scols_init_debug@@SMARTCOLS_2.25+0x11938>
   2638c:	nop
   26390:	stp	x29, x30, [sp, #-272]!
   26394:	mov	w9, #0xffffffd8            	// #-40
   26398:	mov	w8, #0xffffff80            	// #-128
   2639c:	mov	x29, sp
   263a0:	add	x10, sp, #0xe0
   263a4:	add	x11, sp, #0x110
   263a8:	stp	x11, x11, [sp, #64]
   263ac:	str	x10, [sp, #80]
   263b0:	stp	w9, w8, [sp, #88]
   263b4:	ldp	x10, x11, [sp, #64]
   263b8:	stp	x19, x20, [sp, #16]
   263bc:	mov	x20, x1
   263c0:	ldp	x8, x9, [sp, #80]
   263c4:	mov	x1, x2
   263c8:	mov	x19, x0
   263cc:	add	x2, sp, #0x20
   263d0:	stp	x10, x11, [sp, #32]
   263d4:	stp	x8, x9, [sp, #48]
   263d8:	str	q0, [sp, #96]
   263dc:	str	q1, [sp, #112]
   263e0:	str	q2, [sp, #128]
   263e4:	str	q3, [sp, #144]
   263e8:	str	q4, [sp, #160]
   263ec:	str	q5, [sp, #176]
   263f0:	str	q6, [sp, #192]
   263f4:	str	q7, [sp, #208]
   263f8:	stp	x3, x4, [sp, #232]
   263fc:	stp	x5, x6, [sp, #248]
   26400:	str	x7, [sp, #264]
   26404:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   26408:	cbz	x0, 26428 <scols_init_debug@@SMARTCOLS_2.25+0x11a58>
   2640c:	mov	x2, x0
   26410:	mov	x1, x20
   26414:	mov	x0, x19
   26418:	bl	26250 <scols_init_debug@@SMARTCOLS_2.25+0x11880>
   2641c:	ldp	x19, x20, [sp, #16]
   26420:	ldp	x29, x30, [sp], #272
   26424:	ret
   26428:	bl	8050 <__errno_location@plt>
   2642c:	ldr	w0, [x0]
   26430:	ldp	x19, x20, [sp, #16]
   26434:	neg	w0, w0
   26438:	ldp	x29, x30, [sp], #272
   2643c:	ret
   26440:	stp	x29, x30, [sp, #-48]!
   26444:	mov	x29, sp
   26448:	stp	x19, x20, [sp, #16]
   2644c:	bl	24f88 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   26450:	cbz	x0, 264c4 <scols_init_debug@@SMARTCOLS_2.25+0x11af4>
   26454:	mov	x20, x0
   26458:	mov	w19, #0x0                   	// #0
   2645c:	str	x21, [sp, #32]
   26460:	mov	w21, #0x2e2e                	// #11822
   26464:	nop
   26468:	mov	x0, x20
   2646c:	bl	7970 <readdir@plt>
   26470:	cbz	x0, 26498 <scols_init_debug@@SMARTCOLS_2.25+0x11ac8>
   26474:	ldurh	w1, [x0, #19]
   26478:	cmp	w1, #0x2e
   2647c:	b.eq	26468 <scols_init_debug@@SMARTCOLS_2.25+0x11a98>  // b.none
   26480:	cmp	w1, w21
   26484:	b.eq	264b4 <scols_init_debug@@SMARTCOLS_2.25+0x11ae4>  // b.none
   26488:	add	w19, w19, #0x1
   2648c:	mov	x0, x20
   26490:	bl	7970 <readdir@plt>
   26494:	cbnz	x0, 26474 <scols_init_debug@@SMARTCOLS_2.25+0x11aa4>
   26498:	mov	x0, x20
   2649c:	bl	79c0 <closedir@plt>
   264a0:	mov	w0, w19
   264a4:	ldp	x19, x20, [sp, #16]
   264a8:	ldr	x21, [sp, #32]
   264ac:	ldp	x29, x30, [sp], #48
   264b0:	ret
   264b4:	ldrb	w0, [x0, #21]
   264b8:	cbz	w0, 26468 <scols_init_debug@@SMARTCOLS_2.25+0x11a98>
   264bc:	add	w19, w19, #0x1
   264c0:	b	2648c <scols_init_debug@@SMARTCOLS_2.25+0x11abc>
   264c4:	mov	w19, #0x0                   	// #0
   264c8:	mov	w0, w19
   264cc:	ldp	x19, x20, [sp, #16]
   264d0:	ldp	x29, x30, [sp], #48
   264d4:	ret
   264d8:	stp	x29, x30, [sp, #-272]!
   264dc:	mov	w9, #0xffffffd0            	// #-48
   264e0:	mov	w8, #0xffffff80            	// #-128
   264e4:	mov	x29, sp
   264e8:	add	x10, sp, #0xe0
   264ec:	add	x11, sp, #0x110
   264f0:	stp	x11, x11, [sp, #64]
   264f4:	str	x10, [sp, #80]
   264f8:	stp	w9, w8, [sp, #88]
   264fc:	ldp	x10, x11, [sp, #64]
   26500:	str	x19, [sp, #16]
   26504:	ldp	x8, x9, [sp, #80]
   26508:	mov	x19, x0
   2650c:	stp	x10, x11, [sp, #32]
   26510:	stp	x8, x9, [sp, #48]
   26514:	str	q0, [sp, #96]
   26518:	str	q1, [sp, #112]
   2651c:	str	q2, [sp, #128]
   26520:	str	q3, [sp, #144]
   26524:	str	q4, [sp, #160]
   26528:	str	q5, [sp, #176]
   2652c:	str	q6, [sp, #192]
   26530:	str	q7, [sp, #208]
   26534:	stp	x2, x3, [sp, #224]
   26538:	add	x2, sp, #0x20
   2653c:	stp	x4, x5, [sp, #240]
   26540:	stp	x6, x7, [sp, #256]
   26544:	bl	23b90 <scols_init_debug@@SMARTCOLS_2.25+0xf1c0>
   26548:	cbz	x0, 26564 <scols_init_debug@@SMARTCOLS_2.25+0x11b94>
   2654c:	mov	x1, x0
   26550:	mov	x0, x19
   26554:	bl	26440 <scols_init_debug@@SMARTCOLS_2.25+0x11a70>
   26558:	ldr	x19, [sp, #16]
   2655c:	ldp	x29, x30, [sp], #272
   26560:	ret
   26564:	bl	8050 <__errno_location@plt>
   26568:	ldr	w0, [x0]
   2656c:	ldr	x19, [sp, #16]
   26570:	neg	w0, w0
   26574:	ldp	x29, x30, [sp], #272
   26578:	ret
   2657c:	nop
   26580:	cbz	x1, 265fc <scols_init_debug@@SMARTCOLS_2.25+0x11c2c>
   26584:	mov	x12, #0x1020                	// #4128
   26588:	sub	sp, sp, x12
   2658c:	mov	x3, x0
   26590:	mov	x4, x1
   26594:	stp	x29, x30, [sp]
   26598:	mov	x29, sp
   2659c:	stp	x19, x20, [sp, #16]
   265a0:	mov	x20, x2
   265a4:	cbz	x0, 265ec <scols_init_debug@@SMARTCOLS_2.25+0x11c1c>
   265a8:	ldrsb	w0, [x1]
   265ac:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   265b0:	add	x2, x2, #0xb78
   265b4:	add	x19, sp, #0x20
   265b8:	cmp	w0, #0x2f
   265bc:	mov	x0, x19
   265c0:	cinc	x4, x1, eq  // eq = none
   265c4:	mov	x1, #0x1000                	// #4096
   265c8:	bl	7610 <snprintf@plt>
   265cc:	mov	x1, x20
   265d0:	mov	x0, x19
   265d4:	bl	76e0 <fopen@plt>
   265d8:	mov	x12, #0x1020                	// #4128
   265dc:	ldp	x29, x30, [sp]
   265e0:	ldp	x19, x20, [sp, #16]
   265e4:	add	sp, sp, x12
   265e8:	ret
   265ec:	mov	x1, x2
   265f0:	mov	x0, x4
   265f4:	bl	76e0 <fopen@plt>
   265f8:	b	265d8 <scols_init_debug@@SMARTCOLS_2.25+0x11c08>
   265fc:	mov	x0, #0x0                   	// #0
   26600:	ret
   26604:	nop
   26608:	stp	x29, x30, [sp, #-240]!
   2660c:	mov	w9, #0xffffff80            	// #-128
   26610:	mov	w10, #0xffffffe0            	// #-32
   26614:	mov	x29, sp
   26618:	add	x11, sp, #0xd0
   2661c:	add	x8, sp, #0xf0
   26620:	stp	x8, x8, [sp, #48]
   26624:	mov	x8, x3
   26628:	mov	w3, #0x0                   	// #0
   2662c:	str	x11, [sp, #64]
   26630:	stp	w10, w9, [sp, #72]
   26634:	ldp	x12, x13, [sp, #48]
   26638:	stp	x12, x13, [sp, #16]
   2663c:	ldp	x10, x11, [sp, #64]
   26640:	stp	x10, x11, [sp, #32]
   26644:	str	q0, [sp, #80]
   26648:	str	q1, [sp, #96]
   2664c:	str	q2, [sp, #112]
   26650:	str	q3, [sp, #128]
   26654:	str	q4, [sp, #144]
   26658:	str	q5, [sp, #160]
   2665c:	str	q6, [sp, #176]
   26660:	str	q7, [sp, #192]
   26664:	stp	x4, x5, [sp, #208]
   26668:	add	x5, sp, #0x10
   2666c:	mov	x4, x8
   26670:	stp	x6, x7, [sp, #224]
   26674:	bl	24da8 <scols_init_debug@@SMARTCOLS_2.25+0x103d8>
   26678:	ldp	x29, x30, [sp], #240
   2667c:	ret
   26680:	stp	x29, x30, [sp, #-240]!
   26684:	mov	w9, #0xffffff80            	// #-128
   26688:	mov	w10, #0xffffffe0            	// #-32
   2668c:	mov	x29, sp
   26690:	add	x11, sp, #0xd0
   26694:	add	x8, sp, #0xf0
   26698:	stp	x8, x8, [sp, #48]
   2669c:	mov	x8, x3
   266a0:	mov	w3, #0x1                   	// #1
   266a4:	str	x11, [sp, #64]
   266a8:	stp	w10, w9, [sp, #72]
   266ac:	ldp	x12, x13, [sp, #48]
   266b0:	stp	x12, x13, [sp, #16]
   266b4:	ldp	x10, x11, [sp, #64]
   266b8:	stp	x10, x11, [sp, #32]
   266bc:	str	q0, [sp, #80]
   266c0:	str	q1, [sp, #96]
   266c4:	str	q2, [sp, #112]
   266c8:	str	q3, [sp, #128]
   266cc:	str	q4, [sp, #144]
   266d0:	str	q5, [sp, #160]
   266d4:	str	q6, [sp, #176]
   266d8:	str	q7, [sp, #192]
   266dc:	stp	x4, x5, [sp, #208]
   266e0:	add	x5, sp, #0x10
   266e4:	mov	x4, x8
   266e8:	stp	x6, x7, [sp, #224]
   266ec:	bl	24da8 <scols_init_debug@@SMARTCOLS_2.25+0x103d8>
   266f0:	ldp	x29, x30, [sp], #240
   266f4:	ret
   266f8:	mov	x12, #0x2060                	// #8288
   266fc:	sub	sp, sp, x12
   26700:	mov	w3, w0
   26704:	mov	x4, x1
   26708:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2670c:	add	x2, x2, #0xd90
   26710:	stp	x29, x30, [sp]
   26714:	mov	x29, sp
   26718:	mov	x1, #0x2000                	// #8192
   2671c:	stp	x23, x24, [sp, #48]
   26720:	add	x23, sp, #0x60
   26724:	mov	x0, x23
   26728:	stp	x19, x20, [sp, #16]
   2672c:	bl	7610 <snprintf@plt>
   26730:	mov	x0, x23
   26734:	mov	w1, #0x0                   	// #0
   26738:	mov	x19, #0x0                   	// #0
   2673c:	bl	7790 <open@plt>
   26740:	tbnz	w0, #31, 26830 <scols_init_debug@@SMARTCOLS_2.25+0x11e60>
   26744:	stp	x25, x26, [sp, #64]
   26748:	mov	x25, #0xb280                	// #45696
   2674c:	mov	x20, #0x2000                	// #8192
   26750:	add	x26, sp, #0x50
   26754:	mov	x2, x20
   26758:	mov	x19, #0x0                   	// #0
   2675c:	mov	w24, #0x0                   	// #0
   26760:	movk	x25, #0xee6, lsl #16
   26764:	mov	w1, #0x0                   	// #0
   26768:	stp	x21, x22, [sp, #32]
   2676c:	mov	w21, w0
   26770:	mov	x22, x23
   26774:	mov	x0, x23
   26778:	bl	7870 <memset@plt>
   2677c:	mov	x2, x20
   26780:	mov	x1, x22
   26784:	mov	w0, w21
   26788:	bl	7df0 <read@plt>
   2678c:	cmp	x0, #0x0
   26790:	b.le	267c0 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   26794:	add	x22, x22, x0
   26798:	add	x19, x19, x0
   2679c:	subs	x20, x20, x0
   267a0:	b.eq	267e4 <scols_init_debug@@SMARTCOLS_2.25+0x11e14>  // b.none
   267a4:	mov	x2, x20
   267a8:	mov	x1, x22
   267ac:	mov	w0, w21
   267b0:	mov	w24, #0x0                   	// #0
   267b4:	bl	7df0 <read@plt>
   267b8:	cmp	x0, #0x0
   267bc:	b.gt	26794 <scols_init_debug@@SMARTCOLS_2.25+0x11dc4>
   267c0:	b.eq	267e0 <scols_init_debug@@SMARTCOLS_2.25+0x11e10>  // b.none
   267c4:	bl	8050 <__errno_location@plt>
   267c8:	ldr	w0, [x0]
   267cc:	cmp	w0, #0xb
   267d0:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   267d4:	b.ne	267e0 <scols_init_debug@@SMARTCOLS_2.25+0x11e10>  // b.any
   267d8:	cmp	w24, #0x4
   267dc:	b.le	2684c <scols_init_debug@@SMARTCOLS_2.25+0x11e7c>
   267e0:	cbz	x19, 26820 <scols_init_debug@@SMARTCOLS_2.25+0x11e50>
   267e4:	mov	x1, x23
   267e8:	mov	x2, #0x0                   	// #0
   267ec:	mov	w0, #0x20                  	// #32
   267f0:	ldrsb	w3, [x1]
   267f4:	add	x2, x2, #0x1
   267f8:	cmp	x2, x19
   267fc:	cbnz	w3, 26804 <scols_init_debug@@SMARTCOLS_2.25+0x11e34>
   26800:	strb	w0, [x1]
   26804:	add	x1, x1, #0x1
   26808:	b.cc	267f0 <scols_init_debug@@SMARTCOLS_2.25+0x11e20>  // b.lo, b.ul, b.last
   2680c:	add	x1, sp, #0x5f
   26810:	mov	x0, x23
   26814:	strb	wzr, [x1, x19]
   26818:	bl	79b0 <strdup@plt>
   2681c:	mov	x19, x0
   26820:	mov	w0, w21
   26824:	bl	79f0 <close@plt>
   26828:	ldp	x21, x22, [sp, #32]
   2682c:	ldp	x25, x26, [sp, #64]
   26830:	mov	x0, x19
   26834:	mov	x12, #0x2060                	// #8288
   26838:	ldp	x29, x30, [sp]
   2683c:	ldp	x19, x20, [sp, #16]
   26840:	ldp	x23, x24, [sp, #48]
   26844:	add	sp, sp, x12
   26848:	ret
   2684c:	add	w24, w24, #0x1
   26850:	mov	x0, x26
   26854:	mov	x1, #0x0                   	// #0
   26858:	stp	xzr, x25, [sp, #80]
   2685c:	bl	7c50 <nanosleep@plt>
   26860:	b	2677c <scols_init_debug@@SMARTCOLS_2.25+0x11dac>
   26864:	nop
   26868:	mov	x12, #0x1020                	// #4128
   2686c:	sub	sp, sp, x12
   26870:	mov	w2, w0
   26874:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26878:	add	x1, x1, #0xda0
   2687c:	stp	x29, x30, [sp]
   26880:	mov	x29, sp
   26884:	stp	x19, x20, [sp, #16]
   26888:	add	x20, sp, #0x20
   2688c:	mov	x0, x20
   26890:	bl	7500 <sprintf@plt>
   26894:	mov	x0, #0x8                   	// #8
   26898:	bl	7720 <malloc@plt>
   2689c:	mov	x19, x0
   268a0:	cbz	x0, 268cc <scols_init_debug@@SMARTCOLS_2.25+0x11efc>
   268a4:	mov	x0, x20
   268a8:	bl	7530 <opendir@plt>
   268ac:	str	x0, [x19]
   268b0:	cbz	x0, 268cc <scols_init_debug@@SMARTCOLS_2.25+0x11efc>
   268b4:	mov	x0, x19
   268b8:	mov	x12, #0x1020                	// #4128
   268bc:	ldp	x29, x30, [sp]
   268c0:	ldp	x19, x20, [sp, #16]
   268c4:	add	sp, sp, x12
   268c8:	ret
   268cc:	mov	x0, x19
   268d0:	mov	x19, #0x0                   	// #0
   268d4:	bl	7bd0 <free@plt>
   268d8:	mov	x0, x19
   268dc:	mov	x12, #0x1020                	// #4128
   268e0:	ldp	x29, x30, [sp]
   268e4:	ldp	x19, x20, [sp, #16]
   268e8:	add	sp, sp, x12
   268ec:	ret
   268f0:	stp	x29, x30, [sp, #-32]!
   268f4:	mov	x29, sp
   268f8:	str	x19, [sp, #16]
   268fc:	mov	x19, x0
   26900:	cbz	x0, 26910 <scols_init_debug@@SMARTCOLS_2.25+0x11f40>
   26904:	ldr	x0, [x0]
   26908:	cbz	x0, 26910 <scols_init_debug@@SMARTCOLS_2.25+0x11f40>
   2690c:	bl	79c0 <closedir@plt>
   26910:	mov	x0, x19
   26914:	ldr	x19, [sp, #16]
   26918:	ldp	x29, x30, [sp], #32
   2691c:	b	7bd0 <free@plt>
   26920:	cmp	x0, #0x0
   26924:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   26928:	b.eq	26a1c <scols_init_debug@@SMARTCOLS_2.25+0x1204c>  // b.none
   2692c:	stp	x29, x30, [sp, #-80]!
   26930:	mov	x29, sp
   26934:	stp	x19, x20, [sp, #16]
   26938:	stp	x21, x22, [sp, #32]
   2693c:	mov	x22, x0
   26940:	mov	x21, x1
   26944:	stp	x23, x24, [sp, #48]
   26948:	add	x24, sp, #0x48
   2694c:	str	wzr, [x1]
   26950:	bl	8050 <__errno_location@plt>
   26954:	mov	x23, x0
   26958:	str	wzr, [x0]
   2695c:	nop
   26960:	ldr	x0, [x22]
   26964:	bl	7970 <readdir@plt>
   26968:	mov	x19, x0
   2696c:	cbz	x0, 269fc <scols_init_debug@@SMARTCOLS_2.25+0x1202c>
   26970:	bl	7b60 <__ctype_b_loc@plt>
   26974:	mov	x2, x0
   26978:	ldrb	w4, [x19, #19]
   2697c:	add	x20, x19, #0x13
   26980:	mov	x1, x24
   26984:	mov	x0, x20
   26988:	ldr	x3, [x2]
   2698c:	mov	w2, #0xa                   	// #10
   26990:	ldrh	w3, [x3, x4, lsl #1]
   26994:	tbnz	w3, #11, 269b8 <scols_init_debug@@SMARTCOLS_2.25+0x11fe8>
   26998:	ldr	w0, [x21]
   2699c:	cbz	w0, 26960 <scols_init_debug@@SMARTCOLS_2.25+0x11f90>
   269a0:	mov	w0, #0x0                   	// #0
   269a4:	ldp	x19, x20, [sp, #16]
   269a8:	ldp	x21, x22, [sp, #32]
   269ac:	ldp	x23, x24, [sp, #48]
   269b0:	ldp	x29, x30, [sp], #80
   269b4:	ret
   269b8:	str	wzr, [x23]
   269bc:	bl	7b80 <strtol@plt>
   269c0:	str	w0, [x21]
   269c4:	ldr	w1, [x23]
   269c8:	cbnz	w1, 269e4 <scols_init_debug@@SMARTCOLS_2.25+0x12014>
   269cc:	ldr	x1, [sp, #72]
   269d0:	cmp	x20, x1
   269d4:	b.eq	269e4 <scols_init_debug@@SMARTCOLS_2.25+0x12014>  // b.none
   269d8:	cbz	x1, 2699c <scols_init_debug@@SMARTCOLS_2.25+0x11fcc>
   269dc:	ldrsb	w1, [x1]
   269e0:	cbz	w1, 2699c <scols_init_debug@@SMARTCOLS_2.25+0x11fcc>
   269e4:	mov	w0, #0xffffffff            	// #-1
   269e8:	ldp	x19, x20, [sp, #16]
   269ec:	ldp	x21, x22, [sp, #32]
   269f0:	ldp	x23, x24, [sp, #48]
   269f4:	ldp	x29, x30, [sp], #80
   269f8:	ret
   269fc:	ldr	w1, [x23]
   26a00:	mov	w0, #0x1                   	// #1
   26a04:	cbnz	w1, 269e4 <scols_init_debug@@SMARTCOLS_2.25+0x12014>
   26a08:	ldp	x19, x20, [sp, #16]
   26a0c:	ldp	x21, x22, [sp, #32]
   26a10:	ldp	x23, x24, [sp, #48]
   26a14:	ldp	x29, x30, [sp], #80
   26a18:	ret
   26a1c:	mov	w0, #0xffffffea            	// #-22
   26a20:	ret
   26a24:	nop
   26a28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26a2c:	add	x1, x1, #0xdb0
   26a30:	b	266f8 <scols_init_debug@@SMARTCOLS_2.25+0x11d28>
   26a34:	nop
   26a38:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   26a3c:	add	x1, x1, #0xee0
   26a40:	b	266f8 <scols_init_debug@@SMARTCOLS_2.25+0x11d28>
   26a44:	nop
   26a48:	stp	x29, x30, [sp, #-32]!
   26a4c:	mov	x1, #0x18                  	// #24
   26a50:	mov	x0, #0x1                   	// #1
   26a54:	mov	x29, sp
   26a58:	str	x19, [sp, #16]
   26a5c:	bl	7900 <calloc@plt>
   26a60:	mov	x19, x0
   26a64:	cbz	x0, 26a8c <scols_init_debug@@SMARTCOLS_2.25+0x120bc>
   26a68:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26a6c:	add	x0, x0, #0xdb8
   26a70:	bl	7530 <opendir@plt>
   26a74:	str	x0, [x19]
   26a78:	cbz	x0, 26a8c <scols_init_debug@@SMARTCOLS_2.25+0x120bc>
   26a7c:	mov	x0, x19
   26a80:	ldr	x19, [sp, #16]
   26a84:	ldp	x29, x30, [sp], #32
   26a88:	ret
   26a8c:	mov	x0, x19
   26a90:	mov	x19, #0x0                   	// #0
   26a94:	bl	7bd0 <free@plt>
   26a98:	mov	x0, x19
   26a9c:	ldr	x19, [sp, #16]
   26aa0:	ldp	x29, x30, [sp], #32
   26aa4:	ret
   26aa8:	stp	x29, x30, [sp, #-32]!
   26aac:	mov	x29, sp
   26ab0:	str	x19, [sp, #16]
   26ab4:	mov	x19, x0
   26ab8:	cbz	x0, 26ac8 <scols_init_debug@@SMARTCOLS_2.25+0x120f8>
   26abc:	ldr	x0, [x0]
   26ac0:	cbz	x0, 26ac8 <scols_init_debug@@SMARTCOLS_2.25+0x120f8>
   26ac4:	bl	79c0 <closedir@plt>
   26ac8:	mov	x0, x19
   26acc:	ldr	x19, [sp, #16]
   26ad0:	ldp	x29, x30, [sp], #32
   26ad4:	b	7bd0 <free@plt>
   26ad8:	ldrb	w2, [x0, #20]
   26adc:	cmp	x1, #0x0
   26ae0:	cset	w3, ne  // ne = any
   26ae4:	str	x1, [x0, #8]
   26ae8:	bfxil	w2, w3, #0, #1
   26aec:	strb	w2, [x0, #20]
   26af0:	ret
   26af4:	nop
   26af8:	ldrb	w2, [x0, #20]
   26afc:	str	w1, [x0, #16]
   26b00:	orr	w2, w2, #0x2
   26b04:	strb	w2, [x0, #20]
   26b08:	ret
   26b0c:	nop
   26b10:	cmp	x0, #0x0
   26b14:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   26b18:	b.eq	26d08 <scols_init_debug@@SMARTCOLS_2.25+0x12338>  // b.none
   26b1c:	mov	x12, #0x2160                	// #8544
   26b20:	sub	sp, sp, x12
   26b24:	stp	x29, x30, [sp]
   26b28:	mov	x29, sp
   26b2c:	stp	x19, x20, [sp, #16]
   26b30:	mov	x20, x0
   26b34:	stp	x21, x22, [sp, #32]
   26b38:	add	x22, sp, #0x160
   26b3c:	stp	x23, x24, [sp, #48]
   26b40:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26b44:	add	x24, x24, #0xdc0
   26b48:	stp	x25, x26, [sp, #64]
   26b4c:	mov	x25, x1
   26b50:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   26b54:	str	wzr, [x1]
   26b58:	add	x26, x26, #0xe98
   26b5c:	bl	8050 <__errno_location@plt>
   26b60:	mov	x23, x0
   26b64:	nop
   26b68:	ldr	x0, [x20]
   26b6c:	str	wzr, [x23]
   26b70:	bl	7970 <readdir@plt>
   26b74:	mov	x19, x0
   26b78:	cbz	x0, 26cf4 <scols_init_debug@@SMARTCOLS_2.25+0x12324>
   26b7c:	bl	7b60 <__ctype_b_loc@plt>
   26b80:	ldrb	w1, [x19, #19]
   26b84:	ldr	x0, [x0]
   26b88:	ldrh	w0, [x0, x1, lsl #1]
   26b8c:	tbz	w0, #11, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26b90:	ldrb	w0, [x20, #20]
   26b94:	add	x19, x19, #0x13
   26b98:	tbnz	w0, #1, 26c94 <scols_init_debug@@SMARTCOLS_2.25+0x122c4>
   26b9c:	tbz	w0, #0, 26c34 <scols_init_debug@@SMARTCOLS_2.25+0x12264>
   26ba0:	mov	x2, x24
   26ba4:	mov	x1, #0x2000                	// #8192
   26ba8:	mov	x3, x19
   26bac:	mov	x0, x22
   26bb0:	bl	7610 <snprintf@plt>
   26bb4:	ldr	x0, [x20]
   26bb8:	bl	7d80 <dirfd@plt>
   26bbc:	mov	x1, x22
   26bc0:	mov	w2, #0x80000               	// #524288
   26bc4:	bl	8030 <openat@plt>
   26bc8:	tbnz	w0, #31, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26bcc:	mov	x1, x26
   26bd0:	bl	7880 <fdopen@plt>
   26bd4:	mov	x21, x0
   26bd8:	cbz	x0, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26bdc:	mov	w1, #0x2000                	// #8192
   26be0:	mov	x2, x0
   26be4:	mov	x0, x22
   26be8:	bl	8180 <fgets@plt>
   26bec:	mov	x1, x0
   26bf0:	mov	x0, x21
   26bf4:	str	x1, [sp, #88]
   26bf8:	bl	7690 <fclose@plt>
   26bfc:	ldr	x0, [sp, #88]
   26c00:	cbz	x0, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26c04:	add	x21, sp, #0x60
   26c08:	mov	x0, x22
   26c0c:	mov	x2, x21
   26c10:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26c14:	add	x1, x1, #0xdc8
   26c18:	bl	7f00 <__isoc99_sscanf@plt>
   26c1c:	cmp	w0, #0x1
   26c20:	b.ne	26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>  // b.any
   26c24:	ldr	x1, [x20, #8]
   26c28:	mov	x0, x21
   26c2c:	bl	7b30 <strcmp@plt>
   26c30:	cbnz	w0, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26c34:	str	wzr, [x23]
   26c38:	add	x1, sp, #0x58
   26c3c:	mov	x0, x19
   26c40:	mov	w2, #0xa                   	// #10
   26c44:	str	xzr, [sp, #88]
   26c48:	bl	7b80 <strtol@plt>
   26c4c:	str	w0, [x25]
   26c50:	ldr	w0, [x23]
   26c54:	cbnz	w0, 26cd0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   26c58:	ldr	x1, [sp, #88]
   26c5c:	cmp	x1, x19
   26c60:	b.eq	26c70 <scols_init_debug@@SMARTCOLS_2.25+0x122a0>  // b.none
   26c64:	cbz	x1, 26cd4 <scols_init_debug@@SMARTCOLS_2.25+0x12304>
   26c68:	ldrsb	w1, [x1]
   26c6c:	cbz	w1, 26cd4 <scols_init_debug@@SMARTCOLS_2.25+0x12304>
   26c70:	mov	w0, #0xffffffff            	// #-1
   26c74:	mov	x12, #0x2160                	// #8544
   26c78:	ldp	x29, x30, [sp]
   26c7c:	ldp	x19, x20, [sp, #16]
   26c80:	ldp	x21, x22, [sp, #32]
   26c84:	ldp	x23, x24, [sp, #48]
   26c88:	ldp	x25, x26, [sp, #64]
   26c8c:	add	sp, sp, x12
   26c90:	ret
   26c94:	ldr	x0, [x20]
   26c98:	bl	7d80 <dirfd@plt>
   26c9c:	mov	w1, w0
   26ca0:	mov	x3, x22
   26ca4:	mov	x2, x19
   26ca8:	mov	w4, #0x0                   	// #0
   26cac:	mov	w0, #0x0                   	// #0
   26cb0:	bl	81d0 <__fxstatat@plt>
   26cb4:	cbnz	w0, 26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>
   26cb8:	ldr	w1, [x20, #16]
   26cbc:	ldr	w0, [sp, #376]
   26cc0:	cmp	w1, w0
   26cc4:	b.ne	26b68 <scols_init_debug@@SMARTCOLS_2.25+0x12198>  // b.any
   26cc8:	ldrb	w0, [x20, #20]
   26ccc:	b	26b9c <scols_init_debug@@SMARTCOLS_2.25+0x121cc>
   26cd0:	neg	w0, w0
   26cd4:	mov	x12, #0x2160                	// #8544
   26cd8:	ldp	x29, x30, [sp]
   26cdc:	ldp	x19, x20, [sp, #16]
   26ce0:	ldp	x21, x22, [sp, #32]
   26ce4:	ldp	x23, x24, [sp, #48]
   26ce8:	ldp	x25, x26, [sp, #64]
   26cec:	add	sp, sp, x12
   26cf0:	ret
   26cf4:	ldr	w1, [x23]
   26cf8:	mov	w0, #0x1                   	// #1
   26cfc:	cbz	w1, 26cd4 <scols_init_debug@@SMARTCOLS_2.25+0x12304>
   26d00:	mov	w0, #0xffffffff            	// #-1
   26d04:	b	26c74 <scols_init_debug@@SMARTCOLS_2.25+0x122a4>
   26d08:	mov	w0, #0xffffffea            	// #-22
   26d0c:	ret
   26d10:	stp	x29, x30, [sp, #-272]!
   26d14:	mov	x29, sp
   26d18:	stp	x19, x20, [sp, #16]
   26d1c:	mov	x20, x1
   26d20:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   26d24:	str	q0, [sp, #96]
   26d28:	str	q1, [sp, #112]
   26d2c:	str	q2, [sp, #128]
   26d30:	str	q3, [sp, #144]
   26d34:	str	q4, [sp, #160]
   26d38:	str	q5, [sp, #176]
   26d3c:	str	q6, [sp, #192]
   26d40:	str	q7, [sp, #208]
   26d44:	stp	x2, x3, [sp, #224]
   26d48:	stp	x4, x5, [sp, #240]
   26d4c:	stp	x6, x7, [sp, #256]
   26d50:	cbz	x0, 26d60 <scols_init_debug@@SMARTCOLS_2.25+0x12390>
   26d54:	adrp	x1, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   26d58:	ldr	w1, [x1, #2904]
   26d5c:	tbz	w1, #24, 26dbc <scols_init_debug@@SMARTCOLS_2.25+0x123ec>
   26d60:	ldr	x19, [x19, #4016]
   26d64:	add	x0, sp, #0x110
   26d68:	add	x5, sp, #0x110
   26d6c:	stp	x0, x5, [sp, #64]
   26d70:	mov	w3, #0xffffff80            	// #-128
   26d74:	add	x2, sp, #0xe0
   26d78:	mov	w4, #0xffffffd0            	// #-48
   26d7c:	str	x2, [sp, #80]
   26d80:	mov	x1, x20
   26d84:	stp	w4, w3, [sp, #88]
   26d88:	add	x2, sp, #0x20
   26d8c:	ldp	x4, x5, [sp, #64]
   26d90:	ldr	x0, [x19]
   26d94:	stp	x4, x5, [sp, #32]
   26d98:	ldp	x4, x5, [sp, #80]
   26d9c:	stp	x4, x5, [sp, #48]
   26da0:	bl	8020 <vfprintf@plt>
   26da4:	ldr	x1, [x19]
   26da8:	mov	w0, #0xa                   	// #10
   26dac:	bl	7560 <fputc@plt>
   26db0:	ldp	x19, x20, [sp, #16]
   26db4:	ldp	x29, x30, [sp], #272
   26db8:	ret
   26dbc:	ldr	x3, [x19, #4016]
   26dc0:	mov	x2, x0
   26dc4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   26dc8:	add	x1, x1, #0xb28
   26dcc:	ldr	x0, [x3]
   26dd0:	bl	8170 <fprintf@plt>
   26dd4:	b	26d60 <scols_init_debug@@SMARTCOLS_2.25+0x12390>
   26dd8:	cbz	x0, 26e84 <scols_init_debug@@SMARTCOLS_2.25+0x124b4>
   26ddc:	stp	x29, x30, [sp, #-32]!
   26de0:	mov	x29, sp
   26de4:	stp	x19, x20, [sp, #16]
   26de8:	mov	x19, x0
   26dec:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   26df0:	ldr	w0, [x0, #2904]
   26df4:	tbnz	w0, #2, 26e3c <scols_init_debug@@SMARTCOLS_2.25+0x1246c>
   26df8:	mov	x0, x19
   26dfc:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   26e00:	mov	x20, x0
   26e04:	cbz	x0, 26e30 <scols_init_debug@@SMARTCOLS_2.25+0x12460>
   26e08:	ldr	x0, [x0, #8]
   26e0c:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   26e10:	mov	x0, x20
   26e14:	bl	7bd0 <free@plt>
   26e18:	mov	x0, x19
   26e1c:	mov	x2, #0x0                   	// #0
   26e20:	ldp	x19, x20, [sp, #16]
   26e24:	mov	x1, #0x0                   	// #0
   26e28:	ldp	x29, x30, [sp], #32
   26e2c:	b	23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xf628>
   26e30:	ldp	x19, x20, [sp, #16]
   26e34:	ldp	x29, x30, [sp], #32
   26e38:	ret
   26e3c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   26e40:	ldr	x0, [x0, #4016]
   26e44:	ldr	x20, [x0]
   26e48:	bl	76b0 <getpid@plt>
   26e4c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26e50:	mov	w2, w0
   26e54:	add	x4, x4, #0x80
   26e58:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26e5c:	add	x3, x3, #0xdd8
   26e60:	mov	x0, x20
   26e64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   26e68:	add	x1, x1, #0xb50
   26e6c:	bl	8170 <fprintf@plt>
   26e70:	mov	x0, x19
   26e74:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26e78:	add	x1, x1, #0xde0
   26e7c:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   26e80:	b	26df8 <scols_init_debug@@SMARTCOLS_2.25+0x12428>
   26e84:	ret
   26e88:	stp	x29, x30, [sp, #-48]!
   26e8c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   26e90:	add	x1, x1, #0xf38
   26e94:	mov	x29, sp
   26e98:	stp	x19, x20, [sp, #16]
   26e9c:	mov	x20, #0x0                   	// #0
   26ea0:	stp	wzr, wzr, [sp, #40]
   26ea4:	bl	76e0 <fopen@plt>
   26ea8:	cbz	x0, 26ed8 <scols_init_debug@@SMARTCOLS_2.25+0x12508>
   26eac:	mov	x19, x0
   26eb0:	add	x3, sp, #0x2c
   26eb4:	add	x2, sp, #0x28
   26eb8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26ebc:	mov	x20, #0x0                   	// #0
   26ec0:	add	x1, x1, #0xd40
   26ec4:	bl	77d0 <__isoc99_fscanf@plt>
   26ec8:	cmp	w0, #0x2
   26ecc:	b.eq	26ee8 <scols_init_debug@@SMARTCOLS_2.25+0x12518>  // b.none
   26ed0:	mov	x0, x19
   26ed4:	bl	7690 <fclose@plt>
   26ed8:	mov	x0, x20
   26edc:	ldp	x19, x20, [sp, #16]
   26ee0:	ldp	x29, x30, [sp], #48
   26ee4:	ret
   26ee8:	ldp	w1, w0, [sp, #40]
   26eec:	and	x3, x0, #0xff
   26ef0:	lsl	x2, x1, #32
   26ef4:	ubfiz	x20, x0, #12, #32
   26ef8:	and	x20, x20, #0xffffff00000
   26efc:	and	x0, x2, #0xfffff00000000000
   26f00:	ubfiz	x1, x1, #8, #12
   26f04:	orr	x20, x20, x3
   26f08:	orr	x1, x1, x0
   26f0c:	orr	x20, x20, x1
   26f10:	b	26ed0 <scols_init_debug@@SMARTCOLS_2.25+0x12500>
   26f14:	nop
   26f18:	stp	x29, x30, [sp, #-48]!
   26f1c:	mov	x29, sp
   26f20:	stp	x19, x20, [sp, #16]
   26f24:	mov	x20, x2
   26f28:	mov	x19, x0
   26f2c:	stp	x21, x22, [sp, #32]
   26f30:	mov	x21, x1
   26f34:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   26f38:	cbz	x0, 26f5c <scols_init_debug@@SMARTCOLS_2.25+0x1258c>
   26f3c:	ldr	x22, [x0, #8]
   26f40:	cbz	x22, 26f5c <scols_init_debug@@SMARTCOLS_2.25+0x1258c>
   26f44:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26f48:	mov	x0, x21
   26f4c:	add	x1, x1, #0xde8
   26f50:	mov	x2, #0x6                   	// #6
   26f54:	bl	7810 <strncmp@plt>
   26f58:	cbz	w0, 26f70 <scols_init_debug@@SMARTCOLS_2.25+0x125a0>
   26f5c:	mov	w0, #0x1                   	// #1
   26f60:	ldp	x19, x20, [sp, #16]
   26f64:	ldp	x21, x22, [sp, #32]
   26f68:	ldp	x29, x30, [sp], #48
   26f6c:	ret
   26f70:	mov	x0, x22
   26f74:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   26f78:	str	w0, [x20]
   26f7c:	tbnz	w0, #31, 26f5c <scols_init_debug@@SMARTCOLS_2.25+0x1258c>
   26f80:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   26f84:	ldr	w1, [x0, #2904]
   26f88:	and	w0, w1, #0x4
   26f8c:	tbz	w1, #2, 26f60 <scols_init_debug@@SMARTCOLS_2.25+0x12590>
   26f90:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   26f94:	ldr	x0, [x0, #4016]
   26f98:	ldr	x20, [x0]
   26f9c:	bl	76b0 <getpid@plt>
   26fa0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26fa4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26fa8:	add	x4, x4, #0x80
   26fac:	add	x3, x3, #0xdd8
   26fb0:	mov	w2, w0
   26fb4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   26fb8:	mov	x0, x20
   26fbc:	add	x1, x1, #0xb50
   26fc0:	bl	8170 <fprintf@plt>
   26fc4:	mov	x0, x19
   26fc8:	mov	x2, x21
   26fcc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   26fd0:	add	x1, x1, #0xdf0
   26fd4:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   26fd8:	mov	w0, #0x0                   	// #0
   26fdc:	b	26f60 <scols_init_debug@@SMARTCOLS_2.25+0x12590>
   26fe0:	stp	x29, x30, [sp, #-64]!
   26fe4:	mov	x29, sp
   26fe8:	stp	x19, x20, [sp, #16]
   26fec:	adrp	x19, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   26ff0:	ldr	w0, [x19, #2904]
   26ff4:	cbz	w0, 27004 <scols_init_debug@@SMARTCOLS_2.25+0x12634>
   26ff8:	ldp	x19, x20, [sp, #16]
   26ffc:	ldp	x29, x30, [sp], #64
   27000:	ret
   27004:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27008:	add	x0, x0, #0xe08
   2700c:	bl	8070 <getenv@plt>
   27010:	mov	w1, #0x2                   	// #2
   27014:	cbz	x0, 27058 <scols_init_debug@@SMARTCOLS_2.25+0x12688>
   27018:	add	x1, sp, #0x38
   2701c:	mov	w2, #0x0                   	// #0
   27020:	str	x21, [sp, #32]
   27024:	bl	7330 <strtoul@plt>
   27028:	mov	x20, x0
   2702c:	mov	w21, w0
   27030:	ldr	x0, [sp, #56]
   27034:	cbz	x0, 27048 <scols_init_debug@@SMARTCOLS_2.25+0x12678>
   27038:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   2703c:	add	x1, x1, #0xca0
   27040:	bl	7b30 <strcmp@plt>
   27044:	cbz	w0, 27068 <scols_init_debug@@SMARTCOLS_2.25+0x12698>
   27048:	str	w20, [x19, #2904]
   2704c:	mov	w1, #0x2                   	// #2
   27050:	cbnz	w20, 27070 <scols_init_debug@@SMARTCOLS_2.25+0x126a0>
   27054:	ldr	x21, [sp, #32]
   27058:	str	w1, [x19, #2904]
   2705c:	ldp	x19, x20, [sp, #16]
   27060:	ldp	x29, x30, [sp], #64
   27064:	ret
   27068:	mov	w21, #0xffff                	// #65535
   2706c:	str	w21, [x19, #2904]
   27070:	bl	7510 <getuid@plt>
   27074:	mov	w20, w0
   27078:	bl	7480 <geteuid@plt>
   2707c:	cmp	w20, w0
   27080:	b.eq	270cc <scols_init_debug@@SMARTCOLS_2.25+0x126fc>  // b.none
   27084:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27088:	orr	w21, w21, #0x1000000
   2708c:	str	w21, [x19, #2904]
   27090:	ldr	x0, [x0, #4016]
   27094:	ldr	x20, [x0]
   27098:	bl	76b0 <getpid@plt>
   2709c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   270a0:	mov	w2, w0
   270a4:	add	x3, x3, #0xdd8
   270a8:	mov	x0, x20
   270ac:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   270b0:	add	x1, x1, #0xce8
   270b4:	bl	8170 <fprintf@plt>
   270b8:	ldr	w1, [x19, #2904]
   270bc:	ldr	x21, [sp, #32]
   270c0:	orr	w1, w1, #0x2
   270c4:	str	w1, [x19, #2904]
   270c8:	b	2705c <scols_init_debug@@SMARTCOLS_2.25+0x1268c>
   270cc:	bl	7c00 <getgid@plt>
   270d0:	mov	w20, w0
   270d4:	bl	7440 <getegid@plt>
   270d8:	cmp	w20, w0
   270dc:	b.ne	27084 <scols_init_debug@@SMARTCOLS_2.25+0x126b4>  // b.any
   270e0:	orr	w1, w21, #0x2
   270e4:	str	w1, [x19, #2904]
   270e8:	ldr	x21, [sp, #32]
   270ec:	b	2705c <scols_init_debug@@SMARTCOLS_2.25+0x1268c>
   270f0:	stp	x29, x30, [sp, #-48]!
   270f4:	mov	x29, sp
   270f8:	stp	x19, x20, [sp, #16]
   270fc:	mov	x20, x1
   27100:	str	x21, [sp, #32]
   27104:	mov	x21, x0
   27108:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   2710c:	cmp	x21, #0x0
   27110:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   27114:	b.eq	271c8 <scols_init_debug@@SMARTCOLS_2.25+0x127f8>  // b.none
   27118:	mov	x19, x0
   2711c:	ldr	x0, [x0, #8]
   27120:	cbz	x0, 2712c <scols_init_debug@@SMARTCOLS_2.25+0x1275c>
   27124:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   27128:	str	xzr, [x19, #8]
   2712c:	cbz	x20, 2715c <scols_init_debug@@SMARTCOLS_2.25+0x1278c>
   27130:	mov	x0, x20
   27134:	bl	23df8 <scols_init_debug@@SMARTCOLS_2.25+0xf428>
   27138:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   2713c:	str	x20, [x19, #8]
   27140:	ldr	w1, [x0, #2904]
   27144:	and	w0, w1, #0x4
   27148:	tbnz	w1, #2, 27170 <scols_init_debug@@SMARTCOLS_2.25+0x127a0>
   2714c:	ldp	x19, x20, [sp, #16]
   27150:	ldr	x21, [sp, #32]
   27154:	ldp	x29, x30, [sp], #48
   27158:	ret
   2715c:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   27160:	str	xzr, [x19, #8]
   27164:	ldr	w1, [x0, #2904]
   27168:	and	w0, w1, #0x4
   2716c:	tbz	w1, #2, 2714c <scols_init_debug@@SMARTCOLS_2.25+0x1277c>
   27170:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27174:	ldr	x0, [x0, #4016]
   27178:	ldr	x19, [x0]
   2717c:	bl	76b0 <getpid@plt>
   27180:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27184:	mov	w2, w0
   27188:	add	x4, x4, #0x80
   2718c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27190:	add	x3, x3, #0xdd8
   27194:	mov	x0, x19
   27198:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   2719c:	add	x1, x1, #0xb50
   271a0:	bl	8170 <fprintf@plt>
   271a4:	mov	x0, x21
   271a8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   271ac:	add	x1, x1, #0xe18
   271b0:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   271b4:	mov	w0, #0x0                   	// #0
   271b8:	ldp	x19, x20, [sp, #16]
   271bc:	ldr	x21, [sp, #32]
   271c0:	ldp	x29, x30, [sp], #48
   271c4:	ret
   271c8:	mov	w0, #0xffffffea            	// #-22
   271cc:	b	2714c <scols_init_debug@@SMARTCOLS_2.25+0x1277c>
   271d0:	stp	x29, x30, [sp, #-112]!
   271d4:	lsr	x3, x1, #32
   271d8:	lsr	x4, x1, #12
   271dc:	mov	x29, sp
   271e0:	stp	x19, x20, [sp, #16]
   271e4:	mov	x19, x1
   271e8:	and	w3, w3, #0xfffff000
   271ec:	ubfx	w1, w1, #8, #12
   271f0:	bfxil	w4, w19, #0, #8
   271f4:	orr	w3, w3, w1
   271f8:	stp	x21, x22, [sp, #32]
   271fc:	mov	x22, x2
   27200:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27204:	add	x2, x2, #0xe28
   27208:	add	x20, sp, #0x40
   2720c:	mov	x21, x0
   27210:	mov	x1, #0x2e                  	// #46
   27214:	mov	x0, x20
   27218:	bl	7610 <snprintf@plt>
   2721c:	mov	x1, x20
   27220:	mov	x0, x21
   27224:	bl	23f10 <scols_init_debug@@SMARTCOLS_2.25+0xf540>
   27228:	mov	w20, w0
   2722c:	cbz	w0, 27244 <scols_init_debug@@SMARTCOLS_2.25+0x12874>
   27230:	mov	w0, w20
   27234:	ldp	x19, x20, [sp, #16]
   27238:	ldp	x21, x22, [sp, #32]
   2723c:	ldp	x29, x30, [sp], #112
   27240:	ret
   27244:	mov	x0, x21
   27248:	bl	240a8 <scols_init_debug@@SMARTCOLS_2.25+0xf6d8>
   2724c:	tbnz	w0, #31, 27298 <scols_init_debug@@SMARTCOLS_2.25+0x128c8>
   27250:	mov	x0, x21
   27254:	stp	x23, x24, [sp, #48]
   27258:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   2725c:	adrp	x24, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   27260:	mov	x23, x0
   27264:	cbz	x0, 272f8 <scols_init_debug@@SMARTCOLS_2.25+0x12928>
   27268:	ldr	w0, [x24, #2904]
   2726c:	tbnz	w0, #2, 272b0 <scols_init_debug@@SMARTCOLS_2.25+0x128e0>
   27270:	str	x19, [x23]
   27274:	mov	x1, x22
   27278:	mov	x0, x21
   2727c:	bl	270f0 <scols_init_debug@@SMARTCOLS_2.25+0x12720>
   27280:	mov	w0, w20
   27284:	ldp	x19, x20, [sp, #16]
   27288:	ldp	x21, x22, [sp, #32]
   2728c:	ldp	x23, x24, [sp, #48]
   27290:	ldp	x29, x30, [sp], #112
   27294:	ret
   27298:	mov	w20, w0
   2729c:	mov	w0, w20
   272a0:	ldp	x19, x20, [sp, #16]
   272a4:	ldp	x21, x22, [sp, #32]
   272a8:	ldp	x29, x30, [sp], #112
   272ac:	ret
   272b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   272b4:	ldr	x0, [x0, #4016]
   272b8:	ldr	x24, [x0]
   272bc:	bl	76b0 <getpid@plt>
   272c0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   272c4:	mov	w2, w0
   272c8:	add	x4, x4, #0x80
   272cc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   272d0:	add	x3, x3, #0xdd8
   272d4:	mov	x0, x24
   272d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   272dc:	add	x1, x1, #0xb50
   272e0:	bl	8170 <fprintf@plt>
   272e4:	mov	x0, x21
   272e8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   272ec:	add	x1, x1, #0xe58
   272f0:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   272f4:	b	27270 <scols_init_debug@@SMARTCOLS_2.25+0x128a0>
   272f8:	ldr	w0, [x24, #2904]
   272fc:	tbnz	w0, #2, 2733c <scols_init_debug@@SMARTCOLS_2.25+0x1296c>
   27300:	mov	x1, #0x28                  	// #40
   27304:	mov	x0, #0x1                   	// #1
   27308:	bl	7900 <calloc@plt>
   2730c:	mov	x23, x0
   27310:	cbz	x0, 27384 <scols_init_debug@@SMARTCOLS_2.25+0x129b4>
   27314:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x11630>
   27318:	add	x2, x2, #0xdd8
   2731c:	mov	x1, x0
   27320:	mov	x0, x21
   27324:	bl	23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xf628>
   27328:	mov	x0, x21
   2732c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x11630>
   27330:	add	x1, x1, #0xf18
   27334:	bl	24098 <scols_init_debug@@SMARTCOLS_2.25+0xf6c8>
   27338:	b	27268 <scols_init_debug@@SMARTCOLS_2.25+0x12898>
   2733c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27340:	ldr	x0, [x0, #4016]
   27344:	ldr	x23, [x0]
   27348:	bl	76b0 <getpid@plt>
   2734c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27350:	mov	w2, w0
   27354:	add	x4, x4, #0x80
   27358:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2735c:	add	x3, x3, #0xdd8
   27360:	mov	x0, x23
   27364:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   27368:	add	x1, x1, #0xb50
   2736c:	bl	8170 <fprintf@plt>
   27370:	mov	x0, x21
   27374:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27378:	add	x1, x1, #0xe40
   2737c:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   27380:	b	27300 <scols_init_debug@@SMARTCOLS_2.25+0x12930>
   27384:	mov	w20, #0xfffffff4            	// #-12
   27388:	ldp	x23, x24, [sp, #48]
   2738c:	b	27230 <scols_init_debug@@SMARTCOLS_2.25+0x12860>
   27390:	stp	x29, x30, [sp, #-48]!
   27394:	mov	x29, sp
   27398:	stp	x19, x20, [sp, #16]
   2739c:	mov	x20, x2
   273a0:	stp	x21, x22, [sp, #32]
   273a4:	mov	x21, x0
   273a8:	mov	x22, x1
   273ac:	mov	x0, #0x0                   	// #0
   273b0:	bl	24348 <scols_init_debug@@SMARTCOLS_2.25+0xf978>
   273b4:	mov	x19, x0
   273b8:	cbz	x0, 273e8 <scols_init_debug@@SMARTCOLS_2.25+0x12a18>
   273bc:	cbz	x20, 273c8 <scols_init_debug@@SMARTCOLS_2.25+0x129f8>
   273c0:	mov	x1, x20
   273c4:	bl	23e10 <scols_init_debug@@SMARTCOLS_2.25+0xf440>
   273c8:	mov	x2, x22
   273cc:	mov	x1, x21
   273d0:	mov	x0, x19
   273d4:	bl	271d0 <scols_init_debug@@SMARTCOLS_2.25+0x12800>
   273d8:	cbnz	w0, 27454 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   273dc:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   273e0:	ldr	w0, [x0, #2904]
   273e4:	tbnz	w0, #2, 273fc <scols_init_debug@@SMARTCOLS_2.25+0x12a2c>
   273e8:	mov	x0, x19
   273ec:	ldp	x19, x20, [sp, #16]
   273f0:	ldp	x21, x22, [sp, #32]
   273f4:	ldp	x29, x30, [sp], #48
   273f8:	ret
   273fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27400:	ldr	x0, [x0, #4016]
   27404:	ldr	x20, [x0]
   27408:	bl	76b0 <getpid@plt>
   2740c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27410:	mov	w2, w0
   27414:	add	x4, x4, #0x80
   27418:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2741c:	add	x3, x3, #0xdd8
   27420:	mov	x0, x20
   27424:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   27428:	add	x1, x1, #0xb50
   2742c:	bl	8170 <fprintf@plt>
   27430:	mov	x0, x19
   27434:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   27438:	add	x1, x1, #0xb68
   2743c:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   27440:	mov	x0, x19
   27444:	ldp	x19, x20, [sp, #16]
   27448:	ldp	x21, x22, [sp, #32]
   2744c:	ldp	x29, x30, [sp], #48
   27450:	ret
   27454:	mov	x0, x19
   27458:	mov	x19, #0x0                   	// #0
   2745c:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   27460:	b	273e8 <scols_init_debug@@SMARTCOLS_2.25+0x12a18>
   27464:	nop
   27468:	stp	x29, x30, [sp, #-16]!
   2746c:	mov	x29, sp
   27470:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   27474:	cbz	x0, 2747c <scols_init_debug@@SMARTCOLS_2.25+0x12aac>
   27478:	ldr	x0, [x0, #8]
   2747c:	ldp	x29, x30, [sp], #16
   27480:	ret
   27484:	nop
   27488:	mov	x12, #0x1030                	// #4144
   2748c:	sub	sp, sp, x12
   27490:	mov	x3, #0x0                   	// #0
   27494:	stp	x29, x30, [sp]
   27498:	mov	x29, sp
   2749c:	stp	x19, x20, [sp, #16]
   274a0:	add	x19, sp, #0x30
   274a4:	mov	x20, x1
   274a8:	mov	x1, x19
   274ac:	str	x21, [sp, #32]
   274b0:	mov	x21, x2
   274b4:	mov	x2, #0xfff                 	// #4095
   274b8:	bl	25158 <scols_init_debug@@SMARTCOLS_2.25+0x10788>
   274bc:	tbnz	x0, #63, 27534 <scols_init_debug@@SMARTCOLS_2.25+0x12b64>
   274c0:	mov	x3, x0
   274c4:	mov	w1, #0x2f                  	// #47
   274c8:	mov	x0, x19
   274cc:	strb	wzr, [x19, x3]
   274d0:	bl	7a20 <strrchr@plt>
   274d4:	cbz	x0, 27534 <scols_init_debug@@SMARTCOLS_2.25+0x12b64>
   274d8:	add	x19, x0, #0x1
   274dc:	mov	x0, x19
   274e0:	bl	7340 <strlen@plt>
   274e4:	add	x2, x0, #0x1
   274e8:	cmp	x2, x21
   274ec:	b.hi	27534 <scols_init_debug@@SMARTCOLS_2.25+0x12b64>  // b.pmore
   274f0:	mov	x1, x19
   274f4:	mov	x0, x20
   274f8:	mov	w19, #0x2f                  	// #47
   274fc:	bl	7280 <memcpy@plt>
   27500:	b	27508 <scols_init_debug@@SMARTCOLS_2.25+0x12b38>
   27504:	strb	w19, [x0]
   27508:	mov	x0, x20
   2750c:	mov	w1, #0x21                  	// #33
   27510:	bl	7ce0 <strchr@plt>
   27514:	cbnz	x0, 27504 <scols_init_debug@@SMARTCOLS_2.25+0x12b34>
   27518:	mov	x0, x20
   2751c:	mov	x12, #0x1030                	// #4144
   27520:	ldp	x29, x30, [sp]
   27524:	ldp	x19, x20, [sp, #16]
   27528:	ldr	x21, [sp, #32]
   2752c:	add	sp, sp, x12
   27530:	ret
   27534:	mov	x20, #0x0                   	// #0
   27538:	mov	x12, #0x1030                	// #4144
   2753c:	mov	x0, x20
   27540:	ldp	x29, x30, [sp]
   27544:	ldp	x19, x20, [sp, #16]
   27548:	ldr	x21, [sp, #32]
   2754c:	add	sp, sp, x12
   27550:	ret
   27554:	nop
   27558:	stp	x29, x30, [sp, #-320]!
   2755c:	mov	x29, sp
   27560:	stp	x19, x20, [sp, #16]
   27564:	mov	x20, x1
   27568:	stp	x21, x22, [sp, #32]
   2756c:	mov	x21, x0
   27570:	ldrb	w0, [x1, #18]
   27574:	ands	w1, w0, #0xfffffffb
   27578:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   2757c:	b.ne	27624 <scols_init_debug@@SMARTCOLS_2.25+0x12c54>  // b.any
   27580:	mov	x19, x2
   27584:	cbz	x2, 2763c <scols_init_debug@@SMARTCOLS_2.25+0x12c6c>
   27588:	ldrsb	w1, [x2]
   2758c:	cmp	w1, #0x2f
   27590:	b.eq	27610 <scols_init_debug@@SMARTCOLS_2.25+0x12c40>  // b.none
   27594:	add	x20, x20, #0x13
   27598:	mov	x0, x19
   2759c:	bl	7340 <strlen@plt>
   275a0:	mov	x21, x0
   275a4:	mov	w22, #0x0                   	// #0
   275a8:	mov	x0, x20
   275ac:	bl	7340 <strlen@plt>
   275b0:	cmp	x21, x0
   275b4:	b.cc	275cc <scols_init_debug@@SMARTCOLS_2.25+0x12bfc>  // b.lo, b.ul, b.last
   275b8:	mov	w0, w22
   275bc:	ldp	x19, x20, [sp, #16]
   275c0:	ldp	x21, x22, [sp, #32]
   275c4:	ldp	x29, x30, [sp], #320
   275c8:	ret
   275cc:	mov	x0, x19
   275d0:	mov	x2, x21
   275d4:	mov	x1, x20
   275d8:	bl	7810 <strncmp@plt>
   275dc:	cbnz	w0, 275b8 <scols_init_debug@@SMARTCOLS_2.25+0x12be8>
   275e0:	bl	7b60 <__ctype_b_loc@plt>
   275e4:	ldrsb	w1, [x20, x21]
   275e8:	ldr	x0, [x0]
   275ec:	cmp	w1, #0x70
   275f0:	b.eq	2768c <scols_init_debug@@SMARTCOLS_2.25+0x12cbc>  // b.none
   275f4:	ldrh	w22, [x0, w1, sxtw #1]
   275f8:	ldp	x19, x20, [sp, #16]
   275fc:	ubfx	x22, x22, #11, #1
   27600:	mov	w0, w22
   27604:	ldp	x21, x22, [sp, #32]
   27608:	ldp	x29, x30, [sp], #320
   2760c:	ret
   27610:	mov	x0, x2
   27614:	bl	7a20 <strrchr@plt>
   27618:	cbz	x0, 27624 <scols_init_debug@@SMARTCOLS_2.25+0x12c54>
   2761c:	add	x19, x0, #0x1
   27620:	b	27594 <scols_init_debug@@SMARTCOLS_2.25+0x12bc4>
   27624:	mov	w22, #0x0                   	// #0
   27628:	mov	w0, w22
   2762c:	ldp	x19, x20, [sp, #16]
   27630:	ldp	x21, x22, [sp, #32]
   27634:	ldp	x29, x30, [sp], #320
   27638:	ret
   2763c:	add	x3, x20, #0x13
   27640:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27644:	add	x2, x2, #0xe70
   27648:	add	x19, sp, #0x38
   2764c:	mov	x1, #0x106                 	// #262
   27650:	mov	x0, x19
   27654:	bl	7610 <snprintf@plt>
   27658:	mov	x0, x21
   2765c:	bl	7d80 <dirfd@plt>
   27660:	mov	x1, x19
   27664:	mov	w3, #0x0                   	// #0
   27668:	mov	w2, #0x4                   	// #4
   2766c:	bl	8010 <faccessat@plt>
   27670:	cmp	w0, #0x0
   27674:	cset	w22, eq  // eq = none
   27678:	mov	w0, w22
   2767c:	ldp	x19, x20, [sp, #16]
   27680:	ldp	x21, x22, [sp, #32]
   27684:	ldp	x29, x30, [sp], #320
   27688:	ret
   2768c:	add	x20, x20, x21
   27690:	mov	w22, #0x1                   	// #1
   27694:	ldrsb	x2, [x20, #1]
   27698:	ldrh	w2, [x0, x2, lsl #1]
   2769c:	tbnz	w2, #11, 275b8 <scols_init_debug@@SMARTCOLS_2.25+0x12be8>
   276a0:	b	275f4 <scols_init_debug@@SMARTCOLS_2.25+0x12c24>
   276a4:	nop
   276a8:	stp	x29, x30, [sp, #-48]!
   276ac:	mov	x29, sp
   276b0:	stp	x19, x20, [sp, #16]
   276b4:	stp	x21, x22, [sp, #32]
   276b8:	mov	x21, x1
   276bc:	mov	x1, #0x0                   	// #0
   276c0:	bl	24f88 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   276c4:	cbz	x0, 27758 <scols_init_debug@@SMARTCOLS_2.25+0x12d88>
   276c8:	mov	x19, x0
   276cc:	mov	w20, #0x0                   	// #0
   276d0:	mov	w22, #0x2e2e                	// #11822
   276d4:	nop
   276d8:	mov	x0, x19
   276dc:	bl	7970 <readdir@plt>
   276e0:	mov	x3, x0
   276e4:	mov	x2, x21
   276e8:	mov	x0, x19
   276ec:	mov	x1, x3
   276f0:	cbz	x3, 27734 <scols_init_debug@@SMARTCOLS_2.25+0x12d64>
   276f4:	add	x4, x3, #0x13
   276f8:	ldurh	w3, [x3, #19]
   276fc:	cmp	w3, #0x2e
   27700:	b.eq	276d8 <scols_init_debug@@SMARTCOLS_2.25+0x12d08>  // b.none
   27704:	cmp	w3, w22
   27708:	b.eq	2774c <scols_init_debug@@SMARTCOLS_2.25+0x12d7c>  // b.none
   2770c:	bl	27558 <scols_init_debug@@SMARTCOLS_2.25+0x12b88>
   27710:	cmp	w0, #0x0
   27714:	cinc	w20, w20, ne  // ne = any
   27718:	mov	x0, x19
   2771c:	bl	7970 <readdir@plt>
   27720:	mov	x3, x0
   27724:	mov	x2, x21
   27728:	mov	x0, x19
   2772c:	mov	x1, x3
   27730:	cbnz	x3, 276f4 <scols_init_debug@@SMARTCOLS_2.25+0x12d24>
   27734:	bl	79c0 <closedir@plt>
   27738:	mov	w0, w20
   2773c:	ldp	x19, x20, [sp, #16]
   27740:	ldp	x21, x22, [sp, #32]
   27744:	ldp	x29, x30, [sp], #48
   27748:	ret
   2774c:	ldrb	w3, [x4, #2]
   27750:	cbz	w3, 276d8 <scols_init_debug@@SMARTCOLS_2.25+0x12d08>
   27754:	b	2770c <scols_init_debug@@SMARTCOLS_2.25+0x12d3c>
   27758:	mov	w20, #0x0                   	// #0
   2775c:	mov	w0, w20
   27760:	ldp	x19, x20, [sp, #16]
   27764:	ldp	x21, x22, [sp, #32]
   27768:	ldp	x29, x30, [sp], #48
   2776c:	ret
   27770:	stp	x29, x30, [sp, #-96]!
   27774:	mov	x29, sp
   27778:	stp	x21, x22, [sp, #32]
   2777c:	mov	x21, x0
   27780:	stp	x23, x24, [sp, #48]
   27784:	mov	w23, w1
   27788:	mov	x1, #0x0                   	// #0
   2778c:	str	xzr, [sp, #88]
   27790:	bl	24f88 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   27794:	cbz	x0, 278bc <scols_init_debug@@SMARTCOLS_2.25+0x12eec>
   27798:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   2779c:	add	x24, sp, #0x54
   277a0:	add	x22, x22, #0xe80
   277a4:	stp	x19, x20, [sp, #16]
   277a8:	mov	x19, x0
   277ac:	mov	w20, #0x2e2e                	// #11822
   277b0:	str	x25, [sp, #64]
   277b4:	nop
   277b8:	mov	x0, x19
   277bc:	bl	7970 <readdir@plt>
   277c0:	mov	x2, #0x0                   	// #0
   277c4:	mov	x1, x0
   277c8:	cbz	x0, 27830 <scols_init_debug@@SMARTCOLS_2.25+0x12e60>
   277cc:	ldurh	w3, [x1, #19]
   277d0:	add	x25, x1, #0x13
   277d4:	mov	x0, x19
   277d8:	cmp	w3, #0x2e
   277dc:	b.eq	277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>  // b.none
   277e0:	cmp	w3, w20
   277e4:	b.eq	27860 <scols_init_debug@@SMARTCOLS_2.25+0x12e90>  // b.none
   277e8:	bl	27558 <scols_init_debug@@SMARTCOLS_2.25+0x12b88>
   277ec:	cbz	w0, 277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>
   277f0:	mov	x3, x25
   277f4:	mov	x2, x22
   277f8:	mov	x1, x24
   277fc:	mov	x0, x21
   27800:	bl	25c40 <scols_init_debug@@SMARTCOLS_2.25+0x11270>
   27804:	cbnz	w0, 277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>
   27808:	ldr	w0, [sp, #84]
   2780c:	cmp	w0, w23
   27810:	b.ne	277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>  // b.any
   27814:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27818:	mov	x3, x25
   2781c:	add	x1, sp, #0x58
   27820:	add	x2, x2, #0xff8
   27824:	mov	x0, x21
   27828:	bl	25e68 <scols_init_debug@@SMARTCOLS_2.25+0x11498>
   2782c:	cbnz	w0, 277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>
   27830:	mov	x0, x19
   27834:	bl	79c0 <closedir@plt>
   27838:	adrp	x0, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   2783c:	ldr	w0, [x0, #2904]
   27840:	tbnz	w0, #2, 2786c <scols_init_debug@@SMARTCOLS_2.25+0x12e9c>
   27844:	ldp	x19, x20, [sp, #16]
   27848:	ldp	x21, x22, [sp, #32]
   2784c:	ldp	x23, x24, [sp, #48]
   27850:	ldr	x25, [sp, #64]
   27854:	ldr	x0, [sp, #88]
   27858:	ldp	x29, x30, [sp], #96
   2785c:	ret
   27860:	ldrb	w3, [x25, #2]
   27864:	cbz	w3, 277b8 <scols_init_debug@@SMARTCOLS_2.25+0x12de8>
   27868:	b	277e8 <scols_init_debug@@SMARTCOLS_2.25+0x12e18>
   2786c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27870:	ldr	x0, [x0, #4016]
   27874:	ldr	x19, [x0]
   27878:	bl	76b0 <getpid@plt>
   2787c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27880:	mov	w2, w0
   27884:	add	x4, x4, #0x80
   27888:	mov	x0, x19
   2788c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27890:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   27894:	add	x3, x3, #0xdd8
   27898:	add	x1, x1, #0xb50
   2789c:	bl	8170 <fprintf@plt>
   278a0:	ldr	w3, [sp, #88]
   278a4:	mov	w2, w23
   278a8:	mov	x0, x21
   278ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   278b0:	add	x1, x1, #0xe90
   278b4:	bl	26d10 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   278b8:	b	27844 <scols_init_debug@@SMARTCOLS_2.25+0x12e74>
   278bc:	mov	x0, #0x0                   	// #0
   278c0:	ldp	x21, x22, [sp, #32]
   278c4:	ldp	x23, x24, [sp, #48]
   278c8:	ldp	x29, x30, [sp], #96
   278cc:	ret
   278d0:	stp	x29, x30, [sp, #-48]!
   278d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   278d8:	add	x1, x1, #0xeb0
   278dc:	mov	x29, sp
   278e0:	stp	x19, x20, [sp, #16]
   278e4:	bl	24f88 <scols_init_debug@@SMARTCOLS_2.25+0x105b8>
   278e8:	cbz	x0, 27998 <scols_init_debug@@SMARTCOLS_2.25+0x12fc8>
   278ec:	mov	x20, x0
   278f0:	mov	x19, #0x0                   	// #0
   278f4:	str	x21, [sp, #32]
   278f8:	mov	w21, #0x2e2e                	// #11822
   278fc:	nop
   27900:	mov	x0, x20
   27904:	bl	7970 <readdir@plt>
   27908:	mov	x1, x0
   2790c:	cbz	x0, 27948 <scols_init_debug@@SMARTCOLS_2.25+0x12f78>
   27910:	add	x2, x1, #0x13
   27914:	ldurh	w1, [x1, #19]
   27918:	mov	x0, x2
   2791c:	cmp	w1, #0x2e
   27920:	b.eq	27900 <scols_init_debug@@SMARTCOLS_2.25+0x12f30>  // b.none
   27924:	cmp	w1, w21
   27928:	b.eq	27964 <scols_init_debug@@SMARTCOLS_2.25+0x12f94>  // b.none
   2792c:	cbnz	x19, 27970 <scols_init_debug@@SMARTCOLS_2.25+0x12fa0>
   27930:	bl	79b0 <strdup@plt>
   27934:	mov	x19, x0
   27938:	mov	x0, x20
   2793c:	bl	7970 <readdir@plt>
   27940:	mov	x1, x0
   27944:	cbnz	x0, 27910 <scols_init_debug@@SMARTCOLS_2.25+0x12f40>
   27948:	mov	x0, x20
   2794c:	bl	79c0 <closedir@plt>
   27950:	ldr	x21, [sp, #32]
   27954:	mov	x0, x19
   27958:	ldp	x19, x20, [sp, #16]
   2795c:	ldp	x29, x30, [sp], #48
   27960:	ret
   27964:	ldrb	w1, [x2, #2]
   27968:	cbz	w1, 27900 <scols_init_debug@@SMARTCOLS_2.25+0x12f30>
   2796c:	cbz	x19, 27930 <scols_init_debug@@SMARTCOLS_2.25+0x12f60>
   27970:	mov	x0, x19
   27974:	bl	7bd0 <free@plt>
   27978:	mov	x0, x20
   2797c:	mov	x19, #0x0                   	// #0
   27980:	bl	79c0 <closedir@plt>
   27984:	mov	x0, x19
   27988:	ldp	x19, x20, [sp, #16]
   2798c:	ldr	x21, [sp, #32]
   27990:	ldp	x29, x30, [sp], #48
   27994:	ret
   27998:	mov	x19, #0x0                   	// #0
   2799c:	b	27954 <scols_init_debug@@SMARTCOLS_2.25+0x12f84>
   279a0:	stp	x29, x30, [sp, #-48]!
   279a4:	mov	x3, #0x0                   	// #0
   279a8:	mov	x29, sp
   279ac:	stp	x19, x20, [sp, #16]
   279b0:	mov	x20, x1
   279b4:	mov	x19, x2
   279b8:	stp	x21, x22, [sp, #32]
   279bc:	mov	x21, x0
   279c0:	bl	25158 <scols_init_debug@@SMARTCOLS_2.25+0x10788>
   279c4:	cmp	x0, #0x0
   279c8:	b.le	27a6c <scols_init_debug@@SMARTCOLS_2.25+0x1309c>
   279cc:	add	x1, x0, #0x10
   279d0:	mov	x3, x0
   279d4:	cmp	x1, x19
   279d8:	mov	x0, #0x0                   	// #0
   279dc:	b.hi	27a44 <scols_init_debug@@SMARTCOLS_2.25+0x13074>  // b.pmore
   279e0:	strb	wzr, [x20, x3]
   279e4:	mov	x0, x21
   279e8:	add	x19, x3, #0x1
   279ec:	bl	23ef8 <scols_init_debug@@SMARTCOLS_2.25+0xf528>
   279f0:	mov	x22, x0
   279f4:	cbz	x0, 27a54 <scols_init_debug@@SMARTCOLS_2.25+0x13084>
   279f8:	bl	7340 <strlen@plt>
   279fc:	mov	x21, x0
   27a00:	add	x0, x0, #0xf
   27a04:	mov	x2, x19
   27a08:	mov	x1, x20
   27a0c:	add	x0, x20, x0
   27a10:	bl	72a0 <memmove@plt>
   27a14:	mov	x2, x21
   27a18:	mov	x1, x22
   27a1c:	mov	x0, x20
   27a20:	bl	7280 <memcpy@plt>
   27a24:	add	x2, x20, x21
   27a28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27a2c:	add	x1, x1, #0xeb8
   27a30:	mov	x0, x20
   27a34:	ldr	x3, [x1]
   27a38:	str	x3, [x2]
   27a3c:	ldur	x1, [x1, #7]
   27a40:	stur	x1, [x2, #7]
   27a44:	ldp	x19, x20, [sp, #16]
   27a48:	ldp	x21, x22, [sp, #32]
   27a4c:	ldp	x29, x30, [sp], #48
   27a50:	ret
   27a54:	mov	x2, x19
   27a58:	mov	x1, x20
   27a5c:	add	x0, x20, #0xf
   27a60:	bl	72a0 <memmove@plt>
   27a64:	mov	x2, x20
   27a68:	b	27a28 <scols_init_debug@@SMARTCOLS_2.25+0x13058>
   27a6c:	mov	x0, #0x0                   	// #0
   27a70:	ldp	x19, x20, [sp, #16]
   27a74:	ldp	x21, x22, [sp, #32]
   27a78:	ldp	x29, x30, [sp], #48
   27a7c:	ret
   27a80:	cmp	x2, #0x0
   27a84:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   27a88:	b.eq	27ba4 <scols_init_debug@@SMARTCOLS_2.25+0x131d4>  // b.none
   27a8c:	mov	x12, #0x1050                	// #4176
   27a90:	sub	sp, sp, x12
   27a94:	stp	x29, x30, [sp]
   27a98:	mov	x29, sp
   27a9c:	stp	x19, x20, [sp, #16]
   27aa0:	mov	x19, x1
   27aa4:	stp	x21, x22, [sp, #32]
   27aa8:	mov	x22, x2
   27aac:	str	xzr, [x2]
   27ab0:	ldrsb	w0, [x1]
   27ab4:	cbz	w0, 27b88 <scols_init_debug@@SMARTCOLS_2.25+0x131b8>
   27ab8:	mov	x0, x1
   27abc:	bl	7340 <strlen@plt>
   27ac0:	mov	x20, x0
   27ac4:	add	x0, x0, #0xb
   27ac8:	cmp	x0, #0x1, lsl #12
   27acc:	b.hi	27b88 <scols_init_debug@@SMARTCOLS_2.25+0x131b8>  // b.pmore
   27ad0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27ad4:	add	x0, x0, #0xec8
   27ad8:	stp	x23, x24, [sp, #48]
   27adc:	add	x23, sp, #0x50
   27ae0:	str	x25, [sp, #64]
   27ae4:	ldur	w25, [x0, #7]
   27ae8:	ldr	x24, [x0]
   27aec:	nop
   27af0:	add	x3, x19, x20
   27af4:	str	x24, [x19, x20]
   27af8:	mov	x1, x23
   27afc:	mov	x0, x19
   27b00:	mov	x2, #0xfff                 	// #4095
   27b04:	stur	w25, [x3, #7]
   27b08:	bl	74e0 <readlink@plt>
   27b0c:	strb	wzr, [x19, x20]
   27b10:	mov	x21, x0
   27b14:	mov	w1, #0x2f                  	// #47
   27b18:	mov	x0, x19
   27b1c:	bl	7a20 <strrchr@plt>
   27b20:	cbz	x0, 27b78 <scols_init_debug@@SMARTCOLS_2.25+0x131a8>
   27b24:	strb	wzr, [x0]
   27b28:	sub	x20, x0, x19
   27b2c:	cmp	x21, #0x0
   27b30:	b.le	27af0 <scols_init_debug@@SMARTCOLS_2.25+0x13120>
   27b34:	mov	x0, x23
   27b38:	strb	wzr, [x23, x21]
   27b3c:	bl	7950 <__xpg_basename@plt>
   27b40:	cbz	x0, 27b80 <scols_init_debug@@SMARTCOLS_2.25+0x131b0>
   27b44:	bl	79b0 <strdup@plt>
   27b48:	cmp	x0, #0x0
   27b4c:	ldp	x23, x24, [sp, #48]
   27b50:	mov	w1, #0xfffffff4            	// #-12
   27b54:	ldr	x25, [sp, #64]
   27b58:	str	x0, [x22]
   27b5c:	mov	x12, #0x1050                	// #4176
   27b60:	csel	w0, wzr, w1, ne  // ne = any
   27b64:	ldp	x29, x30, [sp]
   27b68:	ldp	x19, x20, [sp, #16]
   27b6c:	ldp	x21, x22, [sp, #32]
   27b70:	add	sp, sp, x12
   27b74:	ret
   27b78:	cmp	x21, #0x0
   27b7c:	b.gt	27b34 <scols_init_debug@@SMARTCOLS_2.25+0x13164>
   27b80:	ldp	x23, x24, [sp, #48]
   27b84:	ldr	x25, [sp, #64]
   27b88:	mov	w0, #0x1                   	// #1
   27b8c:	mov	x12, #0x1050                	// #4176
   27b90:	ldp	x29, x30, [sp]
   27b94:	ldp	x19, x20, [sp, #16]
   27b98:	ldp	x21, x22, [sp, #32]
   27b9c:	add	sp, sp, x12
   27ba0:	ret
   27ba4:	mov	w0, #0xffffffea            	// #-22
   27ba8:	ret
   27bac:	nop
   27bb0:	mov	x12, #0x1060                	// #4192
   27bb4:	sub	sp, sp, x12
   27bb8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27bbc:	add	x1, sp, #0x54
   27bc0:	add	x2, x2, #0xee0
   27bc4:	stp	x29, x30, [sp]
   27bc8:	mov	x29, sp
   27bcc:	stp	x21, x22, [sp, #32]
   27bd0:	mov	x22, x0
   27bd4:	str	wzr, [sp, #84]
   27bd8:	bl	25be8 <scols_init_debug@@SMARTCOLS_2.25+0x11218>
   27bdc:	cbnz	w0, 27bec <scols_init_debug@@SMARTCOLS_2.25+0x1321c>
   27be0:	ldr	w0, [sp, #84]
   27be4:	cmp	w0, #0x1
   27be8:	b.eq	27c90 <scols_init_debug@@SMARTCOLS_2.25+0x132c0>  // b.none
   27bec:	add	x1, sp, #0x60
   27bf0:	mov	x0, x22
   27bf4:	mov	x2, #0x1000                	// #4096
   27bf8:	stp	x23, x24, [sp, #48]
   27bfc:	str	x25, [sp, #64]
   27c00:	bl	279a0 <scols_init_debug@@SMARTCOLS_2.25+0x12fd0>
   27c04:	add	x25, sp, #0x58
   27c08:	mov	x23, x0
   27c0c:	cbz	x0, 27c84 <scols_init_debug@@SMARTCOLS_2.25+0x132b4>
   27c10:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27c14:	adrp	x21, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30630>
   27c18:	add	x24, x24, #0xed8
   27c1c:	add	x21, x21, #0xd50
   27c20:	mov	x2, x25
   27c24:	mov	x1, x23
   27c28:	mov	x0, x22
   27c2c:	stp	x19, x20, [sp, #16]
   27c30:	bl	27a80 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   27c34:	cbnz	w0, 27cc4 <scols_init_debug@@SMARTCOLS_2.25+0x132f4>
   27c38:	ldr	x20, [sp, #88]
   27c3c:	mov	x19, #0x0                   	// #0
   27c40:	mov	x1, x24
   27c44:	add	x19, x19, #0x1
   27c48:	mov	x0, x20
   27c4c:	bl	7b30 <strcmp@plt>
   27c50:	cbz	w0, 27c70 <scols_init_debug@@SMARTCOLS_2.25+0x132a0>
   27c54:	cmp	x19, #0x5
   27c58:	b.eq	27ca4 <scols_init_debug@@SMARTCOLS_2.25+0x132d4>  // b.none
   27c5c:	ldr	x1, [x21, x19, lsl #3]
   27c60:	mov	x0, x20
   27c64:	add	x19, x19, #0x1
   27c68:	bl	7b30 <strcmp@plt>
   27c6c:	cbnz	w0, 27c54 <scols_init_debug@@SMARTCOLS_2.25+0x13284>
   27c70:	mov	w1, #0x1                   	// #1
   27c74:	mov	x0, x20
   27c78:	str	w1, [sp, #84]
   27c7c:	bl	7bd0 <free@plt>
   27c80:	ldp	x19, x20, [sp, #16]
   27c84:	ldp	x23, x24, [sp, #48]
   27c88:	ldr	w0, [sp, #84]
   27c8c:	ldr	x25, [sp, #64]
   27c90:	mov	x12, #0x1060                	// #4192
   27c94:	ldp	x29, x30, [sp]
   27c98:	ldp	x21, x22, [sp, #32]
   27c9c:	add	sp, sp, x12
   27ca0:	ret
   27ca4:	mov	x0, x20
   27ca8:	str	wzr, [sp, #84]
   27cac:	bl	7bd0 <free@plt>
   27cb0:	mov	x2, x25
   27cb4:	mov	x1, x23
   27cb8:	mov	x0, x22
   27cbc:	bl	27a80 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   27cc0:	cbz	w0, 27c38 <scols_init_debug@@SMARTCOLS_2.25+0x13268>
   27cc4:	ldr	w0, [sp, #84]
   27cc8:	ldp	x19, x20, [sp, #16]
   27ccc:	ldp	x23, x24, [sp, #48]
   27cd0:	ldr	x25, [sp, #64]
   27cd4:	b	27c90 <scols_init_debug@@SMARTCOLS_2.25+0x132c0>
   27cd8:	stp	x29, x30, [sp, #-64]!
   27cdc:	mov	x2, #0x0                   	// #0
   27ce0:	mov	x29, sp
   27ce4:	stp	x19, x20, [sp, #16]
   27ce8:	mov	x20, x1
   27cec:	mov	x1, #0x0                   	// #0
   27cf0:	str	x21, [sp, #32]
   27cf4:	str	xzr, [sp, #56]
   27cf8:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   27cfc:	mov	x19, x0
   27d00:	cbz	x0, 27d80 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   27d04:	add	x1, sp, #0x38
   27d08:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27d0c:	add	x2, x2, #0xef0
   27d10:	bl	25550 <scols_init_debug@@SMARTCOLS_2.25+0x10b80>
   27d14:	cmp	w0, #0x0
   27d18:	b.le	27d80 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   27d1c:	ldr	x21, [sp, #56]
   27d20:	cbz	x21, 27d80 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   27d24:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27d28:	mov	x0, x21
   27d2c:	add	x1, x1, #0xef8
   27d30:	mov	x2, #0x4                   	// #4
   27d34:	bl	7810 <strncmp@plt>
   27d38:	cbnz	w0, 27dac <scols_init_debug@@SMARTCOLS_2.25+0x133dc>
   27d3c:	add	x0, x21, #0x4
   27d40:	mov	w1, #0x2d                  	// #45
   27d44:	bl	7a20 <strrchr@plt>
   27d48:	cbz	x0, 27d80 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   27d4c:	ldrsb	w0, [x0, #1]
   27d50:	cmp	w0, #0x0
   27d54:	mov	x0, x19
   27d58:	cset	w21, ne  // ne = any
   27d5c:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   27d60:	ldr	x0, [sp, #56]
   27d64:	cbnz	x20, 27d94 <scols_init_debug@@SMARTCOLS_2.25+0x133c4>
   27d68:	bl	7bd0 <free@plt>
   27d6c:	mov	w0, w21
   27d70:	ldp	x19, x20, [sp, #16]
   27d74:	ldr	x21, [sp, #32]
   27d78:	ldp	x29, x30, [sp], #64
   27d7c:	ret
   27d80:	mov	w21, #0x0                   	// #0
   27d84:	mov	x0, x19
   27d88:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   27d8c:	ldr	x0, [sp, #56]
   27d90:	cbz	x20, 27d68 <scols_init_debug@@SMARTCOLS_2.25+0x13398>
   27d94:	str	x0, [x20]
   27d98:	mov	w0, w21
   27d9c:	ldp	x19, x20, [sp, #16]
   27da0:	ldr	x21, [sp, #32]
   27da4:	ldp	x29, x30, [sp], #64
   27da8:	ret
   27dac:	mov	x0, x21
   27db0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27db4:	mov	x2, #0x11                  	// #17
   27db8:	add	x1, x1, #0xf00
   27dbc:	bl	7810 <strncmp@plt>
   27dc0:	cmp	w0, #0x0
   27dc4:	cset	w21, eq  // eq = none
   27dc8:	b	27d84 <scols_init_debug@@SMARTCOLS_2.25+0x133b4>
   27dcc:	nop
   27dd0:	mov	x12, #0x1050                	// #4176
   27dd4:	sub	sp, sp, x12
   27dd8:	stp	x29, x30, [sp]
   27ddc:	mov	x29, sp
   27de0:	stp	x19, x20, [sp, #16]
   27de4:	mov	x20, x4
   27de8:	stp	x21, x22, [sp, #32]
   27dec:	mov	x22, x2
   27df0:	mov	x21, x3
   27df4:	stp	x23, x24, [sp, #48]
   27df8:	mov	x23, x1
   27dfc:	mov	x24, x0
   27e00:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   27e04:	cbz	x0, 27f14 <scols_init_debug@@SMARTCOLS_2.25+0x13544>
   27e08:	ldrb	w1, [x0, #32]
   27e0c:	mov	x19, x0
   27e10:	tbnz	w1, #1, 27f14 <scols_init_debug@@SMARTCOLS_2.25+0x13544>
   27e14:	tbz	w1, #0, 27e74 <scols_init_debug@@SMARTCOLS_2.25+0x134a4>
   27e18:	cbz	x23, 27e24 <scols_init_debug@@SMARTCOLS_2.25+0x13454>
   27e1c:	ldr	w0, [x19, #16]
   27e20:	str	w0, [x23]
   27e24:	cbz	x22, 27e30 <scols_init_debug@@SMARTCOLS_2.25+0x13460>
   27e28:	ldr	w0, [x19, #20]
   27e2c:	str	w0, [x22]
   27e30:	cbz	x21, 27e3c <scols_init_debug@@SMARTCOLS_2.25+0x1346c>
   27e34:	ldr	w0, [x19, #24]
   27e38:	str	w0, [x21]
   27e3c:	cbz	x20, 27e48 <scols_init_debug@@SMARTCOLS_2.25+0x13478>
   27e40:	ldr	w0, [x19, #28]
   27e44:	str	w0, [x20]
   27e48:	ldrb	w1, [x19, #32]
   27e4c:	mov	w0, #0x0                   	// #0
   27e50:	and	w1, w1, #0xfffffffd
   27e54:	strb	w1, [x19, #32]
   27e58:	mov	x12, #0x1050                	// #4176
   27e5c:	ldp	x29, x30, [sp]
   27e60:	ldp	x19, x20, [sp, #16]
   27e64:	ldp	x21, x22, [sp, #32]
   27e68:	ldp	x23, x24, [sp, #48]
   27e6c:	add	sp, sp, x12
   27e70:	ret
   27e74:	str	x25, [sp, #64]
   27e78:	orr	w1, w1, #0x2
   27e7c:	strb	w1, [x19, #32]
   27e80:	mov	x2, #0xfff                 	// #4095
   27e84:	add	x25, sp, #0x50
   27e88:	mov	x0, x24
   27e8c:	mov	x1, x25
   27e90:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27e94:	add	x3, x3, #0xf18
   27e98:	bl	25158 <scols_init_debug@@SMARTCOLS_2.25+0x10788>
   27e9c:	mov	x2, x0
   27ea0:	tbnz	x0, #63, 27ef4 <scols_init_debug@@SMARTCOLS_2.25+0x13524>
   27ea4:	mov	x0, x25
   27ea8:	mov	w1, #0x2f                  	// #47
   27eac:	strb	wzr, [x25, x2]
   27eb0:	bl	7a20 <strrchr@plt>
   27eb4:	cbz	x0, 27f1c <scols_init_debug@@SMARTCOLS_2.25+0x1354c>
   27eb8:	add	x0, x0, #0x1
   27ebc:	add	x5, x19, #0x1c
   27ec0:	add	x4, x19, #0x18
   27ec4:	add	x3, x19, #0x14
   27ec8:	add	x2, x19, #0x10
   27ecc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27ed0:	add	x1, x1, #0xf20
   27ed4:	bl	7f00 <__isoc99_sscanf@plt>
   27ed8:	cmp	w0, #0x4
   27edc:	b.ne	27f1c <scols_init_debug@@SMARTCOLS_2.25+0x1354c>  // b.any
   27ee0:	ldrb	w0, [x19, #32]
   27ee4:	ldr	x25, [sp, #64]
   27ee8:	orr	w0, w0, #0x1
   27eec:	strb	w0, [x19, #32]
   27ef0:	b	27e18 <scols_init_debug@@SMARTCOLS_2.25+0x13448>
   27ef4:	mov	x12, #0x1050                	// #4176
   27ef8:	ldp	x29, x30, [sp]
   27efc:	ldp	x19, x20, [sp, #16]
   27f00:	ldp	x21, x22, [sp, #32]
   27f04:	ldp	x23, x24, [sp, #48]
   27f08:	ldr	x25, [sp, #64]
   27f0c:	add	sp, sp, x12
   27f10:	ret
   27f14:	mov	w0, #0xffffffea            	// #-22
   27f18:	b	27e58 <scols_init_debug@@SMARTCOLS_2.25+0x13488>
   27f1c:	mov	w0, #0xffffffff            	// #-1
   27f20:	ldr	x25, [sp, #64]
   27f24:	b	27e58 <scols_init_debug@@SMARTCOLS_2.25+0x13488>
   27f28:	stp	x29, x30, [sp, #-80]!
   27f2c:	mov	x29, sp
   27f30:	stp	x19, x20, [sp, #16]
   27f34:	mov	x19, x2
   27f38:	mov	x20, x3
   27f3c:	mov	x2, #0x0                   	// #0
   27f40:	mov	x3, #0x0                   	// #0
   27f44:	stp	x21, x22, [sp, #32]
   27f48:	mov	x22, x1
   27f4c:	mov	x21, x4
   27f50:	add	x1, sp, #0x4c
   27f54:	mov	x4, #0x0                   	// #0
   27f58:	str	x23, [sp, #48]
   27f5c:	mov	x23, x0
   27f60:	bl	27dd0 <scols_init_debug@@SMARTCOLS_2.25+0x13400>
   27f64:	cbnz	w0, 27fc4 <scols_init_debug@@SMARTCOLS_2.25+0x135f4>
   27f68:	mov	x0, x23
   27f6c:	bl	23ef8 <scols_init_debug@@SMARTCOLS_2.25+0xf528>
   27f70:	mov	x3, x0
   27f74:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   27f78:	cmp	x3, #0x0
   27f7c:	add	x0, x1, #0xd20
   27f80:	ldr	w6, [sp, #76]
   27f84:	csel	x3, x0, x3, eq  // eq = none
   27f88:	cbz	x21, 27fdc <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   27f8c:	mov	x1, x20
   27f90:	mov	x7, x21
   27f94:	mov	x5, x22
   27f98:	mov	x0, x19
   27f9c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27fa0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27fa4:	add	x4, x4, #0xf30
   27fa8:	add	x2, x2, #0xf40
   27fac:	bl	7610 <snprintf@plt>
   27fb0:	mov	w1, w0
   27fb4:	tbnz	w1, #31, 27fc4 <scols_init_debug@@SMARTCOLS_2.25+0x135f4>
   27fb8:	mov	x0, x19
   27fbc:	cmp	x20, w1, sxtw
   27fc0:	b.hi	27fc8 <scols_init_debug@@SMARTCOLS_2.25+0x135f8>  // b.pmore
   27fc4:	mov	x0, #0x0                   	// #0
   27fc8:	ldp	x19, x20, [sp, #16]
   27fcc:	ldp	x21, x22, [sp, #32]
   27fd0:	ldr	x23, [sp, #48]
   27fd4:	ldp	x29, x30, [sp], #80
   27fd8:	ret
   27fdc:	mov	x1, x20
   27fe0:	mov	x5, x22
   27fe4:	mov	x0, x19
   27fe8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27fec:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   27ff0:	add	x4, x4, #0xf30
   27ff4:	add	x2, x2, #0xf58
   27ff8:	bl	7610 <snprintf@plt>
   27ffc:	mov	w1, w0
   28000:	b	27fb4 <scols_init_debug@@SMARTCOLS_2.25+0x135e4>
   28004:	nop
   28008:	sub	sp, sp, #0x50
   2800c:	add	x4, sp, #0x4c
   28010:	add	x3, sp, #0x48
   28014:	stp	x29, x30, [sp, #16]
   28018:	add	x29, sp, #0x10
   2801c:	stp	x19, x20, [sp, #32]
   28020:	mov	x19, x1
   28024:	mov	x20, x2
   28028:	add	x1, sp, #0x40
   2802c:	add	x2, sp, #0x44
   28030:	str	x21, [sp, #48]
   28034:	mov	x21, x0
   28038:	bl	27dd0 <scols_init_debug@@SMARTCOLS_2.25+0x13400>
   2803c:	cbnz	w0, 280ac <scols_init_debug@@SMARTCOLS_2.25+0x136dc>
   28040:	mov	x0, x21
   28044:	bl	23ef8 <scols_init_debug@@SMARTCOLS_2.25+0xf528>
   28048:	mov	x3, x0
   2804c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   28050:	cmp	x3, #0x0
   28054:	add	x0, x1, #0xd20
   28058:	csel	x3, x0, x3, eq  // eq = none
   2805c:	ldp	w7, w0, [sp, #72]
   28060:	str	w0, [sp]
   28064:	ldp	w5, w6, [sp, #64]
   28068:	cbz	x20, 280c4 <scols_init_debug@@SMARTCOLS_2.25+0x136f4>
   2806c:	str	x20, [sp, #8]
   28070:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28074:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28078:	add	x4, x4, #0xf70
   2807c:	add	x2, x2, #0xf80
   28080:	mov	x0, x19
   28084:	mov	x1, #0x1000                	// #4096
   28088:	bl	7610 <snprintf@plt>
   2808c:	cmp	w0, #0xfff
   28090:	b.hi	280ac <scols_init_debug@@SMARTCOLS_2.25+0x136dc>  // b.pmore
   28094:	mov	x0, x19
   28098:	ldp	x29, x30, [sp, #16]
   2809c:	ldp	x19, x20, [sp, #32]
   280a0:	ldr	x21, [sp, #48]
   280a4:	add	sp, sp, #0x50
   280a8:	ret
   280ac:	mov	x0, #0x0                   	// #0
   280b0:	ldp	x29, x30, [sp, #16]
   280b4:	ldp	x19, x20, [sp, #32]
   280b8:	ldr	x21, [sp, #48]
   280bc:	add	sp, sp, #0x50
   280c0:	ret
   280c4:	mov	x0, x19
   280c8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   280cc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   280d0:	add	x4, x4, #0xf70
   280d4:	add	x2, x2, #0xfa0
   280d8:	mov	x1, #0x1000                	// #4096
   280dc:	bl	7610 <snprintf@plt>
   280e0:	b	2808c <scols_init_debug@@SMARTCOLS_2.25+0x136bc>
   280e4:	nop
   280e8:	cmp	x2, #0x0
   280ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   280f0:	b.eq	28170 <scols_init_debug@@SMARTCOLS_2.25+0x137a0>  // b.none
   280f4:	sub	sp, sp, #0x420
   280f8:	mov	x4, x2
   280fc:	mov	x3, #0x400                 	// #1024
   28100:	stp	x29, x30, [sp]
   28104:	mov	x29, sp
   28108:	stp	x19, x20, [sp, #16]
   2810c:	add	x20, sp, #0x20
   28110:	mov	x2, x20
   28114:	bl	27f28 <scols_init_debug@@SMARTCOLS_2.25+0x13558>
   28118:	cbz	x0, 2815c <scols_init_debug@@SMARTCOLS_2.25+0x1378c>
   2811c:	mov	x0, x20
   28120:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   28124:	add	x1, x1, #0xf38
   28128:	bl	76e0 <fopen@plt>
   2812c:	mov	x19, x0
   28130:	cbz	x0, 2815c <scols_init_debug@@SMARTCOLS_2.25+0x1378c>
   28134:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28138:	add	x1, x1, #0xfc0
   2813c:	mov	x2, x20
   28140:	bl	77d0 <__isoc99_fscanf@plt>
   28144:	mov	w1, w0
   28148:	mov	x0, x19
   2814c:	mov	w19, w1
   28150:	bl	7690 <fclose@plt>
   28154:	cmp	w19, #0x1
   28158:	b.eq	28178 <scols_init_debug@@SMARTCOLS_2.25+0x137a8>  // b.none
   2815c:	mov	x0, #0x0                   	// #0
   28160:	ldp	x29, x30, [sp]
   28164:	ldp	x19, x20, [sp, #16]
   28168:	add	sp, sp, #0x420
   2816c:	ret
   28170:	mov	x0, #0x0                   	// #0
   28174:	ret
   28178:	mov	x0, x20
   2817c:	bl	79b0 <strdup@plt>
   28180:	ldp	x29, x30, [sp]
   28184:	ldp	x19, x20, [sp, #16]
   28188:	add	sp, sp, #0x420
   2818c:	ret
   28190:	cbz	x1, 28200 <scols_init_debug@@SMARTCOLS_2.25+0x13830>
   28194:	mov	x12, #0x10a0                	// #4256
   28198:	sub	sp, sp, x12
   2819c:	mov	x4, #0x0                   	// #0
   281a0:	mov	x3, #0x1000                	// #4096
   281a4:	stp	x29, x30, [sp]
   281a8:	mov	x29, sp
   281ac:	str	x19, [sp, #16]
   281b0:	add	x19, sp, #0xa0
   281b4:	mov	x2, x19
   281b8:	bl	27f28 <scols_init_debug@@SMARTCOLS_2.25+0x13558>
   281bc:	cbz	x0, 281e8 <scols_init_debug@@SMARTCOLS_2.25+0x13818>
   281c0:	mov	x1, x19
   281c4:	add	x2, sp, #0x20
   281c8:	mov	w0, #0x0                   	// #0
   281cc:	bl	8090 <__xstat@plt>
   281d0:	cbnz	w0, 281e8 <scols_init_debug@@SMARTCOLS_2.25+0x13818>
   281d4:	ldr	w1, [sp, #48]
   281d8:	mov	w0, #0x1                   	// #1
   281dc:	and	w1, w1, #0xf000
   281e0:	cmp	w1, #0x4, lsl #12
   281e4:	b.eq	281ec <scols_init_debug@@SMARTCOLS_2.25+0x1381c>  // b.none
   281e8:	mov	w0, #0x0                   	// #0
   281ec:	mov	x12, #0x10a0                	// #4256
   281f0:	ldp	x29, x30, [sp]
   281f4:	ldr	x19, [sp, #16]
   281f8:	add	sp, sp, x12
   281fc:	ret
   28200:	mov	w0, #0x0                   	// #0
   28204:	ret
   28208:	mov	x12, #0x10a0                	// #4256
   2820c:	sub	sp, sp, x12
   28210:	mov	x2, x1
   28214:	stp	x29, x30, [sp]
   28218:	mov	x29, sp
   2821c:	str	x19, [sp, #16]
   28220:	add	x19, sp, #0xa0
   28224:	mov	x1, x19
   28228:	bl	28008 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   2822c:	cbz	x0, 2825c <scols_init_debug@@SMARTCOLS_2.25+0x1388c>
   28230:	mov	x1, x19
   28234:	add	x2, sp, #0x20
   28238:	mov	w0, #0x0                   	// #0
   2823c:	bl	8090 <__xstat@plt>
   28240:	cmp	w0, #0x0
   28244:	mov	x12, #0x10a0                	// #4256
   28248:	cset	w0, eq  // eq = none
   2824c:	ldp	x29, x30, [sp]
   28250:	ldr	x19, [sp, #16]
   28254:	add	sp, sp, x12
   28258:	ret
   2825c:	mov	w0, #0x0                   	// #0
   28260:	mov	x12, #0x10a0                	// #4256
   28264:	ldp	x29, x30, [sp]
   28268:	ldr	x19, [sp, #16]
   2826c:	add	sp, sp, x12
   28270:	ret
   28274:	nop
   28278:	mov	x12, #0x20b0                	// #8368
   2827c:	sub	sp, sp, x12
   28280:	mov	x2, #0x0                   	// #0
   28284:	stp	x29, x30, [sp]
   28288:	mov	x29, sp
   2828c:	stp	x19, x20, [sp, #16]
   28290:	add	x20, sp, #0xb0
   28294:	mov	x19, x1
   28298:	mov	x1, x20
   2829c:	bl	28008 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   282a0:	cbz	x0, 282b8 <scols_init_debug@@SMARTCOLS_2.25+0x138e8>
   282a4:	add	x2, sp, #0x30
   282a8:	mov	x1, x20
   282ac:	mov	w0, #0x0                   	// #0
   282b0:	bl	8090 <__xstat@plt>
   282b4:	cbz	w0, 282d0 <scols_init_debug@@SMARTCOLS_2.25+0x13900>
   282b8:	mov	w0, #0x0                   	// #0
   282bc:	mov	x12, #0x20b0                	// #8368
   282c0:	ldp	x29, x30, [sp]
   282c4:	ldp	x19, x20, [sp, #16]
   282c8:	add	sp, sp, x12
   282cc:	ret
   282d0:	mov	x2, #0xfff                 	// #4095
   282d4:	mov	x1, #0x10b0                	// #4272
   282d8:	str	x21, [sp, #32]
   282dc:	add	x21, sp, x1
   282e0:	mov	x0, x20
   282e4:	mov	x1, x21
   282e8:	bl	74e0 <readlink@plt>
   282ec:	mov	x2, x0
   282f0:	tbnz	x0, #63, 28324 <scols_init_debug@@SMARTCOLS_2.25+0x13954>
   282f4:	mov	x1, x19
   282f8:	mov	x0, x21
   282fc:	strb	wzr, [x21, x2]
   28300:	bl	7e90 <strstr@plt>
   28304:	cmp	x0, #0x0
   28308:	mov	x12, #0x20b0                	// #8368
   2830c:	cset	w0, ne  // ne = any
   28310:	ldp	x29, x30, [sp]
   28314:	ldp	x19, x20, [sp, #16]
   28318:	ldr	x21, [sp, #32]
   2831c:	add	sp, sp, x12
   28320:	ret
   28324:	ldr	x21, [sp, #32]
   28328:	b	282b8 <scols_init_debug@@SMARTCOLS_2.25+0x138e8>
   2832c:	nop
   28330:	mov	x12, #0x1040                	// #4160
   28334:	sub	sp, sp, x12
   28338:	cmp	x0, #0x0
   2833c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14630>
   28340:	add	x3, x3, #0xd20
   28344:	stp	x29, x30, [sp]
   28348:	mov	x29, sp
   2834c:	stp	x19, x20, [sp, #16]
   28350:	csel	x20, x3, x0, eq  // eq = none
   28354:	stp	x21, x22, [sp, #32]
   28358:	cbz	x1, 284f4 <scols_init_debug@@SMARTCOLS_2.25+0x13b24>
   2835c:	mov	x22, x2
   28360:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   28364:	mov	x19, x1
   28368:	add	x0, x0, #0xed0
   2836c:	mov	x2, #0x5                   	// #5
   28370:	bl	7810 <strncmp@plt>
   28374:	cbz	w0, 284d4 <scols_init_debug@@SMARTCOLS_2.25+0x13b04>
   28378:	mov	x0, x19
   2837c:	bl	79b0 <strdup@plt>
   28380:	mov	x21, x0
   28384:	cbz	x0, 28518 <scols_init_debug@@SMARTCOLS_2.25+0x13b48>
   28388:	str	x23, [sp, #48]
   2838c:	mov	w23, #0x21                  	// #33
   28390:	b	28398 <scols_init_debug@@SMARTCOLS_2.25+0x139c8>
   28394:	strb	w23, [x0]
   28398:	mov	x0, x21
   2839c:	mov	w1, #0x2f                  	// #47
   283a0:	bl	7ce0 <strchr@plt>
   283a4:	cbnz	x0, 28394 <scols_init_debug@@SMARTCOLS_2.25+0x139c4>
   283a8:	cbz	x22, 28460 <scols_init_debug@@SMARTCOLS_2.25+0x13a90>
   283ac:	ldrb	w0, [x19]
   283b0:	cmp	w0, #0x64
   283b4:	b.eq	28448 <scols_init_debug@@SMARTCOLS_2.25+0x13a78>  // b.none
   283b8:	mov	x0, x22
   283bc:	bl	79b0 <strdup@plt>
   283c0:	mov	x19, x0
   283c4:	cbz	x0, 28520 <scols_init_debug@@SMARTCOLS_2.25+0x13b50>
   283c8:	mov	w22, #0x21                  	// #33
   283cc:	b	283d4 <scols_init_debug@@SMARTCOLS_2.25+0x13a04>
   283d0:	strb	w22, [x0]
   283d4:	mov	x0, x19
   283d8:	mov	w1, #0x2f                  	// #47
   283dc:	bl	7ce0 <strchr@plt>
   283e0:	cbnz	x0, 283d0 <scols_init_debug@@SMARTCOLS_2.25+0x13a00>
   283e4:	mov	x3, x20
   283e8:	mov	x4, x19
   283ec:	mov	x5, x21
   283f0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   283f4:	add	x2, x2, #0xfe8
   283f8:	mov	x1, #0x1000                	// #4096
   283fc:	add	x22, sp, #0x40
   28400:	mov	x0, x22
   28404:	bl	7610 <snprintf@plt>
   28408:	mov	w20, w0
   2840c:	mov	x0, x19
   28410:	bl	7bd0 <free@plt>
   28414:	mov	x19, #0x0                   	// #0
   28418:	cmp	w20, #0xfff
   2841c:	b.ls	284c0 <scols_init_debug@@SMARTCOLS_2.25+0x13af0>  // b.plast
   28420:	ldr	x23, [sp, #48]
   28424:	mov	x0, x21
   28428:	bl	7bd0 <free@plt>
   2842c:	mov	x0, x19
   28430:	mov	x12, #0x1040                	// #4160
   28434:	ldp	x29, x30, [sp]
   28438:	ldp	x19, x20, [sp, #16]
   2843c:	ldp	x21, x22, [sp, #32]
   28440:	add	sp, sp, x12
   28444:	ret
   28448:	ldrb	w0, [x19, #1]
   2844c:	cmp	w0, #0x6d
   28450:	b.ne	283b8 <scols_init_debug@@SMARTCOLS_2.25+0x139e8>  // b.any
   28454:	ldrb	w0, [x19, #2]
   28458:	cmp	w0, #0x2d
   2845c:	b.ne	283b8 <scols_init_debug@@SMARTCOLS_2.25+0x139e8>  // b.any
   28460:	add	x22, sp, #0x40
   28464:	mov	x4, x21
   28468:	mov	x0, x22
   2846c:	mov	x3, x20
   28470:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x17630>
   28474:	mov	x1, #0x1000                	// #4096
   28478:	add	x2, x2, #0x0
   2847c:	mov	x19, #0x0                   	// #0
   28480:	bl	7610 <snprintf@plt>
   28484:	cmp	w0, #0xfff
   28488:	b.hi	28420 <scols_init_debug@@SMARTCOLS_2.25+0x13a50>  // b.pmore
   2848c:	mov	x0, x22
   28490:	bl	26e88 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   28494:	mov	x19, x0
   28498:	cbnz	x0, 28420 <scols_init_debug@@SMARTCOLS_2.25+0x13a50>
   2849c:	mov	x3, x20
   284a0:	mov	x4, x21
   284a4:	mov	x0, x22
   284a8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x17630>
   284ac:	mov	x1, #0x1000                	// #4096
   284b0:	add	x2, x2, #0x18
   284b4:	bl	7610 <snprintf@plt>
   284b8:	cmp	w0, #0xfff
   284bc:	b.hi	28420 <scols_init_debug@@SMARTCOLS_2.25+0x13a50>  // b.pmore
   284c0:	mov	x0, x22
   284c4:	bl	26e88 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   284c8:	mov	x19, x0
   284cc:	ldr	x23, [sp, #48]
   284d0:	b	28424 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   284d4:	mov	x1, x19
   284d8:	add	x2, sp, #0x40
   284dc:	add	x19, x19, #0x5
   284e0:	bl	8090 <__xstat@plt>
   284e4:	cbnz	w0, 28378 <scols_init_debug@@SMARTCOLS_2.25+0x139a8>
   284e8:	mov	x21, #0x0                   	// #0
   284ec:	ldr	x19, [sp, #96]
   284f0:	b	28424 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   284f4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x17630>
   284f8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   284fc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28500:	add	x3, x3, #0x70
   28504:	add	x1, x1, #0xfd0
   28508:	add	x0, x0, #0xfe0
   2850c:	mov	w2, #0x354                 	// #852
   28510:	str	x23, [sp, #48]
   28514:	bl	8040 <__assert_fail@plt>
   28518:	mov	x19, #0x0                   	// #0
   2851c:	b	28424 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   28520:	mov	x19, #0x0                   	// #0
   28524:	ldr	x23, [sp, #48]
   28528:	b	28424 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   2852c:	nop
   28530:	mov	x1, x0
   28534:	mov	x2, #0x0                   	// #0
   28538:	mov	x0, #0x0                   	// #0
   2853c:	b	28330 <scols_init_debug@@SMARTCOLS_2.25+0x13960>
   28540:	stp	x29, x30, [sp, #-16]!
   28544:	mov	x29, sp
   28548:	bl	24080 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   2854c:	ldp	x29, x30, [sp], #16
   28550:	ldr	x0, [x0]
   28554:	ret
   28558:	mov	x12, #0x1060                	// #4192
   2855c:	sub	sp, sp, x12
   28560:	stp	x29, x30, [sp]
   28564:	mov	x29, sp
   28568:	stp	x19, x20, [sp, #16]
   2856c:	cbz	x0, 28708 <scols_init_debug@@SMARTCOLS_2.25+0x13d38>
   28570:	stp	x21, x22, [sp, #32]
   28574:	mov	x21, x1
   28578:	mov	x22, x2
   2857c:	mov	w1, #0x0                   	// #0
   28580:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x17630>
   28584:	add	x2, x2, #0x38
   28588:	stp	x23, x24, [sp, #48]
   2858c:	mov	x23, x3
   28590:	mov	x24, x0
   28594:	bl	245f0 <scols_init_debug@@SMARTCOLS_2.25+0xfc20>
   28598:	mov	w19, w0
   2859c:	cbnz	w0, 2864c <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   285a0:	mov	x2, #0xfff                 	// #4095
   285a4:	add	x20, sp, #0x60
   285a8:	mov	x1, x20
   285ac:	mov	x0, x24
   285b0:	mov	x3, #0x0                   	// #0
   285b4:	bl	25158 <scols_init_debug@@SMARTCOLS_2.25+0x10788>
   285b8:	mov	x2, x0
   285bc:	tbnz	x0, #63, 287e8 <scols_init_debug@@SMARTCOLS_2.25+0x13e18>
   285c0:	mov	x0, x20
   285c4:	strb	wzr, [x20, x2]
   285c8:	bl	16460 <scols_init_debug@@SMARTCOLS_2.25+0x1a90>
   285cc:	mov	x0, x20
   285d0:	bl	16460 <scols_init_debug@@SMARTCOLS_2.25+0x1a90>
   285d4:	mov	x20, x0
   285d8:	cbz	x0, 287e8 <scols_init_debug@@SMARTCOLS_2.25+0x13e18>
   285dc:	str	x25, [sp, #64]
   285e0:	mov	w25, #0x2f                  	// #47
   285e4:	b	285ec <scols_init_debug@@SMARTCOLS_2.25+0x13c1c>
   285e8:	strb	w25, [x0]
   285ec:	mov	x0, x20
   285f0:	mov	w1, #0x21                  	// #33
   285f4:	bl	7ce0 <strchr@plt>
   285f8:	cbnz	x0, 285e8 <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   285fc:	cmp	x21, #0x0
   28600:	ccmp	x22, #0x0, #0x4, ne  // ne = any
   28604:	b.ne	2878c <scols_init_debug@@SMARTCOLS_2.25+0x13dbc>  // b.any
   28608:	cbz	x23, 28628 <scols_init_debug@@SMARTCOLS_2.25+0x13c58>
   2860c:	mov	x0, x24
   28610:	bl	23ef8 <scols_init_debug@@SMARTCOLS_2.25+0xf528>
   28614:	mov	x1, x20
   28618:	mov	x2, #0x0                   	// #0
   2861c:	bl	28330 <scols_init_debug@@SMARTCOLS_2.25+0x13960>
   28620:	str	x0, [x23]
   28624:	cbz	x0, 287e4 <scols_init_debug@@SMARTCOLS_2.25+0x13e14>
   28628:	ldp	x21, x22, [sp, #32]
   2862c:	ldp	x23, x24, [sp, #48]
   28630:	ldr	x25, [sp, #64]
   28634:	mov	w0, w19
   28638:	mov	x12, #0x1060                	// #4192
   2863c:	ldp	x29, x30, [sp]
   28640:	ldp	x19, x20, [sp, #16]
   28644:	add	sp, sp, x12
   28648:	ret
   2864c:	add	x1, sp, #0x58
   28650:	mov	x0, x24
   28654:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28658:	add	x2, x2, #0xef0
   2865c:	str	xzr, [sp, #88]
   28660:	bl	25550 <scols_init_debug@@SMARTCOLS_2.25+0x10b80>
   28664:	ldr	x0, [sp, #88]
   28668:	str	x0, [sp, #96]
   2866c:	cbz	x0, 28718 <scols_init_debug@@SMARTCOLS_2.25+0x13d48>
   28670:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13630>
   28674:	add	x0, sp, #0x60
   28678:	add	x1, x1, #0xf30
   2867c:	bl	7b10 <strsep@plt>
   28680:	cbz	x0, 28710 <scols_init_debug@@SMARTCOLS_2.25+0x13d40>
   28684:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16630>
   28688:	mov	x2, #0x4                   	// #4
   2868c:	add	x1, x1, #0x4d0
   28690:	bl	7c30 <strncasecmp@plt>
   28694:	mov	w19, w0
   28698:	ldr	x0, [sp, #88]
   2869c:	cbnz	w19, 28718 <scols_init_debug@@SMARTCOLS_2.25+0x13d48>
   286a0:	bl	7bd0 <free@plt>
   286a4:	mov	x0, x24
   286a8:	bl	278d0 <scols_init_debug@@SMARTCOLS_2.25+0x12f00>
   286ac:	mov	x20, x0
   286b0:	cbz	x0, 2871c <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   286b4:	cmp	x21, #0x0
   286b8:	ccmp	x22, #0x0, #0x4, ne  // ne = any
   286bc:	b.ne	287c0 <scols_init_debug@@SMARTCOLS_2.25+0x13df0>  // b.any
   286c0:	cbz	x23, 287ac <scols_init_debug@@SMARTCOLS_2.25+0x13ddc>
   286c4:	mov	x0, x24
   286c8:	bl	23ef8 <scols_init_debug@@SMARTCOLS_2.25+0xf528>
   286cc:	mov	x1, x20
   286d0:	mov	x2, #0x0                   	// #0
   286d4:	bl	28330 <scols_init_debug@@SMARTCOLS_2.25+0x13960>
   286d8:	str	x0, [x23]
   286dc:	cbnz	x0, 287ac <scols_init_debug@@SMARTCOLS_2.25+0x13ddc>
   286e0:	mov	x0, x20
   286e4:	bl	7bd0 <free@plt>
   286e8:	cbz	x21, 2875c <scols_init_debug@@SMARTCOLS_2.25+0x13d8c>
   286ec:	mov	x2, x22
   286f0:	mov	x1, x21
   286f4:	mov	x0, x24
   286f8:	bl	27488 <scols_init_debug@@SMARTCOLS_2.25+0x12ab8>
   286fc:	cbnz	x0, 2875c <scols_init_debug@@SMARTCOLS_2.25+0x13d8c>
   28700:	ldp	x21, x22, [sp, #32]
   28704:	ldp	x23, x24, [sp, #48]
   28708:	mov	w19, #0xffffffff            	// #-1
   2870c:	b	28634 <scols_init_debug@@SMARTCOLS_2.25+0x13c64>
   28710:	ldr	x0, [sp, #88]
   28714:	nop
   28718:	bl	7bd0 <free@plt>
   2871c:	cbz	x21, 28734 <scols_init_debug@@SMARTCOLS_2.25+0x13d64>
   28720:	mov	x2, x22
   28724:	mov	x1, x21
   28728:	mov	x0, x24
   2872c:	bl	27488 <scols_init_debug@@SMARTCOLS_2.25+0x12ab8>
   28730:	cbz	x0, 28700 <scols_init_debug@@SMARTCOLS_2.25+0x13d30>
   28734:	cbnz	x23, 2875c <scols_init_debug@@SMARTCOLS_2.25+0x13d8c>
   28738:	mov	w19, #0x0                   	// #0
   2873c:	mov	x12, #0x1060                	// #4192
   28740:	mov	w0, w19
   28744:	ldp	x29, x30, [sp]
   28748:	ldp	x19, x20, [sp, #16]
   2874c:	ldp	x21, x22, [sp, #32]
   28750:	ldp	x23, x24, [sp, #48]
   28754:	add	sp, sp, x12
   28758:	ret
   2875c:	mov	x0, x24
   28760:	bl	28540 <scols_init_debug@@SMARTCOLS_2.25+0x13b70>
   28764:	ldp	x21, x22, [sp, #32]
   28768:	str	x0, [x23]
   2876c:	mov	w19, #0x0                   	// #0
   28770:	mov	x12, #0x1060                	// #4192
   28774:	mov	w0, w19
   28778:	ldp	x29, x30, [sp]
   2877c:	ldp	x19, x20, [sp, #16]
   28780:	ldp	x23, x24, [sp, #48]
   28784:	add	sp, sp, x12
   28788:	ret
   2878c:	sub	x22, x22, #0x1
   28790:	mov	x1, x20
   28794:	mov	x2, x22
   28798:	mov	x0, x21
   2879c:	bl	7f90 <strncpy@plt>
   287a0:	strb	wzr, [x21, x22]
   287a4:	cbnz	x23, 2860c <scols_init_debug@@SMARTCOLS_2.25+0x13c3c>
   287a8:	b	28628 <scols_init_debug@@SMARTCOLS_2.25+0x13c58>
   287ac:	mov	x0, x20
   287b0:	bl	7bd0 <free@plt>
   287b4:	ldp	x21, x22, [sp, #32]
   287b8:	ldp	x23, x24, [sp, #48]
   287bc:	b	28634 <scols_init_debug@@SMARTCOLS_2.25+0x13c64>
   287c0:	str	x25, [sp, #64]
   287c4:	sub	x25, x22, #0x1
   287c8:	mov	x1, x0
   287cc:	mov	x2, x25
   287d0:	mov	x0, x21
   287d4:	bl	7f90 <strncpy@plt>
   287d8:	strb	wzr, [x21, x25]
   287dc:	ldr	x25, [sp, #64]
   287e0:	b	286c0 <scols_init_debug@@SMARTCOLS_2.25+0x13cf0>
   287e4:	ldr	x25, [sp, #64]
   287e8:	mov	w19, #0xffffffff            	// #-1
   287ec:	ldp	x21, x22, [sp, #32]
   287f0:	ldp	x23, x24, [sp, #48]
   287f4:	b	28634 <scols_init_debug@@SMARTCOLS_2.25+0x13c64>
   287f8:	stp	x29, x30, [sp, #-48]!
   287fc:	mov	x29, sp
   28800:	stp	x19, x20, [sp, #16]
   28804:	cbz	x0, 28860 <scols_init_debug@@SMARTCOLS_2.25+0x13e90>
   28808:	mov	x20, x1
   2880c:	mov	x1, #0x0                   	// #0
   28810:	stp	x21, x22, [sp, #32]
   28814:	mov	x21, x2
   28818:	mov	x22, x3
   2881c:	mov	x2, #0x0                   	// #0
   28820:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   28824:	mov	x19, x0
   28828:	cbz	x0, 28868 <scols_init_debug@@SMARTCOLS_2.25+0x13e98>
   2882c:	mov	x1, x20
   28830:	mov	x3, x22
   28834:	mov	x2, x21
   28838:	bl	28558 <scols_init_debug@@SMARTCOLS_2.25+0x13b88>
   2883c:	mov	w1, w0
   28840:	mov	x0, x19
   28844:	mov	w19, w1
   28848:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   2884c:	ldp	x21, x22, [sp, #32]
   28850:	mov	w0, w19
   28854:	ldp	x19, x20, [sp, #16]
   28858:	ldp	x29, x30, [sp], #48
   2885c:	ret
   28860:	mov	w19, #0xffffffea            	// #-22
   28864:	b	28850 <scols_init_debug@@SMARTCOLS_2.25+0x13e80>
   28868:	mov	w19, #0xfffffff4            	// #-12
   2886c:	ldp	x21, x22, [sp, #32]
   28870:	b	28850 <scols_init_debug@@SMARTCOLS_2.25+0x13e80>
   28874:	nop
   28878:	stp	x29, x30, [sp, #-48]!
   2887c:	mov	x2, #0x0                   	// #0
   28880:	mov	x1, #0x0                   	// #0
   28884:	mov	x29, sp
   28888:	add	x3, sp, #0x28
   2888c:	str	x19, [sp, #16]
   28890:	mov	x19, x0
   28894:	bl	287f8 <scols_init_debug@@SMARTCOLS_2.25+0x13e28>
   28898:	cbnz	w0, 288b4 <scols_init_debug@@SMARTCOLS_2.25+0x13ee4>
   2889c:	ldr	x0, [sp, #40]
   288a0:	cmp	x0, x19
   288a4:	cset	w0, eq  // eq = none
   288a8:	ldr	x19, [sp, #16]
   288ac:	ldp	x29, x30, [sp], #48
   288b0:	ret
   288b4:	mov	w0, #0xffffffff            	// #-1
   288b8:	ldr	x19, [sp, #16]
   288bc:	ldp	x29, x30, [sp], #48
   288c0:	ret
   288c4:	nop
   288c8:	stp	x29, x30, [sp, #-176]!
   288cc:	mov	x29, sp
   288d0:	stp	x19, x20, [sp, #16]
   288d4:	mov	x19, x1
   288d8:	stp	x21, x22, [sp, #32]
   288dc:	mov	x22, x0
   288e0:	mov	x21, x2
   288e4:	bl	27488 <scols_init_debug@@SMARTCOLS_2.25+0x12ab8>
   288e8:	cbz	x0, 2894c <scols_init_debug@@SMARTCOLS_2.25+0x13f7c>
   288ec:	mov	x20, x0
   288f0:	bl	7340 <strlen@plt>
   288f4:	add	x1, x0, #0x6
   288f8:	cmp	x1, x21
   288fc:	b.hi	2894c <scols_init_debug@@SMARTCOLS_2.25+0x13f7c>  // b.pmore
   28900:	add	x2, x0, #0x1
   28904:	mov	x1, x20
   28908:	add	x0, x19, #0x5
   2890c:	bl	72a0 <memmove@plt>
   28910:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15630>
   28914:	add	x3, x3, #0xed0
   28918:	add	x2, sp, #0x30
   2891c:	mov	x1, x19
   28920:	mov	w0, #0x0                   	// #0
   28924:	ldr	w4, [x3]
   28928:	ldrb	w3, [x3, #4]
   2892c:	str	w4, [x19]
   28930:	strb	w3, [x19, #4]
   28934:	bl	8090 <__xstat@plt>
   28938:	cbnz	w0, 2894c <scols_init_debug@@SMARTCOLS_2.25+0x13f7c>
   2893c:	ldr	w0, [sp, #64]
   28940:	and	w0, w0, #0xf000
   28944:	cmp	w0, #0x6, lsl #12
   28948:	b.eq	28960 <scols_init_debug@@SMARTCOLS_2.25+0x13f90>  // b.none
   2894c:	mov	x0, #0x0                   	// #0
   28950:	ldp	x19, x20, [sp, #16]
   28954:	ldp	x21, x22, [sp, #32]
   28958:	ldp	x29, x30, [sp], #176
   2895c:	ret
   28960:	ldr	x20, [sp, #80]
   28964:	mov	x0, x22
   28968:	bl	28540 <scols_init_debug@@SMARTCOLS_2.25+0x13b70>
   2896c:	cmp	x20, x0
   28970:	b.ne	2894c <scols_init_debug@@SMARTCOLS_2.25+0x13f7c>  // b.any
   28974:	mov	x0, x19
   28978:	b	28950 <scols_init_debug@@SMARTCOLS_2.25+0x13f80>
   2897c:	nop
   28980:	stp	x29, x30, [sp, #-48]!
   28984:	mov	x29, sp
   28988:	stp	x19, x20, [sp, #16]
   2898c:	mov	x20, x1
   28990:	mov	x1, #0x0                   	// #0
   28994:	str	x21, [sp, #32]
   28998:	mov	x21, x2
   2899c:	mov	x2, #0x0                   	// #0
   289a0:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   289a4:	cbz	x0, 289d8 <scols_init_debug@@SMARTCOLS_2.25+0x14008>
   289a8:	mov	x2, x21
   289ac:	mov	x1, x20
   289b0:	mov	x19, x0
   289b4:	bl	288c8 <scols_init_debug@@SMARTCOLS_2.25+0x13ef8>
   289b8:	mov	x20, x0
   289bc:	mov	x0, x19
   289c0:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   289c4:	mov	x0, x20
   289c8:	ldp	x19, x20, [sp, #16]
   289cc:	ldr	x21, [sp, #32]
   289d0:	ldp	x29, x30, [sp], #48
   289d4:	ret
   289d8:	mov	x20, #0x0                   	// #0
   289dc:	mov	x0, x20
   289e0:	ldp	x19, x20, [sp, #16]
   289e4:	ldr	x21, [sp, #32]
   289e8:	ldp	x29, x30, [sp], #48
   289ec:	ret
   289f0:	stp	x29, x30, [sp, #-48]!
   289f4:	mov	x29, sp
   289f8:	stp	x19, x20, [sp, #16]
   289fc:	mov	x20, x1
   28a00:	mov	x1, #0x0                   	// #0
   28a04:	str	x21, [sp, #32]
   28a08:	mov	x21, x2
   28a0c:	mov	x2, #0x0                   	// #0
   28a10:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   28a14:	cbz	x0, 28a48 <scols_init_debug@@SMARTCOLS_2.25+0x14078>
   28a18:	mov	x2, x21
   28a1c:	mov	x1, x20
   28a20:	mov	x19, x0
   28a24:	bl	27488 <scols_init_debug@@SMARTCOLS_2.25+0x12ab8>
   28a28:	mov	x20, x0
   28a2c:	mov	x0, x19
   28a30:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   28a34:	mov	x0, x20
   28a38:	ldp	x19, x20, [sp, #16]
   28a3c:	ldr	x21, [sp, #32]
   28a40:	ldp	x29, x30, [sp], #48
   28a44:	ret
   28a48:	mov	x20, #0x0                   	// #0
   28a4c:	mov	x0, x20
   28a50:	ldp	x19, x20, [sp, #16]
   28a54:	ldr	x21, [sp, #32]
   28a58:	ldp	x29, x30, [sp], #48
   28a5c:	ret
   28a60:	mov	x12, #0x1030                	// #4144
   28a64:	sub	sp, sp, x12
   28a68:	mov	x2, #0x0                   	// #0
   28a6c:	mov	x1, #0x0                   	// #0
   28a70:	stp	x29, x30, [sp]
   28a74:	mov	x29, sp
   28a78:	stp	x19, x20, [sp, #16]
   28a7c:	mov	w20, #0x0                   	// #0
   28a80:	bl	27390 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   28a84:	cbz	x0, 28ab0 <scols_init_debug@@SMARTCOLS_2.25+0x140e0>
   28a88:	add	x1, sp, #0x28
   28a8c:	mov	x19, x0
   28a90:	mov	x2, #0x1001                	// #4097
   28a94:	bl	27488 <scols_init_debug@@SMARTCOLS_2.25+0x12ab8>
   28a98:	mov	x1, x0
   28a9c:	mov	x0, x19
   28aa0:	bl	276a8 <scols_init_debug@@SMARTCOLS_2.25+0x12cd8>
   28aa4:	mov	w20, w0
   28aa8:	mov	x0, x19
   28aac:	bl	24280 <scols_init_debug@@SMARTCOLS_2.25+0xf8b0>
   28ab0:	mov	w0, w20
   28ab4:	mov	x12, #0x1030                	// #4144
   28ab8:	ldp	x29, x30, [sp]
   28abc:	ldp	x19, x20, [sp, #16]
   28ac0:	add	sp, sp, x12
   28ac4:	ret
   28ac8:	adrp	x2, 46000 <scols_init_debug@@SMARTCOLS_2.25+0x31630>
   28acc:	mov	x1, #0x0                   	// #0
   28ad0:	ldr	x2, [x2, #2008]
   28ad4:	b	7550 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000028ad8 <.fini>:
   28ad8:	stp	x29, x30, [sp, #-16]!
   28adc:	mov	x29, sp
   28ae0:	ldp	x29, x30, [sp], #16
   28ae4:	ret
