INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link
	Log files: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.link_summary, at Wed Apr 16 07:25:24 2025
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Apr 16 07:25:24 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html', at Wed Apr 16 07:25:26 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [07:25:32] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Apr 16 07:25:34 2025
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xo_files/myproject_kernel.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [07:25:35] build_xd_ip_db started: /home/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/iprepo/xilinx_com_hls_myproject_1_0,myproject -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [07:25:43] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27104 ; free virtual = 60140
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [07:25:44] cfgen started: /home/Xilinx/Vitis/2022.1/bin/cfgen -dmclkid 0 -r /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: myproject, num: 1  {myproject_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_1.q_dense_3_input to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_1.layer10_out to HBM[0]
INFO: [SYSTEM_LINK 82-37] [07:25:54] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27106 ; free virtual = 60142
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [07:25:54] cf2bd started: /home/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.xsd --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [07:25:59] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.121 ; gain = 0.000 ; free physical = 27101 ; free virtual = 60141
INFO: [v++ 60-1441] [07:25:59] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27148 ; free virtual = 60184
INFO: [v++ 60-1443] [07:25:59] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw.rtd -nofilter /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw_full.rtd -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [07:26:06] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27167 ; free virtual = 60201
INFO: [v++ 60-1443] [07:26:06] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [07:26:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 27137 ; free virtual = 60172
INFO: [v++ 60-1443] [07:26:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 --remote_ip_cache /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache --user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --log_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link --report_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link --config /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini -k /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link --no-info --iprepo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0 --messageDb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/vpl.pb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform
[07:26:24] Run vpl: Step create_project: Started
Creating Vivado project.
[07:26:29] Run vpl: Step create_project: Completed
[07:26:29] Run vpl: Step create_bd: Started
[07:27:03] Run vpl: Step create_bd: Completed
[07:27:03] Run vpl: Step update_bd: Started
[07:27:04] Run vpl: Step update_bd: Completed
[07:27:04] Run vpl: Step generate_target: Started
[07:27:50] Run vpl: Step generate_target: Completed
[07:27:50] Run vpl: Step config_hw_runs: Started
[07:28:35] Run vpl: Step config_hw_runs: Completed
[07:28:35] Run vpl: Step synth: Started
[07:29:06] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[07:29:36] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[07:30:07] Block-level synthesis in progress, 6 of 134 jobs complete, 2 jobs running.
[07:30:37] Block-level synthesis in progress, 9 of 134 jobs complete, 6 jobs running.
[07:31:07] Block-level synthesis in progress, 9 of 134 jobs complete, 8 jobs running.
[07:31:37] Block-level synthesis in progress, 14 of 134 jobs complete, 3 jobs running.
[07:32:07] Block-level synthesis in progress, 16 of 134 jobs complete, 7 jobs running.
[07:32:37] Block-level synthesis in progress, 17 of 134 jobs complete, 7 jobs running.
[07:33:08] Block-level synthesis in progress, 20 of 134 jobs complete, 6 jobs running.
[07:33:38] Block-level synthesis in progress, 24 of 134 jobs complete, 7 jobs running.
[07:34:08] Block-level synthesis in progress, 29 of 134 jobs complete, 6 jobs running.
[07:34:38] Block-level synthesis in progress, 34 of 134 jobs complete, 4 jobs running.
[07:35:08] Block-level synthesis in progress, 39 of 134 jobs complete, 4 jobs running.
[07:35:39] Block-level synthesis in progress, 41 of 134 jobs complete, 6 jobs running.
[07:36:09] Block-level synthesis in progress, 45 of 134 jobs complete, 5 jobs running.
[07:36:39] Block-level synthesis in progress, 56 of 134 jobs complete, 2 jobs running.
[07:37:09] Block-level synthesis in progress, 62 of 134 jobs complete, 6 jobs running.
[07:37:39] Block-level synthesis in progress, 63 of 134 jobs complete, 8 jobs running.
[07:38:10] Block-level synthesis in progress, 68 of 134 jobs complete, 4 jobs running.
[07:38:40] Block-level synthesis in progress, 73 of 134 jobs complete, 4 jobs running.
[07:39:10] Block-level synthesis in progress, 78 of 134 jobs complete, 4 jobs running.
[07:39:40] Block-level synthesis in progress, 86 of 134 jobs complete, 3 jobs running.
[07:40:11] Block-level synthesis in progress, 92 of 134 jobs complete, 6 jobs running.
[07:40:41] Block-level synthesis in progress, 93 of 134 jobs complete, 8 jobs running.
[07:41:11] Block-level synthesis in progress, 95 of 134 jobs complete, 7 jobs running.
[07:41:42] Block-level synthesis in progress, 99 of 134 jobs complete, 7 jobs running.
[07:42:12] Block-level synthesis in progress, 101 of 134 jobs complete, 7 jobs running.
[07:42:42] Block-level synthesis in progress, 103 of 134 jobs complete, 6 jobs running.
[07:43:13] Block-level synthesis in progress, 107 of 134 jobs complete, 7 jobs running.
[07:43:43] Block-level synthesis in progress, 109 of 134 jobs complete, 7 jobs running.
[07:44:13] Block-level synthesis in progress, 112 of 134 jobs complete, 5 jobs running.
[07:44:44] Block-level synthesis in progress, 116 of 134 jobs complete, 6 jobs running.
[07:45:14] Block-level synthesis in progress, 121 of 134 jobs complete, 4 jobs running.
[07:45:44] Block-level synthesis in progress, 123 of 134 jobs complete, 7 jobs running.
[07:46:15] Block-level synthesis in progress, 124 of 134 jobs complete, 7 jobs running.
[07:46:45] Block-level synthesis in progress, 128 of 134 jobs complete, 3 jobs running.
[07:47:15] Block-level synthesis in progress, 132 of 134 jobs complete, 1 job running.
[07:47:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:48:16] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:48:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:49:17] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:49:47] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:50:18] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:50:48] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[07:51:18] Block-level synthesis in progress, 134 of 134 jobs complete, 0 jobs running.
[07:51:49] Top-level synthesis in progress.
[07:52:19] Top-level synthesis in progress.
[07:52:59] Run vpl: Step synth: Completed
[07:52:59] Run vpl: Step impl: Started
[08:03:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 36m 59s 

[08:03:08] Starting logic optimization..
[08:04:09] Phase 1 Retarget
[08:04:39] Phase 2 Constant propagation
[08:04:39] Phase 3 Sweep
[08:05:09] Phase 4 BUFG optimization
[08:05:40] Phase 5 Shift Register Optimization
[08:05:40] Phase 6 Post Processing Netlist
[08:07:41] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 33s 

[08:07:41] Starting logic placement..
[08:08:12] Phase 1 Placer Initialization
[08:08:12] Phase 1.1 Placer Initialization Netlist Sorting
[08:11:45] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[08:12:15] Phase 1.3 Build Placer Netlist Model
[08:14:17] Phase 1.4 Constrain Clocks/Macros
[08:15:18] Phase 2 Global Placement
[08:15:18] Phase 2.1 Floorplanning
[08:16:18] Phase 2.1.1 Partition Driven Placement
[08:16:18] Phase 2.1.1.1 PBP: Partition Driven Placement
[08:16:19] Phase 2.1.1.2 PBP: Clock Region Placement
[08:17:50] Phase 2.1.1.3 PBP: Compute Congestion
[08:17:50] Phase 2.1.1.4 PBP: UpdateTiming
[08:17:50] Phase 2.1.1.5 PBP: Add part constraints
[08:18:20] Phase 2.2 Physical Synthesis After Floorplan
[08:18:51] Phase 2.3 Update Timing before SLR Path Opt
[08:18:51] Phase 2.4 Post-Processing in Floorplanning
[08:18:51] Phase 2.5 Global Placement Core
[08:28:30] Phase 2.5.1 Physical Synthesis In Placer
[08:30:02] Phase 3 Detail Placement
[08:30:32] Phase 3.1 Commit Multi Column Macros
[08:30:32] Phase 3.2 Commit Most Macros & LUTRAMs
[08:32:04] Phase 3.3 Small Shape DP
[08:32:04] Phase 3.3.1 Small Shape Clustering
[08:32:34] Phase 3.3.2 Flow Legalize Slice Clusters
[08:32:34] Phase 3.3.3 Slice Area Swap
[08:32:34] Phase 3.3.3.1 Slice Area Swap Initial
[08:33:35] Phase 3.4 Place Remaining
[08:33:35] Phase 3.5 Re-assign LUT pins
[08:34:06] Phase 3.6 Pipeline Register Optimization
[08:34:06] Phase 3.7 Fast Optimization
[08:35:06] Phase 4 Post Placement Optimization and Clean-Up
[08:35:06] Phase 4.1 Post Commit Optimization
[08:36:07] Phase 4.1.1 Post Placement Optimization
[08:36:07] Phase 4.1.1.1 BUFG Insertion
[08:36:38] Phase 1 Physical Synthesis Initialization
[08:37:08] Phase 4.1.1.2 BUFG Replication
[08:37:08] Phase 4.1.1.3 Post Placement Timing Optimization
[08:42:13] Phase 4.1.1.4 Replication
[08:43:14] Phase 4.2 Post Placement Cleanup
[08:43:44] Phase 4.3 Placer Reporting
[08:43:44] Phase 4.3.1 Print Estimated Congestion
[08:43:44] Phase 4.4 Final Placement Cleanup
[08:52:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 45m 11s 

[08:52:53] Starting logic routing..
[08:53:54] Phase 1 Build RT Design
[08:55:56] Phase 2 Router Initialization
[08:55:56] Phase 2.1 Fix Topology Constraints
[08:55:56] Phase 2.2 Pre Route Cleanup
[08:55:56] Phase 2.3 Global Clock Net Routing
[08:56:26] Phase 2.4 Update Timing
[08:58:28] Phase 2.5 Update Timing for Bus Skew
[08:58:28] Phase 2.5.1 Update Timing
[08:58:59] Phase 3 Initial Routing
[08:58:59] Phase 3.1 Global Routing
[09:00:00] Phase 4 Rip-up And Reroute
[09:00:00] Phase 4.1 Global Iteration 0
[09:07:37] Phase 4.2 Global Iteration 1
[09:10:40] Phase 4.3 Global Iteration 2
[09:13:42] Phase 4.4 Global Iteration 3
[09:16:45] Phase 4.5 Global Iteration 4
[09:20:49] Phase 5 Delay and Skew Optimization
[09:20:49] Phase 5.1 Delay CleanUp
[09:20:49] Phase 5.1.1 Update Timing
[09:21:19] Phase 5.1.2 Update Timing
[09:21:50] Phase 5.2 Clock Skew Optimization
[09:22:20] Phase 6 Post Hold Fix
[09:22:20] Phase 6.1 Hold Fix Iter
[09:22:20] Phase 6.1.1 Update Timing
[09:22:51] Phase 7 Leaf Clock Prog Delay Opt
[09:24:22] Phase 7.1 Delay CleanUp
[09:24:22] Phase 7.1.1 Update Timing
[09:25:23] Phase 7.1.2 Update Timing
[09:25:54] Phase 7.2 Hold Fix Iter
[09:25:54] Phase 7.2.1 Update Timing
[09:27:25] Phase 8 Route finalize
[09:27:55] Phase 9 Verifying routed nets
[09:27:55] Phase 10 Depositing Routes
[09:28:26] Phase 11 Resolve XTalk
[09:28:26] Phase 12 Post Router Timing
[09:29:27] Phase 13 Physical Synthesis in Router
[09:29:27] Phase 13.1 Physical Synthesis Initialization
[09:30:28] Phase 13.2 Critical Path Optimization
[09:30:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 38m 05s 

[09:30:58] Starting bitstream generation..
[09:40:07] Creating bitmap...
[09:45:11] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:45:11] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 13s 
[09:46:08] Run vpl: Step impl: Completed
[09:46:08] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:46:09] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:49 ; elapsed = 02:20:03 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26445 ; free virtual = 57512
INFO: [v++ 60-1443] [09:46:09] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 290
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/address_map.xml -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [09:46:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26428 ; free virtual = 57495
INFO: [v++ 60-1443] [09:46:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
XRT Build Version: 2.13.0 (2022.1)
       Build Date: 2025-02-27 06:03:19
          Hash ID: ca4bdf101cd1d698377f5a7113d8583f709c2143
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 46133854 bytes
Format : RAW
File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 1861 bytes
Format : JSON
File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 18915 bytes
Format : RAW
File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18678 bytes
Format : RAW
File   : '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (46200079 bytes) to the output file: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:46:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26380 ; free virtual = 57491
INFO: [v++ 60-1443] [09:46:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.info --input /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [09:46:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26361 ; free virtual = 57472
INFO: [v++ 60-1443] [09:46:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [09:46:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2207.840 ; gain = 0.000 ; free physical = 26361 ; free virtual = 57472
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt
INFO: [v++ 60-586] Created /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.ltx
INFO: [v++ 60-586] Created myproject_kernel.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html
	Timing Report: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link/vivado.log
	Steps Log File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 21m 2s
INFO: [v++ 60-1653] Closing dispatch client.
