void __update_tlb(struct vm_area_struct *vma, unsigned long address, pte_t pte)\r\n{\r\nunsigned long flags, pteval, vpn;\r\nif (vma && current->active_mm != vma->vm_mm)\r\nreturn;\r\nlocal_irq_save(flags);\r\nvpn = (address & MMU_VPN_MASK) | get_asid();\r\n__raw_writel(vpn, MMU_PTEH);\r\npteval = pte_val(pte);\r\npteval &= _PAGE_FLAGS_HARDWARE_MASK;\r\n__raw_writel(pteval, MMU_PTEL);\r\nasm volatile("ldtlb": : : "memory");\r\nlocal_irq_restore(flags);\r\n}\r\nvoid local_flush_tlb_one(unsigned long asid, unsigned long page)\r\n{\r\nunsigned long addr, data;\r\nint i, ways = MMU_NTLB_WAYS;\r\naddr = MMU_TLB_ADDRESS_ARRAY | (page & 0x1F000);\r\ndata = (page & 0xfffe0000) | asid;\r\nif ((current_cpu_data.flags & CPU_HAS_MMU_PAGE_ASSOC)) {\r\naddr |= MMU_PAGE_ASSOC_BIT;\r\nways = 1;\r\n}\r\nfor (i = 0; i < ways; i++)\r\n__raw_writel(data, addr + (i << 8));\r\n}\r\nvoid local_flush_tlb_all(void)\r\n{\r\nunsigned long flags, status;\r\nlocal_irq_save(flags);\r\nstatus = __raw_readl(MMUCR);\r\nstatus |= 0x04;\r\n__raw_writel(status, MMUCR);\r\nctrl_barrier();\r\nlocal_irq_restore(flags);\r\n}
