Timing Analyzer report for BB_SYSTEM
Tue Oct 31 13:56:05 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 23. Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 31. Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; BB_SYSTEM                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; BB_SYSTEM.sdc ; OK     ; Tue Oct 31 13:56:04 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                 ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock Name         ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; BB_SYSTEM_CLOCK_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BB_SYSTEM_CLOCK_50 } ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 199.16 MHz ; 199.16 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------+
; Slow 1200mV 85C Model Setup Summary         ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 14.979 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Hold Summary         ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.357 ; 0.000         ;
+--------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+-------+----------------------+
; Clock              ; Slack ; End Point TNS        ;
+--------------------+-------+----------------------+
; BB_SYSTEM_CLOCK_50 ; 9.593 ; 0.000                ;
+--------------------+-------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 14.979 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.912      ;
; 15.046 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.845      ;
; 15.056 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.835      ;
; 15.147 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.744      ;
; 15.231 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.660      ;
; 15.231 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.660      ;
; 15.235 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.697      ;
; 15.261 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.630      ;
; 15.264 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.627      ;
; 15.302 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.630      ;
; 15.312 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.620      ;
; 15.330 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.561      ;
; 15.402 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.489      ;
; 15.403 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.529      ;
; 15.404 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.487      ;
; 15.432 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.459      ;
; 15.466 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.425      ;
; 15.487 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.445      ;
; 15.490 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.442      ;
; 15.517 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.415      ;
; 15.518 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.373      ;
; 15.520 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.412      ;
; 15.544 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.347      ;
; 15.545 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.104     ; 4.346      ;
; 15.586 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.346      ;
; 15.658 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.274      ;
; 15.660 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.272      ;
; 15.682 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 4.252      ;
; 15.688 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.244      ;
; 15.722 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.210      ;
; 15.774 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.158      ;
; 15.800 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.132      ;
; 15.801 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.063     ; 4.131      ;
; 15.806 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 4.138      ;
; 15.844 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.102     ; 4.049      ;
; 15.873 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 4.071      ;
; 15.883 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 4.061      ;
; 15.974 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.970      ;
; 16.058 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.886      ;
; 16.061 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.883      ;
; 16.088 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.856      ;
; 16.091 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.853      ;
; 16.157 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.787      ;
; 16.201 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                              ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.075     ; 3.719      ;
; 16.229 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.715      ;
; 16.231 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.713      ;
; 16.256 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.072     ; 3.667      ;
; 16.259 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.685      ;
; 16.262 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.684      ;
; 16.293 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.651      ;
; 16.321 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.619      ;
; 16.325 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.615      ;
; 16.339 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.075     ; 3.581      ;
; 16.345 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.599      ;
; 16.351 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.589      ;
; 16.368 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.072     ; 3.555      ;
; 16.371 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.573      ;
; 16.372 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.572      ;
; 16.388 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.552      ;
; 16.392 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.548      ;
; 16.398 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.542      ;
; 16.402 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.538      ;
; 16.418 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.522      ;
; 16.428 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.512      ;
; 16.484 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                          ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.075     ; 3.436      ;
; 16.486 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.454      ;
; 16.489 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.451      ;
; 16.490 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.431      ;
; 16.493 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.447      ;
; 16.519 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.421      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.540 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.060     ; 3.395      ;
; 16.553 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.387      ;
; 16.563 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.377      ;
; 16.573 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.367      ;
; 16.576 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.364      ;
; 16.577 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.363      ;
; 16.580 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.360      ;
; 16.594 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.075     ; 3.326      ;
; 16.603 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.337      ;
; 16.603 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.337      ;
; 16.606 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.334      ;
; 16.606 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.334      ;
; 16.607 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.333      ;
; 16.610 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.330      ;
; 16.611 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.051     ; 3.333      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RESET_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_START_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.590      ;
; 0.377 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.596      ;
; 0.381 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.605      ;
; 0.388 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.608      ;
; 0.394 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0                  ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.613      ;
; 0.411 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.630      ;
; 0.418 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.637      ;
; 0.421 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.640      ;
; 0.423 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.642      ;
; 0.423 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.642      ;
; 0.425 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.644      ;
; 0.426 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.645      ;
; 0.426 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.645      ;
; 0.427 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.646      ;
; 0.427 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.646      ;
; 0.427 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.646      ;
; 0.427 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.646      ;
; 0.428 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.647      ;
; 0.428 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.647      ;
; 0.431 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.649      ;
; 0.486 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.707      ;
; 0.488 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.706      ;
; 0.502 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.720      ;
; 0.506 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.726      ;
; 0.509 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[7]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.728      ;
; 0.514 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[3]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.733      ;
; 0.515 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[1]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[0]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.736      ;
; 0.524 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.743      ;
; 0.527 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.745      ;
; 0.546 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.766      ;
; 0.550 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.774      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 56.096 ns




+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 221.83 MHz ; 221.83 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 15.492 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.312 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; BB_SYSTEM_CLOCK_50 ; 9.594 ; 0.000               ;
+--------------------+-------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 15.492 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.447      ;
; 15.533 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.406      ;
; 15.553 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.386      ;
; 15.646 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.293      ;
; 15.700 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.239      ;
; 15.715 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 4.223      ;
; 15.717 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.222      ;
; 15.743 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.196      ;
; 15.746 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.193      ;
; 15.756 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 4.182      ;
; 15.776 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 4.162      ;
; 15.781 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.158      ;
; 15.869 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 4.069      ;
; 15.874 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.065      ;
; 15.874 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.065      ;
; 15.888 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.051      ;
; 15.904 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 4.035      ;
; 15.923 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 4.015      ;
; 15.940 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.998      ;
; 15.966 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.972      ;
; 15.969 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.969      ;
; 15.970 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 3.969      ;
; 15.993 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 3.946      ;
; 15.994 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 3.945      ;
; 16.004 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.934      ;
; 16.086 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.054     ; 3.855      ;
; 16.097 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.841      ;
; 16.097 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.841      ;
; 16.111 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.827      ;
; 16.127 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.811      ;
; 16.193 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.745      ;
; 16.216 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.722      ;
; 16.217 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.057     ; 3.721      ;
; 16.240 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.710      ;
; 16.281 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.669      ;
; 16.284 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.053     ; 3.658      ;
; 16.301 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.649      ;
; 16.394 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.556      ;
; 16.448 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.502      ;
; 16.465 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.485      ;
; 16.491 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.459      ;
; 16.494 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.456      ;
; 16.529 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.421      ;
; 16.580 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                              ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 3.348      ;
; 16.611 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.042     ; 3.342      ;
; 16.622 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.328      ;
; 16.622 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.328      ;
; 16.636 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.314      ;
; 16.652 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.298      ;
; 16.669 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.064     ; 3.262      ;
; 16.698 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 3.230      ;
; 16.715 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.231      ;
; 16.718 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.232      ;
; 16.720 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.226      ;
; 16.741 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.209      ;
; 16.742 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.208      ;
; 16.743 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.203      ;
; 16.756 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.190      ;
; 16.761 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.185      ;
; 16.765 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.064     ; 3.166      ;
; 16.776 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.170      ;
; 16.781 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.165      ;
; 16.784 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.162      ;
; 16.804 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.142      ;
; 16.823 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                          ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 3.105      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.839 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.052     ; 3.104      ;
; 16.855 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.091      ;
; 16.869 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.077      ;
; 16.874 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.072      ;
; 16.876 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 3.052      ;
; 16.896 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.050      ;
; 16.897 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.049      ;
; 16.916 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.030      ;
; 16.923 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.023      ;
; 16.924 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 3.004      ;
; 16.928 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.018      ;
; 16.934 ; matrix_ctrl:matrix_ctrl_unit_0|Trig_Register2                                               ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.067     ; 2.994      ;
; 16.940 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.006      ;
; 16.945 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.001      ;
; 16.951 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 2.995      ;
; 16.966 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 2.980      ;
; 16.968 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 2.978      ;
; 16.969 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 2.981      ;
; 16.969 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 2.977      ;
; 16.971 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 2.975      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RESET_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_START_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.530      ;
; 0.335 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.534      ;
; 0.341 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.541      ;
; 0.345 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.550      ;
; 0.358 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0                  ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.557      ;
; 0.372 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.571      ;
; 0.373 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.572      ;
; 0.376 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.575      ;
; 0.377 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.576      ;
; 0.378 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.577      ;
; 0.379 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.577      ;
; 0.380 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.579      ;
; 0.381 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.579      ;
; 0.382 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.581      ;
; 0.382 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.580      ;
; 0.383 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.582      ;
; 0.383 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.582      ;
; 0.383 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.581      ;
; 0.384 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.582      ;
; 0.384 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.054      ; 0.582      ;
; 0.437 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.637      ;
; 0.440 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.639      ;
; 0.440 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.639      ;
; 0.451 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[7]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.651      ;
; 0.457 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.656      ;
; 0.462 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[3]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[1]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.662      ;
; 0.465 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[0]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.664      ;
; 0.471 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.672      ;
; 0.494 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.698      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 56.523 ns




+---------------------------------------------+
; Fast 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 17.169 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Fast 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.186 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; BB_SYSTEM_CLOCK_50 ; 9.271 ; 0.000               ;
+--------------------+-------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 17.169 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.785      ;
; 17.175 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.779      ;
; 17.215 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.739      ;
; 17.272 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.682      ;
; 17.273 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.681      ;
; 17.287 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.662      ;
; 17.310 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.644      ;
; 17.333 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.616      ;
; 17.335 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.619      ;
; 17.341 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.613      ;
; 17.347 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.607      ;
; 17.363 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.586      ;
; 17.390 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.559      ;
; 17.412 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.542      ;
; 17.413 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.541      ;
; 17.415 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.539      ;
; 17.428 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.521      ;
; 17.435 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.519      ;
; 17.438 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 2.513      ;
; 17.453 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.496      ;
; 17.455 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.494      ;
; 17.459 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.490      ;
; 17.469 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.485      ;
; 17.493 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.461      ;
; 17.495 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.459      ;
; 17.511 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.438      ;
; 17.531 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.418      ;
; 17.533 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.416      ;
; 17.553 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.396      ;
; 17.556 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.031     ; 2.400      ;
; 17.580 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.369      ;
; 17.587 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.362      ;
; 17.607 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.348      ;
; 17.611 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.338      ;
; 17.613 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.038     ; 2.336      ;
; 17.653 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.302      ;
; 17.683 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.272      ;
; 17.710 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.245      ;
; 17.748 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.207      ;
; 17.773 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.182      ;
; 17.775 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.180      ;
; 17.779 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.176      ;
; 17.809 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 2.148      ;
; 17.831 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.124      ;
; 17.851 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.104      ;
; 17.853 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.102      ;
; 17.873 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.042     ; 2.072      ;
; 17.873 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.082      ;
; 17.889 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                              ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.055      ;
; 17.894 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.059      ;
; 17.898 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.055      ;
; 17.900 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.055      ;
; 17.907 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.046      ;
; 17.907 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.048      ;
; 17.931 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.024      ;
; 17.933 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.022      ;
; 17.940 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.013      ;
; 17.944 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.009      ;
; 17.945 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.042     ; 2.000      ;
; 17.953 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 2.000      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.998      ;
; 17.970 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.974      ;
; 17.970 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.983      ;
; 17.974 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.979      ;
; 17.982 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.044     ; 1.961      ;
; 17.983 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.970      ;
; 17.997 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.956      ;
; 18.001 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.952      ;
; 18.004 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.949      ;
; 18.010 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.943      ;
; 18.024 ; matrix_ctrl:matrix_ctrl_unit_0|Trig_Register2                                               ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.044     ; 1.919      ;
; 18.035 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.918      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                              ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY                                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                          ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.037 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.030     ; 1.920      ;
; 18.038 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.035     ; 1.914      ;
; 18.039 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.914      ;
; 18.048 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.034     ; 1.905      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[0]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RESET_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_START_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[2]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0                  ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_1                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.326      ;
; 0.215 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[0]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; SC_upCOUNTER:SC_upCOUNTER_u0|upCOUNTER_Register[7]                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.340      ;
; 0.221 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.343      ;
; 0.226 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.348      ;
; 0.227 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.348      ;
; 0.227 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.349      ;
; 0.228 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.349      ;
; 0.228 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.349      ;
; 0.257 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY                                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.379      ;
; 0.265 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.388      ;
; 0.271 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[1]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[9]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[7]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[2]                                   ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[3]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[8]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_1                  ; SC_RegSHIFTER:SC_RegPOINTTYPE_u0|RegSHIFTER_Register[0]                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.396      ;
; 0.283 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                             ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                             ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.404      ;
; 0.293 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[12]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[11]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.416      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 57.821 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+---------------------+--------+-------+----------+---------+---------------------+
; Clock               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack    ; 14.979 ; 0.186 ; N/A      ; N/A     ; 9.271               ;
;  BB_SYSTEM_CLOCK_50 ; 14.979 ; 0.186 ; N/A      ; N/A     ; 9.271               ;
; Design-wide TNS     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  BB_SYSTEM_CLOCK_50 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+-----------------------------+--------------+-----------------+-----------------+
; Pin                         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------+--------------+-----------------+-----------------+
; BB_SYSTEM_CLOCK_50          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_RESET_InHigh      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_leftButton_InLow  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_startButton_InLow ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_rightButton_InLow ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Setup Transfers                                                                     ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1581     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------+
; Hold Transfers                                                                      ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 1581     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 87    ; 87   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+----------------------------------------------------+--------------------+------+---------------+
; Target                                             ; Clock              ; Type ; Status        ;
+----------------------------------------------------+--------------------+------+---------------+
; BB_SYSTEM_CLOCK_50                                 ; BB_SYSTEM_CLOCK_50 ; Base ; Constrained   ;
; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP ;                    ; Base ; Unconstrained ;
+----------------------------------------------------+--------------------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_RESET_InHigh      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_startButton_InLow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219CLK_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219DIN_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219NCS_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_RESET_InHigh      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_startButton_InLow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219CLK_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219DIN_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219NCS_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Oct 31 13:56:03 2023
Info: Command: quartus_sta BB_SYSTEM -c BB_SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'BB_SYSTEM.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.979               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.593               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 56.096 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.492               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 56.523 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.169               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.271               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 57.821 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Tue Oct 31 13:56:05 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


