// Seed: 2044050888
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wand id_13,
    output wand id_14,
    input tri1 id_15,
    input supply0 id_16,
    output tri id_17,
    output supply0 id_18,
    output uwire id_19,
    output wor module_0,
    input tri id_21,
    input tri1 id_22,
    output tri0 id_23,
    output tri id_24,
    output tri id_25,
    output wire id_26,
    output wor id_27,
    input tri0 id_28,
    input supply1 id_29,
    output wor id_30,
    output tri1 id_31,
    input wor id_32,
    input tri0 id_33,
    output tri0 id_34,
    input wor id_35,
    output wand id_36
);
  wire id_38;
  assign id_17 = id_29;
endmodule
module module_1 #(
    parameter id_14 = 32'd39,
    parameter id_6  = 32'd19
) (
    input supply1 id_0,
    output uwire id_1
    , id_13,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri _id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9,
    input wire id_10,
    output wire id_11
);
  parameter id_14 = 1;
  reg [id_14  -  -1 : id_6] id_15;
  initial id_15 <= 1'd0 >= id_5;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_1,
      id_9,
      id_1,
      id_11,
      id_5,
      id_4,
      id_11,
      id_2,
      id_10,
      id_2,
      id_3,
      id_2,
      id_11,
      id_3,
      id_5,
      id_1,
      id_11,
      id_1,
      id_11,
      id_8,
      id_10,
      id_1,
      id_11,
      id_11,
      id_11,
      id_1,
      id_3,
      id_4,
      id_11,
      id_11,
      id_8,
      id_2,
      id_1,
      id_10,
      id_1
  );
  assign modCall_1.id_15 = 0;
endmodule
