drm/radeon/ci: silence a harmless PCC warning

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-327.el7
Rebuild_CHGLOG: - [drm] radeon/ci: silence a harmless PCC warning (Rob Clark) [1249805]
Rebuild_FUZZ: 95.35%
commit-author Alex Deucher <alexander.deucher@amd.com>
commit bda5e3e97ffe80c5a793383df5681d3581d46ac8
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-327.el7/bda5e3e9.failed

This has been a source of confusion.  Make it debug only.

	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
	Cc: stable@vger.kernel.org
(cherry picked from commit bda5e3e97ffe80c5a793383df5681d3581d46ac8)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/radeon/ci_dpm.c
diff --cc drivers/gpu/drm/radeon/ci_dpm.c
index d416bb2ff48d,4a09947be244..000000000000
--- a/drivers/gpu/drm/radeon/ci_dpm.c
+++ b/drivers/gpu/drm/radeon/ci_dpm.c
@@@ -5226,6 -5775,55 +5226,58 @@@ int ci_dpm_init(struct radeon_device *r
  
  	pi->uvd_enabled = false;
  
++<<<<<<< HEAD
++=======
+ 	dpm_table = &pi->smc_state_table;
+ 
+ 	gpio = radeon_atombios_lookup_gpio(rdev, VDDC_VRHOT_GPIO_PINID);
+ 	if (gpio.valid) {
+ 		dpm_table->VRHotGpio = gpio.shift;
+ 		rdev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;
+ 	} else {
+ 		dpm_table->VRHotGpio = CISLANDS_UNUSED_GPIO_PIN;
+ 		rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;
+ 	}
+ 
+ 	gpio = radeon_atombios_lookup_gpio(rdev, PP_AC_DC_SWITCH_GPIO_PINID);
+ 	if (gpio.valid) {
+ 		dpm_table->AcDcGpio = gpio.shift;
+ 		rdev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_HARDWAREDC;
+ 	} else {
+ 		dpm_table->AcDcGpio = CISLANDS_UNUSED_GPIO_PIN;
+ 		rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_HARDWAREDC;
+ 	}
+ 
+ 	gpio = radeon_atombios_lookup_gpio(rdev, VDDC_PCC_GPIO_PINID);
+ 	if (gpio.valid) {
+ 		u32 tmp = RREG32_SMC(CNB_PWRMGT_CNTL);
+ 
+ 		switch (gpio.shift) {
+ 		case 0:
+ 			tmp &= ~GNB_SLOW_MODE_MASK;
+ 			tmp |= GNB_SLOW_MODE(1);
+ 			break;
+ 		case 1:
+ 			tmp &= ~GNB_SLOW_MODE_MASK;
+ 			tmp |= GNB_SLOW_MODE(2);
+ 			break;
+ 		case 2:
+ 			tmp |= GNB_SLOW;
+ 			break;
+ 		case 3:
+ 			tmp |= FORCE_NB_PS1;
+ 			break;
+ 		case 4:
+ 			tmp |= DPM_ENABLED;
+ 			break;
+ 		default:
+ 			DRM_DEBUG("Invalid PCC GPIO: %u!\n", gpio.shift);
+ 			break;
+ 		}
+ 		WREG32_SMC(CNB_PWRMGT_CNTL, tmp);
+ 	}
+ 
++>>>>>>> bda5e3e97ffe (drm/radeon/ci: silence a harmless PCC warning)
  	pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_NONE;
  	pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_NONE;
  	pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_NONE;
* Unmerged path drivers/gpu/drm/radeon/ci_dpm.c
