// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_HH_
#define _matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DiagMatMul.h"
#include "matmul_A_0.h"
#include "matmul_B_0.h"
#include "matmul_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<4> > in_stream_TKEEP;
    sc_in< sc_lv<4> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<4> > out_stream_TKEEP;
    sc_out< sc_lv<4> > out_stream_TSTRB;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<4> > ap_var_for_const1;


    // Module declarations
    matmul(sc_module_name name);
    SC_HAS_PROCESS(matmul);

    ~matmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_control_s_axi_U;
    matmul_A_0* A_0_U;
    matmul_A_0* A_1_U;
    matmul_A_0* A_2_U;
    matmul_A_0* A_3_U;
    matmul_A_0* A_4_U;
    matmul_A_0* A_5_U;
    matmul_A_0* A_6_U;
    matmul_A_0* A_7_U;
    matmul_A_0* A_8_U;
    matmul_A_0* A_9_U;
    matmul_A_0* A_10_U;
    matmul_A_0* A_11_U;
    matmul_A_0* A_12_U;
    matmul_A_0* A_13_U;
    matmul_A_0* A_14_U;
    matmul_A_0* A_15_U;
    matmul_B_0* B_0_U;
    matmul_B_0* B_1_U;
    matmul_B_0* B_2_U;
    matmul_B_0* B_3_U;
    matmul_B_0* B_4_U;
    matmul_B_0* B_5_U;
    matmul_B_0* B_6_U;
    matmul_B_0* B_7_U;
    matmul_B_0* B_8_U;
    matmul_B_0* B_9_U;
    matmul_B_0* B_10_U;
    matmul_B_0* B_11_U;
    matmul_B_0* B_12_U;
    matmul_B_0* B_13_U;
    matmul_B_0* B_14_U;
    matmul_B_0* B_15_U;
    matmul_B_0* mulOut_U;
    DiagMatMul* grp_DiagMatMul_fu_725;
    regslice_both<32>* regslice_both_in_stream_V_data_V_U;
    regslice_both<4>* regslice_both_in_stream_V_keep_V_U;
    regslice_both<4>* regslice_both_in_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_in_stream_V_last_V_U;
    regslice_both<32>* regslice_both_out_stream_V_data_V_U;
    regslice_both<4>* regslice_both_out_stream_V_keep_V_U;
    regslice_both<4>* regslice_both_out_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_out_stream_V_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln34_fu_782_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln42_fu_850_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln51_reg_970;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln51_reg_970_pp0_iter1_reg;
    sc_signal< sc_lv<5> > i_2_reg_714;
    sc_signal< sc_lv<5> > i_fu_772_p2;
    sc_signal< sc_lv<5> > i_reg_933;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > trunc_ln37_fu_778_p1;
    sc_signal< sc_lv<4> > trunc_ln37_reg_938;
    sc_signal< sc_lv<1> > icmp_ln33_fu_766_p2;
    sc_signal< sc_lv<5> > j_fu_788_p2;
    sc_signal< sc_lv<5> > j_reg_945;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<5> > i_4_fu_840_p2;
    sc_signal< sc_lv<5> > i_4_reg_953;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > trunc_ln45_fu_846_p1;
    sc_signal< sc_lv<4> > trunc_ln45_reg_958;
    sc_signal< sc_lv<1> > icmp_ln41_fu_834_p2;
    sc_signal< sc_lv<5> > j_2_fu_856_p2;
    sc_signal< sc_lv<5> > j_2_reg_965;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<1> > icmp_ln51_fu_902_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_3_fu_908_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > valOut_last_V_fu_919_p2;
    sc_signal< sc_lv<1> > valOut_last_V_reg_984;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_ap_ready;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_lv<4> > A_0_address0;
    sc_signal< sc_logic > A_0_ce0;
    sc_signal< sc_logic > A_0_we0;
    sc_signal< sc_lv<32> > A_0_q0;
    sc_signal< sc_logic > A_0_ce1;
    sc_signal< sc_lv<32> > A_0_q1;
    sc_signal< sc_lv<4> > A_1_address0;
    sc_signal< sc_logic > A_1_ce0;
    sc_signal< sc_logic > A_1_we0;
    sc_signal< sc_lv<32> > A_1_q0;
    sc_signal< sc_logic > A_1_ce1;
    sc_signal< sc_lv<32> > A_1_q1;
    sc_signal< sc_lv<4> > A_2_address0;
    sc_signal< sc_logic > A_2_ce0;
    sc_signal< sc_logic > A_2_we0;
    sc_signal< sc_lv<32> > A_2_q0;
    sc_signal< sc_logic > A_2_ce1;
    sc_signal< sc_lv<32> > A_2_q1;
    sc_signal< sc_lv<4> > A_3_address0;
    sc_signal< sc_logic > A_3_ce0;
    sc_signal< sc_logic > A_3_we0;
    sc_signal< sc_lv<32> > A_3_q0;
    sc_signal< sc_logic > A_3_ce1;
    sc_signal< sc_lv<32> > A_3_q1;
    sc_signal< sc_lv<4> > A_4_address0;
    sc_signal< sc_logic > A_4_ce0;
    sc_signal< sc_logic > A_4_we0;
    sc_signal< sc_lv<32> > A_4_q0;
    sc_signal< sc_logic > A_4_ce1;
    sc_signal< sc_lv<32> > A_4_q1;
    sc_signal< sc_lv<4> > A_5_address0;
    sc_signal< sc_logic > A_5_ce0;
    sc_signal< sc_logic > A_5_we0;
    sc_signal< sc_lv<32> > A_5_q0;
    sc_signal< sc_logic > A_5_ce1;
    sc_signal< sc_lv<32> > A_5_q1;
    sc_signal< sc_lv<4> > A_6_address0;
    sc_signal< sc_logic > A_6_ce0;
    sc_signal< sc_logic > A_6_we0;
    sc_signal< sc_lv<32> > A_6_q0;
    sc_signal< sc_logic > A_6_ce1;
    sc_signal< sc_lv<32> > A_6_q1;
    sc_signal< sc_lv<4> > A_7_address0;
    sc_signal< sc_logic > A_7_ce0;
    sc_signal< sc_logic > A_7_we0;
    sc_signal< sc_lv<32> > A_7_q0;
    sc_signal< sc_logic > A_7_ce1;
    sc_signal< sc_lv<32> > A_7_q1;
    sc_signal< sc_lv<4> > A_8_address0;
    sc_signal< sc_logic > A_8_ce0;
    sc_signal< sc_logic > A_8_we0;
    sc_signal< sc_lv<32> > A_8_q0;
    sc_signal< sc_logic > A_8_ce1;
    sc_signal< sc_lv<32> > A_8_q1;
    sc_signal< sc_lv<4> > A_9_address0;
    sc_signal< sc_logic > A_9_ce0;
    sc_signal< sc_logic > A_9_we0;
    sc_signal< sc_lv<32> > A_9_q0;
    sc_signal< sc_logic > A_9_ce1;
    sc_signal< sc_lv<32> > A_9_q1;
    sc_signal< sc_lv<4> > A_10_address0;
    sc_signal< sc_logic > A_10_ce0;
    sc_signal< sc_logic > A_10_we0;
    sc_signal< sc_lv<32> > A_10_q0;
    sc_signal< sc_logic > A_10_ce1;
    sc_signal< sc_lv<32> > A_10_q1;
    sc_signal< sc_lv<4> > A_11_address0;
    sc_signal< sc_logic > A_11_ce0;
    sc_signal< sc_logic > A_11_we0;
    sc_signal< sc_lv<32> > A_11_q0;
    sc_signal< sc_logic > A_11_ce1;
    sc_signal< sc_lv<32> > A_11_q1;
    sc_signal< sc_lv<4> > A_12_address0;
    sc_signal< sc_logic > A_12_ce0;
    sc_signal< sc_logic > A_12_we0;
    sc_signal< sc_lv<32> > A_12_q0;
    sc_signal< sc_logic > A_12_ce1;
    sc_signal< sc_lv<32> > A_12_q1;
    sc_signal< sc_lv<4> > A_13_address0;
    sc_signal< sc_logic > A_13_ce0;
    sc_signal< sc_logic > A_13_we0;
    sc_signal< sc_lv<32> > A_13_q0;
    sc_signal< sc_logic > A_13_ce1;
    sc_signal< sc_lv<32> > A_13_q1;
    sc_signal< sc_lv<4> > A_14_address0;
    sc_signal< sc_logic > A_14_ce0;
    sc_signal< sc_logic > A_14_we0;
    sc_signal< sc_lv<32> > A_14_q0;
    sc_signal< sc_logic > A_14_ce1;
    sc_signal< sc_lv<32> > A_14_q1;
    sc_signal< sc_lv<4> > A_15_address0;
    sc_signal< sc_logic > A_15_ce0;
    sc_signal< sc_logic > A_15_we0;
    sc_signal< sc_lv<32> > A_15_q0;
    sc_signal< sc_logic > A_15_ce1;
    sc_signal< sc_lv<32> > A_15_q1;
    sc_signal< sc_lv<4> > B_0_address0;
    sc_signal< sc_logic > B_0_ce0;
    sc_signal< sc_logic > B_0_we0;
    sc_signal< sc_lv<32> > B_0_q0;
    sc_signal< sc_lv<4> > B_1_address0;
    sc_signal< sc_logic > B_1_ce0;
    sc_signal< sc_logic > B_1_we0;
    sc_signal< sc_lv<32> > B_1_q0;
    sc_signal< sc_lv<4> > B_2_address0;
    sc_signal< sc_logic > B_2_ce0;
    sc_signal< sc_logic > B_2_we0;
    sc_signal< sc_lv<32> > B_2_q0;
    sc_signal< sc_lv<4> > B_3_address0;
    sc_signal< sc_logic > B_3_ce0;
    sc_signal< sc_logic > B_3_we0;
    sc_signal< sc_lv<32> > B_3_q0;
    sc_signal< sc_lv<4> > B_4_address0;
    sc_signal< sc_logic > B_4_ce0;
    sc_signal< sc_logic > B_4_we0;
    sc_signal< sc_lv<32> > B_4_q0;
    sc_signal< sc_lv<4> > B_5_address0;
    sc_signal< sc_logic > B_5_ce0;
    sc_signal< sc_logic > B_5_we0;
    sc_signal< sc_lv<32> > B_5_q0;
    sc_signal< sc_lv<4> > B_6_address0;
    sc_signal< sc_logic > B_6_ce0;
    sc_signal< sc_logic > B_6_we0;
    sc_signal< sc_lv<32> > B_6_q0;
    sc_signal< sc_lv<4> > B_7_address0;
    sc_signal< sc_logic > B_7_ce0;
    sc_signal< sc_logic > B_7_we0;
    sc_signal< sc_lv<32> > B_7_q0;
    sc_signal< sc_lv<4> > B_8_address0;
    sc_signal< sc_logic > B_8_ce0;
    sc_signal< sc_logic > B_8_we0;
    sc_signal< sc_lv<32> > B_8_q0;
    sc_signal< sc_lv<4> > B_9_address0;
    sc_signal< sc_logic > B_9_ce0;
    sc_signal< sc_logic > B_9_we0;
    sc_signal< sc_lv<32> > B_9_q0;
    sc_signal< sc_lv<4> > B_10_address0;
    sc_signal< sc_logic > B_10_ce0;
    sc_signal< sc_logic > B_10_we0;
    sc_signal< sc_lv<32> > B_10_q0;
    sc_signal< sc_lv<4> > B_11_address0;
    sc_signal< sc_logic > B_11_ce0;
    sc_signal< sc_logic > B_11_we0;
    sc_signal< sc_lv<32> > B_11_q0;
    sc_signal< sc_lv<4> > B_12_address0;
    sc_signal< sc_logic > B_12_ce0;
    sc_signal< sc_logic > B_12_we0;
    sc_signal< sc_lv<32> > B_12_q0;
    sc_signal< sc_lv<4> > B_13_address0;
    sc_signal< sc_logic > B_13_ce0;
    sc_signal< sc_logic > B_13_we0;
    sc_signal< sc_lv<32> > B_13_q0;
    sc_signal< sc_lv<4> > B_14_address0;
    sc_signal< sc_logic > B_14_ce0;
    sc_signal< sc_logic > B_14_we0;
    sc_signal< sc_lv<32> > B_14_q0;
    sc_signal< sc_lv<4> > B_15_address0;
    sc_signal< sc_logic > B_15_ce0;
    sc_signal< sc_logic > B_15_we0;
    sc_signal< sc_lv<32> > B_15_q0;
    sc_signal< sc_lv<4> > mulOut_address0;
    sc_signal< sc_logic > mulOut_ce0;
    sc_signal< sc_logic > mulOut_we0;
    sc_signal< sc_lv<32> > mulOut_q0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_ap_start;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_ap_idle;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_0_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_0_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_1_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_1_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_2_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_2_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_3_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_3_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_4_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_4_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_4_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_5_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_5_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_5_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_6_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_6_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_6_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_7_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_7_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_7_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_7_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_8_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_8_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_8_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_8_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_9_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_9_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_9_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_9_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_10_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_10_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_10_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_10_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_11_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_11_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_11_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_11_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_12_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_12_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_12_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_12_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_13_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_13_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_13_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_13_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_14_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_14_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_14_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_14_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_15_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_15_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_A_15_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_A_15_ce1;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_0_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_1_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_2_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_3_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_4_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_5_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_6_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_7_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_7_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_8_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_8_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_9_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_9_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_10_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_10_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_11_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_11_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_12_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_12_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_13_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_13_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_14_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_14_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_B_15_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_B_15_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_725_C_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_C_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_C_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_725_C_d0;
    sc_signal< sc_lv<5> > i_0_reg_670;
    sc_signal< sc_lv<5> > j_0_reg_681;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_1_reg_692;
    sc_signal< sc_lv<5> > j_1_reg_703;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_DiagMatMul_fu_725_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln37_fu_814_p1;
    sc_signal< sc_lv<64> > zext_ln45_fu_882_p1;
    sc_signal< sc_lv<64> > zext_ln54_fu_914_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > bitcast_ln37_fu_794_p1;
    sc_signal< sc_lv<32> > bitcast_ln45_fu_862_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_stream_TDATA_int;
    sc_signal< sc_logic > in_stream_TVALID_int;
    sc_signal< sc_logic > in_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_stream_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_stream_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_stream_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_ack_in;
    sc_signal< sc_lv<32> > out_stream_TDATA_int;
    sc_signal< sc_logic > out_stream_TVALID_int;
    sc_signal< sc_logic > out_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_A_0_address0();
    void thread_A_0_ce0();
    void thread_A_0_ce1();
    void thread_A_0_we0();
    void thread_A_10_address0();
    void thread_A_10_ce0();
    void thread_A_10_ce1();
    void thread_A_10_we0();
    void thread_A_11_address0();
    void thread_A_11_ce0();
    void thread_A_11_ce1();
    void thread_A_11_we0();
    void thread_A_12_address0();
    void thread_A_12_ce0();
    void thread_A_12_ce1();
    void thread_A_12_we0();
    void thread_A_13_address0();
    void thread_A_13_ce0();
    void thread_A_13_ce1();
    void thread_A_13_we0();
    void thread_A_14_address0();
    void thread_A_14_ce0();
    void thread_A_14_ce1();
    void thread_A_14_we0();
    void thread_A_15_address0();
    void thread_A_15_ce0();
    void thread_A_15_ce1();
    void thread_A_15_we0();
    void thread_A_1_address0();
    void thread_A_1_ce0();
    void thread_A_1_ce1();
    void thread_A_1_we0();
    void thread_A_2_address0();
    void thread_A_2_ce0();
    void thread_A_2_ce1();
    void thread_A_2_we0();
    void thread_A_3_address0();
    void thread_A_3_ce0();
    void thread_A_3_ce1();
    void thread_A_3_we0();
    void thread_A_4_address0();
    void thread_A_4_ce0();
    void thread_A_4_ce1();
    void thread_A_4_we0();
    void thread_A_5_address0();
    void thread_A_5_ce0();
    void thread_A_5_ce1();
    void thread_A_5_we0();
    void thread_A_6_address0();
    void thread_A_6_ce0();
    void thread_A_6_ce1();
    void thread_A_6_we0();
    void thread_A_7_address0();
    void thread_A_7_ce0();
    void thread_A_7_ce1();
    void thread_A_7_we0();
    void thread_A_8_address0();
    void thread_A_8_ce0();
    void thread_A_8_ce1();
    void thread_A_8_we0();
    void thread_A_9_address0();
    void thread_A_9_ce0();
    void thread_A_9_ce1();
    void thread_A_9_we0();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_0_we0();
    void thread_B_10_address0();
    void thread_B_10_ce0();
    void thread_B_10_we0();
    void thread_B_11_address0();
    void thread_B_11_ce0();
    void thread_B_11_we0();
    void thread_B_12_address0();
    void thread_B_12_ce0();
    void thread_B_12_we0();
    void thread_B_13_address0();
    void thread_B_13_ce0();
    void thread_B_13_we0();
    void thread_B_14_address0();
    void thread_B_14_ce0();
    void thread_B_14_we0();
    void thread_B_15_address0();
    void thread_B_15_ce0();
    void thread_B_15_we0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_B_1_we0();
    void thread_B_2_address0();
    void thread_B_2_ce0();
    void thread_B_2_we0();
    void thread_B_3_address0();
    void thread_B_3_ce0();
    void thread_B_3_we0();
    void thread_B_4_address0();
    void thread_B_4_ce0();
    void thread_B_4_we0();
    void thread_B_5_address0();
    void thread_B_5_ce0();
    void thread_B_5_we0();
    void thread_B_6_address0();
    void thread_B_6_ce0();
    void thread_B_6_we0();
    void thread_B_7_address0();
    void thread_B_7_ce0();
    void thread_B_7_we0();
    void thread_B_8_address0();
    void thread_B_8_ce0();
    void thread_B_8_we0();
    void thread_B_9_address0();
    void thread_B_9_ce0();
    void thread_B_9_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state3();
    void thread_ap_block_state6();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln37_fu_794_p1();
    void thread_bitcast_ln45_fu_862_p1();
    void thread_grp_DiagMatMul_fu_725_ap_start();
    void thread_i_3_fu_908_p2();
    void thread_i_4_fu_840_p2();
    void thread_i_fu_772_p2();
    void thread_icmp_ln33_fu_766_p2();
    void thread_icmp_ln34_fu_782_p2();
    void thread_icmp_ln41_fu_834_p2();
    void thread_icmp_ln42_fu_850_p2();
    void thread_icmp_ln51_fu_902_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_TREADY_int();
    void thread_j_2_fu_856_p2();
    void thread_j_fu_788_p2();
    void thread_mulOut_address0();
    void thread_mulOut_ce0();
    void thread_mulOut_we0();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDATA_int();
    void thread_out_stream_TVALID();
    void thread_out_stream_TVALID_int();
    void thread_trunc_ln37_fu_778_p1();
    void thread_trunc_ln45_fu_846_p1();
    void thread_valOut_last_V_fu_919_p2();
    void thread_zext_ln37_fu_814_p1();
    void thread_zext_ln45_fu_882_p1();
    void thread_zext_ln54_fu_914_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
