
////////////////////////////////////////////////////////////////////////////////////////////////////
// autogenerated file
// created by tb create on: 19-Jun-2020 (09:22:45)
// created by tb create for test: t1
////////////////////////////////////////////////////////////////////////////////////////////////////

`timescale 1ns / 1ps
`default_nettype wire

module TopLevel_t1 #(
    parameter DATA_WIDTH = 65,
    parameter FIFO_DEPTH = 6,
    parameter N_OUTPUTS = 2,
    parameter N_INPUTS = 2

) (
    input wire clock,
    input wire reset_n,
    input wire [DATA_WIDTH-1:0] input_data [2],
    output wire [DATA_WIDTH-1:0] output_data [2]
);

    //
    // Here define the signals to connect the input and output Spy+FIFO
    // blocks with the input and output of the DUT.
    // Here we define one for each of the FIFO signals, but the test
    // creator should remove unnecessary signals.
    //

    wire BLOCK_input_write_enable [2];
    wire [DATA_WIDTH-1:0] BLOCK_input_data [2];
    wire BLOCK_input_read_enable [2];
    wire BLOCK_input_almost_full [2];
    wire BLOCK_input_empty [2];

    wire BLOCK_output_write_enable [2];
    wire [DATA_WIDTH-1:0] BLOCK_output_data [2];
    wire BLOCK_output_read_enable [2];
    wire BLOCK_output_almost_full [2];
    wire BLOCK_output_empty [2];

    //
    // Input buffers
    //
    generate
        for(genvar i = 0; i < 2; i++)
            begin:input_spybuffers
                SpyBuffer #(
                    .DATA_WIDTH(DATA_WIDTH-1),
                    .FC_FIFO_WIDTH(FIFO_DEPTH)
                    ) spybuffer (
                        .rclock(clock),
                        .wclock(clock),
                        .rreset(reset_n),
                        .wreset(reset_n),
                        .write_data(input_data[i]),
                        .write_enable(BLOCK_input_write_enable[i]),
                        .read_data(BLOCK_input_data[i]),
                        .read_enable(BLOCK_input_read_enable[i]),
                        .almost_full(BLOCK_input_almost_full[i]),
                        .empty(BLOCK_input_empty[i])
                    );
            end
    endgenerate // end input_spybuffers generate

    //
    // Here place the DUT block(s)
    //

    //
    // Output buffers
    //
    generate
        for(genvar i = 0; i < 2; i++)
            begin:output_spybuffers
                SpyBuffer #(
                     .DATA_WIDTH(DATA_WIDTH-1),
                     .FC_FIFO_WIDTH(FIFO_DEPTH)
                    ) spybuffer (
                        .rclock(clock),
                        .wclock(clock),
                        .rreset(reset_n),
                        .wreset(reset_n),
                        .write_data(BLOCK_output_data[i]),
                        .write_enable(BLOCK_output_write_enable[i]),
                        .read_data(output_data[i]),
                        .read_enable(BLOCK_output_read_enable[i]),
                        .almost_full(BLOCK_output_almost_full[i]),
                        .empty(BLOCK_output_empty[i])
                    );
            end
    endgenerate // end output_spybuffers generate

endmodule // end TopLevel module definition
