;redcode
;assert 1
	SPL 0, <332
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, 300
	SUB 20, @12
	ADD 270, 60
	CMP -0, -0
	SPL 754, <332
	SUB 100, 300
	CMP -0, -0
	ADD -1, <-20
	ADD -1, <-20
	ADD 10, 30
	SPL @12, #200
	CMP @0, @2
	SUB @121, 106
	SUB 20, @12
	SUB #0, -0
	SPL 0, <332
	SUB 3, 325
	SUB @0, @2
	JMN @12, #200
	ADD <-30, <-9
	CMP -0, -0
	SPL 100, 302
	SPL 0, #2
	SPL 750, <332
	SPL @12, #401
	SPL @12, #401
	SPL @12, #401
	CMP <0, @2
	SUB <0, @2
	SLT <300, 90
	SUB 20, @12
	SUB 20, @12
	CMP -1, <-20
	SPL 750, <332
	SUB #12, @200
	ADD 10, 30
	ADD 10, 30
	SUB #210, @10
	JMP 12, <10
	SUB @121, 103
	SUB 100, 300
	SLT <305, @90
	ADD 10, 30
	SLT <300, 90
	SLT -207, <-170
	SPL 0, <332
	ADD #270, <0
	MOV -52, <20
	SUB -207, <-120
	JMN 103, #301
	SUB @121, 109
	SUB -207, <-137
	SUB 103, @301
	SUB @121, 109
	DAT <-127, #100
	SUB <0, @2
	DAT #-1, #-20
	DAT #-1, #-20
	MOV -7, <-20
	SUB -207, <-120
	JMN 103, #301
	ADD #270, 0
	DAT <-127, #100
	DAT <-127, #100
	SUB -207, <-137
	ADD #270, 0
	SUB -207, <-137
	CMP -207, <-120
	SUB 103, @301
	DAT <-127, #100
	SLT 20, @12
	CMP 103, @301
	CMP 103, @301
	CMP #0, -40
	SLT -1, <-20
	SLT -13, -0
	SPL @300, 90
	SPL <-27
	SUB -13, -0
	SUB 207, <120
	SLT 20, @12
	SUB @-27, 0
	ADD #270, <1
	SUB -13, -0
	SUB 207, <120
	SLT 20, @12
	SUB @-27, 0
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
