-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.9
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  constant c_z :   integer  :=   1;
  constant c_a :   integer  :=   c_z * 2;
  component a
  end component;


begin
  a_0 : a
;

end rtl;
