$date
	Sun Sep 01 21:09:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_1 $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ select $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! out $end
$var wire 1 $ select $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
1%
0#
1"
#30
1#
#40
0!
0%
1$
0#
0"
#50
1!
1&
1#
#60
0!
0&
0#
1"
#70
1!
1&
1#
#80
