#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  5 21:27:14 2023
# Process ID: 11504
# Current directory: E:/Škola/DE1/Project_MorseCode/MorseCode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5684 E:\Škola\DE1\Project_MorseCode\MorseCode\MorseCode.xpr
# Log file: E:/Škola/DE1/Project_MorseCode/MorseCode/vivado.log
# Journal file: E:/Škola/DE1/Project_MorseCode/MorseCode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property used_in_simulation true [get_files  E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/abc_to_morse.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_to_morse' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_to_morse_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/abc_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_to_morse'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_to_morse'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xelab -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.abc_to_morse [abc_to_morse_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_to_morse
Built simulation snapshot tb_abc_to_morse_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim/xsim.dir/tb_abc_to_morse_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim/xsim.dir/tb_abc_to_morse_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr  5 21:30:55 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  5 21:30:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_to_morse_behav -key {Behavioral:sim_1:Functional:tb_abc_to_morse} -tclbatch {tb_abc_to_morse.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_to_morse.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_abc_to_morse/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_to_morse_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.289 ; gain = 7.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_to_morse' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_to_morse_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_to_morse'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xelab -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.abc_to_morse [abc_to_morse_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_to_morse
Built simulation snapshot tb_abc_to_morse_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_to_morse_behav -key {Behavioral:sim_1:Functional:tb_abc_to_morse} -tclbatch {tb_abc_to_morse.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_to_morse.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_abc_to_morse/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
Note: stimulus process finished
Time: 240 ns  Iteration: 0  Process: /tb_abc_to_morse/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_to_morse_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_to_morse' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_to_morse_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_to_morse'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xelab -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d8c3aa0c2be04d53a72658a427c1557e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_to_morse_behav xil_defaultlib.tb_abc_to_morse -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.abc_to_morse [abc_to_morse_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_to_morse
Built simulation snapshot tb_abc_to_morse_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_to_morse_behav -key {Behavioral:sim_1:Functional:tb_abc_to_morse} -tclbatch {tb_abc_to_morse.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_to_morse.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_abc_to_morse/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
Note: stimulus process finished
Time: 965 ns  Iteration: 0  Process: /tb_abc_to_morse/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_to_morse_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {E:/Škola/DE1/Project_MorseCode/MorseCode/tb_abc_to_morse_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 21:40:26 2023...
