library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ALU is
    Port ( 	a : in  STD_LOGIC_VECTOR (3 downto 0); -- 4 bitine sisend
			b : in  STD_LOGIC_VECTOR (3 downto 0); -- 4 bitine sisend 
			op : in STD_LOGIC_VECTOR (1 downto 0); -- 2 bitine sisend
			o : out  STD_LOGIC_VECTOR (3 downto 0)); -- 4 bitine v‰ljund 		
end ALU;

architecture toplevel of ALU is

--abisignaalide deklareerimine ja algv‰‰rtuse andmine
signal func1_out : std_logic_vector (3 downto 0) := "UUUU";
signal func2_out : std_logic_vector (3 downto 0) := "UUUU";
signal func3_out : std_logic_vector (3 downto 0) := "UUUU";
signal func4_out : std_logic_vector (3 downto 0) := "UUUU";

--ALU komponentide deklareerimine
--komponent, mis teostab operatsiooni A, B cnt 1		
component func1 is 
    Port ( 	a : in  STD_LOGIC_VECTOR (3 downto 0);
			b : in  STD_LOGIC_VECTOR (3 downto 0);
			func1_out : out  STD_LOGIC_VECTOR (3 downto 0));
end component;
--komponent, mis teostab operatsiooni ror A
component func2 is 
    Port ( 	a : in  STD_LOGIC_VECTOR (3 downto 0);
			func2_out : out  STD_LOGIC_VECTOR (3 downto 0)); 
end component;
--komponent, mis teostab operatsiooni clr A, B
component func3 is 
    Port ( 	a : in  STD_LOGIC_VECTOR (3 downto 0);
			b : in  STD_LOGIC_VECTOR (3 downto 0); 
			func3_out : out  STD_LOGIC_VECTOR (3 downto 0));
end component;
--komponent, mis teostab operatsiooni A xor B
component func4 is 
    Port ( 	a : in  STD_LOGIC_VECTOR (3 downto 0);
			b : in  STD_LOGIC_VECTOR (3 downto 0); 
			func4_out : out  STD_LOGIC_VECTOR (3 downto 0)); 
end component;
--komponent, mis teostab operatsiooni valikut (millise operatsiooni tulemus saadetakse ALU v‰ljundisse)
component Mux is 
    Port ( 	func1_out : in  STD_LOGIC_VECTOR (3 downto 0);
    		func2_out : in  STD_LOGIC_VECTOR (3 downto 0);
    		func3_out : in  STD_LOGIC_VECTOR (3 downto 0);
    		func4_out : in  STD_LOGIC_VECTOR (3 downto 0);
    		op : in  STD_LOGIC_VECTOR (1 downto 0);
			o : out  STD_LOGIC_VECTOR (3 downto 0)); 
end component;

begin --arhitektuuri algus

	--ALU komponentide port mapid
	F1 : func1 port map (a, b, func1_out); --funktsiooni 1 port map
	F2 : func2 port map (a, func2_out); --funktsiooni 2 port map
	F3 : func3 port map (a, b, func3_out); --funktsiooni 3 port map
	F4 : func4 port map (a, b, func4_out); --funktsiooni 4 port map
	MUX : Mux port map (func1_out, func2_out, func3_out, func4_out, op, o); --multipleksori port map
	
end toplevel;