{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745850204877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745850204877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 08:23:24 2025 " "Processing started: Mon Apr 28 08:23:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745850204877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850204877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Encryption -c AES_Encryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850204877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745850205276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745850205276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-structure " "Found design unit 1: Top-structure" {  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbyteskey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbyteskey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytesKey-Behavioral " "Found design unit 1: SubBytesKey-Behavioral" {  } { { "SubBytesKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SubBytesKey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213232 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytesKey " "Found entity 1: SubBytesKey" {  } { { "SubBytesKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SubBytesKey.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-behavioral " "Found design unit 1: SubBytes-behavioral" {  } { { "SubBytes.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SubBytes.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213234 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SubBytes.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemach.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMach-Behavioral " "Found design unit 1: StateMach-Behavioral" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213237 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMach " "Found entity 1: StateMach" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRows-Behavioral " "Found design unit 1: ShiftRows-Behavioral" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/ShiftRows.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213239 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/ShiftRows.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-Behavioral " "Found design unit 1: SBox-Behavioral" {  } { { "SBox.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SBox.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213241 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/SBox.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcon-Behavioral " "Found design unit 1: Rcon-Behavioral" {  } { { "Rcon.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Rcon.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "Rcon.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Rcon.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-rtl " "Found design unit 1: Mux2to1-rtl" {  } { { "Mux2to1.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Mux2to1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Mux2to1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213245 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Mux.vhd" 30 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745850213247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Mux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-Behavioral " "Found design unit 1: MixColumns-Behavioral" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/MixColumns.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213250 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/MixColumns.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeySchedule-Behavioral " "Found design unit 1: KeySchedule-Behavioral" {  } { { "KeySchedule.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213252 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeySchedule " "Found entity 1: KeySchedule" {  } { { "KeySchedule.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyprocessor-Behavioral " "Found design unit 1: Keyprocessor-Behavioral" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keyprocessor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyprocessor " "Found entity 1: Keyprocessor" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keyprocessor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keymem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keymem-Behavioral " "Found design unit 1: Keymem-Behavioral" {  } { { "Keymem.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keymem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keymem " "Found entity 1: Keymem" {  } { { "Keymem.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keymem.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galoispackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file galoispackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisPackage " "Found design unit 1: GaloisPackage" {  } { { "GaloisPackage.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/GaloisPackage.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GaloisPackage-body " "Found design unit 2: GaloisPackage-body" {  } { { "GaloisPackage.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/GaloisPackage.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-Behavioral " "Found design unit 1: DeMux-Behavioral" {  } { { "DeMux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/DeMux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213261 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "DeMux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/DeMux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-Behavioral " "Found design unit 1: AddRoundKey-Behavioral" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/AddRoundKey.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213263 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/AddRoundKey.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_tb-behavior " "Found design unit 1: Top_tb-behavior" {  } { { "Top_tb.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top_tb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850213265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745850213308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:u0 " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:u0\"" {  } { { "Top.vhd" "u0" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes SubBytes:u1 " "Elaborating entity \"SubBytes\" for hierarchy \"SubBytes:u1\"" {  } { { "Top.vhd" "u1" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows ShiftRows:u2 " "Elaborating entity \"ShiftRows\" for hierarchy \"ShiftRows:u2\"" {  } { { "Top.vhd" "u2" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns MixColumns:u3 " "Elaborating entity \"MixColumns\" for hierarchy \"MixColumns:u3\"" {  } { { "Top.vhd" "u3" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:u8 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:u8\"" {  } { { "Top.vhd" "u8" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeySchedule KeySchedule:u9 " "Elaborating entity \"KeySchedule\" for hierarchy \"KeySchedule:u9\"" {  } { { "Top.vhd" "u9" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyprocessor KeySchedule:u9\|Keyprocessor:U01 " "Elaborating entity \"Keyprocessor\" for hierarchy \"KeySchedule:u9\|Keyprocessor:U01\"" {  } { { "KeySchedule.vhd" "U01" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keymem KeySchedule:u9\|Keymem:U02 " "Elaborating entity \"Keymem\" for hierarchy \"KeySchedule:u9\|Keymem:U02\"" {  } { { "KeySchedule.vhd" "U02" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon KeySchedule:u9\|Rcon:U03 " "Elaborating entity \"Rcon\" for hierarchy \"KeySchedule:u9\|Rcon:U03\"" {  } { { "KeySchedule.vhd" "U03" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytesKey KeySchedule:u9\|SubBytesKey:U04 " "Elaborating entity \"SubBytesKey\" for hierarchy \"KeySchedule:u9\|SubBytesKey:U04\"" {  } { { "KeySchedule.vhd" "U04" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/KeySchedule.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMach StateMach:u10 " "Elaborating entity \"StateMach\" for hierarchy \"StateMach:u10\"" {  } { { "Top.vhd" "u10" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850213347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(110) " "VHDL Process Statement warning at StateMach.vhd(110): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745850213349 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(116) " "VHDL Process Statement warning at StateMach.vhd(116): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745850213349 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_SelectKey StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"s_SelectKey\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745850213350 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGEST StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"SIGEST\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745850213350 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxSel StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"MuxSel\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745850213350 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxSel StateMach.vhd(82) " "Inferred latch for \"MuxSel\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213350 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.Fin StateMach.vhd(82) " "Inferred latch for \"SIGEST.Fin\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK3 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK3\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SR2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SR2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SB2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SB2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.MC StateMach.vhd(82) " "Inferred latch for \"SIGEST.MC\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SR1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SR1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SB1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SB1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.KS StateMach.vhd(82) " "Inferred latch for \"SIGEST.KS\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[0\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[0\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[1\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[1\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213351 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[2\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[2\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213352 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[3\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[3\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850213352 "|Top|StateMach:u10"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeySchedule:u9\|Keymem:U02\|KEYs " "RAM logic \"KeySchedule:u9\|Keymem:U02\|KEYs\" is uninferred due to asynchronous read logic" {  } { { "Keymem.vhd" "KEYs" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keymem.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745850214236 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745850214236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[0\] " "Latch StateMach:u10\|s_SelectKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215774 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[1\] " "Latch StateMach:u10\|s_SelectKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215774 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[2\] " "Latch StateMach:u10\|s_SelectKey\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[3\] " "Latch StateMach:u10\|s_SelectKey\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|MuxSel " "Latch StateMach:u10\|MuxSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK1_482 " "Latch StateMach:u10\|SIGEST.ARK1_482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.KS " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.KS" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK2_406 " "Latch StateMach:u10\|SIGEST.ARK2_406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK3_349 " "Latch StateMach:u10\|SIGEST.ARK3_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SR2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SR2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.MC_425 " "Latch StateMach:u10\|SIGEST.MC_425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SR1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SR1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SR1_444 " "Latch StateMach:u10\|SIGEST.SR1_444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SB1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SB1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SR2_368 " "Latch StateMach:u10\|SIGEST.SR2_368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SB2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SB2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215775 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SB1_463 " "Latch StateMach:u10\|SIGEST.SB1_463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215776 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SB2_387 " "Latch StateMach:u10\|SIGEST.SB2_387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215776 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.Fin_330 " "Latch StateMach:u10\|SIGEST.Fin_330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745850215776 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745850215776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb_alumnos/Keyprocessor.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745850215804 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745850215805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745850217219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745850232231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850232231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7826 " "Implemented 7826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745850232665 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745850232665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7423 " "Implemented 7423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745850232665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745850232665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745850232697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 08:23:52 2025 " "Processing ended: Mon Apr 28 08:23:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745850232697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745850232697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745850232697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850232697 ""}
