
Szeloba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051b8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002cd4  08005278  08005278  00015278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f4c  08007f4c  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08007f4c  08007f4c  00017f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f54  08007f54  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f54  08007f54  00017f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f58  08007f58  00017f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08007f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000794  20000084  08007fe0  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000818  08007fe0  00020818  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab06  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fba  00000000  00000000  0003abb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  0003db70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f8  00000000  00000000  0003eb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ce2  00000000  00000000  0003fc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3a3  00000000  00000000  0005693a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086fed  00000000  00000000  00071cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f8cca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f6c  00000000  00000000  000f8d1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000126fb  00000000  00000000  000fbc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005260 	.word	0x08005260

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08005260 	.word	0x08005260

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	46ce      	mov	lr, r9
 80004c0:	4647      	mov	r7, r8
 80004c2:	b580      	push	{r7, lr}
 80004c4:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	2214      	movs	r2, #20
 80004c8:	2100      	movs	r1, #0
 80004ca:	a805      	add	r0, sp, #20
 80004cc:	f004 fa5f 	bl	800498e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d0:	4b3d      	ldr	r3, [pc, #244]	; (80005c8 <MX_GPIO_Init+0x10c>)
 80004d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004d4:	2104      	movs	r1, #4
 80004d6:	4688      	mov	r8, r1
 80004d8:	430a      	orrs	r2, r1
 80004da:	62da      	str	r2, [r3, #44]	; 0x2c
 80004dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004de:	400a      	ands	r2, r1
 80004e0:	9200      	str	r2, [sp, #0]
 80004e2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	4311      	orrs	r1, r2
 80004ea:	62d9      	str	r1, [r3, #44]	; 0x2c
 80004ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80004ee:	400a      	ands	r2, r1
 80004f0:	9201      	str	r2, [sp, #4]
 80004f2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004f6:	2701      	movs	r7, #1
 80004f8:	433a      	orrs	r2, r7
 80004fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80004fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004fe:	403a      	ands	r2, r7
 8000500:	9202      	str	r2, [sp, #8]
 8000502:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000506:	2102      	movs	r1, #2
 8000508:	4689      	mov	r9, r1
 800050a:	430a      	orrs	r2, r1
 800050c:	62da      	str	r2, [r3, #44]	; 0x2c
 800050e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000510:	400a      	ands	r2, r1
 8000512:	9203      	str	r2, [sp, #12]
 8000514:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000516:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000518:	2208      	movs	r2, #8
 800051a:	4311      	orrs	r1, r2
 800051c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800051e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000520:	401a      	ands	r2, r3
 8000522:	9204      	str	r2, [sp, #16]
 8000524:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(C_LED_GPIO_Port, C_LED_Pin, GPIO_PIN_RESET);
 8000526:	26a0      	movs	r6, #160	; 0xa0
 8000528:	05f6      	lsls	r6, r6, #23
 800052a:	2200      	movs	r2, #0
 800052c:	2120      	movs	r1, #32
 800052e:	0030      	movs	r0, r6
 8000530:	f002 f99a 	bl	8002868 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000534:	4b25      	ldr	r3, [pc, #148]	; (80005cc <MX_GPIO_Init+0x110>)
 8000536:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000538:	2503      	movs	r5, #3
 800053a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2400      	movs	r4, #0
 800053e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000540:	a905      	add	r1, sp, #20
 8000542:	4823      	ldr	r0, [pc, #140]	; (80005d0 <MX_GPIO_Init+0x114>)
 8000544:	f002 f890 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000548:	464b      	mov	r3, r9
 800054a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800054c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000550:	a905      	add	r1, sp, #20
 8000552:	4820      	ldr	r0, [pc, #128]	; (80005d4 <MX_GPIO_Init+0x118>)
 8000554:	f002 f888 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAIN_BTN_Pin;
 8000558:	2310      	movs	r3, #16
 800055a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800055c:	2384      	movs	r3, #132	; 0x84
 800055e:	039b      	lsls	r3, r3, #14
 8000560:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000562:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(MAIN_BTN_GPIO_Port, &GPIO_InitStruct);
 8000564:	a905      	add	r1, sp, #20
 8000566:	0030      	movs	r0, r6
 8000568:	f002 f87e 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = C_LED_Pin;
 800056c:	2320      	movs	r3, #32
 800056e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000570:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000574:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(C_LED_GPIO_Port, &GPIO_InitStruct);
 8000576:	a905      	add	r1, sp, #20
 8000578:	0030      	movs	r0, r6
 800057a:	f002 f875 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800057e:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <MX_GPIO_Init+0x11c>)
 8000580:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000582:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000584:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000586:	a905      	add	r1, sp, #20
 8000588:	0030      	movs	r0, r6
 800058a:	f002 f86d 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800058e:	4b13      	ldr	r3, [pc, #76]	; (80005dc <MX_GPIO_Init+0x120>)
 8000590:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000592:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000594:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000596:	a905      	add	r1, sp, #20
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <MX_GPIO_Init+0x124>)
 800059a:	f002 f865 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800059e:	4643      	mov	r3, r8
 80005a0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005a6:	a905      	add	r1, sp, #20
 80005a8:	480e      	ldr	r0, [pc, #56]	; (80005e4 <MX_GPIO_Init+0x128>)
 80005aa:	f002 f85d 	bl	8002668 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2100      	movs	r1, #0
 80005b2:	2007      	movs	r0, #7
 80005b4:	f001 fffe 	bl	80025b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80005b8:	2007      	movs	r0, #7
 80005ba:	f002 f82d 	bl	8002618 <HAL_NVIC_EnableIRQ>

}
 80005be:	b00b      	add	sp, #44	; 0x2c
 80005c0:	bcc0      	pop	{r6, r7}
 80005c2:	46b9      	mov	r9, r7
 80005c4:	46b0      	mov	r8, r6
 80005c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c8:	40021000 	.word	0x40021000
 80005cc:	00003fff 	.word	0x00003fff
 80005d0:	50000800 	.word	0x50000800
 80005d4:	50001c00 	.word	0x50001c00
 80005d8:	00009f80 	.word	0x00009f80
 80005dc:	0000dcff 	.word	0x0000dcff
 80005e0:	50000400 	.word	0x50000400
 80005e4:	50000c00 	.word	0x50000c00

080005e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005e8:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005ea:	4814      	ldr	r0, [pc, #80]	; (800063c <MX_I2C1_Init+0x54>)
 80005ec:	4b14      	ldr	r3, [pc, #80]	; (8000640 <MX_I2C1_Init+0x58>)
 80005ee:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x0010061A;
 80005f0:	4b14      	ldr	r3, [pc, #80]	; (8000644 <MX_I2C1_Init+0x5c>)
 80005f2:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f8:	2201      	movs	r2, #1
 80005fa:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005fc:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005fe:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000600:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000602:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000604:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000606:	f002 fa3b 	bl	8002a80 <HAL_I2C_Init>
 800060a:	2800      	cmp	r0, #0
 800060c:	d10c      	bne.n	8000628 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800060e:	2100      	movs	r1, #0
 8000610:	480a      	ldr	r0, [pc, #40]	; (800063c <MX_I2C1_Init+0x54>)
 8000612:	f002 fc25 	bl	8002e60 <HAL_I2CEx_ConfigAnalogFilter>
 8000616:	2800      	cmp	r0, #0
 8000618:	d109      	bne.n	800062e <MX_I2C1_Init+0x46>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800061a:	2100      	movs	r1, #0
 800061c:	4807      	ldr	r0, [pc, #28]	; (800063c <MX_I2C1_Init+0x54>)
 800061e:	f002 fc4b 	bl	8002eb8 <HAL_I2CEx_ConfigDigitalFilter>
 8000622:	2800      	cmp	r0, #0
 8000624:	d106      	bne.n	8000634 <MX_I2C1_Init+0x4c>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000626:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000628:	f000 fa54 	bl	8000ad4 <Error_Handler>
 800062c:	e7ef      	b.n	800060e <MX_I2C1_Init+0x26>
    Error_Handler();
 800062e:	f000 fa51 	bl	8000ad4 <Error_Handler>
 8000632:	e7f2      	b.n	800061a <MX_I2C1_Init+0x32>
    Error_Handler();
 8000634:	f000 fa4e 	bl	8000ad4 <Error_Handler>
}
 8000638:	e7f5      	b.n	8000626 <MX_I2C1_Init+0x3e>
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	200000a0 	.word	0x200000a0
 8000640:	40005400 	.word	0x40005400
 8000644:	0010061a 	.word	0x0010061a

08000648 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000648:	b510      	push	{r4, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064e:	2214      	movs	r2, #20
 8000650:	2100      	movs	r1, #0
 8000652:	a801      	add	r0, sp, #4
 8000654:	f004 f99b 	bl	800498e <memset>
  if(i2cHandle->Instance==I2C1)
 8000658:	4b10      	ldr	r3, [pc, #64]	; (800069c <HAL_I2C_MspInit+0x54>)
 800065a:	6822      	ldr	r2, [r4, #0]
 800065c:	429a      	cmp	r2, r3
 800065e:	d001      	beq.n	8000664 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000660:	b006      	add	sp, #24
 8000662:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000664:	4c0e      	ldr	r4, [pc, #56]	; (80006a0 <HAL_I2C_MspInit+0x58>)
 8000666:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000668:	2302      	movs	r3, #2
 800066a:	431a      	orrs	r2, r3
 800066c:	62e2      	str	r2, [r4, #44]	; 0x2c
 800066e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000670:	4013      	ands	r3, r2
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000676:	23c0      	movs	r3, #192	; 0xc0
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800067c:	2312      	movs	r3, #18
 800067e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000680:	3b0f      	subs	r3, #15
 8000682:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000684:	3301      	adds	r3, #1
 8000686:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000688:	a901      	add	r1, sp, #4
 800068a:	4806      	ldr	r0, [pc, #24]	; (80006a4 <HAL_I2C_MspInit+0x5c>)
 800068c:	f001 ffec 	bl	8002668 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000690:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000692:	2380      	movs	r3, #128	; 0x80
 8000694:	039b      	lsls	r3, r3, #14
 8000696:	4313      	orrs	r3, r2
 8000698:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800069a:	e7e1      	b.n	8000660 <HAL_I2C_MspInit+0x18>
 800069c:	40005400 	.word	0x40005400
 80006a0:	40021000 	.word	0x40021000
 80006a4:	50000400 	.word	0x50000400

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b500      	push	{lr}
 80006aa:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ac:	2238      	movs	r2, #56	; 0x38
 80006ae:	2100      	movs	r1, #0
 80006b0:	a810      	add	r0, sp, #64	; 0x40
 80006b2:	f004 f96c 	bl	800498e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b6:	2214      	movs	r2, #20
 80006b8:	2100      	movs	r1, #0
 80006ba:	a80b      	add	r0, sp, #44	; 0x2c
 80006bc:	f004 f967 	bl	800498e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006c0:	2228      	movs	r2, #40	; 0x28
 80006c2:	2100      	movs	r1, #0
 80006c4:	a801      	add	r0, sp, #4
 80006c6:	f004 f962 	bl	800498e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ca:	491f      	ldr	r1, [pc, #124]	; (8000748 <SystemClock_Config+0xa0>)
 80006cc:	680b      	ldr	r3, [r1, #0]
 80006ce:	4a1f      	ldr	r2, [pc, #124]	; (800074c <SystemClock_Config+0xa4>)
 80006d0:	401a      	ands	r2, r3
 80006d2:	2380      	movs	r3, #128	; 0x80
 80006d4:	011b      	lsls	r3, r3, #4
 80006d6:	4313      	orrs	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006da:	2301      	movs	r3, #1
 80006dc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006de:	23a0      	movs	r3, #160	; 0xa0
 80006e0:	02db      	lsls	r3, r3, #11
 80006e2:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e4:	2302      	movs	r3, #2
 80006e6:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	025b      	lsls	r3, r3, #9
 80006ec:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80006ee:	2380      	movs	r3, #128	; 0x80
 80006f0:	02db      	lsls	r3, r3, #11
 80006f2:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	03db      	lsls	r3, r3, #15
 80006f8:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	a810      	add	r0, sp, #64	; 0x40
 80006fc:	f002 fc60 	bl	8002fc0 <HAL_RCC_OscConfig>
 8000700:	2800      	cmp	r0, #0
 8000702:	d11a      	bne.n	800073a <SystemClock_Config+0x92>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000704:	230f      	movs	r3, #15
 8000706:	930b      	str	r3, [sp, #44]	; 0x2c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000708:	3b0c      	subs	r3, #12
 800070a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000710:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000712:	930f      	str	r3, [sp, #60]	; 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000714:	2100      	movs	r1, #0
 8000716:	a80b      	add	r0, sp, #44	; 0x2c
 8000718:	f002 ff58 	bl	80035cc <HAL_RCC_ClockConfig>
 800071c:	2800      	cmp	r0, #0
 800071e:	d10e      	bne.n	800073e <SystemClock_Config+0x96>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000720:	230a      	movs	r3, #10
 8000722:	9301      	str	r3, [sp, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000724:	3b06      	subs	r3, #6
 8000726:	9305      	str	r3, [sp, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000728:	2300      	movs	r3, #0
 800072a:	9307      	str	r3, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800072c:	a801      	add	r0, sp, #4
 800072e:	f003 f86d 	bl	800380c <HAL_RCCEx_PeriphCLKConfig>
 8000732:	2800      	cmp	r0, #0
 8000734:	d105      	bne.n	8000742 <SystemClock_Config+0x9a>
  {
    Error_Handler();
  }
}
 8000736:	b01f      	add	sp, #124	; 0x7c
 8000738:	bd00      	pop	{pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800073a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800073c:	e7fe      	b.n	800073c <SystemClock_Config+0x94>
 800073e:	b672      	cpsid	i
 8000740:	e7fe      	b.n	8000740 <SystemClock_Config+0x98>
 8000742:	b672      	cpsid	i
 8000744:	e7fe      	b.n	8000744 <SystemClock_Config+0x9c>
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	40007000 	.word	0x40007000
 800074c:	ffffe7ff 	.word	0xffffe7ff

08000750 <main>:
{
 8000750:	b510      	push	{r4, lr}
  HAL_Init();
 8000752:	f001 fef7 	bl	8002544 <HAL_Init>
  SystemClock_Config();
 8000756:	f7ff ffa7 	bl	80006a8 <SystemClock_Config>
  MX_GPIO_Init();
 800075a:	f7ff feaf 	bl	80004bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800075e:	f001 fe55 	bl	800240c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000762:	f7ff ff41 	bl	80005e8 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000766:	f001 fc3d 	bl	8001fe4 <MX_TIM2_Init>
  MX_TIM6_Init();
 800076a:	f001 fc73 	bl	8002054 <MX_TIM6_Init>
  MX_TIM7_Init();
 800076e:	f001 fc9d 	bl	80020ac <MX_TIM7_Init>
  MX_TIM21_Init();
 8000772:	f001 fd8b 	bl	800228c <MX_TIM21_Init>
  MX_TIM22_Init();
 8000776:	f001 fdeb 	bl	8002350 <MX_TIM22_Init>
  Structures_Init();
 800077a:	f001 fb01 	bl	8001d80 <Structures_Init>
  SSD1306_Init();
 800077e:	f000 fc53 	bl	8001028 <SSD1306_Init>
  SSD1306_SetContrast(0);
 8000782:	2000      	movs	r0, #0
 8000784:	f000 fd06 	bl	8001194 <SSD1306_SetContrast>
  Set_Theme();
 8000788:	f001 fa14 	bl	8001bb4 <Set_Theme>
  __HAL_TIM_SET_COUNTER(&TIMER_ENCODER, 32000);
 800078c:	4804      	ldr	r0, [pc, #16]	; (80007a0 <main+0x50>)
 800078e:	6803      	ldr	r3, [r0, #0]
 8000790:	22fa      	movs	r2, #250	; 0xfa
 8000792:	01d2      	lsls	r2, r2, #7
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Encoder_Start_IT(&TIMER_ENCODER, TIM_CHANNEL_ALL);
 8000796:	213c      	movs	r1, #60	; 0x3c
 8000798:	f003 fb48 	bl	8003e2c <HAL_TIM_Encoder_Start_IT>
  while (1)
 800079c:	e7fe      	b.n	800079c <main+0x4c>
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	20000640 	.word	0x20000640

080007a4 <HAL_TIM_IC_CaptureCallback>:
{
 80007a4:	b510      	push	{r4, lr}
	if (htim->Instance == TIM2)
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	6802      	ldr	r2, [r0, #0]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d000      	beq.n	80007b2 <HAL_TIM_IC_CaptureCallback+0xe>
}
 80007b0:	bd10      	pop	{r4, pc}
		uint8_t tim7BusyFlag = HAL_TIM_Base_GetState(&TIMER_ENCODER_BUFFER);
 80007b2:	4807      	ldr	r0, [pc, #28]	; (80007d0 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80007b4:	f003 fdc2 	bl	800433c <HAL_TIM_Base_GetState>
 80007b8:	0004      	movs	r4, r0
		uint8_t encoderBusyFlag = HAL_TIM_Encoder_GetState(&TIMER_ENCODER);
 80007ba:	4806      	ldr	r0, [pc, #24]	; (80007d4 <HAL_TIM_IC_CaptureCallback+0x30>)
 80007bc:	f003 fdc2 	bl	8004344 <HAL_TIM_Encoder_GetState>
		if (tim7BusyFlag == 1 && encoderBusyFlag == 1) HAL_TIM_Base_Start_IT(&TIMER_ENCODER_BUFFER);
 80007c0:	2c01      	cmp	r4, #1
 80007c2:	d1f5      	bne.n	80007b0 <HAL_TIM_IC_CaptureCallback+0xc>
 80007c4:	2801      	cmp	r0, #1
 80007c6:	d1f3      	bne.n	80007b0 <HAL_TIM_IC_CaptureCallback+0xc>
 80007c8:	4801      	ldr	r0, [pc, #4]	; (80007d0 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80007ca:	f003 fa65 	bl	8003c98 <HAL_TIM_Base_Start_IT>
}
 80007ce:	e7ef      	b.n	80007b0 <HAL_TIM_IC_CaptureCallback+0xc>
 80007d0:	20000740 	.word	0x20000740
 80007d4:	20000640 	.word	0x20000640

080007d8 <HAL_TIM_PeriodElapsedCallback>:
{
 80007d8:	b570      	push	{r4, r5, r6, lr}
 80007da:	0004      	movs	r4, r0
	if (htim->Instance == TIM22)
 80007dc:	4b9c      	ldr	r3, [pc, #624]	; (8000a50 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80007de:	6802      	ldr	r2, [r0, #0]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d009      	beq.n	80007f8 <HAL_TIM_PeriodElapsedCallback+0x20>
	if (htim->Instance == TIM6)
 80007e4:	4b9b      	ldr	r3, [pc, #620]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80007e6:	6822      	ldr	r2, [r4, #0]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d00b      	beq.n	8000804 <HAL_TIM_PeriodElapsedCallback+0x2c>
	if (htim->Instance == TIM7)
 80007ec:	4b9a      	ldr	r3, [pc, #616]	; (8000a58 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80007ee:	6822      	ldr	r2, [r4, #0]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d100      	bne.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
 80007f4:	e0c4      	b.n	8000980 <HAL_TIM_PeriodElapsedCallback+0x1a8>
}
 80007f6:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_TogglePin(C_LED_GPIO_Port, C_LED_Pin);
 80007f8:	20a0      	movs	r0, #160	; 0xa0
 80007fa:	2120      	movs	r1, #32
 80007fc:	05c0      	lsls	r0, r0, #23
 80007fe:	f002 f839 	bl	8002874 <HAL_GPIO_TogglePin>
 8000802:	e7ef      	b.n	80007e4 <HAL_TIM_PeriodElapsedCallback+0xc>
		bool btnBusyFlag = HAL_GPIO_ReadPin(GPIOA, MAIN_BTN_Pin);
 8000804:	20a0      	movs	r0, #160	; 0xa0
 8000806:	2110      	movs	r1, #16
 8000808:	05c0      	lsls	r0, r0, #23
 800080a:	f002 f827 	bl	800285c <HAL_GPIO_ReadPin>
 800080e:	0005      	movs	r5, r0
		HAL_TIM_Base_Stop_IT(&TIMER_BUTTON_BUFFER);
 8000810:	4892      	ldr	r0, [pc, #584]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000812:	f003 fa75 	bl	8003d00 <HAL_TIM_Base_Stop_IT>
		if (!btnBusyFlag)
 8000816:	2d00      	cmp	r5, #0
 8000818:	d00b      	beq.n	8000832 <HAL_TIM_PeriodElapsedCallback+0x5a>
			pressBtnCounter = 0;
 800081a:	4b91      	ldr	r3, [pc, #580]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
			switch (g_workStep)
 8000820:	4b90      	ldr	r3, [pc, #576]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b0b      	cmp	r3, #11
 8000828:	d8e0      	bhi.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4a8e      	ldr	r2, [pc, #568]	; (8000a68 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800082e:	58d3      	ldr	r3, [r2, r3]
 8000830:	469f      	mov	pc, r3
			HAL_TIM_Base_Start_IT(&TIMER_BUTTON_BUFFER);
 8000832:	488a      	ldr	r0, [pc, #552]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000834:	f003 fa30 	bl	8003c98 <HAL_TIM_Base_Start_IT>
			if ((g_workStep >= 2 && g_workStep <=61)) pressBtnCounter++;
 8000838:	4b8a      	ldr	r3, [pc, #552]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	2b01      	cmp	r3, #1
 8000840:	d909      	bls.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x7e>
 8000842:	4b88      	ldr	r3, [pc, #544]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b3d      	cmp	r3, #61	; 0x3d
 800084a:	d804      	bhi.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x7e>
 800084c:	4a84      	ldr	r2, [pc, #528]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800084e:	7813      	ldrb	r3, [r2, #0]
 8000850:	3301      	adds	r3, #1
 8000852:	b2db      	uxtb	r3, r3
 8000854:	7013      	strb	r3, [r2, #0]
			if (pressBtnCounter > PRESS_BTN_TIME)
 8000856:	4b82      	ldr	r3, [pc, #520]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	2b0a      	cmp	r3, #10
 800085e:	d9c5      	bls.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
				HAL_TIM_Base_Stop_IT(&TIMER_BUTTON_BUFFER);
 8000860:	487e      	ldr	r0, [pc, #504]	; (8000a5c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000862:	f003 fa4d 	bl	8003d00 <HAL_TIM_Base_Stop_IT>
				switch (g_workStep)
 8000866:	4b7f      	ldr	r3, [pc, #508]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b0c      	cmp	r3, #12
 800086e:	d807      	bhi.n	8000880 <HAL_TIM_PeriodElapsedCallback+0xa8>
 8000870:	2b01      	cmp	r3, #1
 8000872:	d922      	bls.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
 8000874:	2b0c      	cmp	r3, #12
 8000876:	d820      	bhi.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	4a7c      	ldr	r2, [pc, #496]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x294>)
 800087c:	58d3      	ldr	r3, [r2, r3]
 800087e:	469f      	mov	pc, r3
 8000880:	2b3d      	cmp	r3, #61	; 0x3d
 8000882:	d11a      	bne.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
						if (!g_selector) g_workStep = STEP_START_POSITION_SET;
 8000884:	4b7a      	ldr	r3, [pc, #488]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d13c      	bne.n	8000906 <HAL_TIM_PeriodElapsedCallback+0x12e>
 800088c:	4b75      	ldr	r3, [pc, #468]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800088e:	2207      	movs	r2, #7
 8000890:	701a      	strb	r2, [r3, #0]
						g_selector = 0;
 8000892:	4b77      	ldr	r3, [pc, #476]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
				if (!exception)
 8000898:	e014      	b.n	80008c4 <HAL_TIM_PeriodElapsedCallback+0xec>
						g_workStep = STEP_PROJECT_TASKS_LIST;
 800089a:	4b72      	ldr	r3, [pc, #456]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800089c:	220c      	movs	r2, #12
 800089e:	701a      	strb	r2, [r3, #0]
				if (!exception)
 80008a0:	e010      	b.n	80008c4 <HAL_TIM_PeriodElapsedCallback+0xec>
						g_workStep = STEP_SELECT_PROJECT;
 80008a2:	4b70      	ldr	r3, [pc, #448]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	701a      	strb	r2, [r3, #0]
				if (!exception)
 80008a8:	e00c      	b.n	80008c4 <HAL_TIM_PeriodElapsedCallback+0xec>
						g_width_MAIN = Array_To_Int_Change_Value();
 80008aa:	f000 fd13 	bl	80012d4 <Array_To_Int_Change_Value>
 80008ae:	4b71      	ldr	r3, [pc, #452]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80008b0:	8018      	strh	r0, [r3, #0]
						Save_Set_Value(g_width_MAIN);
 80008b2:	8818      	ldrh	r0, [r3, #0]
 80008b4:	b280      	uxth	r0, r0
 80008b6:	f000 fdbd 	bl	8001434 <Save_Set_Value>
					g_workStep++;
 80008ba:	4a6a      	ldr	r2, [pc, #424]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008bc:	7813      	ldrb	r3, [r2, #0]
 80008be:	3301      	adds	r3, #1
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	7013      	strb	r3, [r2, #0]
				pressBtnCounter = 0;
 80008c4:	4b66      	ldr	r3, [pc, #408]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	701a      	strb	r2, [r3, #0]
				Set_Theme();
 80008ca:	f001 f973 	bl	8001bb4 <Set_Theme>
 80008ce:	e78d      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
						g_turns_MAIN = Array_To_Int_Change_Value();
 80008d0:	f000 fd00 	bl	80012d4 <Array_To_Int_Change_Value>
 80008d4:	4b68      	ldr	r3, [pc, #416]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80008d6:	8018      	strh	r0, [r3, #0]
						Save_Set_Value(g_turns_MAIN);
 80008d8:	8818      	ldrh	r0, [r3, #0]
 80008da:	b280      	uxth	r0, r0
 80008dc:	f000 fdaa 	bl	8001434 <Save_Set_Value>
				if (!exception)
 80008e0:	e7eb      	b.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
						g_diameter_MAIN = Array_To_Int_Change_Value();
 80008e2:	f000 fcf7 	bl	80012d4 <Array_To_Int_Change_Value>
 80008e6:	4b65      	ldr	r3, [pc, #404]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80008e8:	8018      	strh	r0, [r3, #0]
						Save_Set_Value(g_diameter_MAIN);
 80008ea:	8818      	ldrh	r0, [r3, #0]
 80008ec:	b280      	uxth	r0, r0
 80008ee:	f000 fda1 	bl	8001434 <Save_Set_Value>
				if (!exception)
 80008f2:	e7e2      	b.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
						g_speed_MAIN = Array_To_Int_Change_Value();
 80008f4:	f000 fcee 	bl	80012d4 <Array_To_Int_Change_Value>
 80008f8:	4b61      	ldr	r3, [pc, #388]	; (8000a80 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80008fa:	8018      	strh	r0, [r3, #0]
						Save_Set_Value(g_speed_MAIN);
 80008fc:	8818      	ldrh	r0, [r3, #0]
 80008fe:	b280      	uxth	r0, r0
 8000900:	f000 fd98 	bl	8001434 <Save_Set_Value>
				if (!exception)
 8000904:	e7d9      	b.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xe2>
							g_workStep = STEP_WIDTH_SET;
 8000906:	4b57      	ldr	r3, [pc, #348]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000908:	2202      	movs	r2, #2
 800090a:	701a      	strb	r2, [r3, #0]
							g_correctionFlag = 1;
 800090c:	4b5d      	ldr	r3, [pc, #372]	; (8000a84 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800090e:	3a01      	subs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
 8000912:	e7be      	b.n	8000892 <HAL_TIM_PeriodElapsedCallback+0xba>
					if (g_projectSelect == 0) g_workStep = STEP_WIDTH_SET;
 8000914:	4b5c      	ldr	r3, [pc, #368]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d105      	bne.n	8000928 <HAL_TIM_PeriodElapsedCallback+0x150>
 800091c:	4b51      	ldr	r3, [pc, #324]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800091e:	2202      	movs	r2, #2
 8000920:	701a      	strb	r2, [r3, #0]
					Set_Theme();
 8000922:	f001 f947 	bl	8001bb4 <Set_Theme>
					break;
 8000926:	e761      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					else g_workStep = STEP_PROJECT_DETAILS;
 8000928:	4b4e      	ldr	r3, [pc, #312]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800092a:	220b      	movs	r2, #11
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	e7f8      	b.n	8000922 <HAL_TIM_PeriodElapsedCallback+0x14a>
					g_workStep = STEP_SELECT_PROJECT;
 8000930:	4b4c      	ldr	r3, [pc, #304]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000932:	2201      	movs	r2, #1
 8000934:	701a      	strb	r2, [r3, #0]
					Set_Theme();
 8000936:	f001 f93d 	bl	8001bb4 <Set_Theme>
					break;
 800093a:	e757      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					Show_Value_Screen(VAL_TYPE_CARCASS_WIDTH, VALUE_CHANGE_FLAG_NO, 0, RUN_FLAG_CONTI);
 800093c:	2300      	movs	r3, #0
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	2000      	movs	r0, #0
 8000944:	f000 fdcc 	bl	80014e0 <Show_Value_Screen>
					break;
 8000948:	e750      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					Show_Value_Screen(VAL_TYPE_CARCASS_COIL_TURNS, VALUE_CHANGE_FLAG_NO, 0, RUN_FLAG_CONTI);
 800094a:	2300      	movs	r3, #0
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	2001      	movs	r0, #1
 8000952:	f000 fdc5 	bl	80014e0 <Show_Value_Screen>
					break;
 8000956:	e749      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					Show_Value_Screen(VAL_TYPE_WINDING_DIAMETER, VALUE_CHANGE_FLAG_NO, 0, RUN_FLAG_CONTI);
 8000958:	2300      	movs	r3, #0
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	2002      	movs	r0, #2
 8000960:	f000 fdbe 	bl	80014e0 <Show_Value_Screen>
					break;
 8000964:	e742      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					Show_Value_Screen(VAL_TYPE_WINDING_SPEED, VALUE_CHANGE_FLAG_NO, 0, RUN_FLAG_CONTI);
 8000966:	2300      	movs	r3, #0
 8000968:	2200      	movs	r2, #0
 800096a:	2100      	movs	r1, #0
 800096c:	2003      	movs	r0, #3
 800096e:	f000 fdb7 	bl	80014e0 <Show_Value_Screen>
					break;
 8000972:	e73b      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
					g_workStep = STEP_CORRECTNES_QUERY;
 8000974:	4b3b      	ldr	r3, [pc, #236]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000976:	223d      	movs	r2, #61	; 0x3d
 8000978:	701a      	strb	r2, [r3, #0]
					Set_Theme();
 800097a:	f001 f91b 	bl	8001bb4 <Set_Theme>
					break;
 800097e:	e735      	b.n	80007ec <HAL_TIM_PeriodElapsedCallback+0x14>
		HAL_TIM_Base_Stop_IT(&TIMER_ENCODER_BUFFER);
 8000980:	4842      	ldr	r0, [pc, #264]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000982:	f003 f9bd 	bl	8003d00 <HAL_TIM_Base_Stop_IT>
		encoderCount = (__HAL_TIM_GET_COUNTER(&TIMER_ENCODER) / 2);
 8000986:	4b42      	ldr	r3, [pc, #264]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800098c:	085b      	lsrs	r3, r3, #1
 800098e:	b29b      	uxth	r3, r3
 8000990:	4a40      	ldr	r2, [pc, #256]	; (8000a94 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000992:	8013      	strh	r3, [r2, #0]
		if (encoderCount != encoderCountPrev)
 8000994:	8813      	ldrh	r3, [r2, #0]
 8000996:	4a40      	ldr	r2, [pc, #256]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000998:	8812      	ldrh	r2, [r2, #0]
 800099a:	b29b      	uxth	r3, r3
 800099c:	4293      	cmp	r3, r2
 800099e:	d100      	bne.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0x1ca>
 80009a0:	e729      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
			if (encoderCount > encoderCountPrev) direction = 1;
 80009a2:	4b3c      	ldr	r3, [pc, #240]	; (8000a94 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80009a4:	881c      	ldrh	r4, [r3, #0]
 80009a6:	b2a4      	uxth	r4, r4
 80009a8:	483b      	ldr	r0, [pc, #236]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80009aa:	8801      	ldrh	r1, [r0, #0]
 80009ac:	b289      	uxth	r1, r1
 80009ae:	42a1      	cmp	r1, r4
 80009b0:	4192      	sbcs	r2, r2
 80009b2:	4252      	negs	r2, r2
			encoderCountPrev = encoderCount;
 80009b4:	881b      	ldrh	r3, [r3, #0]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	8003      	strh	r3, [r0, #0]
			switch (g_workStep)
 80009ba:	4b2a      	ldr	r3, [pc, #168]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b05      	cmp	r3, #5
 80009c2:	d809      	bhi.n	80009d8 <HAL_TIM_PeriodElapsedCallback+0x200>
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d100      	bne.n	80009ca <HAL_TIM_PeriodElapsedCallback+0x1f2>
 80009c8:	e715      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
 80009ca:	2b05      	cmp	r3, #5
 80009cc:	d900      	bls.n	80009d0 <HAL_TIM_PeriodElapsedCallback+0x1f8>
 80009ce:	e712      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	4832      	ldr	r0, [pc, #200]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80009d4:	58c3      	ldr	r3, [r0, r3]
 80009d6:	469f      	mov	pc, r3
 80009d8:	2b3d      	cmp	r3, #61	; 0x3d
 80009da:	d000      	beq.n	80009de <HAL_TIM_PeriodElapsedCallback+0x206>
 80009dc:	e70b      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
					Show_Summary_Correctness_Query(direction, RUN_FLAG_CONTI);
 80009de:	2100      	movs	r1, #0
 80009e0:	0010      	movs	r0, r2
 80009e2:	f001 f837 	bl	8001a54 <Show_Summary_Correctness_Query>
}
 80009e6:	e706      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
					if (!direction)
 80009e8:	428c      	cmp	r4, r1
 80009ea:	d80b      	bhi.n	8000a04 <HAL_TIM_PeriodElapsedCallback+0x22c>
						if (g_projectSelect > 0) g_projectSelect--;
 80009ec:	4b26      	ldr	r3, [pc, #152]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d004      	beq.n	80009fe <HAL_TIM_PeriodElapsedCallback+0x226>
 80009f4:	4a24      	ldr	r2, [pc, #144]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80009f6:	7813      	ldrb	r3, [r2, #0]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	7013      	strb	r3, [r2, #0]
					Set_Theme();
 80009fe:	f001 f8d9 	bl	8001bb4 <Set_Theme>
					break;
 8000a02:	e6f8      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
						if ((g_projectSelect) < G_PROJECT_COUNT) g_projectSelect++;
 8000a04:	4b20      	ldr	r3, [pc, #128]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	4a25      	ldr	r2, [pc, #148]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000a0c:	7812      	ldrb	r2, [r2, #0]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d9f5      	bls.n	80009fe <HAL_TIM_PeriodElapsedCallback+0x226>
 8000a12:	4a1d      	ldr	r2, [pc, #116]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000a14:	7813      	ldrb	r3, [r2, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	7013      	strb	r3, [r2, #0]
 8000a1c:	e7ef      	b.n	80009fe <HAL_TIM_PeriodElapsedCallback+0x226>
					Show_Value_Screen(VAL_TYPE_CARCASS_WIDTH, VALUE_CHANGE_FLAG_YES, direction, RUN_FLAG_CONTI);
 8000a1e:	2300      	movs	r3, #0
 8000a20:	2101      	movs	r1, #1
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 fd5c 	bl	80014e0 <Show_Value_Screen>
					break;
 8000a28:	e6e5      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
					Show_Value_Screen(VAL_TYPE_CARCASS_COIL_TURNS, VALUE_CHANGE_FLAG_YES, direction, RUN_FLAG_CONTI);
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 fd56 	bl	80014e0 <Show_Value_Screen>
					break;
 8000a34:	e6df      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
					Show_Value_Screen(VAL_TYPE_WINDING_DIAMETER, VALUE_CHANGE_FLAG_YES, direction, RUN_FLAG_CONTI);
 8000a36:	2300      	movs	r3, #0
 8000a38:	2101      	movs	r1, #1
 8000a3a:	2002      	movs	r0, #2
 8000a3c:	f000 fd50 	bl	80014e0 <Show_Value_Screen>
					break;
 8000a40:	e6d9      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
					Show_Value_Screen(VAL_TYPE_WINDING_SPEED, VALUE_CHANGE_FLAG_YES, direction, RUN_FLAG_CONTI);
 8000a42:	2300      	movs	r3, #0
 8000a44:	2101      	movs	r1, #1
 8000a46:	2003      	movs	r0, #3
 8000a48:	f000 fd4a 	bl	80014e0 <Show_Value_Screen>
					break;
 8000a4c:	e6d3      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	40011400 	.word	0x40011400
 8000a54:	40001000 	.word	0x40001000
 8000a58:	40001400 	.word	0x40001400
 8000a5c:	20000700 	.word	0x20000700
 8000a60:	200000f6 	.word	0x200000f6
 8000a64:	20000638 	.word	0x20000638
 8000a68:	08005278 	.word	0x08005278
 8000a6c:	080052a8 	.word	0x080052a8
 8000a70:	20000636 	.word	0x20000636
 8000a74:	200000f4 	.word	0x200000f4
 8000a78:	200000f2 	.word	0x200000f2
 8000a7c:	200000ee 	.word	0x200000ee
 8000a80:	200000f0 	.word	0x200000f0
 8000a84:	20000634 	.word	0x20000634
 8000a88:	20000635 	.word	0x20000635
 8000a8c:	20000740 	.word	0x20000740
 8000a90:	20000640 	.word	0x20000640
 8000a94:	200000ec 	.word	0x200000ec
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	080052dc 	.word	0x080052dc
 8000aa0:	080055e1 	.word	0x080055e1

08000aa4 <HAL_GPIO_EXTI_Callback>:
{
 8000aa4:	b570      	push	{r4, r5, r6, lr}
 8000aa6:	0005      	movs	r5, r0
	uint8_t tim6BusyFlag = HAL_TIM_Base_GetState(&TIMER_BUTTON_BUFFER);
 8000aa8:	4808      	ldr	r0, [pc, #32]	; (8000acc <HAL_GPIO_EXTI_Callback+0x28>)
 8000aaa:	f003 fc47 	bl	800433c <HAL_TIM_Base_GetState>
 8000aae:	0004      	movs	r4, r0
	uint8_t tim7BusyFlag = HAL_TIM_Base_GetState(&TIMER_ENCODER_BUFFER);
 8000ab0:	4807      	ldr	r0, [pc, #28]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000ab2:	f003 fc43 	bl	800433c <HAL_TIM_Base_GetState>
	if ((tim6BusyFlag == 1) && (tim7BusyFlag == 1))
 8000ab6:	2c01      	cmp	r4, #1
 8000ab8:	d000      	beq.n	8000abc <HAL_GPIO_EXTI_Callback+0x18>
}
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
	if ((tim6BusyFlag == 1) && (tim7BusyFlag == 1))
 8000abc:	2801      	cmp	r0, #1
 8000abe:	d1fc      	bne.n	8000aba <HAL_GPIO_EXTI_Callback+0x16>
		if (GPIO_Pin == MAIN_BTN_Pin) HAL_TIM_Base_Start_IT(&TIMER_BUTTON_BUFFER);
 8000ac0:	2d10      	cmp	r5, #16
 8000ac2:	d1fa      	bne.n	8000aba <HAL_GPIO_EXTI_Callback+0x16>
 8000ac4:	4801      	ldr	r0, [pc, #4]	; (8000acc <HAL_GPIO_EXTI_Callback+0x28>)
 8000ac6:	f003 f8e7 	bl	8003c98 <HAL_TIM_Base_Start_IT>
}
 8000aca:	e7f6      	b.n	8000aba <HAL_GPIO_EXTI_Callback+0x16>
 8000acc:	20000700 	.word	0x20000700
 8000ad0:	20000740 	.word	0x20000740

08000ad4 <Error_Handler>:
 8000ad4:	b672      	cpsid	i
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <Error_Handler+0x2>

08000ad8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000ad8:	b510      	push	{r4, lr}
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000ada:	4243      	negs	r3, r0
 8000adc:	4158      	adcs	r0, r3
 8000ade:	4241      	negs	r1, r0
 8000ae0:	23fe      	movs	r3, #254	; 0xfe
 8000ae2:	4399      	bics	r1, r3
 8000ae4:	31ff      	adds	r1, #255	; 0xff
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	00d2      	lsls	r2, r2, #3
 8000aea:	4802      	ldr	r0, [pc, #8]	; (8000af4 <SSD1306_Fill+0x1c>)
 8000aec:	f003 ff4f 	bl	800498e <memset>
}
 8000af0:	bd10      	pop	{r4, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	20000100 	.word	0x20000100

08000af8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000af8:	b510      	push	{r4, lr}
	if (
 8000afa:	287f      	cmp	r0, #127	; 0x7f
 8000afc:	d812      	bhi.n	8000b24 <SSD1306_DrawPixel+0x2c>
		x >= SSD1306_WIDTH ||
 8000afe:	293f      	cmp	r1, #63	; 0x3f
 8000b00:	d810      	bhi.n	8000b24 <SSD1306_DrawPixel+0x2c>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <SSD1306_DrawPixel+0x4c>)
 8000b04:	791b      	ldrb	r3, [r3, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d00d      	beq.n	8000b26 <SSD1306_DrawPixel+0x2e>
		color = (SSD1306_COLOR_t)!color;
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d00d      	beq.n	8000b2a <SSD1306_DrawPixel+0x32>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b0e:	08cb      	lsrs	r3, r1, #3
 8000b10:	01db      	lsls	r3, r3, #7
 8000b12:	1818      	adds	r0, r3, r0
 8000b14:	4c0c      	ldr	r4, [pc, #48]	; (8000b48 <SSD1306_DrawPixel+0x50>)
 8000b16:	2307      	movs	r3, #7
 8000b18:	4019      	ands	r1, r3
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	408a      	lsls	r2, r1
 8000b1e:	5c23      	ldrb	r3, [r4, r0]
 8000b20:	4393      	bics	r3, r2
 8000b22:	5423      	strb	r3, [r4, r0]
	}
}
 8000b24:	bd10      	pop	{r4, pc}
	if (color == SSD1306_COLOR_WHITE) {
 8000b26:	2a01      	cmp	r2, #1
 8000b28:	d1f1      	bne.n	8000b0e <SSD1306_DrawPixel+0x16>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000b2a:	08cb      	lsrs	r3, r1, #3
 8000b2c:	01db      	lsls	r3, r3, #7
 8000b2e:	1818      	adds	r0, r3, r0
 8000b30:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <SSD1306_DrawPixel+0x50>)
 8000b32:	2307      	movs	r3, #7
 8000b34:	4019      	ands	r1, r3
 8000b36:	3b06      	subs	r3, #6
 8000b38:	408b      	lsls	r3, r1
 8000b3a:	5c11      	ldrb	r1, [r2, r0]
 8000b3c:	430b      	orrs	r3, r1
 8000b3e:	5413      	strb	r3, [r2, r0]
 8000b40:	e7f0      	b.n	8000b24 <SSD1306_DrawPixel+0x2c>
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	200000f8 	.word	0x200000f8
 8000b48:	20000100 	.word	0x20000100

08000b4c <SSD1306_DrawBitmap>:
{
 8000b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4e:	46de      	mov	lr, fp
 8000b50:	4657      	mov	r7, sl
 8000b52:	464e      	mov	r6, r9
 8000b54:	4645      	mov	r5, r8
 8000b56:	b5e0      	push	{r5, r6, r7, lr}
 8000b58:	b085      	sub	sp, #20
 8000b5a:	4683      	mov	fp, r0
 8000b5c:	9100      	str	r1, [sp, #0]
 8000b5e:	9203      	str	r2, [sp, #12]
 8000b60:	001f      	movs	r7, r3
 8000b62:	ab0e      	add	r3, sp, #56	; 0x38
 8000b64:	2400      	movs	r4, #0
 8000b66:	5f1c      	ldrsh	r4, [r3, r4]
 8000b68:	9401      	str	r4, [sp, #4]
 8000b6a:	ab0f      	add	r3, sp, #60	; 0x3c
 8000b6c:	8819      	ldrh	r1, [r3, #0]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000b6e:	1dfa      	adds	r2, r7, #7
 8000b70:	17d0      	asrs	r0, r2, #31
 8000b72:	2307      	movs	r3, #7
 8000b74:	4003      	ands	r3, r0
 8000b76:	189b      	adds	r3, r3, r2
 8000b78:	10db      	asrs	r3, r3, #3
 8000b7a:	9302      	str	r3, [sp, #8]
    for(int16_t j=0; j<h; j++, y++)
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	469a      	mov	sl, r3
    uint8_t byte = 0;
 8000b80:	2500      	movs	r5, #0
    for(int16_t j=0; j<h; j++, y++)
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	dd34      	ble.n	8000bf0 <SSD1306_DrawBitmap+0xa4>
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000b86:	b2cb      	uxtb	r3, r1
 8000b88:	4699      	mov	r9, r3
 8000b8a:	e026      	b.n	8000bda <SSD1306_DrawBitmap+0x8e>
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8000b8c:	17da      	asrs	r2, r3, #31
 8000b8e:	4032      	ands	r2, r6
 8000b90:	18d3      	adds	r3, r2, r3
 8000b92:	10db      	asrs	r3, r3, #3
 8000b94:	4642      	mov	r2, r8
 8000b96:	5cd5      	ldrb	r5, [r2, r3]
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000b98:	b26b      	sxtb	r3, r5
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	db09      	blt.n	8000bb2 <SSD1306_DrawBitmap+0x66>
        for(int16_t i=0; i<w; i++)
 8000b9e:	3401      	adds	r4, #1
 8000ba0:	b223      	sxth	r3, r4
 8000ba2:	42bb      	cmp	r3, r7
 8000ba4:	d00e      	beq.n	8000bc4 <SSD1306_DrawBitmap+0x78>
            if(i & 7)
 8000ba6:	b29c      	uxth	r4, r3
 8000ba8:	4233      	tst	r3, r6
 8000baa:	d0ef      	beq.n	8000b8c <SSD1306_DrawBitmap+0x40>
               byte <<= 1;
 8000bac:	006d      	lsls	r5, r5, #1
 8000bae:	b2ed      	uxtb	r5, r5
 8000bb0:	e7f2      	b.n	8000b98 <SSD1306_DrawBitmap+0x4c>
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000bb2:	466b      	mov	r3, sp
 8000bb4:	8819      	ldrh	r1, [r3, #0]
 8000bb6:	465b      	mov	r3, fp
 8000bb8:	18e0      	adds	r0, r4, r3
 8000bba:	b280      	uxth	r0, r0
 8000bbc:	464a      	mov	r2, r9
 8000bbe:	f7ff ff9b 	bl	8000af8 <SSD1306_DrawPixel>
 8000bc2:	e7ec      	b.n	8000b9e <SSD1306_DrawBitmap+0x52>
    for(int16_t j=0; j<h; j++, y++)
 8000bc4:	4653      	mov	r3, sl
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	b21b      	sxth	r3, r3
 8000bca:	469a      	mov	sl, r3
 8000bcc:	9b00      	ldr	r3, [sp, #0]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	9b01      	ldr	r3, [sp, #4]
 8000bd6:	4553      	cmp	r3, sl
 8000bd8:	dd0a      	ble.n	8000bf0 <SSD1306_DrawBitmap+0xa4>
        for(int16_t i=0; i<w; i++)
 8000bda:	2f00      	cmp	r7, #0
 8000bdc:	ddf2      	ble.n	8000bc4 <SSD1306_DrawBitmap+0x78>
 8000bde:	2300      	movs	r3, #0
            if(i & 7)
 8000be0:	2607      	movs	r6, #7
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8000be2:	4652      	mov	r2, sl
 8000be4:	9902      	ldr	r1, [sp, #8]
 8000be6:	434a      	muls	r2, r1
 8000be8:	9903      	ldr	r1, [sp, #12]
 8000bea:	4688      	mov	r8, r1
 8000bec:	4490      	add	r8, r2
 8000bee:	e7da      	b.n	8000ba6 <SSD1306_DrawBitmap+0x5a>
}
 8000bf0:	b005      	add	sp, #20
 8000bf2:	bcf0      	pop	{r4, r5, r6, r7}
 8000bf4:	46bb      	mov	fp, r7
 8000bf6:	46b2      	mov	sl, r6
 8000bf8:	46a9      	mov	r9, r5
 8000bfa:	46a0      	mov	r8, r4
 8000bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000c00 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <SSD1306_GotoXY+0x8>)
 8000c02:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 8000c04:	8059      	strh	r1, [r3, #2]
}
 8000c06:	4770      	bx	lr
 8000c08:	200000f8 	.word	0x200000f8

08000c0c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c0e:	46de      	mov	lr, fp
 8000c10:	4657      	mov	r7, sl
 8000c12:	464e      	mov	r6, r9
 8000c14:	4645      	mov	r5, r8
 8000c16:	b5e0      	push	{r5, r6, r7, lr}
 8000c18:	b085      	sub	sp, #20
 8000c1a:	9002      	str	r0, [sp, #8]
 8000c1c:	000e      	movs	r6, r1
 8000c1e:	0010      	movs	r0, r2
 8000c20:	9201      	str	r2, [sp, #4]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c22:	4b2f      	ldr	r3, [pc, #188]	; (8000ce0 <SSD1306_Putc+0xd4>)
 8000c24:	881b      	ldrh	r3, [r3, #0]
 8000c26:	0019      	movs	r1, r3
 8000c28:	9303      	str	r3, [sp, #12]
 8000c2a:	7833      	ldrb	r3, [r6, #0]
 8000c2c:	468c      	mov	ip, r1
 8000c2e:	4463      	add	r3, ip
	if (
 8000c30:	2b7f      	cmp	r3, #127	; 0x7f
 8000c32:	dc51      	bgt.n	8000cd8 <SSD1306_Putc+0xcc>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000c34:	4b2a      	ldr	r3, [pc, #168]	; (8000ce0 <SSD1306_Putc+0xd4>)
 8000c36:	885f      	ldrh	r7, [r3, #2]
 8000c38:	7873      	ldrb	r3, [r6, #1]
 8000c3a:	18fa      	adds	r2, r7, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c3c:	2a3f      	cmp	r2, #63	; 0x3f
 8000c3e:	dc4d      	bgt.n	8000cdc <SSD1306_Putc+0xd0>
		/* Error */
		return 0;
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d03b      	beq.n	8000cbc <SSD1306_Putc+0xb0>
 8000c44:	2100      	movs	r1, #0
 8000c46:	468b      	mov	fp, r1
		b = Font->data[(ch - 32) * Font->FontHeight + i];
		for (j = 0; j < Font->FontWidth; j++) {
			if ((b << j) & 0x8000) {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000c48:	0001      	movs	r1, r0
 8000c4a:	424a      	negs	r2, r1
 8000c4c:	414a      	adcs	r2, r1
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	4692      	mov	sl, r2
 8000c52:	e01f      	b.n	8000c94 <SSD1306_Putc+0x88>
 8000c54:	4652      	mov	r2, sl
 8000c56:	0039      	movs	r1, r7
 8000c58:	0020      	movs	r0, r4
 8000c5a:	f7ff ff4d 	bl	8000af8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000c5e:	3501      	adds	r5, #1
 8000c60:	3401      	adds	r4, #1
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	4643      	mov	r3, r8
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	d90a      	bls.n	8000c82 <SSD1306_Putc+0x76>
			if ((b << j) & 0x8000) {
 8000c6c:	0033      	movs	r3, r6
 8000c6e:	40ab      	lsls	r3, r5
 8000c70:	464a      	mov	r2, r9
 8000c72:	4213      	tst	r3, r2
 8000c74:	d0ee      	beq.n	8000c54 <SSD1306_Putc+0x48>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000c76:	9a01      	ldr	r2, [sp, #4]
 8000c78:	0039      	movs	r1, r7
 8000c7a:	0020      	movs	r0, r4
 8000c7c:	f7ff ff3c 	bl	8000af8 <SSD1306_DrawPixel>
 8000c80:	e7ed      	b.n	8000c5e <SSD1306_Putc+0x52>
 8000c82:	4646      	mov	r6, r8
	for (i = 0; i < Font->FontHeight; i++) {
 8000c84:	2301      	movs	r3, #1
 8000c86:	469c      	mov	ip, r3
 8000c88:	44e3      	add	fp, ip
 8000c8a:	7873      	ldrb	r3, [r6, #1]
 8000c8c:	3701      	adds	r7, #1
 8000c8e:	b2bf      	uxth	r7, r7
 8000c90:	455b      	cmp	r3, fp
 8000c92:	d913      	bls.n	8000cbc <SSD1306_Putc+0xb0>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000c94:	9a02      	ldr	r2, [sp, #8]
 8000c96:	3a20      	subs	r2, #32
 8000c98:	4353      	muls	r3, r2
 8000c9a:	445b      	add	r3, fp
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	6872      	ldr	r2, [r6, #4]
 8000ca0:	5a9b      	ldrh	r3, [r3, r2]
 8000ca2:	4698      	mov	r8, r3
		for (j = 0; j < Font->FontWidth; j++) {
 8000ca4:	7833      	ldrb	r3, [r6, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d0ec      	beq.n	8000c84 <SSD1306_Putc+0x78>
 8000caa:	9c03      	ldr	r4, [sp, #12]
 8000cac:	2500      	movs	r5, #0
			if ((b << j) & 0x8000) {
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	021b      	lsls	r3, r3, #8
 8000cb2:	4699      	mov	r9, r3
 8000cb4:	0033      	movs	r3, r6
 8000cb6:	4646      	mov	r6, r8
 8000cb8:	4698      	mov	r8, r3
 8000cba:	e7d7      	b.n	8000c6c <SSD1306_Putc+0x60>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000cbc:	7833      	ldrb	r3, [r6, #0]
 8000cbe:	9a03      	ldr	r2, [sp, #12]
 8000cc0:	4694      	mov	ip, r2
 8000cc2:	4463      	add	r3, ip
 8000cc4:	4a06      	ldr	r2, [pc, #24]	; (8000ce0 <SSD1306_Putc+0xd4>)
 8000cc6:	8013      	strh	r3, [r2, #0]
	
	/* Return character written */
	return ch;
 8000cc8:	9802      	ldr	r0, [sp, #8]
}
 8000cca:	b005      	add	sp, #20
 8000ccc:	bcf0      	pop	{r4, r5, r6, r7}
 8000cce:	46bb      	mov	fp, r7
 8000cd0:	46b2      	mov	sl, r6
 8000cd2:	46a9      	mov	r9, r5
 8000cd4:	46a0      	mov	r8, r4
 8000cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
 8000cd8:	2000      	movs	r0, #0
 8000cda:	e7f6      	b.n	8000cca <SSD1306_Putc+0xbe>
 8000cdc:	2000      	movs	r0, #0
 8000cde:	e7f4      	b.n	8000cca <SSD1306_Putc+0xbe>
 8000ce0:	200000f8 	.word	0x200000f8

08000ce4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000ce4:	b570      	push	{r4, r5, r6, lr}
 8000ce6:	0004      	movs	r4, r0
 8000ce8:	000e      	movs	r6, r1
 8000cea:	0015      	movs	r5, r2
	/* Write characters */
	while (*str) {
 8000cec:	7800      	ldrb	r0, [r0, #0]
 8000cee:	2800      	cmp	r0, #0
 8000cf0:	d00b      	beq.n	8000d0a <SSD1306_Puts+0x26>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000cf2:	002a      	movs	r2, r5
 8000cf4:	0031      	movs	r1, r6
 8000cf6:	f7ff ff89 	bl	8000c0c <SSD1306_Putc>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	7820      	ldrb	r0, [r4, #0]
 8000cfe:	4283      	cmp	r3, r0
 8000d00:	d103      	bne.n	8000d0a <SSD1306_Puts+0x26>
			/* Return error */
			return *str;
		}
		
		/* Increase string pointer */
		str++;
 8000d02:	3401      	adds	r4, #1
	while (*str) {
 8000d04:	7820      	ldrb	r0, [r4, #0]
 8000d06:	2800      	cmp	r0, #0
 8000d08:	d1f3      	bne.n	8000cf2 <SSD1306_Puts+0xe>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
}
 8000d0a:	bd70      	pop	{r4, r5, r6, pc}

08000d0c <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d0e:	46de      	mov	lr, fp
 8000d10:	4657      	mov	r7, sl
 8000d12:	464e      	mov	r6, r9
 8000d14:	4645      	mov	r5, r8
 8000d16:	b5e0      	push	{r5, r6, r7, lr}
 8000d18:	b085      	sub	sp, #20
 8000d1a:	ac0e      	add	r4, sp, #56	; 0x38
 8000d1c:	7824      	ldrb	r4, [r4, #0]
 8000d1e:	46a1      	mov	r9, r4
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000d20:	1c04      	adds	r4, r0, #0
 8000d22:	287f      	cmp	r0, #127	; 0x7f
 8000d24:	d900      	bls.n	8000d28 <SSD1306_DrawLine+0x1c>
 8000d26:	247f      	movs	r4, #127	; 0x7f
 8000d28:	b2a4      	uxth	r4, r4
		x0 = SSD1306_WIDTH - 1;
	}
	if (x1 >= SSD1306_WIDTH) {
 8000d2a:	1c10      	adds	r0, r2, #0
 8000d2c:	2a7f      	cmp	r2, #127	; 0x7f
 8000d2e:	d900      	bls.n	8000d32 <SSD1306_DrawLine+0x26>
 8000d30:	207f      	movs	r0, #127	; 0x7f
 8000d32:	b282      	uxth	r2, r0
 8000d34:	4690      	mov	r8, r2
		x1 = SSD1306_WIDTH - 1;
	}
	if (y0 >= SSD1306_HEIGHT) {
 8000d36:	1c0d      	adds	r5, r1, #0
 8000d38:	293f      	cmp	r1, #63	; 0x3f
 8000d3a:	d900      	bls.n	8000d3e <SSD1306_DrawLine+0x32>
 8000d3c:	253f      	movs	r5, #63	; 0x3f
 8000d3e:	b2ad      	uxth	r5, r5
		y0 = SSD1306_HEIGHT - 1;
	}
	if (y1 >= SSD1306_HEIGHT) {
 8000d40:	1c1a      	adds	r2, r3, #0
 8000d42:	2b3f      	cmp	r3, #63	; 0x3f
 8000d44:	d900      	bls.n	8000d48 <SSD1306_DrawLine+0x3c>
 8000d46:	223f      	movs	r2, #63	; 0x3f
 8000d48:	b292      	uxth	r2, r2
 8000d4a:	9201      	str	r2, [sp, #4]
		y1 = SSD1306_HEIGHT - 1;
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8000d4c:	4544      	cmp	r4, r8
 8000d4e:	d20f      	bcs.n	8000d70 <SSD1306_DrawLine+0x64>
 8000d50:	4643      	mov	r3, r8
 8000d52:	1b1b      	subs	r3, r3, r4
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	469a      	mov	sl, r3
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8000d58:	4295      	cmp	r5, r2
 8000d5a:	d319      	bcc.n	8000d90 <SSD1306_DrawLine+0x84>
 8000d5c:	9b01      	ldr	r3, [sp, #4]
 8000d5e:	1aef      	subs	r7, r5, r3
 8000d60:	b23f      	sxth	r7, r7
	sx = (x0 < x1) ? 1 : -1; 
 8000d62:	4544      	cmp	r4, r8
 8000d64:	d247      	bcs.n	8000df6 <SSD1306_DrawLine+0xea>
 8000d66:	2301      	movs	r3, #1
 8000d68:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8000d6a:	3b02      	subs	r3, #2
 8000d6c:	9302      	str	r3, [sp, #8]
 8000d6e:	e017      	b.n	8000da0 <SSD1306_DrawLine+0x94>
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8000d70:	4643      	mov	r3, r8
 8000d72:	1ae3      	subs	r3, r4, r3
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	469a      	mov	sl, r3
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8000d78:	9b01      	ldr	r3, [sp, #4]
 8000d7a:	429d      	cmp	r5, r3
 8000d7c:	d2ee      	bcs.n	8000d5c <SSD1306_DrawLine+0x50>
 8000d7e:	9b01      	ldr	r3, [sp, #4]
 8000d80:	1b5f      	subs	r7, r3, r5
 8000d82:	b23f      	sxth	r7, r7
	sx = (x0 < x1) ? 1 : -1; 
 8000d84:	2301      	movs	r3, #1
 8000d86:	425b      	negs	r3, r3
 8000d88:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8000d8a:	3302      	adds	r3, #2
 8000d8c:	9302      	str	r3, [sp, #8]
 8000d8e:	e007      	b.n	8000da0 <SSD1306_DrawLine+0x94>
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8000d90:	9b01      	ldr	r3, [sp, #4]
 8000d92:	1b5f      	subs	r7, r3, r5
 8000d94:	b23f      	sxth	r7, r7
	sx = (x0 < x1) ? 1 : -1; 
 8000d96:	2301      	movs	r3, #1
 8000d98:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8000d9a:	9302      	str	r3, [sp, #8]
	sx = (x0 < x1) ? 1 : -1; 
 8000d9c:	4544      	cmp	r4, r8
 8000d9e:	d227      	bcs.n	8000df0 <SSD1306_DrawLine+0xe4>
	err = ((dx > dy) ? dx : -dy) / 2; 
 8000da0:	4557      	cmp	r7, sl
 8000da2:	da2d      	bge.n	8000e00 <SSD1306_DrawLine+0xf4>
 8000da4:	4653      	mov	r3, sl
 8000da6:	0fde      	lsrs	r6, r3, #31
 8000da8:	4456      	add	r6, sl
 8000daa:	1076      	asrs	r6, r6, #1

	if (dx == 0) {
 8000dac:	4653      	mov	r3, sl
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d02c      	beq.n	8000e0c <SSD1306_DrawLine+0x100>
		SSD1306_DrawPixel(x0, y0, c);
		if (x0 == x1 && y0 == y1) {
			break;
		}
		e2 = err; 
		if (e2 > -dx) {
 8000db2:	425b      	negs	r3, r3
 8000db4:	469b      	mov	fp, r3
	if (dy == 0) {
 8000db6:	2f00      	cmp	r7, #0
 8000db8:	d144      	bne.n	8000e44 <SSD1306_DrawLine+0x138>
		if (y1 < y0) {
 8000dba:	1c2b      	adds	r3, r5, #0
 8000dbc:	9a01      	ldr	r2, [sp, #4]
 8000dbe:	4295      	cmp	r5, r2
 8000dc0:	d900      	bls.n	8000dc4 <SSD1306_DrawLine+0xb8>
 8000dc2:	1c13      	adds	r3, r2, #0
 8000dc4:	b29d      	uxth	r5, r3
		if (x1 < x0) {
 8000dc6:	4544      	cmp	r4, r8
 8000dc8:	d902      	bls.n	8000dd0 <SSD1306_DrawLine+0xc4>
 8000dca:	0023      	movs	r3, r4
			x0 = tmp;
 8000dcc:	4644      	mov	r4, r8
			x1 = x0;
 8000dce:	4698      	mov	r8, r3
		for (i = x0; i <= x1; i++) {
 8000dd0:	b224      	sxth	r4, r4
 8000dd2:	4646      	mov	r6, r8
 8000dd4:	4544      	cmp	r4, r8
 8000dd6:	dc51      	bgt.n	8000e7c <SSD1306_DrawLine+0x170>
 8000dd8:	464f      	mov	r7, r9
			SSD1306_DrawPixel(i, y0, c);
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	003a      	movs	r2, r7
 8000dde:	0029      	movs	r1, r5
 8000de0:	0020      	movs	r0, r4
 8000de2:	f7ff fe89 	bl	8000af8 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8000de6:	3401      	adds	r4, #1
 8000de8:	b224      	sxth	r4, r4
 8000dea:	42b4      	cmp	r4, r6
 8000dec:	ddf5      	ble.n	8000dda <SSD1306_DrawLine+0xce>
 8000dee:	e045      	b.n	8000e7c <SSD1306_DrawLine+0x170>
	sx = (x0 < x1) ? 1 : -1; 
 8000df0:	3b02      	subs	r3, #2
 8000df2:	9303      	str	r3, [sp, #12]
 8000df4:	e7d4      	b.n	8000da0 <SSD1306_DrawLine+0x94>
 8000df6:	2301      	movs	r3, #1
 8000df8:	425b      	negs	r3, r3
 8000dfa:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8000dfc:	9302      	str	r3, [sp, #8]
 8000dfe:	e7cf      	b.n	8000da0 <SSD1306_DrawLine+0x94>
	err = ((dx > dy) ? dx : -dy) / 2; 
 8000e00:	0ffe      	lsrs	r6, r7, #31
 8000e02:	19f6      	adds	r6, r6, r7
 8000e04:	1076      	asrs	r6, r6, #1
 8000e06:	4276      	negs	r6, r6
 8000e08:	b236      	sxth	r6, r6
 8000e0a:	e7cf      	b.n	8000dac <SSD1306_DrawLine+0xa0>
		if (y1 < y0) {
 8000e0c:	9a01      	ldr	r2, [sp, #4]
 8000e0e:	4295      	cmp	r5, r2
 8000e10:	d902      	bls.n	8000e18 <SSD1306_DrawLine+0x10c>
 8000e12:	002b      	movs	r3, r5
			y0 = tmp;
 8000e14:	0015      	movs	r5, r2
			y1 = y0;
 8000e16:	9301      	str	r3, [sp, #4]
		if (x1 < x0) {
 8000e18:	1c23      	adds	r3, r4, #0
 8000e1a:	4544      	cmp	r4, r8
 8000e1c:	d900      	bls.n	8000e20 <SSD1306_DrawLine+0x114>
 8000e1e:	4643      	mov	r3, r8
 8000e20:	b29c      	uxth	r4, r3
		for (i = y0; i <= y1; i++) {
 8000e22:	b22d      	sxth	r5, r5
 8000e24:	9e01      	ldr	r6, [sp, #4]
 8000e26:	42b5      	cmp	r5, r6
 8000e28:	dc28      	bgt.n	8000e7c <SSD1306_DrawLine+0x170>
 8000e2a:	464f      	mov	r7, r9
			SSD1306_DrawPixel(x0, i, c);
 8000e2c:	b2ad      	uxth	r5, r5
 8000e2e:	003a      	movs	r2, r7
 8000e30:	0029      	movs	r1, r5
 8000e32:	0020      	movs	r0, r4
 8000e34:	f7ff fe60 	bl	8000af8 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8000e38:	3501      	adds	r5, #1
 8000e3a:	b22d      	sxth	r5, r5
 8000e3c:	42b5      	cmp	r5, r6
 8000e3e:	ddf5      	ble.n	8000e2c <SSD1306_DrawLine+0x120>
 8000e40:	e01c      	b.n	8000e7c <SSD1306_DrawLine+0x170>
			x1 = x0;
 8000e42:	001e      	movs	r6, r3
		SSD1306_DrawPixel(x0, y0, c);
 8000e44:	464a      	mov	r2, r9
 8000e46:	0029      	movs	r1, r5
 8000e48:	0020      	movs	r0, r4
 8000e4a:	f7ff fe55 	bl	8000af8 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000e4e:	45a0      	cmp	r8, r4
 8000e50:	d011      	beq.n	8000e76 <SSD1306_DrawLine+0x16a>
		if (e2 > -dx) {
 8000e52:	0033      	movs	r3, r6
 8000e54:	455e      	cmp	r6, fp
 8000e56:	dd05      	ble.n	8000e64 <SSD1306_DrawLine+0x158>
			err -= dy;
 8000e58:	1bf3      	subs	r3, r6, r7
 8000e5a:	b21b      	sxth	r3, r3
			x0 += sx;
 8000e5c:	9a03      	ldr	r2, [sp, #12]
 8000e5e:	4694      	mov	ip, r2
 8000e60:	4464      	add	r4, ip
 8000e62:	b2a4      	uxth	r4, r4
		} 
		if (e2 < dy) {
 8000e64:	42be      	cmp	r6, r7
 8000e66:	daec      	bge.n	8000e42 <SSD1306_DrawLine+0x136>
			err += dx;
 8000e68:	4453      	add	r3, sl
 8000e6a:	b21b      	sxth	r3, r3
			y0 += sy;
 8000e6c:	9a02      	ldr	r2, [sp, #8]
 8000e6e:	4694      	mov	ip, r2
 8000e70:	4465      	add	r5, ip
 8000e72:	b2ad      	uxth	r5, r5
 8000e74:	e7e5      	b.n	8000e42 <SSD1306_DrawLine+0x136>
		if (x0 == x1 && y0 == y1) {
 8000e76:	9b01      	ldr	r3, [sp, #4]
 8000e78:	429d      	cmp	r5, r3
 8000e7a:	d1ea      	bne.n	8000e52 <SSD1306_DrawLine+0x146>
		} 
	}
}
 8000e7c:	b005      	add	sp, #20
 8000e7e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e80:	46bb      	mov	fp, r7
 8000e82:	46b2      	mov	sl, r6
 8000e84:	46a9      	mov	r9, r5
 8000e86:	46a0      	mov	r8, r4
 8000e88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e8a <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8000e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8c:	46c6      	mov	lr, r8
 8000e8e:	b500      	push	{lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	0006      	movs	r6, r0
 8000e94:	000f      	movs	r7, r1
 8000e96:	001d      	movs	r5, r3
 8000e98:	ab08      	add	r3, sp, #32
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4698      	mov	r8, r3
	/* Check input parameters */
	if (
 8000e9e:	287f      	cmp	r0, #127	; 0x7f
 8000ea0:	d831      	bhi.n	8000f06 <SSD1306_DrawRectangle+0x7c>
		x >= SSD1306_WIDTH ||
 8000ea2:	293f      	cmp	r1, #63	; 0x3f
 8000ea4:	d82f      	bhi.n	8000f06 <SSD1306_DrawRectangle+0x7c>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8000ea6:	1883      	adds	r3, r0, r2
 8000ea8:	2b7f      	cmp	r3, #127	; 0x7f
 8000eaa:	dd02      	ble.n	8000eb2 <SSD1306_DrawRectangle+0x28>
		w = SSD1306_WIDTH - x;
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	1a12      	subs	r2, r2, r0
 8000eb0:	b292      	uxth	r2, r2
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8000eb2:	197b      	adds	r3, r7, r5
 8000eb4:	2b3f      	cmp	r3, #63	; 0x3f
 8000eb6:	dd02      	ble.n	8000ebe <SSD1306_DrawRectangle+0x34>
		h = SSD1306_HEIGHT - y;
 8000eb8:	2540      	movs	r5, #64	; 0x40
 8000eba:	1bed      	subs	r5, r5, r7
 8000ebc:	b2ad      	uxth	r5, r5
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8000ebe:	1992      	adds	r2, r2, r6
 8000ec0:	b294      	uxth	r4, r2
 8000ec2:	4643      	mov	r3, r8
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	003b      	movs	r3, r7
 8000ec8:	0022      	movs	r2, r4
 8000eca:	0039      	movs	r1, r7
 8000ecc:	0030      	movs	r0, r6
 8000ece:	f7ff ff1d 	bl	8000d0c <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8000ed2:	19ed      	adds	r5, r5, r7
 8000ed4:	b2ad      	uxth	r5, r5
 8000ed6:	4643      	mov	r3, r8
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	002b      	movs	r3, r5
 8000edc:	0022      	movs	r2, r4
 8000ede:	0029      	movs	r1, r5
 8000ee0:	0030      	movs	r0, r6
 8000ee2:	f7ff ff13 	bl	8000d0c <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8000ee6:	4643      	mov	r3, r8
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	002b      	movs	r3, r5
 8000eec:	0032      	movs	r2, r6
 8000eee:	0039      	movs	r1, r7
 8000ef0:	0030      	movs	r0, r6
 8000ef2:	f7ff ff0b 	bl	8000d0c <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8000ef6:	4643      	mov	r3, r8
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	002b      	movs	r3, r5
 8000efc:	0022      	movs	r2, r4
 8000efe:	0039      	movs	r1, r7
 8000f00:	0020      	movs	r0, r4
 8000f02:	f7ff ff03 	bl	8000d0c <SSD1306_DrawLine>
}
 8000f06:	b002      	add	sp, #8
 8000f08:	bc80      	pop	{r7}
 8000f0a:	46b8      	mov	r8, r7
 8000f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f0e <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8000f0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f10:	46d6      	mov	lr, sl
 8000f12:	464f      	mov	r7, r9
 8000f14:	4646      	mov	r6, r8
 8000f16:	b5c0      	push	{r6, r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	0006      	movs	r6, r0
 8000f1c:	4688      	mov	r8, r1
 8000f1e:	001f      	movs	r7, r3
 8000f20:	ab0a      	add	r3, sp, #40	; 0x28
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	469a      	mov	sl, r3
	uint8_t i;
	
	/* Check input parameters */
	if (
 8000f26:	287f      	cmp	r0, #127	; 0x7f
 8000f28:	d822      	bhi.n	8000f70 <SSD1306_DrawFilledRectangle+0x62>
		x >= SSD1306_WIDTH ||
 8000f2a:	293f      	cmp	r1, #63	; 0x3f
 8000f2c:	d820      	bhi.n	8000f70 <SSD1306_DrawFilledRectangle+0x62>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8000f2e:	1883      	adds	r3, r0, r2
 8000f30:	2b7f      	cmp	r3, #127	; 0x7f
 8000f32:	dd02      	ble.n	8000f3a <SSD1306_DrawFilledRectangle+0x2c>
		w = SSD1306_WIDTH - x;
 8000f34:	2280      	movs	r2, #128	; 0x80
 8000f36:	1a12      	subs	r2, r2, r0
 8000f38:	b292      	uxth	r2, r2
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	19db      	adds	r3, r3, r7
 8000f3e:	2b3f      	cmp	r3, #63	; 0x3f
 8000f40:	dd03      	ble.n	8000f4a <SSD1306_DrawFilledRectangle+0x3c>
		h = SSD1306_HEIGHT - y;
 8000f42:	2740      	movs	r7, #64	; 0x40
 8000f44:	4643      	mov	r3, r8
 8000f46:	1aff      	subs	r7, r7, r3
 8000f48:	b2bf      	uxth	r7, r7
	}
	
	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8000f4a:	2500      	movs	r5, #0
 8000f4c:	2400      	movs	r4, #0
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8000f4e:	1992      	adds	r2, r2, r6
 8000f50:	b293      	uxth	r3, r2
 8000f52:	4699      	mov	r9, r3
 8000f54:	4444      	add	r4, r8
 8000f56:	b2a1      	uxth	r1, r4
 8000f58:	4653      	mov	r3, sl
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	000b      	movs	r3, r1
 8000f5e:	464a      	mov	r2, r9
 8000f60:	0030      	movs	r0, r6
 8000f62:	f7ff fed3 	bl	8000d0c <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8000f66:	1c6c      	adds	r4, r5, #1
 8000f68:	b2e5      	uxtb	r5, r4
 8000f6a:	002c      	movs	r4, r5
 8000f6c:	42bd      	cmp	r5, r7
 8000f6e:	d9f1      	bls.n	8000f54 <SSD1306_DrawFilledRectangle+0x46>
	}
}
 8000f70:	b002      	add	sp, #8
 8000f72:	bce0      	pop	{r5, r6, r7}
 8000f74:	46ba      	mov	sl, r7
 8000f76:	46b1      	mov	r9, r6
 8000f78:	46a8      	mov	r8, r5
 8000f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f7c <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000f7c:	b530      	push	{r4, r5, lr}
 8000f7e:	b0c3      	sub	sp, #268	; 0x10c
uint8_t dt[256];
dt[0] = reg;
 8000f80:	ac02      	add	r4, sp, #8
 8000f82:	7021      	strb	r1, [r4, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d008      	beq.n	8000f9a <ssd1306_I2C_WriteMulti+0x1e>
 8000f88:	2400      	movs	r4, #0
dt[i+1] = data[i];
 8000f8a:	a902      	add	r1, sp, #8
 8000f8c:	1909      	adds	r1, r1, r4
 8000f8e:	5d15      	ldrb	r5, [r2, r4]
 8000f90:	704d      	strb	r5, [r1, #1]
for(i = 0; i < count; i++)
 8000f92:	1c61      	adds	r1, r4, #1
 8000f94:	b2cc      	uxtb	r4, r1
 8000f96:	429c      	cmp	r4, r3
 8000f98:	d3f7      	bcc.n	8000f8a <ssd1306_I2C_WriteMulti+0xe>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	b281      	uxth	r1, r0
 8000fa0:	220a      	movs	r2, #10
 8000fa2:	9200      	str	r2, [sp, #0]
 8000fa4:	aa02      	add	r2, sp, #8
 8000fa6:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <ssd1306_I2C_WriteMulti+0x34>)
 8000fa8:	f001 fdd0 	bl	8002b4c <HAL_I2C_Master_Transmit>
}
 8000fac:	b043      	add	sp, #268	; 0x10c
 8000fae:	bd30      	pop	{r4, r5, pc}
 8000fb0:	200000a0 	.word	0x200000a0

08000fb4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000fb4:	b500      	push	{lr}
 8000fb6:	b085      	sub	sp, #20
	uint8_t dt[2];
	dt[0] = reg;
 8000fb8:	466b      	mov	r3, sp
 8000fba:	7319      	strb	r1, [r3, #12]
	dt[1] = data;
 8000fbc:	735a      	strb	r2, [r3, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8000fbe:	0001      	movs	r1, r0
 8000fc0:	230a      	movs	r3, #10
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	3b08      	subs	r3, #8
 8000fc6:	aa03      	add	r2, sp, #12
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <ssd1306_I2C_Write+0x20>)
 8000fca:	f001 fdbf 	bl	8002b4c <HAL_I2C_Master_Transmit>
}
 8000fce:	b005      	add	sp, #20
 8000fd0:	bd00      	pop	{pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	200000a0 	.word	0x200000a0

08000fd8 <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 8000fd8:	b570      	push	{r4, r5, r6, lr}
	for (m = 0; m < 8; m++) {
 8000fda:	4d0e      	ldr	r5, [pc, #56]	; (8001014 <SSD1306_UpdateScreen+0x3c>)
void SSD1306_UpdateScreen(void) {
 8000fdc:	24b0      	movs	r4, #176	; 0xb0
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000fde:	0022      	movs	r2, r4
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2078      	movs	r0, #120	; 0x78
 8000fe4:	f7ff ffe6 	bl	8000fb4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2078      	movs	r0, #120	; 0x78
 8000fee:	f7ff ffe1 	bl	8000fb4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2078      	movs	r0, #120	; 0x78
 8000ff8:	f7ff ffdc 	bl	8000fb4 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	002a      	movs	r2, r5
 8001000:	2140      	movs	r1, #64	; 0x40
 8001002:	2078      	movs	r0, #120	; 0x78
 8001004:	f7ff ffba 	bl	8000f7c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001008:	3401      	adds	r4, #1
 800100a:	b2e4      	uxtb	r4, r4
 800100c:	3580      	adds	r5, #128	; 0x80
 800100e:	2cb8      	cmp	r4, #184	; 0xb8
 8001010:	d1e5      	bne.n	8000fde <SSD1306_UpdateScreen+0x6>
}
 8001012:	bd70      	pop	{r4, r5, r6, pc}
 8001014:	20000100 	.word	0x20000100

08001018 <SSD1306_Clear>:
{
 8001018:	b510      	push	{r4, lr}
	SSD1306_Fill (0);
 800101a:	2000      	movs	r0, #0
 800101c:	f7ff fd5c 	bl	8000ad8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001020:	f7ff ffda 	bl	8000fd8 <SSD1306_UpdateScreen>
}
 8001024:	bd10      	pop	{r4, pc}
	...

08001028 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8001028:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800102a:	4b56      	ldr	r3, [pc, #344]	; (8001184 <SSD1306_Init+0x15c>)
 800102c:	2201      	movs	r2, #1
 800102e:	2178      	movs	r1, #120	; 0x78
 8001030:	4855      	ldr	r0, [pc, #340]	; (8001188 <SSD1306_Init+0x160>)
 8001032:	f001 fe53 	bl	8002cdc <HAL_I2C_IsDeviceReady>
 8001036:	2800      	cmp	r0, #0
 8001038:	d000      	beq.n	800103c <SSD1306_Init+0x14>
 800103a:	e0a1      	b.n	8001180 <SSD1306_Init+0x158>
 800103c:	4b53      	ldr	r3, [pc, #332]	; (800118c <SSD1306_Init+0x164>)
	while(p>0)
 800103e:	3b01      	subs	r3, #1
 8001040:	2b00      	cmp	r3, #0
 8001042:	d1fc      	bne.n	800103e <SSD1306_Init+0x16>
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001044:	22ae      	movs	r2, #174	; 0xae
 8001046:	2100      	movs	r1, #0
 8001048:	2078      	movs	r0, #120	; 0x78
 800104a:	f7ff ffb3 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800104e:	2220      	movs	r2, #32
 8001050:	2100      	movs	r1, #0
 8001052:	2078      	movs	r0, #120	; 0x78
 8001054:	f7ff ffae 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001058:	2210      	movs	r2, #16
 800105a:	2100      	movs	r1, #0
 800105c:	2078      	movs	r0, #120	; 0x78
 800105e:	f7ff ffa9 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001062:	22b0      	movs	r2, #176	; 0xb0
 8001064:	2100      	movs	r1, #0
 8001066:	2078      	movs	r0, #120	; 0x78
 8001068:	f7ff ffa4 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800106c:	22c8      	movs	r2, #200	; 0xc8
 800106e:	2100      	movs	r1, #0
 8001070:	2078      	movs	r0, #120	; 0x78
 8001072:	f7ff ff9f 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	2078      	movs	r0, #120	; 0x78
 800107c:	f7ff ff9a 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001080:	2210      	movs	r2, #16
 8001082:	2100      	movs	r1, #0
 8001084:	2078      	movs	r0, #120	; 0x78
 8001086:	f7ff ff95 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800108a:	2240      	movs	r2, #64	; 0x40
 800108c:	2100      	movs	r1, #0
 800108e:	2078      	movs	r0, #120	; 0x78
 8001090:	f7ff ff90 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001094:	2281      	movs	r2, #129	; 0x81
 8001096:	2100      	movs	r1, #0
 8001098:	2078      	movs	r0, #120	; 0x78
 800109a:	f7ff ff8b 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800109e:	22ff      	movs	r2, #255	; 0xff
 80010a0:	2100      	movs	r1, #0
 80010a2:	2078      	movs	r0, #120	; 0x78
 80010a4:	f7ff ff86 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80010a8:	22a1      	movs	r2, #161	; 0xa1
 80010aa:	2100      	movs	r1, #0
 80010ac:	2078      	movs	r0, #120	; 0x78
 80010ae:	f7ff ff81 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80010b2:	22a6      	movs	r2, #166	; 0xa6
 80010b4:	2100      	movs	r1, #0
 80010b6:	2078      	movs	r0, #120	; 0x78
 80010b8:	f7ff ff7c 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80010bc:	22a8      	movs	r2, #168	; 0xa8
 80010be:	2100      	movs	r1, #0
 80010c0:	2078      	movs	r0, #120	; 0x78
 80010c2:	f7ff ff77 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80010c6:	223f      	movs	r2, #63	; 0x3f
 80010c8:	2100      	movs	r1, #0
 80010ca:	2078      	movs	r0, #120	; 0x78
 80010cc:	f7ff ff72 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80010d0:	22a4      	movs	r2, #164	; 0xa4
 80010d2:	2100      	movs	r1, #0
 80010d4:	2078      	movs	r0, #120	; 0x78
 80010d6:	f7ff ff6d 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80010da:	22d3      	movs	r2, #211	; 0xd3
 80010dc:	2100      	movs	r1, #0
 80010de:	2078      	movs	r0, #120	; 0x78
 80010e0:	f7ff ff68 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80010e4:	2200      	movs	r2, #0
 80010e6:	2100      	movs	r1, #0
 80010e8:	2078      	movs	r0, #120	; 0x78
 80010ea:	f7ff ff63 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80010ee:	22d5      	movs	r2, #213	; 0xd5
 80010f0:	2100      	movs	r1, #0
 80010f2:	2078      	movs	r0, #120	; 0x78
 80010f4:	f7ff ff5e 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80010f8:	22f0      	movs	r2, #240	; 0xf0
 80010fa:	2100      	movs	r1, #0
 80010fc:	2078      	movs	r0, #120	; 0x78
 80010fe:	f7ff ff59 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001102:	22d9      	movs	r2, #217	; 0xd9
 8001104:	2100      	movs	r1, #0
 8001106:	2078      	movs	r0, #120	; 0x78
 8001108:	f7ff ff54 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800110c:	2222      	movs	r2, #34	; 0x22
 800110e:	2100      	movs	r1, #0
 8001110:	2078      	movs	r0, #120	; 0x78
 8001112:	f7ff ff4f 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001116:	22da      	movs	r2, #218	; 0xda
 8001118:	2100      	movs	r1, #0
 800111a:	2078      	movs	r0, #120	; 0x78
 800111c:	f7ff ff4a 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001120:	2212      	movs	r2, #18
 8001122:	2100      	movs	r1, #0
 8001124:	2078      	movs	r0, #120	; 0x78
 8001126:	f7ff ff45 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800112a:	22db      	movs	r2, #219	; 0xdb
 800112c:	2100      	movs	r1, #0
 800112e:	2078      	movs	r0, #120	; 0x78
 8001130:	f7ff ff40 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001134:	2220      	movs	r2, #32
 8001136:	2100      	movs	r1, #0
 8001138:	2078      	movs	r0, #120	; 0x78
 800113a:	f7ff ff3b 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800113e:	228d      	movs	r2, #141	; 0x8d
 8001140:	2100      	movs	r1, #0
 8001142:	2078      	movs	r0, #120	; 0x78
 8001144:	f7ff ff36 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001148:	2214      	movs	r2, #20
 800114a:	2100      	movs	r1, #0
 800114c:	2078      	movs	r0, #120	; 0x78
 800114e:	f7ff ff31 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001152:	22af      	movs	r2, #175	; 0xaf
 8001154:	2100      	movs	r1, #0
 8001156:	2078      	movs	r0, #120	; 0x78
 8001158:	f7ff ff2c 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800115c:	222e      	movs	r2, #46	; 0x2e
 800115e:	2100      	movs	r1, #0
 8001160:	2078      	movs	r0, #120	; 0x78
 8001162:	f7ff ff27 	bl	8000fb4 <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001166:	2000      	movs	r0, #0
 8001168:	f7ff fcb6 	bl	8000ad8 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 800116c:	f7ff ff34 	bl	8000fd8 <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 8001170:	4b07      	ldr	r3, [pc, #28]	; (8001190 <SSD1306_Init+0x168>)
 8001172:	2200      	movs	r2, #0
 8001174:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001176:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8001178:	3201      	adds	r2, #1
 800117a:	715a      	strb	r2, [r3, #5]
	return 1;
 800117c:	2001      	movs	r0, #1
}
 800117e:	bd10      	pop	{r4, pc}
		return 0;
 8001180:	2000      	movs	r0, #0
 8001182:	e7fc      	b.n	800117e <SSD1306_Init+0x156>
 8001184:	00004e20 	.word	0x00004e20
 8001188:	200000a0 	.word	0x200000a0
 800118c:	000009c4 	.word	0x000009c4
 8001190:	200000f8 	.word	0x200000f8

08001194 <SSD1306_SetContrast>:
void SSD1306_SetContrast(const uint8_t value) {
 8001194:	b510      	push	{r4, lr}
 8001196:	0004      	movs	r4, r0
    SSD1306_WRITECOMMAND(kSetContrastControlRegister);
 8001198:	2281      	movs	r2, #129	; 0x81
 800119a:	2100      	movs	r1, #0
 800119c:	2078      	movs	r0, #120	; 0x78
 800119e:	f7ff ff09 	bl	8000fb4 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(value);
 80011a2:	0022      	movs	r2, r4
 80011a4:	2100      	movs	r1, #0
 80011a6:	2078      	movs	r0, #120	; 0x78
 80011a8:	f7ff ff04 	bl	8000fb4 <ssd1306_I2C_Write>
}
 80011ac:	bd10      	pop	{r4, pc}
	...

080011b0 <New_Task_Element>:
		}
	}
}

void New_Task_Element(void)
{
 80011b0:	b530      	push	{r4, r5, lr}
 80011b2:	b083      	sub	sp, #12
	bool color = 0;

	if ((g_projectSelect + 3) % 2)
 80011b4:	4b15      	ldr	r3, [pc, #84]	; (800120c <New_Task_Element+0x5c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	07db      	lsls	r3, r3, #31
 80011ba:	d41d      	bmi.n	80011f8 <New_Task_Element+0x48>
	{
		SSD1306_DrawFilledRectangle(5, 25, 56, 47, 1);
 80011bc:	2301      	movs	r3, #1
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	332e      	adds	r3, #46	; 0x2e
 80011c2:	2238      	movs	r2, #56	; 0x38
 80011c4:	2119      	movs	r1, #25
 80011c6:	2005      	movs	r0, #5
 80011c8:	f7ff fea1 	bl	8000f0e <SSD1306_DrawFilledRectangle>
		color = 0;
 80011cc:	2500      	movs	r5, #0
	else
	{
		SSD1306_DrawRectangle(5, 25, 56, 47, 1);
		color = 1;
	}
	SSD1306_GotoXY(18, 33);
 80011ce:	2121      	movs	r1, #33	; 0x21
 80011d0:	2012      	movs	r0, #18
 80011d2:	f7ff fd15 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts("Nowe", &Font_7x10, color);
 80011d6:	4c0e      	ldr	r4, [pc, #56]	; (8001210 <New_Task_Element+0x60>)
 80011d8:	002a      	movs	r2, r5
 80011da:	0021      	movs	r1, r4
 80011dc:	480d      	ldr	r0, [pc, #52]	; (8001214 <New_Task_Element+0x64>)
 80011de:	f7ff fd81 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(9, 46);
 80011e2:	212e      	movs	r1, #46	; 0x2e
 80011e4:	2009      	movs	r0, #9
 80011e6:	f7ff fd0b 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts("zadanie", &Font_7x10, color);
 80011ea:	002a      	movs	r2, r5
 80011ec:	0021      	movs	r1, r4
 80011ee:	480a      	ldr	r0, [pc, #40]	; (8001218 <New_Task_Element+0x68>)
 80011f0:	f7ff fd78 	bl	8000ce4 <SSD1306_Puts>
}
 80011f4:	b003      	add	sp, #12
 80011f6:	bd30      	pop	{r4, r5, pc}
		SSD1306_DrawRectangle(5, 25, 56, 47, 1);
 80011f8:	2301      	movs	r3, #1
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	332e      	adds	r3, #46	; 0x2e
 80011fe:	2238      	movs	r2, #56	; 0x38
 8001200:	2119      	movs	r1, #25
 8001202:	2005      	movs	r0, #5
 8001204:	f7ff fe41 	bl	8000e8a <SSD1306_DrawRectangle>
		color = 1;
 8001208:	2501      	movs	r5, #1
 800120a:	e7e0      	b.n	80011ce <New_Task_Element+0x1e>
 800120c:	20000635 	.word	0x20000635
 8001210:	2000000c 	.word	0x2000000c
 8001214:	080052f4 	.word	0x080052f4
 8001218:	080052fc 	.word	0x080052fc

0800121c <Show_Project_Tasks>:

// project tasks list - 12
// -------------------------------------------------------------------------------------

void Show_Project_Tasks(ProjectManager * details)
{
 800121c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800121e:	b085      	sub	sp, #20
 8001220:	0004      	movs	r4, r0
	char valueToken[10];

	SSD1306_GotoXY(0, 31);
 8001222:	211f      	movs	r1, #31
 8001224:	2000      	movs	r0, #0
 8001226:	f7ff fceb 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_TURNS_LABEL, &Font_7x10, 1);
 800122a:	4d1d      	ldr	r5, [pc, #116]	; (80012a0 <Show_Project_Tasks+0x84>)
 800122c:	2201      	movs	r2, #1
 800122e:	0029      	movs	r1, r5
 8001230:	481c      	ldr	r0, [pc, #112]	; (80012a4 <Show_Project_Tasks+0x88>)
 8001232:	f7ff fd57 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(70, 31);
 8001236:	211f      	movs	r1, #31
 8001238:	2046      	movs	r0, #70	; 0x46
 800123a:	f7ff fce1 	bl	8000c00 <SSD1306_GotoXY>
	sprintf(valueToken, "%i", details->turns[g_taskStep]);
 800123e:	4f1a      	ldr	r7, [pc, #104]	; (80012a8 <Show_Project_Tasks+0x8c>)
 8001240:	783b      	ldrb	r3, [r7, #0]
 8001242:	330c      	adds	r3, #12
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	18e3      	adds	r3, r4, r3
 8001248:	885a      	ldrh	r2, [r3, #2]
 800124a:	4e18      	ldr	r6, [pc, #96]	; (80012ac <Show_Project_Tasks+0x90>)
 800124c:	0031      	movs	r1, r6
 800124e:	a801      	add	r0, sp, #4
 8001250:	f003 fba6 	bl	80049a0 <siprintf>
	SSD1306_Puts(valueToken, &Font_7x10, 1);
 8001254:	2201      	movs	r2, #1
 8001256:	0029      	movs	r1, r5
 8001258:	a801      	add	r0, sp, #4
 800125a:	f7ff fd43 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(0, 42);
 800125e:	212a      	movs	r1, #42	; 0x2a
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff fccd 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_DIAMETER_LABEL, &Font_7x10, 1);
 8001266:	2201      	movs	r2, #1
 8001268:	0029      	movs	r1, r5
 800126a:	4811      	ldr	r0, [pc, #68]	; (80012b0 <Show_Project_Tasks+0x94>)
 800126c:	f7ff fd3a 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(70, 42);
 8001270:	212a      	movs	r1, #42	; 0x2a
 8001272:	2046      	movs	r0, #70	; 0x46
 8001274:	f7ff fcc4 	bl	8000c00 <SSD1306_GotoXY>
	sprintf(valueToken, "%i", details->diameter[g_taskStep]);
 8001278:	7838      	ldrb	r0, [r7, #0]
 800127a:	3014      	adds	r0, #20
 800127c:	0040      	lsls	r0, r0, #1
 800127e:	1820      	adds	r0, r4, r0
 8001280:	88c2      	ldrh	r2, [r0, #6]
 8001282:	0031      	movs	r1, r6
 8001284:	a801      	add	r0, sp, #4
 8001286:	f003 fb8b 	bl	80049a0 <siprintf>
	SSD1306_Puts(valueToken, &Font_7x10, 1);
 800128a:	2201      	movs	r2, #1
 800128c:	0029      	movs	r1, r5
 800128e:	a801      	add	r0, sp, #4
 8001290:	f7ff fd28 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(0, 53);
 8001294:	2135      	movs	r1, #53	; 0x35
 8001296:	2000      	movs	r0, #0
 8001298:	f7ff fcb2 	bl	8000c00 <SSD1306_GotoXY>
}
 800129c:	b005      	add	sp, #20
 800129e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a0:	2000000c 	.word	0x2000000c
 80012a4:	08005304 	.word	0x08005304
 80012a8:	20000637 	.word	0x20000637
 80012ac:	0800530c 	.word	0x0800530c
 80012b0:	08005310 	.word	0x08005310

080012b4 <Move_Marker>:
	Draw_Changing_Value_Marker(margin, 39);
}

void Move_Marker(uint8_t range)
{
	markerPosition++;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <Move_Marker+0x1c>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	3301      	adds	r3, #1
 80012ba:	b25b      	sxtb	r3, r3
	if(markerPosition >= range) {markerPosition = 0;}
 80012bc:	4283      	cmp	r3, r0
 80012be:	da02      	bge.n	80012c6 <Move_Marker+0x12>
	markerPosition++;
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <Move_Marker+0x1c>)
 80012c2:	7013      	strb	r3, [r2, #0]
 80012c4:	e002      	b.n	80012cc <Move_Marker+0x18>
	if(markerPosition >= range) {markerPosition = 0;}
 80012c6:	4b02      	ldr	r3, [pc, #8]	; (80012d0 <Move_Marker+0x1c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
}
 80012cc:	4770      	bx	lr
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	20000639 	.word	0x20000639

080012d4 <Array_To_Int_Change_Value>:
	if (value > max){value = valueToken;}
	Int_To_Array_Change_Value(value);
}

uint16_t Array_To_Int_Change_Value(void)
{
 80012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d6:	b083      	sub	sp, #12
 80012d8:	2201      	movs	r2, #1
 80012da:	2100      	movs	r1, #0
	volatile uint16_t expo;
	uint16_t value = 0;
 80012dc:	2000      	movs	r0, #0

	for (uint8_t i = 0; i <= 3; i++)
	{
		if (!i){expo = 1;}
		else {expo *= 10;}
 80012de:	466b      	mov	r3, sp
 80012e0:	1d9c      	adds	r4, r3, #6
		value = value + (expo * arrayToken[i]);
 80012e2:	4d10      	ldr	r5, [pc, #64]	; (8001324 <Array_To_Int_Change_Value+0x50>)
		if (!i){expo = 1;}
 80012e4:	2701      	movs	r7, #1
 80012e6:	e00a      	b.n	80012fe <Array_To_Int_Change_Value+0x2a>
 80012e8:	8027      	strh	r7, [r4, #0]
		value = value + (expo * arrayToken[i]);
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <Array_To_Int_Change_Value+0x50>)
 80012ec:	5c5e      	ldrb	r6, [r3, r1]
 80012ee:	b276      	sxtb	r6, r6
 80012f0:	8823      	ldrh	r3, [r4, #0]
 80012f2:	4373      	muls	r3, r6
 80012f4:	18c0      	adds	r0, r0, r3
 80012f6:	b280      	uxth	r0, r0
	for (uint8_t i = 0; i <= 3; i++)
 80012f8:	3101      	adds	r1, #1
 80012fa:	3201      	adds	r2, #1
 80012fc:	b2d2      	uxtb	r2, r2
		if (!i){expo = 1;}
 80012fe:	b2cb      	uxtb	r3, r1
 8001300:	2b00      	cmp	r3, #0
 8001302:	d0f1      	beq.n	80012e8 <Array_To_Int_Change_Value+0x14>
		else {expo *= 10;}
 8001304:	8823      	ldrh	r3, [r4, #0]
 8001306:	009e      	lsls	r6, r3, #2
 8001308:	199b      	adds	r3, r3, r6
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	b29b      	uxth	r3, r3
 800130e:	8023      	strh	r3, [r4, #0]
		value = value + (expo * arrayToken[i]);
 8001310:	5c6e      	ldrb	r6, [r5, r1]
 8001312:	b276      	sxtb	r6, r6
 8001314:	8823      	ldrh	r3, [r4, #0]
 8001316:	4373      	muls	r3, r6
 8001318:	18c0      	adds	r0, r0, r3
 800131a:	b280      	uxth	r0, r0
	for (uint8_t i = 0; i <= 3; i++)
 800131c:	2a03      	cmp	r2, #3
 800131e:	d9eb      	bls.n	80012f8 <Array_To_Int_Change_Value+0x24>
	}
	return value;
}
 8001320:	b003      	add	sp, #12
 8001322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001324:	20000630 	.word	0x20000630

08001328 <Int_To_Array_Change_Value>:

void Int_To_Array_Change_Value(uint16_t value)
{
 8001328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800132a:	46c6      	mov	lr, r8
 800132c:	b500      	push	{lr}
 800132e:	b082      	sub	sp, #8
 8001330:	4680      	mov	r8, r0
 8001332:	2601      	movs	r6, #1
 8001334:	2700      	movs	r7, #0
	volatile uint16_t expo;

	for (uint8_t i = 0; i <= 3; i++)
	{
		if (!i){expo = 1;}
		else {expo *= 10;}
 8001336:	466b      	mov	r3, sp
 8001338:	1d9c      	adds	r4, r3, #6
		if (!i){expo = 1;}
 800133a:	2501      	movs	r5, #1
 800133c:	e00f      	b.n	800135e <Int_To_Array_Change_Value+0x36>
 800133e:	8025      	strh	r5, [r4, #0]
		arrayToken[i] = (value / expo) % 10;
 8001340:	8821      	ldrh	r1, [r4, #0]
 8001342:	b289      	uxth	r1, r1
 8001344:	4640      	mov	r0, r8
 8001346:	f7fe fee9 	bl	800011c <__udivsi3>
 800134a:	b280      	uxth	r0, r0
 800134c:	210a      	movs	r1, #10
 800134e:	f7fe ff6b 	bl	8000228 <__aeabi_uidivmod>
 8001352:	b249      	sxtb	r1, r1
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <Int_To_Array_Change_Value+0x6c>)
 8001356:	55d9      	strb	r1, [r3, r7]
	for (uint8_t i = 0; i <= 3; i++)
 8001358:	3701      	adds	r7, #1
 800135a:	3601      	adds	r6, #1
 800135c:	b2f6      	uxtb	r6, r6
		if (!i){expo = 1;}
 800135e:	b2fb      	uxtb	r3, r7
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0ec      	beq.n	800133e <Int_To_Array_Change_Value+0x16>
		else {expo *= 10;}
 8001364:	8823      	ldrh	r3, [r4, #0]
 8001366:	009a      	lsls	r2, r3, #2
 8001368:	189b      	adds	r3, r3, r2
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	b29b      	uxth	r3, r3
 800136e:	8023      	strh	r3, [r4, #0]
		arrayToken[i] = (value / expo) % 10;
 8001370:	8821      	ldrh	r1, [r4, #0]
 8001372:	b289      	uxth	r1, r1
 8001374:	4640      	mov	r0, r8
 8001376:	f7fe fed1 	bl	800011c <__udivsi3>
 800137a:	b280      	uxth	r0, r0
 800137c:	210a      	movs	r1, #10
 800137e:	f7fe ff53 	bl	8000228 <__aeabi_uidivmod>
 8001382:	b249      	sxtb	r1, r1
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <Int_To_Array_Change_Value+0x6c>)
 8001386:	55d9      	strb	r1, [r3, r7]
	for (uint8_t i = 0; i <= 3; i++)
 8001388:	2e03      	cmp	r6, #3
 800138a:	d9e5      	bls.n	8001358 <Int_To_Array_Change_Value+0x30>
	}
}
 800138c:	b002      	add	sp, #8
 800138e:	bc80      	pop	{r7}
 8001390:	46b8      	mov	r8, r7
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001394:	20000630 	.word	0x20000630

08001398 <Change_Value>:
{
 8001398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139a:	46d6      	mov	lr, sl
 800139c:	464f      	mov	r7, r9
 800139e:	4646      	mov	r6, r8
 80013a0:	b5c0      	push	{r6, r7, lr}
 80013a2:	4681      	mov	r9, r0
 80013a4:	000d      	movs	r5, r1
 80013a6:	4690      	mov	r8, r2
 80013a8:	469a      	mov	sl, r3
	uint16_t valueToken = Array_To_Int_Change_Value();
 80013aa:	f7ff ff93 	bl	80012d4 <Array_To_Int_Change_Value>
 80013ae:	0006      	movs	r6, r0
	for (uint8_t i = 0; i < position; i++) {expo *= 10;}
 80013b0:	2d00      	cmp	r5, #0
 80013b2:	d02d      	beq.n	8001410 <Change_Value+0x78>
 80013b4:	2300      	movs	r3, #0
	uint16_t expo 		= 1;
 80013b6:	2701      	movs	r7, #1
	for (uint8_t i = 0; i < position; i++) {expo *= 10;}
 80013b8:	00bc      	lsls	r4, r7, #2
 80013ba:	193c      	adds	r4, r7, r4
 80013bc:	0064      	lsls	r4, r4, #1
 80013be:	b2a7      	uxth	r7, r4
 80013c0:	3301      	adds	r3, #1
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	429d      	cmp	r5, r3
 80013c6:	d1f7      	bne.n	80013b8 <Change_Value+0x20>
	uint8_t overflowFlag = arrayToken[position] = (valueToken / expo) % 10; // okrela warto cyfry nad markerem wyboru
 80013c8:	0039      	movs	r1, r7
 80013ca:	0030      	movs	r0, r6
 80013cc:	f7fe fea6 	bl	800011c <__udivsi3>
 80013d0:	b280      	uxth	r0, r0
 80013d2:	210a      	movs	r1, #10
 80013d4:	f7fe ff28 	bl	8000228 <__aeabi_uidivmod>
 80013d8:	b24a      	sxtb	r2, r1
 80013da:	4b15      	ldr	r3, [pc, #84]	; (8001430 <Change_Value+0x98>)
 80013dc:	555a      	strb	r2, [r3, r5]
 80013de:	b2c9      	uxtb	r1, r1
	if (set)
 80013e0:	464b      	mov	r3, r9
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d019      	beq.n	800141a <Change_Value+0x82>
		if (overflowFlag >= 9) value = valueToken - (expo * 9);
 80013e6:	2908      	cmp	r1, #8
 80013e8:	d914      	bls.n	8001414 <Change_Value+0x7c>
 80013ea:	037c      	lsls	r4, r7, #13
 80013ec:	1be4      	subs	r4, r4, r7
 80013ee:	00e4      	lsls	r4, r4, #3
 80013f0:	1be0      	subs	r0, r4, r7
 80013f2:	1830      	adds	r0, r6, r0
 80013f4:	b280      	uxth	r0, r0
	if (value < min){value = valueToken;}
 80013f6:	4540      	cmp	r0, r8
 80013f8:	d200      	bcs.n	80013fc <Change_Value+0x64>
 80013fa:	0030      	movs	r0, r6
	if (value > max){value = valueToken;}
 80013fc:	4550      	cmp	r0, sl
 80013fe:	d900      	bls.n	8001402 <Change_Value+0x6a>
 8001400:	0030      	movs	r0, r6
	Int_To_Array_Change_Value(value);
 8001402:	f7ff ff91 	bl	8001328 <Int_To_Array_Change_Value>
}
 8001406:	bce0      	pop	{r5, r6, r7}
 8001408:	46ba      	mov	sl, r7
 800140a:	46b1      	mov	r9, r6
 800140c:	46a8      	mov	r8, r5
 800140e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint16_t expo 		= 1;
 8001410:	2701      	movs	r7, #1
 8001412:	e7d9      	b.n	80013c8 <Change_Value+0x30>
		else value = valueToken + expo;
 8001414:	19f7      	adds	r7, r6, r7
 8001416:	b2b8      	uxth	r0, r7
 8001418:	e7ed      	b.n	80013f6 <Change_Value+0x5e>
		if (overflowFlag <= 0) value = valueToken + (expo * 9);
 800141a:	2900      	cmp	r1, #0
 800141c:	d104      	bne.n	8001428 <Change_Value+0x90>
 800141e:	00fc      	lsls	r4, r7, #3
 8001420:	193c      	adds	r4, r7, r4
 8001422:	1934      	adds	r4, r6, r4
 8001424:	b2a0      	uxth	r0, r4
 8001426:	e7e6      	b.n	80013f6 <Change_Value+0x5e>
		else value = valueToken - expo;
 8001428:	1bf0      	subs	r0, r6, r7
 800142a:	b280      	uxth	r0, r0
 800142c:	e7e3      	b.n	80013f6 <Change_Value+0x5e>
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	20000630 	.word	0x20000630

08001434 <Save_Set_Value>:

void Save_Set_Value(uint16_t value)
{
	Settings[g_workStep - 2].setValue = value;
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <Save_Set_Value+0x10>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	3b02      	subs	r3, #2
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	4a02      	ldr	r2, [pc, #8]	; (8001448 <Save_Set_Value+0x14>)
 800143e:	18d3      	adds	r3, r2, r3
 8001440:	8058      	strh	r0, [r3, #2]
}
 8001442:	4770      	bx	lr
 8001444:	20000638 	.word	0x20000638
 8001448:	20000610 	.word	0x20000610

0800144c <Draw_Changing_Value_Marker>:

void Draw_Changing_Value_Marker(uint8_t width, uint8_t height)
{
 800144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (uint8_t h = 0; h < 5; h++)
 800144e:	0007      	movs	r7, r0
 8001450:	000e      	movs	r6, r1
	{
		uint8_t w = 0;
 8001452:	2500      	movs	r5, #0
 8001454:	2400      	movs	r4, #0
		while (w <= (h * 2))
		{
			SSD1306_DrawPixel(((width - h) + w), height + h, 1);
 8001456:	1938      	adds	r0, r7, r4
 8001458:	b280      	uxth	r0, r0
 800145a:	2201      	movs	r2, #1
 800145c:	0031      	movs	r1, r6
 800145e:	f7ff fb4b 	bl	8000af8 <SSD1306_DrawPixel>
			w++;
 8001462:	3401      	adds	r4, #1
 8001464:	b2e4      	uxtb	r4, r4
		while (w <= (h * 2))
 8001466:	42ac      	cmp	r4, r5
 8001468:	ddf5      	ble.n	8001456 <Draw_Changing_Value_Marker+0xa>
	for (uint8_t h = 0; h < 5; h++)
 800146a:	3f01      	subs	r7, #1
 800146c:	b2bf      	uxth	r7, r7
 800146e:	3601      	adds	r6, #1
 8001470:	b2b6      	uxth	r6, r6
 8001472:	3502      	adds	r5, #2
 8001474:	2d0a      	cmp	r5, #10
 8001476:	d1ed      	bne.n	8001454 <Draw_Changing_Value_Marker+0x8>
		}
	}
}
 8001478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800147a <Clear_Changing_Value_Marker>:
void Clear_Changing_Value_Marker(void)
{
 800147a:	b500      	push	{lr}
 800147c:	b083      	sub	sp, #12
	SSD1306_DrawFilledRectangle(20, 39, 80, 5, 0);
 800147e:	2300      	movs	r3, #0
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	3305      	adds	r3, #5
 8001484:	2250      	movs	r2, #80	; 0x50
 8001486:	2127      	movs	r1, #39	; 0x27
 8001488:	2014      	movs	r0, #20
 800148a:	f7ff fd40 	bl	8000f0e <SSD1306_DrawFilledRectangle>
}
 800148e:	b003      	add	sp, #12
 8001490:	bd00      	pop	{pc}
	...

08001494 <Set_Marker_Position>:
{
 8001494:	b510      	push	{r4, lr}
 8001496:	0004      	movs	r4, r0
	Clear_Changing_Value_Marker();
 8001498:	f7ff ffef 	bl	800147a <Clear_Changing_Value_Marker>
	if (markerPosition >= divider)
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <Set_Marker_Position+0x30>)
 800149e:	2000      	movs	r0, #0
 80014a0:	5618      	ldrsb	r0, [r3, r0]
	uint8_t correction = 0;
 80014a2:	2200      	movs	r2, #0
	if (markerPosition >= divider)
 80014a4:	42a0      	cmp	r0, r4
 80014a6:	db00      	blt.n	80014aa <Set_Marker_Position+0x16>
		correction = 11;
 80014a8:	320b      	adds	r2, #11
	char margin = (73 - ((markerPosition * 11) + correction));
 80014aa:	0083      	lsls	r3, r0, #2
 80014ac:	18c3      	adds	r3, r0, r3
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	18c3      	adds	r3, r0, r3
 80014b2:	2049      	movs	r0, #73	; 0x49
 80014b4:	1ac0      	subs	r0, r0, r3
 80014b6:	1a80      	subs	r0, r0, r2
	Draw_Changing_Value_Marker(margin, 39);
 80014b8:	b2c0      	uxtb	r0, r0
 80014ba:	2127      	movs	r1, #39	; 0x27
 80014bc:	f7ff ffc6 	bl	800144c <Draw_Changing_Value_Marker>
}
 80014c0:	bd10      	pop	{r4, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	20000639 	.word	0x20000639

080014c8 <Clear_Value>:
void Clear_Value(void)
{
 80014c8:	b500      	push	{lr}
 80014ca:	b083      	sub	sp, #12
	SSD1306_DrawFilledRectangle(20, 20, 100, 18, 0);
 80014cc:	2300      	movs	r3, #0
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	3312      	adds	r3, #18
 80014d2:	2264      	movs	r2, #100	; 0x64
 80014d4:	2114      	movs	r1, #20
 80014d6:	2014      	movs	r0, #20
 80014d8:	f7ff fd19 	bl	8000f0e <SSD1306_DrawFilledRectangle>
}
 80014dc:	b003      	add	sp, #12
 80014de:	bd00      	pop	{pc}

080014e0 <Show_Value_Screen>:
{
 80014e0:	b530      	push	{r4, r5, lr}
 80014e2:	b089      	sub	sp, #36	; 0x24
 80014e4:	0004      	movs	r4, r0
 80014e6:	0010      	movs	r0, r2
 80014e8:	1e1d      	subs	r5, r3, #0
	if (runCount)
 80014ea:	d060      	beq.n	80015ae <Show_Value_Screen+0xce>
		markerPosition = 0;
 80014ec:	4b54      	ldr	r3, [pc, #336]	; (8001640 <Show_Value_Screen+0x160>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
		switch (type)
 80014f2:	2c02      	cmp	r4, #2
 80014f4:	d043      	beq.n	800157e <Show_Value_Screen+0x9e>
 80014f6:	d80c      	bhi.n	8001512 <Show_Value_Screen+0x32>
 80014f8:	2c00      	cmp	r4, #0
 80014fa:	d017      	beq.n	800152c <Show_Value_Screen+0x4c>
			case VAL_TYPE_CARCASS_COIL_TURNS: SSD1306_DrawBitmap(0, 0, IMG_TURNS, 128, 64, 1);
 80014fc:	2301      	movs	r3, #1
 80014fe:	9301      	str	r3, [sp, #4]
 8001500:	333f      	adds	r3, #63	; 0x3f
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	3340      	adds	r3, #64	; 0x40
 8001506:	4a4f      	ldr	r2, [pc, #316]	; (8001644 <Show_Value_Screen+0x164>)
 8001508:	2100      	movs	r1, #0
 800150a:	2000      	movs	r0, #0
 800150c:	f7ff fb1e 	bl	8000b4c <SSD1306_DrawBitmap>
				break;
 8001510:	e016      	b.n	8001540 <Show_Value_Screen+0x60>
		switch (type)
 8001512:	2c03      	cmp	r4, #3
 8001514:	d114      	bne.n	8001540 <Show_Value_Screen+0x60>
			case VAL_TYPE_WINDING_SPEED: SSD1306_DrawBitmap(0, 0, IMG_SPEED, 128, 64, 1);
 8001516:	2301      	movs	r3, #1
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	333f      	adds	r3, #63	; 0x3f
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	3340      	adds	r3, #64	; 0x40
 8001520:	4a49      	ldr	r2, [pc, #292]	; (8001648 <Show_Value_Screen+0x168>)
 8001522:	2100      	movs	r1, #0
 8001524:	2000      	movs	r0, #0
 8001526:	f7ff fb11 	bl	8000b4c <SSD1306_DrawBitmap>
				break;
 800152a:	e009      	b.n	8001540 <Show_Value_Screen+0x60>
			case VAL_TYPE_CARCASS_WIDTH: SSD1306_DrawBitmap(0, 0, IMG_WIDTH, 128, 64, 1);
 800152c:	2301      	movs	r3, #1
 800152e:	9301      	str	r3, [sp, #4]
 8001530:	333f      	adds	r3, #63	; 0x3f
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	3340      	adds	r3, #64	; 0x40
 8001536:	4a45      	ldr	r2, [pc, #276]	; (800164c <Show_Value_Screen+0x16c>)
 8001538:	2100      	movs	r1, #0
 800153a:	2000      	movs	r0, #0
 800153c:	f7ff fb06 	bl	8000b4c <SSD1306_DrawBitmap>
		if (runCount == RUN_FLAG_FIRST) Int_To_Array_Change_Value(Settings[type].minValue);
 8001540:	2d01      	cmp	r5, #1
 8001542:	d027      	beq.n	8001594 <Show_Value_Screen+0xb4>
		else if (runCount == RUN_FLAG_EDIT) Int_To_Array_Change_Value(Settings[type].setValue);
 8001544:	2d02      	cmp	r5, #2
 8001546:	d02b      	beq.n	80015a0 <Show_Value_Screen+0xc0>
	Set_Marker_Position(Settings[type].dotPosition);
 8001548:	00e2      	lsls	r2, r4, #3
 800154a:	4b41      	ldr	r3, [pc, #260]	; (8001650 <Show_Value_Screen+0x170>)
 800154c:	189b      	adds	r3, r3, r2
 800154e:	79d8      	ldrb	r0, [r3, #7]
 8001550:	f7ff ffa0 	bl	8001494 <Set_Marker_Position>
	switch (type)
 8001554:	2c02      	cmp	r4, #2
 8001556:	d065      	beq.n	8001624 <Show_Value_Screen+0x144>
 8001558:	d83c      	bhi.n	80015d4 <Show_Value_Screen+0xf4>
 800155a:	2c00      	cmp	r4, #0
 800155c:	d044      	beq.n	80015e8 <Show_Value_Screen+0x108>
		case VAL_TYPE_CARCASS_COIL_TURNS: sprintf(valueLettering, "%i%i%i%izw.", arrayToken[3], arrayToken[2], arrayToken[1], arrayToken[0]);
 800155e:	493d      	ldr	r1, [pc, #244]	; (8001654 <Show_Value_Screen+0x174>)
 8001560:	78ca      	ldrb	r2, [r1, #3]
 8001562:	b252      	sxtb	r2, r2
 8001564:	788b      	ldrb	r3, [r1, #2]
 8001566:	b25b      	sxtb	r3, r3
 8001568:	7848      	ldrb	r0, [r1, #1]
 800156a:	b240      	sxtb	r0, r0
 800156c:	7809      	ldrb	r1, [r1, #0]
 800156e:	b249      	sxtb	r1, r1
 8001570:	9101      	str	r1, [sp, #4]
 8001572:	9000      	str	r0, [sp, #0]
 8001574:	4938      	ldr	r1, [pc, #224]	; (8001658 <Show_Value_Screen+0x178>)
 8001576:	a803      	add	r0, sp, #12
 8001578:	f003 fa12 	bl	80049a0 <siprintf>
			break;
 800157c:	e043      	b.n	8001606 <Show_Value_Screen+0x126>
			case VAL_TYPE_WINDING_DIAMETER: SSD1306_DrawBitmap(0, 0, IMG_DIAMETER, 128, 64, 1);
 800157e:	2301      	movs	r3, #1
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	333f      	adds	r3, #63	; 0x3f
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	3340      	adds	r3, #64	; 0x40
 8001588:	4a34      	ldr	r2, [pc, #208]	; (800165c <Show_Value_Screen+0x17c>)
 800158a:	2100      	movs	r1, #0
 800158c:	2000      	movs	r0, #0
 800158e:	f7ff fadd 	bl	8000b4c <SSD1306_DrawBitmap>
				break;
 8001592:	e7d5      	b.n	8001540 <Show_Value_Screen+0x60>
		if (runCount == RUN_FLAG_FIRST) Int_To_Array_Change_Value(Settings[type].minValue);
 8001594:	00e3      	lsls	r3, r4, #3
 8001596:	4a2e      	ldr	r2, [pc, #184]	; (8001650 <Show_Value_Screen+0x170>)
 8001598:	5a98      	ldrh	r0, [r3, r2]
 800159a:	f7ff fec5 	bl	8001328 <Int_To_Array_Change_Value>
 800159e:	e7d3      	b.n	8001548 <Show_Value_Screen+0x68>
		else if (runCount == RUN_FLAG_EDIT) Int_To_Array_Change_Value(Settings[type].setValue);
 80015a0:	00e2      	lsls	r2, r4, #3
 80015a2:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <Show_Value_Screen+0x170>)
 80015a4:	189b      	adds	r3, r3, r2
 80015a6:	8858      	ldrh	r0, [r3, #2]
 80015a8:	f7ff febe 	bl	8001328 <Int_To_Array_Change_Value>
 80015ac:	e7cc      	b.n	8001548 <Show_Value_Screen+0x68>
		if (runMode) Change_Value(direction, markerPosition, Settings[type].minValue, Settings[type].maxValue);
 80015ae:	2900      	cmp	r1, #0
 80015b0:	d009      	beq.n	80015c6 <Show_Value_Screen+0xe6>
 80015b2:	4a27      	ldr	r2, [pc, #156]	; (8001650 <Show_Value_Screen+0x170>)
 80015b4:	00e1      	lsls	r1, r4, #3
 80015b6:	1853      	adds	r3, r2, r1
 80015b8:	889b      	ldrh	r3, [r3, #4]
 80015ba:	5a8a      	ldrh	r2, [r1, r2]
 80015bc:	4920      	ldr	r1, [pc, #128]	; (8001640 <Show_Value_Screen+0x160>)
 80015be:	7809      	ldrb	r1, [r1, #0]
 80015c0:	f7ff feea 	bl	8001398 <Change_Value>
 80015c4:	e7c0      	b.n	8001548 <Show_Value_Screen+0x68>
		else Move_Marker(Settings[type].digitsCount);
 80015c6:	00e2      	lsls	r2, r4, #3
 80015c8:	4b21      	ldr	r3, [pc, #132]	; (8001650 <Show_Value_Screen+0x170>)
 80015ca:	189b      	adds	r3, r3, r2
 80015cc:	7998      	ldrb	r0, [r3, #6]
 80015ce:	f7ff fe71 	bl	80012b4 <Move_Marker>
 80015d2:	e7b9      	b.n	8001548 <Show_Value_Screen+0x68>
	switch (type)
 80015d4:	2c03      	cmp	r4, #3
 80015d6:	d116      	bne.n	8001606 <Show_Value_Screen+0x126>
		case VAL_TYPE_WINDING_SPEED: sprintf(valueLettering, "   %i", arrayToken[0]);
 80015d8:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <Show_Value_Screen+0x174>)
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	b252      	sxtb	r2, r2
 80015de:	4920      	ldr	r1, [pc, #128]	; (8001660 <Show_Value_Screen+0x180>)
 80015e0:	a803      	add	r0, sp, #12
 80015e2:	f003 f9dd 	bl	80049a0 <siprintf>
			break;
 80015e6:	e00e      	b.n	8001606 <Show_Value_Screen+0x126>
		case VAL_TYPE_CARCASS_WIDTH: sprintf(valueLettering, "%i%i%i.%imm", arrayToken[3], arrayToken[2], arrayToken[1], arrayToken[0]);
 80015e8:	491a      	ldr	r1, [pc, #104]	; (8001654 <Show_Value_Screen+0x174>)
 80015ea:	78ca      	ldrb	r2, [r1, #3]
 80015ec:	b252      	sxtb	r2, r2
 80015ee:	788b      	ldrb	r3, [r1, #2]
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	7848      	ldrb	r0, [r1, #1]
 80015f4:	b240      	sxtb	r0, r0
 80015f6:	7809      	ldrb	r1, [r1, #0]
 80015f8:	b249      	sxtb	r1, r1
 80015fa:	9101      	str	r1, [sp, #4]
 80015fc:	9000      	str	r0, [sp, #0]
 80015fe:	4919      	ldr	r1, [pc, #100]	; (8001664 <Show_Value_Screen+0x184>)
 8001600:	a803      	add	r0, sp, #12
 8001602:	f003 f9cd 	bl	80049a0 <siprintf>
	Clear_Value();
 8001606:	f7ff ff5f 	bl	80014c8 <Clear_Value>
	SSD1306_GotoXY(25, 20);
 800160a:	2114      	movs	r1, #20
 800160c:	2019      	movs	r0, #25
 800160e:	f7ff faf7 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(valueLettering, &Font_11x18, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	4914      	ldr	r1, [pc, #80]	; (8001668 <Show_Value_Screen+0x188>)
 8001616:	a803      	add	r0, sp, #12
 8001618:	f7ff fb64 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800161c:	f7ff fcdc 	bl	8000fd8 <SSD1306_UpdateScreen>
}
 8001620:	b009      	add	sp, #36	; 0x24
 8001622:	bd30      	pop	{r4, r5, pc}
		case VAL_TYPE_WINDING_DIAMETER: sprintf(valueLettering, "~%i.%i%imm", arrayToken[2], arrayToken[1], arrayToken[0]);
 8001624:	490b      	ldr	r1, [pc, #44]	; (8001654 <Show_Value_Screen+0x174>)
 8001626:	788a      	ldrb	r2, [r1, #2]
 8001628:	b252      	sxtb	r2, r2
 800162a:	784b      	ldrb	r3, [r1, #1]
 800162c:	b25b      	sxtb	r3, r3
 800162e:	7809      	ldrb	r1, [r1, #0]
 8001630:	b249      	sxtb	r1, r1
 8001632:	9100      	str	r1, [sp, #0]
 8001634:	490d      	ldr	r1, [pc, #52]	; (800166c <Show_Value_Screen+0x18c>)
 8001636:	a803      	add	r0, sp, #12
 8001638:	f003 f9b2 	bl	80049a0 <siprintf>
			break;
 800163c:	e7e3      	b.n	8001606 <Show_Value_Screen+0x126>
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	20000639 	.word	0x20000639
 8001644:	080061e4 	.word	0x080061e4
 8001648:	08005de4 	.word	0x08005de4
 800164c:	080065e4 	.word	0x080065e4
 8001650:	20000610 	.word	0x20000610
 8001654:	20000630 	.word	0x20000630
 8001658:	08005328 	.word	0x08005328
 800165c:	080055e4 	.word	0x080055e4
 8001660:	08005340 	.word	0x08005340
 8001664:	0800531c 	.word	0x0800531c
 8001668:	20000004 	.word	0x20000004
 800166c:	08005334 	.word	0x08005334

08001670 <Show_Summary>:

// summary - 6
// -------------------------------------------------------------------------------------
void Show_Summary(void)
{
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	b091      	sub	sp, #68	; 0x44
	char width[10], turns[12],diameter[15], speed[10];
	uint8_t diameterArr[4];
	uint16_t expo = 0;

	for (uint8_t i = 0; i <= 3; i++)
 8001674:	ad02      	add	r5, sp, #8
{
 8001676:	2401      	movs	r4, #1
	uint16_t expo = 0;
 8001678:	2700      	movs	r7, #0
	{
		if (!i) expo = 1;
 800167a:	2601      	movs	r6, #1
 800167c:	e00a      	b.n	8001694 <Show_Summary+0x24>
		else expo *= 10;
		diameterArr[i] = (g_diameter_MAIN / expo) % 10;
 800167e:	4b49      	ldr	r3, [pc, #292]	; (80017a4 <Show_Summary+0x134>)
 8001680:	8818      	ldrh	r0, [r3, #0]
 8001682:	b280      	uxth	r0, r0
 8001684:	210a      	movs	r1, #10
 8001686:	f7fe fdcf 	bl	8000228 <__aeabi_uidivmod>
 800168a:	7029      	strb	r1, [r5, #0]
		if (!i) expo = 1;
 800168c:	0037      	movs	r7, r6
 800168e:	3401      	adds	r4, #1
 8001690:	b2e4      	uxtb	r4, r4
 8001692:	3501      	adds	r5, #1
 8001694:	2c01      	cmp	r4, #1
 8001696:	d0f2      	beq.n	800167e <Show_Summary+0xe>
		else expo *= 10;
 8001698:	00b9      	lsls	r1, r7, #2
 800169a:	1879      	adds	r1, r7, r1
 800169c:	0049      	lsls	r1, r1, #1
 800169e:	b28f      	uxth	r7, r1
		diameterArr[i] = (g_diameter_MAIN / expo) % 10;
 80016a0:	4b40      	ldr	r3, [pc, #256]	; (80017a4 <Show_Summary+0x134>)
 80016a2:	8818      	ldrh	r0, [r3, #0]
 80016a4:	b280      	uxth	r0, r0
 80016a6:	0039      	movs	r1, r7
 80016a8:	f7fe fd38 	bl	800011c <__udivsi3>
 80016ac:	b280      	uxth	r0, r0
 80016ae:	210a      	movs	r1, #10
 80016b0:	f7fe fdba 	bl	8000228 <__aeabi_uidivmod>
 80016b4:	7029      	strb	r1, [r5, #0]
	for (uint8_t i = 0; i <= 3; i++)
 80016b6:	2c03      	cmp	r4, #3
 80016b8:	d9e9      	bls.n	800168e <Show_Summary+0x1e>
	}
	sprintf(width, "%i.%i mm", g_width_MAIN / 10, g_width_MAIN % 10);
 80016ba:	4b3b      	ldr	r3, [pc, #236]	; (80017a8 <Show_Summary+0x138>)
 80016bc:	881d      	ldrh	r5, [r3, #0]
 80016be:	b2ad      	uxth	r5, r5
 80016c0:	8818      	ldrh	r0, [r3, #0]
 80016c2:	b280      	uxth	r0, r0
 80016c4:	210a      	movs	r1, #10
 80016c6:	f7fe fdaf 	bl	8000228 <__aeabi_uidivmod>
 80016ca:	b28c      	uxth	r4, r1
 80016cc:	210a      	movs	r1, #10
 80016ce:	0028      	movs	r0, r5
 80016d0:	f7fe fd24 	bl	800011c <__udivsi3>
 80016d4:	b282      	uxth	r2, r0
 80016d6:	0023      	movs	r3, r4
 80016d8:	4934      	ldr	r1, [pc, #208]	; (80017ac <Show_Summary+0x13c>)
 80016da:	a80d      	add	r0, sp, #52	; 0x34
 80016dc:	f003 f960 	bl	80049a0 <siprintf>
	sprintf(turns, " %i zw.", g_turns_MAIN);
 80016e0:	4b33      	ldr	r3, [pc, #204]	; (80017b0 <Show_Summary+0x140>)
 80016e2:	881a      	ldrh	r2, [r3, #0]
 80016e4:	b292      	uxth	r2, r2
 80016e6:	4933      	ldr	r1, [pc, #204]	; (80017b4 <Show_Summary+0x144>)
 80016e8:	a80a      	add	r0, sp, #40	; 0x28
 80016ea:	f003 f959 	bl	80049a0 <siprintf>
	sprintf(diameter, " %i.%i%i mm", diameterArr[2], diameterArr[1], diameterArr[0]);
 80016ee:	a902      	add	r1, sp, #8
 80016f0:	784b      	ldrb	r3, [r1, #1]
 80016f2:	788a      	ldrb	r2, [r1, #2]
 80016f4:	7809      	ldrb	r1, [r1, #0]
 80016f6:	9100      	str	r1, [sp, #0]
 80016f8:	492f      	ldr	r1, [pc, #188]	; (80017b8 <Show_Summary+0x148>)
 80016fa:	a806      	add	r0, sp, #24
 80016fc:	f003 f950 	bl	80049a0 <siprintf>
	sprintf(speed, " %i", g_speed_MAIN);
 8001700:	4b2e      	ldr	r3, [pc, #184]	; (80017bc <Show_Summary+0x14c>)
 8001702:	881a      	ldrh	r2, [r3, #0]
 8001704:	b292      	uxth	r2, r2
 8001706:	492e      	ldr	r1, [pc, #184]	; (80017c0 <Show_Summary+0x150>)
 8001708:	a803      	add	r0, sp, #12
 800170a:	f003 f949 	bl	80049a0 <siprintf>
	SSD1306_GotoXY(0, 20);
 800170e:	2114      	movs	r1, #20
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff fa75 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_WIDTH_LABEL, &Font_7x10, 1);
 8001716:	4c2b      	ldr	r4, [pc, #172]	; (80017c4 <Show_Summary+0x154>)
 8001718:	2201      	movs	r2, #1
 800171a:	0021      	movs	r1, r4
 800171c:	482a      	ldr	r0, [pc, #168]	; (80017c8 <Show_Summary+0x158>)
 800171e:	f7ff fae1 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(70, 20);
 8001722:	2114      	movs	r1, #20
 8001724:	2046      	movs	r0, #70	; 0x46
 8001726:	f7ff fa6b 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(width, &Font_7x10, 1);
 800172a:	2201      	movs	r2, #1
 800172c:	0021      	movs	r1, r4
 800172e:	a80d      	add	r0, sp, #52	; 0x34
 8001730:	f7ff fad8 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(0, 31);
 8001734:	211f      	movs	r1, #31
 8001736:	2000      	movs	r0, #0
 8001738:	f7ff fa62 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_TURNS_LABEL, &Font_7x10, 1);
 800173c:	2201      	movs	r2, #1
 800173e:	0021      	movs	r1, r4
 8001740:	4822      	ldr	r0, [pc, #136]	; (80017cc <Show_Summary+0x15c>)
 8001742:	f7ff facf 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(42, 31);
 8001746:	211f      	movs	r1, #31
 8001748:	202a      	movs	r0, #42	; 0x2a
 800174a:	f7ff fa59 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(turns, &Font_7x10, 1);
 800174e:	2201      	movs	r2, #1
 8001750:	0021      	movs	r1, r4
 8001752:	a80a      	add	r0, sp, #40	; 0x28
 8001754:	f7ff fac6 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(0, 42);
 8001758:	212a      	movs	r1, #42	; 0x2a
 800175a:	2000      	movs	r0, #0
 800175c:	f7ff fa50 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_DIAMETER_LABEL, &Font_7x10, 1);
 8001760:	2201      	movs	r2, #1
 8001762:	0021      	movs	r1, r4
 8001764:	481a      	ldr	r0, [pc, #104]	; (80017d0 <Show_Summary+0x160>)
 8001766:	f7ff fabd 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(63, 42);
 800176a:	212a      	movs	r1, #42	; 0x2a
 800176c:	203f      	movs	r0, #63	; 0x3f
 800176e:	f7ff fa47 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(diameter, &Font_7x10, 1);
 8001772:	2201      	movs	r2, #1
 8001774:	0021      	movs	r1, r4
 8001776:	a806      	add	r0, sp, #24
 8001778:	f7ff fab4 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(0, 53);
 800177c:	2135      	movs	r1, #53	; 0x35
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff fa3e 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_SPEED_LABEL, &Font_7x10, 1);
 8001784:	2201      	movs	r2, #1
 8001786:	0021      	movs	r1, r4
 8001788:	4812      	ldr	r0, [pc, #72]	; (80017d4 <Show_Summary+0x164>)
 800178a:	f7ff faab 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(63, 53);
 800178e:	2135      	movs	r1, #53	; 0x35
 8001790:	203f      	movs	r0, #63	; 0x3f
 8001792:	f7ff fa35 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(speed, &Font_7x10, 1);
 8001796:	2201      	movs	r2, #1
 8001798:	0021      	movs	r1, r4
 800179a:	a803      	add	r0, sp, #12
 800179c:	f7ff faa2 	bl	8000ce4 <SSD1306_Puts>
}
 80017a0:	b011      	add	sp, #68	; 0x44
 80017a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a4:	200000ee 	.word	0x200000ee
 80017a8:	200000f4 	.word	0x200000f4
 80017ac:	08005348 	.word	0x08005348
 80017b0:	200000f2 	.word	0x200000f2
 80017b4:	08005354 	.word	0x08005354
 80017b8:	0800535c 	.word	0x0800535c
 80017bc:	200000f0 	.word	0x200000f0
 80017c0:	08005368 	.word	0x08005368
 80017c4:	2000000c 	.word	0x2000000c
 80017c8:	0800536c 	.word	0x0800536c
 80017cc:	08005304 	.word	0x08005304
 80017d0:	08005310 	.word	0x08005310
 80017d4:	08005378 	.word	0x08005378

080017d8 <Show_Select_Boxes>:
	SSD1306_Puts(DISP_TEXT_CORRECT, &Font_7x10, color);
	if (runCount == RUN_FLAG_CONTI) SSD1306_UpdateScreen();
}

bool Show_Select_Boxes(uint8_t margin, uint8_t pointer)
{
 80017d8:	b500      	push	{lr}
 80017da:	b083      	sub	sp, #12
	pointer += 3;
 80017dc:	3103      	adds	r1, #3
 80017de:	b2c9      	uxtb	r1, r1
	if (margin == ALIGN_LEFT)
 80017e0:	2805      	cmp	r0, #5
 80017e2:	d00c      	beq.n	80017fe <Show_Select_Boxes+0x26>
			return 1;
		}
	}
	else
	{
		if (pointer % 2)
 80017e4:	07cb      	lsls	r3, r1, #31
 80017e6:	d51f      	bpl.n	8001828 <Show_Select_Boxes+0x50>
		{

			SSD1306_DrawRectangle(margin, 25, 56, 47, 1);
 80017e8:	b280      	uxth	r0, r0
 80017ea:	2301      	movs	r3, #1
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	332e      	adds	r3, #46	; 0x2e
 80017f0:	2238      	movs	r2, #56	; 0x38
 80017f2:	2119      	movs	r1, #25
 80017f4:	f7ff fb49 	bl	8000e8a <SSD1306_DrawRectangle>
			return 1;
 80017f8:	2001      	movs	r0, #1
		{
			SSD1306_DrawFilledRectangle(margin, 25, 56, 47, 1);
			return 0;
		}
	}
}
 80017fa:	b003      	add	sp, #12
 80017fc:	bd00      	pop	{pc}
		if ((pointer) % 2)
 80017fe:	07cb      	lsls	r3, r1, #31
 8001800:	d508      	bpl.n	8001814 <Show_Select_Boxes+0x3c>
			SSD1306_DrawFilledRectangle(margin, 25, 56, 47, 1);
 8001802:	2301      	movs	r3, #1
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	332e      	adds	r3, #46	; 0x2e
 8001808:	2238      	movs	r2, #56	; 0x38
 800180a:	2119      	movs	r1, #25
 800180c:	f7ff fb7f 	bl	8000f0e <SSD1306_DrawFilledRectangle>
			return 0;
 8001810:	2000      	movs	r0, #0
 8001812:	e7f2      	b.n	80017fa <Show_Select_Boxes+0x22>
			SSD1306_DrawRectangle(margin, 25, 56, 47, 1);
 8001814:	2301      	movs	r3, #1
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	332e      	adds	r3, #46	; 0x2e
 800181a:	2238      	movs	r2, #56	; 0x38
 800181c:	2119      	movs	r1, #25
 800181e:	2005      	movs	r0, #5
 8001820:	f7ff fb33 	bl	8000e8a <SSD1306_DrawRectangle>
			return 1;
 8001824:	2001      	movs	r0, #1
 8001826:	e7e8      	b.n	80017fa <Show_Select_Boxes+0x22>
			SSD1306_DrawFilledRectangle(margin, 25, 56, 47, 1);
 8001828:	b280      	uxth	r0, r0
 800182a:	2301      	movs	r3, #1
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	332e      	adds	r3, #46	; 0x2e
 8001830:	2238      	movs	r2, #56	; 0x38
 8001832:	2119      	movs	r1, #25
 8001834:	f7ff fb6b 	bl	8000f0e <SSD1306_DrawFilledRectangle>
			return 0;
 8001838:	2000      	movs	r0, #0
 800183a:	e7de      	b.n	80017fa <Show_Select_Boxes+0x22>

0800183c <Show_Project_Elements>:
{
 800183c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800183e:	0006      	movs	r6, r0
 8001840:	000c      	movs	r4, r1
	color = Show_Select_Boxes(margin, g_projectSelect);
 8001842:	4b13      	ldr	r3, [pc, #76]	; (8001890 <Show_Project_Elements+0x54>)
 8001844:	7819      	ldrb	r1, [r3, #0]
 8001846:	b2c9      	uxtb	r1, r1
 8001848:	0020      	movs	r0, r4
 800184a:	f7ff ffc5 	bl	80017d8 <Show_Select_Boxes>
 800184e:	0005      	movs	r5, r0
	margin += 4;
 8001850:	3404      	adds	r4, #4
	SSD1306_GotoXY(margin, 29);
 8001852:	b2e4      	uxtb	r4, r4
 8001854:	211d      	movs	r1, #29
 8001856:	0020      	movs	r0, r4
 8001858:	f7ff f9d2 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(details->shortName, &Font_7x10, color);
 800185c:	4f0d      	ldr	r7, [pc, #52]	; (8001894 <Show_Project_Elements+0x58>)
 800185e:	002a      	movs	r2, r5
 8001860:	0039      	movs	r1, r7
 8001862:	6870      	ldr	r0, [r6, #4]
 8001864:	f7ff fa3e 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(margin, 40);
 8001868:	2128      	movs	r1, #40	; 0x28
 800186a:	0020      	movs	r0, r4
 800186c:	f7ff f9c8 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(details->descShort_1, &Font_7x10, color);
 8001870:	002a      	movs	r2, r5
 8001872:	0039      	movs	r1, r7
 8001874:	68b0      	ldr	r0, [r6, #8]
 8001876:	f7ff fa35 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(margin, 51);
 800187a:	2133      	movs	r1, #51	; 0x33
 800187c:	0020      	movs	r0, r4
 800187e:	f7ff f9bf 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(details->descShort_2, &Font_7x10, color);
 8001882:	68f0      	ldr	r0, [r6, #12]
 8001884:	002a      	movs	r2, r5
 8001886:	0039      	movs	r1, r7
 8001888:	f7ff fa2c 	bl	8000ce4 <SSD1306_Puts>
}
 800188c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	20000635 	.word	0x20000635
 8001894:	2000000c 	.word	0x2000000c

08001898 <Show_Project_Select_Menu>:
{
 8001898:	b570      	push	{r4, r5, r6, lr}
 800189a:	b092      	sub	sp, #72	; 0x48
	uint8_t renderingBlock 	= g_projectSelect - 1;
 800189c:	4b25      	ldr	r3, [pc, #148]	; (8001934 <Show_Project_Select_Menu+0x9c>)
 800189e:	781c      	ldrb	r4, [r3, #0]
 80018a0:	b2e4      	uxtb	r4, r4
	if (g_projectSelect < 2)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d903      	bls.n	80018b2 <Show_Project_Select_Menu+0x1a>
	uint8_t renderingBlock 	= g_projectSelect - 1;
 80018aa:	3c01      	subs	r4, #1
 80018ac:	b2e4      	uxtb	r4, r4
 80018ae:	2501      	movs	r5, #1
 80018b0:	e021      	b.n	80018f6 <Show_Project_Select_Menu+0x5e>
		New_Task_Element();
 80018b2:	f7ff fc7d 	bl	80011b0 <New_Task_Element>
		ProjectManager ProjectToken = Details[0];
 80018b6:	2244      	movs	r2, #68	; 0x44
 80018b8:	491f      	ldr	r1, [pc, #124]	; (8001938 <Show_Project_Select_Menu+0xa0>)
 80018ba:	a801      	add	r0, sp, #4
 80018bc:	f003 f85e 	bl	800497c <memcpy>
		Show_Project_Elements(&ProjectToken, 68);
 80018c0:	2144      	movs	r1, #68	; 0x44
 80018c2:	a801      	add	r0, sp, #4
 80018c4:	f7ff ffba 	bl	800183c <Show_Project_Elements>
 80018c8:	e02e      	b.n	8001928 <Show_Project_Select_Menu+0x90>
				if (g_projectSelect % 2) leftMargin = ALIGN_RIGHT;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <Show_Project_Select_Menu+0x9c>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
				else leftMargin = ALIGN_LEFT;
 80018ce:	07db      	lsls	r3, r3, #31
 80018d0:	17db      	asrs	r3, r3, #31
 80018d2:	263f      	movs	r6, #63	; 0x3f
 80018d4:	401e      	ands	r6, r3
 80018d6:	3605      	adds	r6, #5
				ProjectManager ProjectToken = Details[renderingBlock];
 80018d8:	0121      	lsls	r1, r4, #4
 80018da:	1909      	adds	r1, r1, r4
 80018dc:	0089      	lsls	r1, r1, #2
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <Show_Project_Select_Menu+0xa0>)
 80018e0:	1859      	adds	r1, r3, r1
 80018e2:	2244      	movs	r2, #68	; 0x44
 80018e4:	a801      	add	r0, sp, #4
 80018e6:	f003 f849 	bl	800497c <memcpy>
				Show_Project_Elements(&ProjectToken, leftMargin);
 80018ea:	0031      	movs	r1, r6
 80018ec:	a801      	add	r0, sp, #4
 80018ee:	f7ff ffa5 	bl	800183c <Show_Project_Elements>
		while(renderingStep < 2)
 80018f2:	3501      	adds	r5, #1
 80018f4:	b2ed      	uxtb	r5, r5
			if (!renderingStep)
 80018f6:	2d01      	cmp	r5, #1
 80018f8:	d0e7      	beq.n	80018ca <Show_Project_Select_Menu+0x32>
				if (g_projectSelect % 2)
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <Show_Project_Select_Menu+0x9c>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	07db      	lsls	r3, r3, #31
 8001900:	d514      	bpl.n	800192c <Show_Project_Select_Menu+0x94>
					renderingBlock--;
 8001902:	3c01      	subs	r4, #1
 8001904:	b2e4      	uxtb	r4, r4
					leftMargin = ALIGN_LEFT;
 8001906:	2605      	movs	r6, #5
				ProjectManager ProjectToken = Details[renderingBlock];
 8001908:	0121      	lsls	r1, r4, #4
 800190a:	1909      	adds	r1, r1, r4
 800190c:	0089      	lsls	r1, r1, #2
 800190e:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <Show_Project_Select_Menu+0xa0>)
 8001910:	469c      	mov	ip, r3
 8001912:	4461      	add	r1, ip
 8001914:	2244      	movs	r2, #68	; 0x44
 8001916:	a801      	add	r0, sp, #4
 8001918:	f003 f830 	bl	800497c <memcpy>
				Show_Project_Elements(&ProjectToken, leftMargin);
 800191c:	0031      	movs	r1, r6
 800191e:	a801      	add	r0, sp, #4
 8001920:	f7ff ff8c 	bl	800183c <Show_Project_Elements>
		while(renderingStep < 2)
 8001924:	2d01      	cmp	r5, #1
 8001926:	d9e4      	bls.n	80018f2 <Show_Project_Select_Menu+0x5a>
}
 8001928:	b012      	add	sp, #72	; 0x48
 800192a:	bd70      	pop	{r4, r5, r6, pc}
					renderingBlock++;
 800192c:	3401      	adds	r4, #1
 800192e:	b2e4      	uxtb	r4, r4
					leftMargin = ALIGN_RIGHT;
 8001930:	2644      	movs	r6, #68	; 0x44
 8001932:	e7e9      	b.n	8001908 <Show_Project_Select_Menu+0x70>
 8001934:	20000635 	.word	0x20000635
 8001938:	20000500 	.word	0x20000500

0800193c <Show_Label_Bar>:

// uniwersalne
// -------------------------------------------------------------------------------------
void Show_Label_Bar(char* label)
{
 800193c:	b510      	push	{r4, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	0004      	movs	r4, r0
	SSD1306_DrawFilledRectangle(0, 0, 128, 16, 1);
 8001942:	2301      	movs	r3, #1
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	330f      	adds	r3, #15
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	2100      	movs	r1, #0
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff fade 	bl	8000f0e <SSD1306_DrawFilledRectangle>
	SSD1306_GotoXY(4, 4);
 8001952:	2104      	movs	r1, #4
 8001954:	2004      	movs	r0, #4
 8001956:	f7ff f953 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(label, &Font_7x10, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	4902      	ldr	r1, [pc, #8]	; (8001968 <Show_Label_Bar+0x2c>)
 800195e:	0020      	movs	r0, r4
 8001960:	f7ff f9c0 	bl	8000ce4 <SSD1306_Puts>
}
 8001964:	b002      	add	sp, #8
 8001966:	bd10      	pop	{r4, pc}
 8001968:	2000000c 	.word	0x2000000c

0800196c <Show_Project_Details>:
{
 800196c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800196e:	b085      	sub	sp, #20
 8001970:	0004      	movs	r4, r0
 8001972:	000d      	movs	r5, r1
	sprintf(width, "%i.%imm", details->width / 10, details->width % 10);
 8001974:	8b07      	ldrh	r7, [r0, #24]
 8001976:	210a      	movs	r1, #10
 8001978:	0038      	movs	r0, r7
 800197a:	f7fe fc55 	bl	8000228 <__aeabi_uidivmod>
 800197e:	b28e      	uxth	r6, r1
 8001980:	210a      	movs	r1, #10
 8001982:	0038      	movs	r0, r7
 8001984:	f7fe fbca 	bl	800011c <__udivsi3>
 8001988:	b282      	uxth	r2, r0
 800198a:	0033      	movs	r3, r6
 800198c:	4926      	ldr	r1, [pc, #152]	; (8001a28 <Show_Project_Details+0xbc>)
 800198e:	a801      	add	r0, sp, #4
 8001990:	f003 f806 	bl	80049a0 <siprintf>
	Show_Label_Bar(details->fullName);
 8001994:	6820      	ldr	r0, [r4, #0]
 8001996:	f7ff ffd1 	bl	800193c <Show_Label_Bar>
	SSD1306_GotoXY(0, 20);
 800199a:	2114      	movs	r1, #20
 800199c:	2000      	movs	r0, #0
 800199e:	f7ff f92f 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_DETAIL_WIDTH_LABEL, &Font_7x10, 1);
 80019a2:	4e22      	ldr	r6, [pc, #136]	; (8001a2c <Show_Project_Details+0xc0>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	0031      	movs	r1, r6
 80019a8:	4821      	ldr	r0, [pc, #132]	; (8001a30 <Show_Project_Details+0xc4>)
 80019aa:	f7ff f99b 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(70, 20);
 80019ae:	2114      	movs	r1, #20
 80019b0:	2046      	movs	r0, #70	; 0x46
 80019b2:	f7ff f925 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(width, &Font_7x10, 1);
 80019b6:	2201      	movs	r2, #1
 80019b8:	0031      	movs	r1, r6
 80019ba:	a801      	add	r0, sp, #4
 80019bc:	f7ff f992 	bl	8000ce4 <SSD1306_Puts>
	if (!list)
 80019c0:	2d00      	cmp	r5, #0
 80019c2:	d12c      	bne.n	8001a1e <Show_Project_Details+0xb2>
		SSD1306_GotoXY(0, 31);
 80019c4:	211f      	movs	r1, #31
 80019c6:	2000      	movs	r0, #0
 80019c8:	f7ff f91a 	bl	8000c00 <SSD1306_GotoXY>
		SSD1306_Puts(DISP_DETAIL_TASK_COUNT_LABEL, &Font_7x10, 1);
 80019cc:	4d17      	ldr	r5, [pc, #92]	; (8001a2c <Show_Project_Details+0xc0>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	0029      	movs	r1, r5
 80019d2:	4818      	ldr	r0, [pc, #96]	; (8001a34 <Show_Project_Details+0xc8>)
 80019d4:	f7ff f986 	bl	8000ce4 <SSD1306_Puts>
		SSD1306_GotoXY(70, 31);
 80019d8:	211f      	movs	r1, #31
 80019da:	2046      	movs	r0, #70	; 0x46
 80019dc:	f7ff f910 	bl	8000c00 <SSD1306_GotoXY>
		uint8_t count = details->taskCount;
 80019e0:	2342      	movs	r3, #66	; 0x42
		sprintf(width, "%i", count);
 80019e2:	5ce2      	ldrb	r2, [r4, r3]
 80019e4:	4914      	ldr	r1, [pc, #80]	; (8001a38 <Show_Project_Details+0xcc>)
 80019e6:	a801      	add	r0, sp, #4
 80019e8:	f002 ffda 	bl	80049a0 <siprintf>
		SSD1306_Puts(width, &Font_7x10, 1);
 80019ec:	2201      	movs	r2, #1
 80019ee:	0029      	movs	r1, r5
 80019f0:	a801      	add	r0, sp, #4
 80019f2:	f7ff f977 	bl	8000ce4 <SSD1306_Puts>
		SSD1306_GotoXY(0, 42);
 80019f6:	212a      	movs	r1, #42	; 0x2a
 80019f8:	2000      	movs	r0, #0
 80019fa:	f7ff f901 	bl	8000c00 <SSD1306_GotoXY>
		SSD1306_Puts(details->descFull_1, &Font_7x10, 1);
 80019fe:	2201      	movs	r2, #1
 8001a00:	0029      	movs	r1, r5
 8001a02:	6920      	ldr	r0, [r4, #16]
 8001a04:	f7ff f96e 	bl	8000ce4 <SSD1306_Puts>
		SSD1306_GotoXY(0, 53);
 8001a08:	2135      	movs	r1, #53	; 0x35
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f7ff f8f8 	bl	8000c00 <SSD1306_GotoXY>
		SSD1306_Puts(details->descFull_2, &Font_7x10, 1);
 8001a10:	6960      	ldr	r0, [r4, #20]
 8001a12:	2201      	movs	r2, #1
 8001a14:	0029      	movs	r1, r5
 8001a16:	f7ff f965 	bl	8000ce4 <SSD1306_Puts>
}
 8001a1a:	b005      	add	sp, #20
 8001a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else Show_Project_Tasks(details);
 8001a1e:	0020      	movs	r0, r4
 8001a20:	f7ff fbfc 	bl	800121c <Show_Project_Tasks>
}
 8001a24:	e7f9      	b.n	8001a1a <Show_Project_Details+0xae>
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	08005320 	.word	0x08005320
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	0800536c 	.word	0x0800536c
 8001a34:	08005384 	.word	0x08005384
 8001a38:	0800530c 	.word	0x0800530c

08001a3c <Clear_Content>:


void Clear_Content(void)
{
 8001a3c:	b500      	push	{lr}
 8001a3e:	b083      	sub	sp, #12
	SSD1306_DrawFilledRectangle(0, 18, 128, 46, 0);
 8001a40:	2300      	movs	r3, #0
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	332e      	adds	r3, #46	; 0x2e
 8001a46:	2280      	movs	r2, #128	; 0x80
 8001a48:	2112      	movs	r1, #18
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f7ff fa5f 	bl	8000f0e <SSD1306_DrawFilledRectangle>
}
 8001a50:	b003      	add	sp, #12
 8001a52:	bd00      	pop	{pc}

08001a54 <Show_Summary_Correctness_Query>:
{
 8001a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a56:	0005      	movs	r5, r0
 8001a58:	000c      	movs	r4, r1
	Clear_Content();
 8001a5a:	f7ff ffef 	bl	8001a3c <Clear_Content>
	if (runCount == RUN_FLAG_CONTI)
 8001a5e:	2c00      	cmp	r4, #0
 8001a60:	d157      	bne.n	8001b12 <Show_Summary_Correctness_Query+0xbe>
		if (direction) g_selector++;
 8001a62:	2d00      	cmp	r5, #0
 8001a64:	d04f      	beq.n	8001b06 <Show_Summary_Correctness_Query+0xb2>
 8001a66:	4a45      	ldr	r2, [pc, #276]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a68:	7813      	ldrb	r3, [r2, #0]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	7013      	strb	r3, [r2, #0]
		if (g_selector > 1 && g_selector < 10) g_selector = 1;
 8001a70:	4b42      	ldr	r3, [pc, #264]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d907      	bls.n	8001a8a <Show_Summary_Correctness_Query+0x36>
 8001a7a:	4b40      	ldr	r3, [pc, #256]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b09      	cmp	r3, #9
 8001a82:	d802      	bhi.n	8001a8a <Show_Summary_Correctness_Query+0x36>
 8001a84:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	701a      	strb	r2, [r3, #0]
		if (g_selector > 10) g_selector = 0;
 8001a8a:	4b3c      	ldr	r3, [pc, #240]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b0a      	cmp	r3, #10
 8001a92:	d902      	bls.n	8001a9a <Show_Summary_Correctness_Query+0x46>
 8001a94:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
	color = Show_Select_Boxes(ALIGN_LEFT, g_selector);
 8001a9a:	4f38      	ldr	r7, [pc, #224]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001a9c:	7839      	ldrb	r1, [r7, #0]
 8001a9e:	b2c9      	uxtb	r1, r1
 8001aa0:	2005      	movs	r0, #5
 8001aa2:	f7ff fe99 	bl	80017d8 <Show_Select_Boxes>
 8001aa6:	0004      	movs	r4, r0
	SSD1306_GotoXY(18, 29);
 8001aa8:	211d      	movs	r1, #29
 8001aaa:	2012      	movs	r0, #18
 8001aac:	f7ff f8a8 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_YES, &Font_11x18, color);
 8001ab0:	4e33      	ldr	r6, [pc, #204]	; (8001b80 <Show_Summary_Correctness_Query+0x12c>)
 8001ab2:	0022      	movs	r2, r4
 8001ab4:	0031      	movs	r1, r6
 8001ab6:	4833      	ldr	r0, [pc, #204]	; (8001b84 <Show_Summary_Correctness_Query+0x130>)
 8001ab8:	f7ff f914 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(28, 50);
 8001abc:	2132      	movs	r1, #50	; 0x32
 8001abe:	201c      	movs	r0, #28
 8001ac0:	f7ff f89e 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_OK, &Font_7x10, color);
 8001ac4:	4d30      	ldr	r5, [pc, #192]	; (8001b88 <Show_Summary_Correctness_Query+0x134>)
 8001ac6:	0022      	movs	r2, r4
 8001ac8:	0029      	movs	r1, r5
 8001aca:	4830      	ldr	r0, [pc, #192]	; (8001b8c <Show_Summary_Correctness_Query+0x138>)
 8001acc:	f7ff f90a 	bl	8000ce4 <SSD1306_Puts>
	color = Show_Select_Boxes(ALIGN_RIGHT, g_selector);
 8001ad0:	7839      	ldrb	r1, [r7, #0]
 8001ad2:	b2c9      	uxtb	r1, r1
 8001ad4:	2044      	movs	r0, #68	; 0x44
 8001ad6:	f7ff fe7f 	bl	80017d8 <Show_Select_Boxes>
 8001ada:	0004      	movs	r4, r0
	SSD1306_GotoXY(80, 29);
 8001adc:	211d      	movs	r1, #29
 8001ade:	2050      	movs	r0, #80	; 0x50
 8001ae0:	f7ff f88e 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_NO, &Font_11x18, color);
 8001ae4:	0022      	movs	r2, r4
 8001ae6:	0031      	movs	r1, r6
 8001ae8:	4829      	ldr	r0, [pc, #164]	; (8001b90 <Show_Summary_Correctness_Query+0x13c>)
 8001aea:	f7ff f8fb 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(76, 50);
 8001aee:	2132      	movs	r1, #50	; 0x32
 8001af0:	204c      	movs	r0, #76	; 0x4c
 8001af2:	f7ff f885 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_CORRECT, &Font_7x10, color);
 8001af6:	0022      	movs	r2, r4
 8001af8:	0029      	movs	r1, r5
 8001afa:	4826      	ldr	r0, [pc, #152]	; (8001b94 <Show_Summary_Correctness_Query+0x140>)
 8001afc:	f7ff f8f2 	bl	8000ce4 <SSD1306_Puts>
	if (runCount == RUN_FLAG_CONTI) SSD1306_UpdateScreen();
 8001b00:	f7ff fa6a 	bl	8000fd8 <SSD1306_UpdateScreen>
 8001b04:	e038      	b.n	8001b78 <Show_Summary_Correctness_Query+0x124>
		else g_selector--;
 8001b06:	4a1d      	ldr	r2, [pc, #116]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001b08:	7813      	ldrb	r3, [r2, #0]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	7013      	strb	r3, [r2, #0]
 8001b10:	e7ae      	b.n	8001a70 <Show_Summary_Correctness_Query+0x1c>
	color = Show_Select_Boxes(ALIGN_LEFT, g_selector);
 8001b12:	4f1a      	ldr	r7, [pc, #104]	; (8001b7c <Show_Summary_Correctness_Query+0x128>)
 8001b14:	7839      	ldrb	r1, [r7, #0]
 8001b16:	b2c9      	uxtb	r1, r1
 8001b18:	2005      	movs	r0, #5
 8001b1a:	f7ff fe5d 	bl	80017d8 <Show_Select_Boxes>
 8001b1e:	0004      	movs	r4, r0
	SSD1306_GotoXY(18, 29);
 8001b20:	211d      	movs	r1, #29
 8001b22:	2012      	movs	r0, #18
 8001b24:	f7ff f86c 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_YES, &Font_11x18, color);
 8001b28:	4e15      	ldr	r6, [pc, #84]	; (8001b80 <Show_Summary_Correctness_Query+0x12c>)
 8001b2a:	0022      	movs	r2, r4
 8001b2c:	0031      	movs	r1, r6
 8001b2e:	4815      	ldr	r0, [pc, #84]	; (8001b84 <Show_Summary_Correctness_Query+0x130>)
 8001b30:	f7ff f8d8 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(28, 50);
 8001b34:	2132      	movs	r1, #50	; 0x32
 8001b36:	201c      	movs	r0, #28
 8001b38:	f7ff f862 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_OK, &Font_7x10, color);
 8001b3c:	4d12      	ldr	r5, [pc, #72]	; (8001b88 <Show_Summary_Correctness_Query+0x134>)
 8001b3e:	0022      	movs	r2, r4
 8001b40:	0029      	movs	r1, r5
 8001b42:	4812      	ldr	r0, [pc, #72]	; (8001b8c <Show_Summary_Correctness_Query+0x138>)
 8001b44:	f7ff f8ce 	bl	8000ce4 <SSD1306_Puts>
	color = Show_Select_Boxes(ALIGN_RIGHT, g_selector);
 8001b48:	7839      	ldrb	r1, [r7, #0]
 8001b4a:	b2c9      	uxtb	r1, r1
 8001b4c:	2044      	movs	r0, #68	; 0x44
 8001b4e:	f7ff fe43 	bl	80017d8 <Show_Select_Boxes>
 8001b52:	0004      	movs	r4, r0
	SSD1306_GotoXY(80, 29);
 8001b54:	211d      	movs	r1, #29
 8001b56:	2050      	movs	r0, #80	; 0x50
 8001b58:	f7ff f852 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_NO, &Font_11x18, color);
 8001b5c:	0022      	movs	r2, r4
 8001b5e:	0031      	movs	r1, r6
 8001b60:	480b      	ldr	r0, [pc, #44]	; (8001b90 <Show_Summary_Correctness_Query+0x13c>)
 8001b62:	f7ff f8bf 	bl	8000ce4 <SSD1306_Puts>
	SSD1306_GotoXY(76, 50);
 8001b66:	2132      	movs	r1, #50	; 0x32
 8001b68:	204c      	movs	r0, #76	; 0x4c
 8001b6a:	f7ff f849 	bl	8000c00 <SSD1306_GotoXY>
	SSD1306_Puts(DISP_TEXT_CORRECT, &Font_7x10, color);
 8001b6e:	0022      	movs	r2, r4
 8001b70:	0029      	movs	r1, r5
 8001b72:	4808      	ldr	r0, [pc, #32]	; (8001b94 <Show_Summary_Correctness_Query+0x140>)
 8001b74:	f7ff f8b6 	bl	8000ce4 <SSD1306_Puts>
}
 8001b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	20000636 	.word	0x20000636
 8001b80:	20000004 	.word	0x20000004
 8001b84:	08005390 	.word	0x08005390
 8001b88:	2000000c 	.word	0x2000000c
 8001b8c:	08005394 	.word	0x08005394
 8001b90:	08005398 	.word	0x08005398
 8001b94:	0800539c 	.word	0x0800539c

08001b98 <Pagination_Bar>:

void Pagination_Bar(uint8_t pageBarWidth, uint8_t pageNo)
{
 8001b98:	b500      	push	{lr}
 8001b9a:	b083      	sub	sp, #12
	uint8_t pageBarMargin = pageBarWidth * pageNo;

	SSD1306_DrawFilledRectangle(pageBarMargin, 18, pageBarWidth, 3, 1);
 8001b9c:	b282      	uxth	r2, r0
	uint8_t pageBarMargin = pageBarWidth * pageNo;
 8001b9e:	4348      	muls	r0, r1
	SSD1306_DrawFilledRectangle(pageBarMargin, 18, pageBarWidth, 3, 1);
 8001ba0:	b2c0      	uxtb	r0, r0
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	3302      	adds	r3, #2
 8001ba8:	2112      	movs	r1, #18
 8001baa:	f7ff f9b0 	bl	8000f0e <SSD1306_DrawFilledRectangle>
}
 8001bae:	b003      	add	sp, #12
 8001bb0:	bd00      	pop	{pc}
	...

08001bb4 <Set_Theme>:
{
 8001bb4:	b500      	push	{lr}
 8001bb6:	b083      	sub	sp, #12
	Clear_Content();
 8001bb8:	f7ff ff40 	bl	8001a3c <Clear_Content>
	switch (g_workStep)
 8001bbc:	4b59      	ldr	r3, [pc, #356]	; (8001d24 <Set_Theme+0x170>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b3d      	cmp	r3, #61	; 0x3d
 8001bc4:	d81c      	bhi.n	8001c00 <Set_Theme+0x4c>
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4a57      	ldr	r2, [pc, #348]	; (8001d28 <Set_Theme+0x174>)
 8001bca:	58d3      	ldr	r3, [r2, r3]
 8001bcc:	469f      	mov	pc, r3
			SSD1306_DrawBitmap(0, 0, IMG_LOGO, 128, 64, 1);
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	333f      	adds	r3, #63	; 0x3f
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	3340      	adds	r3, #64	; 0x40
 8001bd8:	4a54      	ldr	r2, [pc, #336]	; (8001d2c <Set_Theme+0x178>)
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f7fe ffb5 	bl	8000b4c <SSD1306_DrawBitmap>
			SSD1306_UpdateScreen();
 8001be2:	f7ff f9f9 	bl	8000fd8 <SSD1306_UpdateScreen>
			HAL_Delay(1000);
 8001be6:	20fa      	movs	r0, #250	; 0xfa
 8001be8:	0080      	lsls	r0, r0, #2
 8001bea:	f000 fcd1 	bl	8002590 <HAL_Delay>
			SSD1306_Clear();
 8001bee:	f7ff fa13 	bl	8001018 <SSD1306_Clear>
			g_workStep++;
 8001bf2:	4a4c      	ldr	r2, [pc, #304]	; (8001d24 <Set_Theme+0x170>)
 8001bf4:	7813      	ldrb	r3, [r2, #0]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	7013      	strb	r3, [r2, #0]
			Set_Theme();
 8001bfc:	f7ff ffda 	bl	8001bb4 <Set_Theme>
	SSD1306_UpdateScreen();
 8001c00:	f7ff f9ea 	bl	8000fd8 <SSD1306_UpdateScreen>
}
 8001c04:	b003      	add	sp, #12
 8001c06:	bd00      	pop	{pc}
			Show_Label_Bar(DISP_PROJECT_LABEL);
 8001c08:	4849      	ldr	r0, [pc, #292]	; (8001d30 <Set_Theme+0x17c>)
 8001c0a:	f7ff fe97 	bl	800193c <Show_Label_Bar>
			progressBarWidth = (128 / ((G_PROJECT_COUNT + 1) / 2) + ((G_PROJECT_COUNT + 1) % 2));
 8001c0e:	4b49      	ldr	r3, [pc, #292]	; (8001d34 <Set_Theme+0x180>)
 8001c10:	2240      	movs	r2, #64	; 0x40
 8001c12:	701a      	strb	r2, [r3, #0]
			progressBarStep = g_projectSelect / 2;
 8001c14:	4b48      	ldr	r3, [pc, #288]	; (8001d38 <Set_Theme+0x184>)
 8001c16:	7819      	ldrb	r1, [r3, #0]
 8001c18:	0849      	lsrs	r1, r1, #1
 8001c1a:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <Set_Theme+0x188>)
 8001c1c:	7019      	strb	r1, [r3, #0]
			Pagination_Bar(progressBarWidth, progressBarStep);
 8001c1e:	2040      	movs	r0, #64	; 0x40
 8001c20:	f7ff ffba 	bl	8001b98 <Pagination_Bar>
			Show_Project_Select_Menu();
 8001c24:	f7ff fe38 	bl	8001898 <Show_Project_Select_Menu>
			break;
 8001c28:	e7ea      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Project_Details(&Details[g_projectSelect - 1], 0);
 8001c2a:	4b43      	ldr	r3, [pc, #268]	; (8001d38 <Set_Theme+0x184>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	0118      	lsls	r0, r3, #4
 8001c32:	18c0      	adds	r0, r0, r3
 8001c34:	0080      	lsls	r0, r0, #2
 8001c36:	4b42      	ldr	r3, [pc, #264]	; (8001d40 <Set_Theme+0x18c>)
 8001c38:	18c0      	adds	r0, r0, r3
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	f7ff fe96 	bl	800196c <Show_Project_Details>
			break;
 8001c40:	e7de      	b.n	8001c00 <Set_Theme+0x4c>
			Clear_Content();
 8001c42:	f7ff fefb 	bl	8001a3c <Clear_Content>
			Show_Project_Details(&Details[g_projectSelect - 1], 1);
 8001c46:	4b3c      	ldr	r3, [pc, #240]	; (8001d38 <Set_Theme+0x184>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	0118      	lsls	r0, r3, #4
 8001c4e:	18c0      	adds	r0, r0, r3
 8001c50:	0080      	lsls	r0, r0, #2
 8001c52:	4b3b      	ldr	r3, [pc, #236]	; (8001d40 <Set_Theme+0x18c>)
 8001c54:	18c0      	adds	r0, r0, r3
 8001c56:	2101      	movs	r1, #1
 8001c58:	f7ff fe88 	bl	800196c <Show_Project_Details>
			break;
 8001c5c:	e7d0      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_SET_WIDTH_LABEL);
 8001c5e:	4839      	ldr	r0, [pc, #228]	; (8001d44 <Set_Theme+0x190>)
 8001c60:	f7ff fe6c 	bl	800193c <Show_Label_Bar>
			if (!g_correctionFlag) Show_Value_Screen(VAL_TYPE_CARCASS_WIDTH, 0, 0, RUN_FLAG_FIRST);
 8001c64:	4b38      	ldr	r3, [pc, #224]	; (8001d48 <Set_Theme+0x194>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d106      	bne.n	8001c7a <Set_Theme+0xc6>
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2100      	movs	r1, #0
 8001c72:	2000      	movs	r0, #0
 8001c74:	f7ff fc34 	bl	80014e0 <Show_Value_Screen>
 8001c78:	e7c2      	b.n	8001c00 <Set_Theme+0x4c>
			else Show_Value_Screen(VAL_TYPE_CARCASS_WIDTH, 0, 0, RUN_FLAG_EDIT);
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2100      	movs	r1, #0
 8001c80:	2000      	movs	r0, #0
 8001c82:	f7ff fc2d 	bl	80014e0 <Show_Value_Screen>
 8001c86:	e7bb      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_SET_TURNS_LABEL);
 8001c88:	4830      	ldr	r0, [pc, #192]	; (8001d4c <Set_Theme+0x198>)
 8001c8a:	f7ff fe57 	bl	800193c <Show_Label_Bar>
			if (!g_correctionFlag) Show_Value_Screen(VAL_TYPE_CARCASS_COIL_TURNS, 0, 0, RUN_FLAG_FIRST);
 8001c8e:	4b2e      	ldr	r3, [pc, #184]	; (8001d48 <Set_Theme+0x194>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d106      	bne.n	8001ca4 <Set_Theme+0xf0>
 8001c96:	3301      	adds	r3, #1
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	f7ff fc1f 	bl	80014e0 <Show_Value_Screen>
 8001ca2:	e7ad      	b.n	8001c00 <Set_Theme+0x4c>
			else Show_Value_Screen(VAL_TYPE_CARCASS_COIL_TURNS, 0, 0, RUN_FLAG_EDIT);
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2001      	movs	r0, #1
 8001cac:	f7ff fc18 	bl	80014e0 <Show_Value_Screen>
 8001cb0:	e7a6      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_SET_DIAMETER_LABEL);
 8001cb2:	4827      	ldr	r0, [pc, #156]	; (8001d50 <Set_Theme+0x19c>)
 8001cb4:	f7ff fe42 	bl	800193c <Show_Label_Bar>
			if (!g_correctionFlag) Show_Value_Screen(VAL_TYPE_WINDING_DIAMETER, 0, 0, RUN_FLAG_FIRST);
 8001cb8:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <Set_Theme+0x194>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d106      	bne.n	8001cce <Set_Theme+0x11a>
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f7ff fc0a 	bl	80014e0 <Show_Value_Screen>
 8001ccc:	e798      	b.n	8001c00 <Set_Theme+0x4c>
			else Show_Value_Screen(VAL_TYPE_WINDING_DIAMETER, 0, 0, RUN_FLAG_EDIT);
 8001cce:	2302      	movs	r3, #2
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	2002      	movs	r0, #2
 8001cd6:	f7ff fc03 	bl	80014e0 <Show_Value_Screen>
 8001cda:	e791      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_SET_SPEED_LABEL);
 8001cdc:	481d      	ldr	r0, [pc, #116]	; (8001d54 <Set_Theme+0x1a0>)
 8001cde:	f7ff fe2d 	bl	800193c <Show_Label_Bar>
			if (!g_correctionFlag) Show_Value_Screen(VAL_TYPE_WINDING_SPEED, 0, 0, RUN_FLAG_FIRST);
 8001ce2:	4b19      	ldr	r3, [pc, #100]	; (8001d48 <Set_Theme+0x194>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d106      	bne.n	8001cf8 <Set_Theme+0x144>
 8001cea:	3301      	adds	r3, #1
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2003      	movs	r0, #3
 8001cf2:	f7ff fbf5 	bl	80014e0 <Show_Value_Screen>
 8001cf6:	e783      	b.n	8001c00 <Set_Theme+0x4c>
			else Show_Value_Screen(VAL_TYPE_WINDING_SPEED, 0, 0, RUN_FLAG_EDIT);
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	2003      	movs	r0, #3
 8001d00:	f7ff fbee 	bl	80014e0 <Show_Value_Screen>
 8001d04:	e77c      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_SET_SUMMARY_LABEL);
 8001d06:	4814      	ldr	r0, [pc, #80]	; (8001d58 <Set_Theme+0x1a4>)
 8001d08:	f7ff fe18 	bl	800193c <Show_Label_Bar>
			Show_Summary();
 8001d0c:	f7ff fcb0 	bl	8001670 <Show_Summary>
			break;
 8001d10:	e776      	b.n	8001c00 <Set_Theme+0x4c>
			Show_Label_Bar(DISP_CORRECTNESS_QUERY);
 8001d12:	4812      	ldr	r0, [pc, #72]	; (8001d5c <Set_Theme+0x1a8>)
 8001d14:	f7ff fe12 	bl	800193c <Show_Label_Bar>
			Show_Summary_Correctness_Query(0, RUN_FLAG_FIRST);
 8001d18:	2101      	movs	r1, #1
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f7ff fe9a 	bl	8001a54 <Show_Summary_Correctness_Query>
			break;
 8001d20:	e76e      	b.n	8001c00 <Set_Theme+0x4c>
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	20000638 	.word	0x20000638
 8001d28:	08005418 	.word	0x08005418
 8001d2c:	080059e4 	.word	0x080059e4
 8001d30:	080053a4 	.word	0x080053a4
 8001d34:	2000063b 	.word	0x2000063b
 8001d38:	20000635 	.word	0x20000635
 8001d3c:	2000063a 	.word	0x2000063a
 8001d40:	20000500 	.word	0x20000500
 8001d44:	080053b8 	.word	0x080053b8
 8001d48:	20000634 	.word	0x20000634
 8001d4c:	080053c8 	.word	0x080053c8
 8001d50:	080053d8 	.word	0x080053d8
 8001d54:	080053e8 	.word	0x080053e8
 8001d58:	080053fc 	.word	0x080053fc
 8001d5c:	0800540c 	.word	0x0800540c

08001d60 <Count_Array>:

uint8_t Count_Array(ProjectManager * details)
{
 8001d60:	0001      	movs	r1, r0
	uint8_t count = 0;

	for (uint8_t i = 0; i<10; i++)
 8001d62:	0003      	movs	r3, r0
 8001d64:	331a      	adds	r3, #26
 8001d66:	312e      	adds	r1, #46	; 0x2e
	uint8_t count = 0;
 8001d68:	2000      	movs	r0, #0
 8001d6a:	e002      	b.n	8001d72 <Count_Array+0x12>
	for (uint8_t i = 0; i<10; i++)
 8001d6c:	3302      	adds	r3, #2
 8001d6e:	428b      	cmp	r3, r1
 8001d70:	d005      	beq.n	8001d7e <Count_Array+0x1e>
	{
		if (details->turns[i] > 0) count++;
 8001d72:	881a      	ldrh	r2, [r3, #0]
 8001d74:	2a00      	cmp	r2, #0
 8001d76:	d0f9      	beq.n	8001d6c <Count_Array+0xc>
 8001d78:	3001      	adds	r0, #1
 8001d7a:	b2c0      	uxtb	r0, r0
 8001d7c:	e7f6      	b.n	8001d6c <Count_Array+0xc>
	}
	return count;
}
 8001d7e:	4770      	bx	lr

08001d80 <Structures_Init>:
{
 8001d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Settings[i].minValue 	= VAL_RNG_CARCASS_MIN_WIDTH;
 8001d82:	4b49      	ldr	r3, [pc, #292]	; (8001ea8 <Structures_Init+0x128>)
 8001d84:	2232      	movs	r2, #50	; 0x32
 8001d86:	801a      	strh	r2, [r3, #0]
	Settings[i].setValue	= 0;
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	805a      	strh	r2, [r3, #2]
	Settings[i].maxValue 	= VAL_RNG_CARCASS_MAX_WIDTH;
 8001d8e:	4847      	ldr	r0, [pc, #284]	; (8001eac <Structures_Init+0x12c>)
 8001d90:	8098      	strh	r0, [r3, #4]
	Settings[i].digitsCount = 4;
 8001d92:	2004      	movs	r0, #4
 8001d94:	7198      	strb	r0, [r3, #6]
	Settings[i].dotPosition = 1;
 8001d96:	2501      	movs	r5, #1
 8001d98:	71dd      	strb	r5, [r3, #7]
	Settings[i].minValue 	= VAL_RNG_CARCASS_MIN_TURNS;
 8001d9a:	260a      	movs	r6, #10
 8001d9c:	811e      	strh	r6, [r3, #8]
	Settings[i].setValue 	= 0;
 8001d9e:	815a      	strh	r2, [r3, #10]
	Settings[i].maxValue	= VAL_RNG_CARCASS_MAX_TURNS;
 8001da0:	4c43      	ldr	r4, [pc, #268]	; (8001eb0 <Structures_Init+0x130>)
 8001da2:	819c      	strh	r4, [r3, #12]
	Settings[i].digitsCount = 4;
 8001da4:	7398      	strb	r0, [r3, #14]
	Settings[i].dotPosition = 0;
 8001da6:	73d9      	strb	r1, [r3, #15]
	Settings[i].minValue 	= VAL_RNG_WINDING_MIN_DIAMETER;
 8001da8:	821d      	strh	r5, [r3, #16]
	Settings[i].setValue 	= 0;
 8001daa:	825a      	strh	r2, [r3, #18]
	Settings[i].maxValue 	= VAL_RNG_WINDING_MAX_DIAMETER;
 8001dac:	30c3      	adds	r0, #195	; 0xc3
 8001dae:	8298      	strh	r0, [r3, #20]
	Settings[i].digitsCount = 3;
 8001db0:	38c4      	subs	r0, #196	; 0xc4
 8001db2:	7598      	strb	r0, [r3, #22]
	Settings[i].dotPosition = 2;
 8001db4:	3801      	subs	r0, #1
 8001db6:	75d8      	strb	r0, [r3, #23]
	Settings[i].minValue 	= VAL_RNG_WINDING_MIN_SPEED;
 8001db8:	831d      	strh	r5, [r3, #24]
	Settings[i].setValue 	= 0;
 8001dba:	835a      	strh	r2, [r3, #26]
	Settings[i].maxValue 	= VAL_RNG_WINDING_MAX_SPEED;
 8001dbc:	3205      	adds	r2, #5
 8001dbe:	839a      	strh	r2, [r3, #28]
	Settings[i].digitsCount = 1;
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	779a      	strb	r2, [r3, #30]
	Settings[i].dotPosition = 0;
 8001dc4:	77d9      	strb	r1, [r3, #31]
	Details[i].fullName		= "Peavey-C30-Main";
 8001dc6:	4c3b      	ldr	r4, [pc, #236]	; (8001eb4 <Structures_Init+0x134>)
 8001dc8:	4b3b      	ldr	r3, [pc, #236]	; (8001eb8 <Structures_Init+0x138>)
 8001dca:	6023      	str	r3, [r4, #0]
	Details[i].shortName	= "P-C30-M";
 8001dcc:	4b3b      	ldr	r3, [pc, #236]	; (8001ebc <Structures_Init+0x13c>)
 8001dce:	6063      	str	r3, [r4, #4]
	Details[i].descShort_1	= "230V";
 8001dd0:	4b3b      	ldr	r3, [pc, #236]	; (8001ec0 <Structures_Init+0x140>)
 8001dd2:	60a3      	str	r3, [r4, #8]
	Details[i].descShort_2	= "270,30V";
 8001dd4:	4b3b      	ldr	r3, [pc, #236]	; (8001ec4 <Structures_Init+0x144>)
 8001dd6:	60e3      	str	r3, [r4, #12]
	Details[i].descFull_1	= "PRI: 230V";
 8001dd8:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <Structures_Init+0x148>)
 8001dda:	6123      	str	r3, [r4, #16]
	Details[i].descFull_2 	= "SEC: 230V, 30V";
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <Structures_Init+0x14c>)
 8001dde:	6163      	str	r3, [r4, #20]
	Details[i].width		= 1150;
 8001de0:	4b3b      	ldr	r3, [pc, #236]	; (8001ed0 <Structures_Init+0x150>)
 8001de2:	8323      	strh	r3, [r4, #24]
	Details[i].turns[0]		= 1100;
 8001de4:	4b3b      	ldr	r3, [pc, #236]	; (8001ed4 <Structures_Init+0x154>)
 8001de6:	8363      	strh	r3, [r4, #26]
	Details[i].diameter[0]	= 10;
 8001de8:	85e6      	strh	r6, [r4, #46]	; 0x2e
	Details[i].turns[1]		= 900;
 8001dea:	27e1      	movs	r7, #225	; 0xe1
 8001dec:	00bf      	lsls	r7, r7, #2
 8001dee:	83a7      	strh	r7, [r4, #28]
	Details[i].diameter[1]	= 15;
 8001df0:	230f      	movs	r3, #15
 8001df2:	8623      	strh	r3, [r4, #48]	; 0x30
	Details[i].turns[2]		= 200;
 8001df4:	33b9      	adds	r3, #185	; 0xb9
 8001df6:	83e3      	strh	r3, [r4, #30]
	Details[i].diameter[2]	= 100;
 8001df8:	3b64      	subs	r3, #100	; 0x64
 8001dfa:	8663      	strh	r3, [r4, #50]	; 0x32
	Details[i].taskCount	= Count_Array(&Details[i]);
 8001dfc:	0020      	movs	r0, r4
 8001dfe:	f7ff ffaf 	bl	8001d60 <Count_Array>
 8001e02:	2342      	movs	r3, #66	; 0x42
 8001e04:	54e0      	strb	r0, [r4, r3]
	Details[i].fullName		= "Peavey-C30-SPK";
 8001e06:	4b34      	ldr	r3, [pc, #208]	; (8001ed8 <Structures_Init+0x158>)
 8001e08:	6463      	str	r3, [r4, #68]	; 0x44
	Details[i].shortName	= "P-C30-S";
 8001e0a:	4b34      	ldr	r3, [pc, #208]	; (8001edc <Structures_Init+0x15c>)
 8001e0c:	64a3      	str	r3, [r4, #72]	; 0x48
	Details[i].descShort_1	= "4xEL84";
 8001e0e:	4b34      	ldr	r3, [pc, #208]	; (8001ee0 <Structures_Init+0x160>)
 8001e10:	64e3      	str	r3, [r4, #76]	; 0x4c
	Details[i].descShort_2	= "16 Ohms";
 8001e12:	4b34      	ldr	r3, [pc, #208]	; (8001ee4 <Structures_Init+0x164>)
 8001e14:	6523      	str	r3, [r4, #80]	; 0x50
	Details[i].descFull_1	= "4xEL84 | 3.4k";
 8001e16:	4b34      	ldr	r3, [pc, #208]	; (8001ee8 <Structures_Init+0x168>)
 8001e18:	6563      	str	r3, [r4, #84]	; 0x54
	Details[i].descFull_2 	= "OUT: 16 Ohms";
 8001e1a:	4b34      	ldr	r3, [pc, #208]	; (8001eec <Structures_Init+0x16c>)
 8001e1c:	65a3      	str	r3, [r4, #88]	; 0x58
	Details[i].width		= 650;
 8001e1e:	235c      	movs	r3, #92	; 0x5c
 8001e20:	4a33      	ldr	r2, [pc, #204]	; (8001ef0 <Structures_Init+0x170>)
 8001e22:	52e2      	strh	r2, [r4, r3]
	Details[i].turns[0]		= 900;
 8001e24:	3302      	adds	r3, #2
 8001e26:	52e7      	strh	r7, [r4, r3]
	Details[i].diameter[0]	= 20;
 8001e28:	3314      	adds	r3, #20
 8001e2a:	2214      	movs	r2, #20
 8001e2c:	52e2      	strh	r2, [r4, r3]
	Details[i].turns[1]		= 600;
 8001e2e:	3b12      	subs	r3, #18
 8001e30:	2296      	movs	r2, #150	; 0x96
 8001e32:	0092      	lsls	r2, r2, #2
 8001e34:	52e2      	strh	r2, [r4, r3]
	Details[i].diameter[1]	= 120;
 8001e36:	3314      	adds	r3, #20
 8001e38:	3ae1      	subs	r2, #225	; 0xe1
 8001e3a:	3aff      	subs	r2, #255	; 0xff
 8001e3c:	52e2      	strh	r2, [r4, r3]
	Details[i].taskCount	= Count_Array(&Details[i]);
 8001e3e:	0020      	movs	r0, r4
 8001e40:	3044      	adds	r0, #68	; 0x44
 8001e42:	f7ff ff8d 	bl	8001d60 <Count_Array>
 8001e46:	2386      	movs	r3, #134	; 0x86
 8001e48:	54e0      	strb	r0, [r4, r3]
	Details[i].fullName		= "TEST-FULL";
 8001e4a:	3302      	adds	r3, #2
 8001e4c:	4a29      	ldr	r2, [pc, #164]	; (8001ef4 <Structures_Init+0x174>)
 8001e4e:	50e2      	str	r2, [r4, r3]
	Details[i].shortName	= "TEST-SH";
 8001e50:	3304      	adds	r3, #4
 8001e52:	4a29      	ldr	r2, [pc, #164]	; (8001ef8 <Structures_Init+0x178>)
 8001e54:	50e2      	str	r2, [r4, r3]
	Details[i].descShort_1	= "2XEL84";
 8001e56:	3304      	adds	r3, #4
 8001e58:	4a28      	ldr	r2, [pc, #160]	; (8001efc <Structures_Init+0x17c>)
 8001e5a:	50e2      	str	r2, [r4, r3]
	Details[i].descShort_2	= "4-8-16";
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	4a28      	ldr	r2, [pc, #160]	; (8001f00 <Structures_Init+0x180>)
 8001e60:	50e2      	str	r2, [r4, r3]
	Details[i].descFull_1	= "2XEL84 | 8.2k";
 8001e62:	3304      	adds	r3, #4
 8001e64:	4a27      	ldr	r2, [pc, #156]	; (8001f04 <Structures_Init+0x184>)
 8001e66:	50e2      	str	r2, [r4, r3]
	Details[i].descFull_2 	= "OUT: 4-8-16 Ohms";
 8001e68:	3304      	adds	r3, #4
 8001e6a:	4a27      	ldr	r2, [pc, #156]	; (8001f08 <Structures_Init+0x188>)
 8001e6c:	50e2      	str	r2, [r4, r3]
	Details[i].width		= 800;
 8001e6e:	3304      	adds	r3, #4
 8001e70:	22c8      	movs	r2, #200	; 0xc8
 8001e72:	0092      	lsls	r2, r2, #2
 8001e74:	52e2      	strh	r2, [r4, r3]
	Details[i].turns[0]		= 2500;
 8001e76:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <Structures_Init+0x18c>)
 8001e78:	3302      	adds	r3, #2
 8001e7a:	52e2      	strh	r2, [r4, r3]
	Details[i].diameter[0]	= 250;
 8001e7c:	3358      	adds	r3, #88	; 0x58
 8001e7e:	21b6      	movs	r1, #182	; 0xb6
 8001e80:	5263      	strh	r3, [r4, r1]
	Details[i].turns[1]		= 10;
 8001e82:	3912      	subs	r1, #18
 8001e84:	5266      	strh	r6, [r4, r1]
	Details[i].diameter[1]	= 1;
 8001e86:	3114      	adds	r1, #20
 8001e88:	5265      	strh	r5, [r4, r1]
	Details[i].turns[2]		= 2500;
 8001e8a:	3912      	subs	r1, #18
 8001e8c:	5262      	strh	r2, [r4, r1]
	Details[i].diameter[2]	= 1;
 8001e8e:	22ba      	movs	r2, #186	; 0xba
 8001e90:	52a5      	strh	r5, [r4, r2]
	Details[i].turns[3]		= 10;
 8001e92:	3a12      	subs	r2, #18
 8001e94:	52a6      	strh	r6, [r4, r2]
	Details[i].diameter[3]	= 250;
 8001e96:	3214      	adds	r2, #20
 8001e98:	52a3      	strh	r3, [r4, r2]
	Details[i].taskCount	= Count_Array(&Details[i]);
 8001e9a:	0020      	movs	r0, r4
 8001e9c:	3088      	adds	r0, #136	; 0x88
 8001e9e:	f7ff ff5f 	bl	8001d60 <Count_Array>
 8001ea2:	23ca      	movs	r3, #202	; 0xca
 8001ea4:	54e0      	strb	r0, [r4, r3]
}
 8001ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ea8:	20000610 	.word	0x20000610
 8001eac:	00000513 	.word	0x00000513
 8001eb0:	00000bb7 	.word	0x00000bb7
 8001eb4:	20000500 	.word	0x20000500
 8001eb8:	08005510 	.word	0x08005510
 8001ebc:	08005520 	.word	0x08005520
 8001ec0:	08005528 	.word	0x08005528
 8001ec4:	08005530 	.word	0x08005530
 8001ec8:	08005538 	.word	0x08005538
 8001ecc:	08005544 	.word	0x08005544
 8001ed0:	0000047e 	.word	0x0000047e
 8001ed4:	0000044c 	.word	0x0000044c
 8001ed8:	08005554 	.word	0x08005554
 8001edc:	08005564 	.word	0x08005564
 8001ee0:	0800556c 	.word	0x0800556c
 8001ee4:	08005574 	.word	0x08005574
 8001ee8:	0800557c 	.word	0x0800557c
 8001eec:	0800558c 	.word	0x0800558c
 8001ef0:	0000028a 	.word	0x0000028a
 8001ef4:	0800559c 	.word	0x0800559c
 8001ef8:	080055a8 	.word	0x080055a8
 8001efc:	080055b0 	.word	0x080055b0
 8001f00:	080055b8 	.word	0x080055b8
 8001f04:	080055c0 	.word	0x080055c0
 8001f08:	080055d0 	.word	0x080055d0
 8001f0c:	000009c4 	.word	0x000009c4

08001f10 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f10:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <HAL_MspInit+0x18>)
 8001f12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f14:	2101      	movs	r1, #1
 8001f16:	430a      	orrs	r2, r1
 8001f18:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f1a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f1c:	2280      	movs	r2, #128	; 0x80
 8001f1e:	0552      	lsls	r2, r2, #21
 8001f20:	430a      	orrs	r2, r1
 8001f22:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f24:	4770      	bx	lr
 8001f26:	46c0      	nop			; (mov r8, r8)
 8001f28:	40021000 	.word	0x40021000

08001f2c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <NMI_Handler>

08001f2e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f2e:	e7fe      	b.n	8001f2e <HardFault_Handler>

08001f30 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f30:	4770      	bx	lr

08001f32 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f32:	4770      	bx	lr

08001f34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f34:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f36:	f000 fb19 	bl	800256c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3a:	bd10      	pop	{r4, pc}

08001f3c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001f3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MAIN_BTN_Pin);
 8001f3e:	2010      	movs	r0, #16
 8001f40:	f000 fca0 	bl	8002884 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001f44:	bd10      	pop	{r4, pc}
	...

08001f48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f48:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f4a:	4802      	ldr	r0, [pc, #8]	; (8001f54 <TIM2_IRQHandler+0xc>)
 8001f4c:	f002 f965 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f50:	bd10      	pop	{r4, pc}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	20000640 	.word	0x20000640

08001f58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f5a:	4802      	ldr	r0, [pc, #8]	; (8001f64 <TIM6_DAC_IRQHandler+0xc>)
 8001f5c:	f002 f95d 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f60:	bd10      	pop	{r4, pc}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	20000700 	.word	0x20000700

08001f68 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f6a:	4802      	ldr	r0, [pc, #8]	; (8001f74 <TIM7_IRQHandler+0xc>)
 8001f6c:	f002 f955 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f70:	bd10      	pop	{r4, pc}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	20000740 	.word	0x20000740

08001f78 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8001f78:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8001f7a:	4802      	ldr	r0, [pc, #8]	; (8001f84 <TIM21_IRQHandler+0xc>)
 8001f7c:	f002 f94d 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8001f80:	bd10      	pop	{r4, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	20000680 	.word	0x20000680

08001f88 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8001f88:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8001f8a:	4802      	ldr	r0, [pc, #8]	; (8001f94 <TIM22_IRQHandler+0xc>)
 8001f8c:	f002 f945 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8001f90:	bd10      	pop	{r4, pc}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	200006c0 	.word	0x200006c0

08001f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f98:	b510      	push	{r4, lr}
 8001f9a:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f9c:	4a0c      	ldr	r2, [pc, #48]	; (8001fd0 <_sbrk+0x38>)
 8001f9e:	490d      	ldr	r1, [pc, #52]	; (8001fd4 <_sbrk+0x3c>)
 8001fa0:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa2:	490d      	ldr	r1, [pc, #52]	; (8001fd8 <_sbrk+0x40>)
 8001fa4:	6809      	ldr	r1, [r1, #0]
 8001fa6:	2900      	cmp	r1, #0
 8001fa8:	d007      	beq.n	8001fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001faa:	490b      	ldr	r1, [pc, #44]	; (8001fd8 <_sbrk+0x40>)
 8001fac:	6808      	ldr	r0, [r1, #0]
 8001fae:	18c3      	adds	r3, r0, r3
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d806      	bhi.n	8001fc2 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001fb4:	4a08      	ldr	r2, [pc, #32]	; (8001fd8 <_sbrk+0x40>)
 8001fb6:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001fb8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001fba:	4907      	ldr	r1, [pc, #28]	; (8001fd8 <_sbrk+0x40>)
 8001fbc:	4807      	ldr	r0, [pc, #28]	; (8001fdc <_sbrk+0x44>)
 8001fbe:	6008      	str	r0, [r1, #0]
 8001fc0:	e7f3      	b.n	8001faa <_sbrk+0x12>
    errno = ENOMEM;
 8001fc2:	f002 fcb1 	bl	8004928 <__errno>
 8001fc6:	230c      	movs	r3, #12
 8001fc8:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001fca:	2001      	movs	r0, #1
 8001fcc:	4240      	negs	r0, r0
 8001fce:	e7f3      	b.n	8001fb8 <_sbrk+0x20>
 8001fd0:	20005000 	.word	0x20005000
 8001fd4:	00000400 	.word	0x00000400
 8001fd8:	2000063c 	.word	0x2000063c
 8001fdc:	20000818 	.word	0x20000818

08001fe0 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe0:	4770      	bx	lr
	...

08001fe4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim21;
TIM_HandleTypeDef htim22;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fe4:	b500      	push	{lr}
 8001fe6:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fe8:	221c      	movs	r2, #28
 8001fea:	2100      	movs	r1, #0
 8001fec:	a804      	add	r0, sp, #16
 8001fee:	f002 fcce 	bl	800498e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff2:	2208      	movs	r2, #8
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	a801      	add	r0, sp, #4
 8001ff8:	f002 fcc9 	bl	800498e <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ffc:	4813      	ldr	r0, [pc, #76]	; (800204c <MX_TIM2_Init+0x68>)
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	05db      	lsls	r3, r3, #23
 8002002:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002008:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 800200a:	4a11      	ldr	r2, [pc, #68]	; (8002050 <MX_TIM2_Init+0x6c>)
 800200c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002010:	6143      	str	r3, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002012:	3301      	adds	r3, #1
 8002014:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002016:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 15;
 8002018:	220f      	movs	r2, #15
 800201a:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800201c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
 800201e:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002020:	a903      	add	r1, sp, #12
 8002022:	f001 fea9 	bl	8003d78 <HAL_TIM_Encoder_Init>
 8002026:	2800      	cmp	r0, #0
 8002028:	d10a      	bne.n	8002040 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202a:	2300      	movs	r3, #0
 800202c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800202e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002030:	a901      	add	r1, sp, #4
 8002032:	4806      	ldr	r0, [pc, #24]	; (800204c <MX_TIM2_Init+0x68>)
 8002034:	f002 f98a 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 8002038:	2800      	cmp	r0, #0
 800203a:	d104      	bne.n	8002046 <MX_TIM2_Init+0x62>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800203c:	b00d      	add	sp, #52	; 0x34
 800203e:	bd00      	pop	{pc}
    Error_Handler();
 8002040:	f7fe fd48 	bl	8000ad4 <Error_Handler>
 8002044:	e7f1      	b.n	800202a <MX_TIM2_Init+0x46>
    Error_Handler();
 8002046:	f7fe fd45 	bl	8000ad4 <Error_Handler>
}
 800204a:	e7f7      	b.n	800203c <MX_TIM2_Init+0x58>
 800204c:	20000640 	.word	0x20000640
 8002050:	0000ffff 	.word	0x0000ffff

08002054 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002054:	b500      	push	{lr}
 8002056:	b083      	sub	sp, #12

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002058:	2208      	movs	r2, #8
 800205a:	2100      	movs	r1, #0
 800205c:	4668      	mov	r0, sp
 800205e:	f002 fc96 	bl	800498e <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002062:	480f      	ldr	r0, [pc, #60]	; (80020a0 <MX_TIM6_Init+0x4c>)
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <MX_TIM6_Init+0x50>)
 8002066:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 7999;
 8002068:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <MX_TIM6_Init+0x54>)
 800206a:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206c:	2300      	movs	r3, #0
 800206e:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 199;
 8002070:	22c7      	movs	r2, #199	; 0xc7
 8002072:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002074:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002076:	f001 fdea 	bl	8003c4e <HAL_TIM_Base_Init>
 800207a:	2800      	cmp	r0, #0
 800207c:	d10a      	bne.n	8002094 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002082:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002084:	4669      	mov	r1, sp
 8002086:	4806      	ldr	r0, [pc, #24]	; (80020a0 <MX_TIM6_Init+0x4c>)
 8002088:	f002 f960 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 800208c:	2800      	cmp	r0, #0
 800208e:	d104      	bne.n	800209a <MX_TIM6_Init+0x46>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002090:	b003      	add	sp, #12
 8002092:	bd00      	pop	{pc}
    Error_Handler();
 8002094:	f7fe fd1e 	bl	8000ad4 <Error_Handler>
 8002098:	e7f1      	b.n	800207e <MX_TIM6_Init+0x2a>
    Error_Handler();
 800209a:	f7fe fd1b 	bl	8000ad4 <Error_Handler>
}
 800209e:	e7f7      	b.n	8002090 <MX_TIM6_Init+0x3c>
 80020a0:	20000700 	.word	0x20000700
 80020a4:	40001000 	.word	0x40001000
 80020a8:	00001f3f 	.word	0x00001f3f

080020ac <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80020ac:	b500      	push	{lr}
 80020ae:	b083      	sub	sp, #12

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b0:	2208      	movs	r2, #8
 80020b2:	2100      	movs	r1, #0
 80020b4:	4668      	mov	r0, sp
 80020b6:	f002 fc6a 	bl	800498e <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020ba:	480f      	ldr	r0, [pc, #60]	; (80020f8 <MX_TIM7_Init+0x4c>)
 80020bc:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <MX_TIM7_Init+0x50>)
 80020be:	6003      	str	r3, [r0, #0]
  htim7.Init.Prescaler = 7999;
 80020c0:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <MX_TIM7_Init+0x54>)
 80020c2:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c4:	2300      	movs	r3, #0
 80020c6:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 199;
 80020c8:	22c7      	movs	r2, #199	; 0xc7
 80020ca:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020cc:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020ce:	f001 fdbe 	bl	8003c4e <HAL_TIM_Base_Init>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d10a      	bne.n	80020ec <MX_TIM7_Init+0x40>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d6:	2300      	movs	r3, #0
 80020d8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020da:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020dc:	4669      	mov	r1, sp
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <MX_TIM7_Init+0x4c>)
 80020e0:	f002 f934 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 80020e4:	2800      	cmp	r0, #0
 80020e6:	d104      	bne.n	80020f2 <MX_TIM7_Init+0x46>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020e8:	b003      	add	sp, #12
 80020ea:	bd00      	pop	{pc}
    Error_Handler();
 80020ec:	f7fe fcf2 	bl	8000ad4 <Error_Handler>
 80020f0:	e7f1      	b.n	80020d6 <MX_TIM7_Init+0x2a>
    Error_Handler();
 80020f2:	f7fe fcef 	bl	8000ad4 <Error_Handler>
}
 80020f6:	e7f7      	b.n	80020e8 <MX_TIM7_Init+0x3c>
 80020f8:	20000740 	.word	0x20000740
 80020fc:	40001400 	.word	0x40001400
 8002100:	00001f3f 	.word	0x00001f3f

08002104 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim22);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002104:	b510      	push	{r4, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210a:	2214      	movs	r2, #20
 800210c:	2100      	movs	r1, #0
 800210e:	a801      	add	r0, sp, #4
 8002110:	f002 fc3d 	bl	800498e <memset>
  if(tim_encoderHandle->Instance==TIM2)
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	05db      	lsls	r3, r3, #23
 8002118:	6822      	ldr	r2, [r4, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d001      	beq.n	8002122 <HAL_TIM_Encoder_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800211e:	b006      	add	sp, #24
 8002120:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <HAL_TIM_Encoder_MspInit+0x5c>)
 8002124:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002126:	2301      	movs	r3, #1
 8002128:	4319      	orrs	r1, r3
 800212a:	6391      	str	r1, [r2, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800212e:	4319      	orrs	r1, r3
 8002130:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002132:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002134:	4013      	ands	r3, r2
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800213a:	2303      	movs	r3, #3
 800213c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	3b01      	subs	r3, #1
 8002140:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002142:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	20a0      	movs	r0, #160	; 0xa0
 8002146:	a901      	add	r1, sp, #4
 8002148:	05c0      	lsls	r0, r0, #23
 800214a:	f000 fa8d 	bl	8002668 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2102      	movs	r1, #2
 8002152:	200f      	movs	r0, #15
 8002154:	f000 fa2e 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002158:	200f      	movs	r0, #15
 800215a:	f000 fa5d 	bl	8002618 <HAL_NVIC_EnableIRQ>
}
 800215e:	e7de      	b.n	800211e <HAL_TIM_Encoder_MspInit+0x1a>
 8002160:	40021000 	.word	0x40021000

08002164 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002164:	b510      	push	{r4, lr}

  if(tim_baseHandle->Instance==TIM6)
 8002166:	6803      	ldr	r3, [r0, #0]
 8002168:	4a22      	ldr	r2, [pc, #136]	; (80021f4 <HAL_TIM_Base_MspInit+0x90>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_TIM_Base_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 800216e:	4a22      	ldr	r2, [pc, #136]	; (80021f8 <HAL_TIM_Base_MspInit+0x94>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d014      	beq.n	800219e <HAL_TIM_Base_MspInit+0x3a>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM21)
 8002174:	4a21      	ldr	r2, [pc, #132]	; (80021fc <HAL_TIM_Base_MspInit+0x98>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d01f      	beq.n	80021ba <HAL_TIM_Base_MspInit+0x56>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM22)
 800217a:	4a21      	ldr	r2, [pc, #132]	; (8002200 <HAL_TIM_Base_MspInit+0x9c>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d02a      	beq.n	80021d6 <HAL_TIM_Base_MspInit+0x72>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 8002180:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002182:	4a20      	ldr	r2, [pc, #128]	; (8002204 <HAL_TIM_Base_MspInit+0xa0>)
 8002184:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002186:	2110      	movs	r1, #16
 8002188:	430b      	orrs	r3, r1
 800218a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 2);
 800218c:	2202      	movs	r2, #2
 800218e:	390e      	subs	r1, #14
 8002190:	2011      	movs	r0, #17
 8002192:	f000 fa0f 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002196:	2011      	movs	r0, #17
 8002198:	f000 fa3e 	bl	8002618 <HAL_NVIC_EnableIRQ>
 800219c:	e7f0      	b.n	8002180 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800219e:	4a19      	ldr	r2, [pc, #100]	; (8002204 <HAL_TIM_Base_MspInit+0xa0>)
 80021a0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80021a2:	2120      	movs	r1, #32
 80021a4:	430b      	orrs	r3, r1
 80021a6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 1);
 80021a8:	2201      	movs	r2, #1
 80021aa:	391e      	subs	r1, #30
 80021ac:	2012      	movs	r0, #18
 80021ae:	f000 fa01 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80021b2:	2012      	movs	r0, #18
 80021b4:	f000 fa30 	bl	8002618 <HAL_NVIC_EnableIRQ>
 80021b8:	e7e2      	b.n	8002180 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80021ba:	4a12      	ldr	r2, [pc, #72]	; (8002204 <HAL_TIM_Base_MspInit+0xa0>)
 80021bc:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80021be:	2104      	movs	r1, #4
 80021c0:	430b      	orrs	r3, r1
 80021c2:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 1);
 80021c4:	2201      	movs	r2, #1
 80021c6:	2100      	movs	r1, #0
 80021c8:	2014      	movs	r0, #20
 80021ca:	f000 f9f3 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 80021ce:	2014      	movs	r0, #20
 80021d0:	f000 fa22 	bl	8002618 <HAL_NVIC_EnableIRQ>
 80021d4:	e7d4      	b.n	8002180 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM22_CLK_ENABLE();
 80021d6:	4a0b      	ldr	r2, [pc, #44]	; (8002204 <HAL_TIM_Base_MspInit+0xa0>)
 80021d8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80021da:	2120      	movs	r1, #32
 80021dc:	430b      	orrs	r3, r1
 80021de:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2016      	movs	r0, #22
 80021e6:	f000 f9e5 	bl	80025b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 80021ea:	2016      	movs	r0, #22
 80021ec:	f000 fa14 	bl	8002618 <HAL_NVIC_EnableIRQ>
}
 80021f0:	e7c6      	b.n	8002180 <HAL_TIM_Base_MspInit+0x1c>
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	40001000 	.word	0x40001000
 80021f8:	40001400 	.word	0x40001400
 80021fc:	40010800 	.word	0x40010800
 8002200:	40011400 	.word	0x40011400
 8002204:	40021000 	.word	0x40021000

08002208 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002208:	b510      	push	{r4, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220e:	2214      	movs	r2, #20
 8002210:	2100      	movs	r1, #0
 8002212:	a803      	add	r0, sp, #12
 8002214:	f002 fbbb 	bl	800498e <memset>
  if(timHandle->Instance==TIM21)
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	4a18      	ldr	r2, [pc, #96]	; (800227c <HAL_TIM_MspPostInit+0x74>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d004      	beq.n	800222a <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM21_MspPostInit 1 */

  /* USER CODE END TIM21_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM22)
 8002220:	4a17      	ldr	r2, [pc, #92]	; (8002280 <HAL_TIM_MspPostInit+0x78>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d015      	beq.n	8002252 <HAL_TIM_MspPostInit+0x4a>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8002226:	b008      	add	sp, #32
 8002228:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800222a:	4a16      	ldr	r2, [pc, #88]	; (8002284 <HAL_TIM_MspPostInit+0x7c>)
 800222c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800222e:	2302      	movs	r3, #2
 8002230:	4319      	orrs	r1, r3
 8002232:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002234:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002236:	401a      	ands	r2, r3
 8002238:	9201      	str	r2, [sp, #4]
 800223a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800223c:	2280      	movs	r2, #128	; 0x80
 800223e:	0192      	lsls	r2, r2, #6
 8002240:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM21;
 8002244:	3304      	adds	r3, #4
 8002246:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	a903      	add	r1, sp, #12
 800224a:	480f      	ldr	r0, [pc, #60]	; (8002288 <HAL_TIM_MspPostInit+0x80>)
 800224c:	f000 fa0c 	bl	8002668 <HAL_GPIO_Init>
 8002250:	e7e9      	b.n	8002226 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	4a0c      	ldr	r2, [pc, #48]	; (8002284 <HAL_TIM_MspPostInit+0x7c>)
 8002254:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002256:	2301      	movs	r3, #1
 8002258:	4319      	orrs	r1, r3
 800225a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800225c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800225e:	4013      	ands	r3, r2
 8002260:	9302      	str	r3, [sp, #8]
 8002262:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002264:	2340      	movs	r3, #64	; 0x40
 8002266:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	3b3e      	subs	r3, #62	; 0x3e
 800226a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 800226c:	3303      	adds	r3, #3
 800226e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002270:	20a0      	movs	r0, #160	; 0xa0
 8002272:	a903      	add	r1, sp, #12
 8002274:	05c0      	lsls	r0, r0, #23
 8002276:	f000 f9f7 	bl	8002668 <HAL_GPIO_Init>
}
 800227a:	e7d4      	b.n	8002226 <HAL_TIM_MspPostInit+0x1e>
 800227c:	40010800 	.word	0x40010800
 8002280:	40011400 	.word	0x40011400
 8002284:	40021000 	.word	0x40021000
 8002288:	50000400 	.word	0x50000400

0800228c <MX_TIM21_Init>:
{
 800228c:	b500      	push	{lr}
 800228e:	b08b      	sub	sp, #44	; 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002290:	2210      	movs	r2, #16
 8002292:	2100      	movs	r1, #0
 8002294:	a806      	add	r0, sp, #24
 8002296:	f002 fb7a 	bl	800498e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800229a:	2208      	movs	r2, #8
 800229c:	2100      	movs	r1, #0
 800229e:	a804      	add	r0, sp, #16
 80022a0:	f002 fb75 	bl	800498e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022a4:	2210      	movs	r2, #16
 80022a6:	2100      	movs	r1, #0
 80022a8:	4668      	mov	r0, sp
 80022aa:	f002 fb70 	bl	800498e <memset>
  htim21.Instance = TIM21;
 80022ae:	4825      	ldr	r0, [pc, #148]	; (8002344 <MX_TIM21_Init+0xb8>)
 80022b0:	4b25      	ldr	r3, [pc, #148]	; (8002348 <MX_TIM21_Init+0xbc>)
 80022b2:	6003      	str	r3, [r0, #0]
  htim21.Init.Prescaler = 99;
 80022b4:	2363      	movs	r3, #99	; 0x63
 80022b6:	6043      	str	r3, [r0, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b8:	2300      	movs	r3, #0
 80022ba:	6083      	str	r3, [r0, #8]
  htim21.Init.Period = 999;
 80022bc:	4a23      	ldr	r2, [pc, #140]	; (800234c <MX_TIM21_Init+0xc0>)
 80022be:	60c2      	str	r2, [r0, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c0:	6103      	str	r3, [r0, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022c2:	3380      	adds	r3, #128	; 0x80
 80022c4:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80022c6:	f001 fcc2 	bl	8003c4e <HAL_TIM_Base_Init>
 80022ca:	2800      	cmp	r0, #0
 80022cc:	d12a      	bne.n	8002324 <MX_TIM21_Init+0x98>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ce:	2380      	movs	r3, #128	; 0x80
 80022d0:	015b      	lsls	r3, r3, #5
 80022d2:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80022d4:	a906      	add	r1, sp, #24
 80022d6:	481b      	ldr	r0, [pc, #108]	; (8002344 <MX_TIM21_Init+0xb8>)
 80022d8:	f001 fe9e 	bl	8004018 <HAL_TIM_ConfigClockSource>
 80022dc:	2800      	cmp	r0, #0
 80022de:	d124      	bne.n	800232a <MX_TIM21_Init+0x9e>
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 80022e0:	4818      	ldr	r0, [pc, #96]	; (8002344 <MX_TIM21_Init+0xb8>)
 80022e2:	f001 fd24 	bl	8003d2e <HAL_TIM_PWM_Init>
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d122      	bne.n	8002330 <MX_TIM21_Init+0xa4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022ea:	2320      	movs	r3, #32
 80022ec:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80022ee:	3360      	adds	r3, #96	; 0x60
 80022f0:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80022f2:	a904      	add	r1, sp, #16
 80022f4:	4813      	ldr	r0, [pc, #76]	; (8002344 <MX_TIM21_Init+0xb8>)
 80022f6:	f002 f829 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d11b      	bne.n	8002336 <MX_TIM21_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022fe:	2360      	movs	r3, #96	; 0x60
 8002300:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 100;
 8002302:	3304      	adds	r3, #4
 8002304:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002306:	2300      	movs	r3, #0
 8002308:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800230a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800230c:	2200      	movs	r2, #0
 800230e:	4669      	mov	r1, sp
 8002310:	480c      	ldr	r0, [pc, #48]	; (8002344 <MX_TIM21_Init+0xb8>)
 8002312:	f001 fddd 	bl	8003ed0 <HAL_TIM_PWM_ConfigChannel>
 8002316:	2800      	cmp	r0, #0
 8002318:	d110      	bne.n	800233c <MX_TIM21_Init+0xb0>
  HAL_TIM_MspPostInit(&htim21);
 800231a:	480a      	ldr	r0, [pc, #40]	; (8002344 <MX_TIM21_Init+0xb8>)
 800231c:	f7ff ff74 	bl	8002208 <HAL_TIM_MspPostInit>
}
 8002320:	b00b      	add	sp, #44	; 0x2c
 8002322:	bd00      	pop	{pc}
    Error_Handler();
 8002324:	f7fe fbd6 	bl	8000ad4 <Error_Handler>
 8002328:	e7d1      	b.n	80022ce <MX_TIM21_Init+0x42>
    Error_Handler();
 800232a:	f7fe fbd3 	bl	8000ad4 <Error_Handler>
 800232e:	e7d7      	b.n	80022e0 <MX_TIM21_Init+0x54>
    Error_Handler();
 8002330:	f7fe fbd0 	bl	8000ad4 <Error_Handler>
 8002334:	e7d9      	b.n	80022ea <MX_TIM21_Init+0x5e>
    Error_Handler();
 8002336:	f7fe fbcd 	bl	8000ad4 <Error_Handler>
 800233a:	e7e0      	b.n	80022fe <MX_TIM21_Init+0x72>
    Error_Handler();
 800233c:	f7fe fbca 	bl	8000ad4 <Error_Handler>
 8002340:	e7eb      	b.n	800231a <MX_TIM21_Init+0x8e>
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	20000680 	.word	0x20000680
 8002348:	40010800 	.word	0x40010800
 800234c:	000003e7 	.word	0x000003e7

08002350 <MX_TIM22_Init>:
{
 8002350:	b500      	push	{lr}
 8002352:	b08d      	sub	sp, #52	; 0x34
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002354:	2214      	movs	r2, #20
 8002356:	2100      	movs	r1, #0
 8002358:	a807      	add	r0, sp, #28
 800235a:	f002 fb18 	bl	800498e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235e:	2208      	movs	r2, #8
 8002360:	2100      	movs	r1, #0
 8002362:	a805      	add	r0, sp, #20
 8002364:	f002 fb13 	bl	800498e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002368:	2210      	movs	r2, #16
 800236a:	2100      	movs	r1, #0
 800236c:	a801      	add	r0, sp, #4
 800236e:	f002 fb0e 	bl	800498e <memset>
  htim22.Instance = TIM22;
 8002372:	4824      	ldr	r0, [pc, #144]	; (8002404 <MX_TIM22_Init+0xb4>)
 8002374:	4b24      	ldr	r3, [pc, #144]	; (8002408 <MX_TIM22_Init+0xb8>)
 8002376:	6003      	str	r3, [r0, #0]
  htim22.Init.Prescaler = 0;
 8002378:	2300      	movs	r3, #0
 800237a:	6043      	str	r3, [r0, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 800237c:	6083      	str	r3, [r0, #8]
  htim22.Init.Period = 199;
 800237e:	22c7      	movs	r2, #199	; 0xc7
 8002380:	60c2      	str	r2, [r0, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002382:	6103      	str	r3, [r0, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002384:	3380      	adds	r3, #128	; 0x80
 8002386:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8002388:	f001 fc61 	bl	8003c4e <HAL_TIM_Base_Init>
 800238c:	2800      	cmp	r0, #0
 800238e:	d129      	bne.n	80023e4 <MX_TIM22_Init+0x94>
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8002390:	481c      	ldr	r0, [pc, #112]	; (8002404 <MX_TIM22_Init+0xb4>)
 8002392:	f001 fccc 	bl	8003d2e <HAL_TIM_PWM_Init>
 8002396:	2800      	cmp	r0, #0
 8002398:	d127      	bne.n	80023ea <MX_TIM22_Init+0x9a>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800239a:	2307      	movs	r3, #7
 800239c:	9307      	str	r3, [sp, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800239e:	2300      	movs	r3, #0
 80023a0:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim22, &sSlaveConfig) != HAL_OK)
 80023a2:	a907      	add	r1, sp, #28
 80023a4:	4817      	ldr	r0, [pc, #92]	; (8002404 <MX_TIM22_Init+0xb4>)
 80023a6:	f001 ff07 	bl	80041b8 <HAL_TIM_SlaveConfigSynchro>
 80023aa:	2800      	cmp	r0, #0
 80023ac:	d120      	bne.n	80023f0 <MX_TIM22_Init+0xa0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ae:	2300      	movs	r3, #0
 80023b0:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b2:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80023b4:	a905      	add	r1, sp, #20
 80023b6:	4813      	ldr	r0, [pc, #76]	; (8002404 <MX_TIM22_Init+0xb4>)
 80023b8:	f001 ffc8 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 80023bc:	2800      	cmp	r0, #0
 80023be:	d11a      	bne.n	80023f6 <MX_TIM22_Init+0xa6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c0:	2360      	movs	r3, #96	; 0x60
 80023c2:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c8:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ca:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023cc:	2200      	movs	r2, #0
 80023ce:	a901      	add	r1, sp, #4
 80023d0:	480c      	ldr	r0, [pc, #48]	; (8002404 <MX_TIM22_Init+0xb4>)
 80023d2:	f001 fd7d 	bl	8003ed0 <HAL_TIM_PWM_ConfigChannel>
 80023d6:	2800      	cmp	r0, #0
 80023d8:	d110      	bne.n	80023fc <MX_TIM22_Init+0xac>
  HAL_TIM_MspPostInit(&htim22);
 80023da:	480a      	ldr	r0, [pc, #40]	; (8002404 <MX_TIM22_Init+0xb4>)
 80023dc:	f7ff ff14 	bl	8002208 <HAL_TIM_MspPostInit>
}
 80023e0:	b00d      	add	sp, #52	; 0x34
 80023e2:	bd00      	pop	{pc}
    Error_Handler();
 80023e4:	f7fe fb76 	bl	8000ad4 <Error_Handler>
 80023e8:	e7d2      	b.n	8002390 <MX_TIM22_Init+0x40>
    Error_Handler();
 80023ea:	f7fe fb73 	bl	8000ad4 <Error_Handler>
 80023ee:	e7d4      	b.n	800239a <MX_TIM22_Init+0x4a>
    Error_Handler();
 80023f0:	f7fe fb70 	bl	8000ad4 <Error_Handler>
 80023f4:	e7db      	b.n	80023ae <MX_TIM22_Init+0x5e>
    Error_Handler();
 80023f6:	f7fe fb6d 	bl	8000ad4 <Error_Handler>
 80023fa:	e7e1      	b.n	80023c0 <MX_TIM22_Init+0x70>
    Error_Handler();
 80023fc:	f7fe fb6a 	bl	8000ad4 <Error_Handler>
 8002400:	e7eb      	b.n	80023da <MX_TIM22_Init+0x8a>
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	200006c0 	.word	0x200006c0
 8002408:	40011400 	.word	0x40011400

0800240c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800240c:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800240e:	480c      	ldr	r0, [pc, #48]	; (8002440 <MX_USART2_UART_Init+0x34>)
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <MX_USART2_UART_Init+0x38>)
 8002412:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8002414:	23e1      	movs	r3, #225	; 0xe1
 8002416:	025b      	lsls	r3, r3, #9
 8002418:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800241a:	2300      	movs	r3, #0
 800241c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800241e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002420:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002422:	220c      	movs	r2, #12
 8002424:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002426:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002428:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800242a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800242c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800242e:	f002 fa45 	bl	80048bc <HAL_UART_Init>
 8002432:	2800      	cmp	r0, #0
 8002434:	d100      	bne.n	8002438 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002436:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002438:	f7fe fb4c 	bl	8000ad4 <Error_Handler>
}
 800243c:	e7fb      	b.n	8002436 <MX_USART2_UART_Init+0x2a>
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	20000780 	.word	0x20000780
 8002444:	40004400 	.word	0x40004400

08002448 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002448:	b510      	push	{r4, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244e:	2214      	movs	r2, #20
 8002450:	2100      	movs	r1, #0
 8002452:	a801      	add	r0, sp, #4
 8002454:	f002 fa9b 	bl	800498e <memset>
  if(uartHandle->Instance==USART2)
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <HAL_UART_MspInit+0x54>)
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002460:	b006      	add	sp, #24
 8002462:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8002464:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <HAL_UART_MspInit+0x58>)
 8002466:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002468:	2280      	movs	r2, #128	; 0x80
 800246a:	0292      	lsls	r2, r2, #10
 800246c:	430a      	orrs	r2, r1
 800246e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002472:	2201      	movs	r2, #1
 8002474:	4311      	orrs	r1, r2
 8002476:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247a:	401a      	ands	r2, r3
 800247c:	9200      	str	r2, [sp, #0]
 800247e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002480:	230c      	movs	r3, #12
 8002482:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002484:	3b0a      	subs	r3, #10
 8002486:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	3301      	adds	r3, #1
 800248a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800248c:	3301      	adds	r3, #1
 800248e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002490:	20a0      	movs	r0, #160	; 0xa0
 8002492:	a901      	add	r1, sp, #4
 8002494:	05c0      	lsls	r0, r0, #23
 8002496:	f000 f8e7 	bl	8002668 <HAL_GPIO_Init>
}
 800249a:	e7e1      	b.n	8002460 <HAL_UART_MspInit+0x18>
 800249c:	40004400 	.word	0x40004400
 80024a0:	40021000 	.word	0x40021000

080024a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80024a4:	480d      	ldr	r0, [pc, #52]	; (80024dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80024a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024a8:	480d      	ldr	r0, [pc, #52]	; (80024e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80024aa:	490e      	ldr	r1, [pc, #56]	; (80024e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024ac:	4a0e      	ldr	r2, [pc, #56]	; (80024e8 <LoopForever+0xe>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b0:	e002      	b.n	80024b8 <LoopCopyDataInit>

080024b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b6:	3304      	adds	r3, #4

080024b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024bc:	d3f9      	bcc.n	80024b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024be:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80024c0:	4c0b      	ldr	r4, [pc, #44]	; (80024f0 <LoopForever+0x16>)
  movs r3, #0
 80024c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c4:	e001      	b.n	80024ca <LoopFillZerobss>

080024c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c8:	3204      	adds	r2, #4

080024ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024cc:	d3fb      	bcc.n	80024c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80024ce:	f7ff fd87 	bl	8001fe0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024d2:	f002 fa2f 	bl	8004934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024d6:	f7fe f93b 	bl	8000750 <main>

080024da <LoopForever>:

LoopForever:
    b LoopForever
 80024da:	e7fe      	b.n	80024da <LoopForever>
   ldr   r0, =_estack
 80024dc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80024e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e4:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80024e8:	08007f5c 	.word	0x08007f5c
  ldr r2, =_sbss
 80024ec:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80024f0:	20000818 	.word	0x20000818

080024f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024f4:	e7fe      	b.n	80024f4 <ADC1_COMP_IRQHandler>
	...

080024f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f8:	b510      	push	{r4, lr}
 80024fa:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024fc:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <HAL_InitTick+0x40>)
 80024fe:	7819      	ldrb	r1, [r3, #0]
 8002500:	20fa      	movs	r0, #250	; 0xfa
 8002502:	0080      	lsls	r0, r0, #2
 8002504:	f7fd fe0a 	bl	800011c <__udivsi3>
 8002508:	0001      	movs	r1, r0
 800250a:	4b0c      	ldr	r3, [pc, #48]	; (800253c <HAL_InitTick+0x44>)
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	f7fd fe05 	bl	800011c <__udivsi3>
 8002512:	f000 f88d 	bl	8002630 <HAL_SYSTICK_Config>
 8002516:	2800      	cmp	r0, #0
 8002518:	d10b      	bne.n	8002532 <HAL_InitTick+0x3a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800251a:	3001      	adds	r0, #1
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800251c:	2c03      	cmp	r4, #3
 800251e:	d809      	bhi.n	8002534 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002520:	2200      	movs	r2, #0
 8002522:	0021      	movs	r1, r4
 8002524:	4240      	negs	r0, r0
 8002526:	f000 f845 	bl	80025b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <HAL_InitTick+0x48>)
 800252c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800252e:	2000      	movs	r0, #0
 8002530:	e000      	b.n	8002534 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8002532:	2001      	movs	r0, #1
}
 8002534:	bd10      	pop	{r4, pc}
 8002536:	46c0      	nop			; (mov r8, r8)
 8002538:	20000018 	.word	0x20000018
 800253c:	20000014 	.word	0x20000014
 8002540:	2000001c 	.word	0x2000001c

08002544 <HAL_Init>:
{
 8002544:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002546:	4a08      	ldr	r2, [pc, #32]	; (8002568 <HAL_Init+0x24>)
 8002548:	6813      	ldr	r3, [r2, #0]
 800254a:	2140      	movs	r1, #64	; 0x40
 800254c:	430b      	orrs	r3, r1
 800254e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002550:	2000      	movs	r0, #0
 8002552:	f7ff ffd1 	bl	80024f8 <HAL_InitTick>
 8002556:	1e04      	subs	r4, r0, #0
 8002558:	d002      	beq.n	8002560 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800255a:	2401      	movs	r4, #1
}
 800255c:	0020      	movs	r0, r4
 800255e:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8002560:	f7ff fcd6 	bl	8001f10 <HAL_MspInit>
 8002564:	e7fa      	b.n	800255c <HAL_Init+0x18>
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	40022000 	.word	0x40022000

0800256c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800256c:	4a03      	ldr	r2, [pc, #12]	; (800257c <HAL_IncTick+0x10>)
 800256e:	6811      	ldr	r1, [r2, #0]
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_IncTick+0x14>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	185b      	adds	r3, r3, r1
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	4770      	bx	lr
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	20000804 	.word	0x20000804
 8002580:	20000018 	.word	0x20000018

08002584 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002584:	4b01      	ldr	r3, [pc, #4]	; (800258c <HAL_GetTick+0x8>)
 8002586:	6818      	ldr	r0, [r3, #0]
}
 8002588:	4770      	bx	lr
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	20000804 	.word	0x20000804

08002590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002590:	b570      	push	{r4, r5, r6, lr}
 8002592:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002594:	f7ff fff6 	bl	8002584 <HAL_GetTick>
 8002598:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800259a:	1c63      	adds	r3, r4, #1
 800259c:	d002      	beq.n	80025a4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800259e:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <HAL_Delay+0x20>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025a4:	f7ff ffee 	bl	8002584 <HAL_GetTick>
 80025a8:	1b40      	subs	r0, r0, r5
 80025aa:	42a0      	cmp	r0, r4
 80025ac:	d3fa      	bcc.n	80025a4 <HAL_Delay+0x14>
  {
  }
}
 80025ae:	bd70      	pop	{r4, r5, r6, pc}
 80025b0:	20000018 	.word	0x20000018

080025b4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b4:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80025b6:	2800      	cmp	r0, #0
 80025b8:	db14      	blt.n	80025e4 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025ba:	0884      	lsrs	r4, r0, #2
 80025bc:	00a4      	lsls	r4, r4, #2
 80025be:	4b14      	ldr	r3, [pc, #80]	; (8002610 <HAL_NVIC_SetPriority+0x5c>)
 80025c0:	469c      	mov	ip, r3
 80025c2:	4464      	add	r4, ip
 80025c4:	26c0      	movs	r6, #192	; 0xc0
 80025c6:	00b6      	lsls	r6, r6, #2
 80025c8:	59a5      	ldr	r5, [r4, r6]
 80025ca:	2203      	movs	r2, #3
 80025cc:	4010      	ands	r0, r2
 80025ce:	00c0      	lsls	r0, r0, #3
 80025d0:	23ff      	movs	r3, #255	; 0xff
 80025d2:	001a      	movs	r2, r3
 80025d4:	4082      	lsls	r2, r0
 80025d6:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025d8:	0189      	lsls	r1, r1, #6
 80025da:	400b      	ands	r3, r1
 80025dc:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025de:	432b      	orrs	r3, r5
 80025e0:	51a3      	str	r3, [r4, r6]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80025e2:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025e4:	230f      	movs	r3, #15
 80025e6:	4003      	ands	r3, r0
 80025e8:	3b08      	subs	r3, #8
 80025ea:	089b      	lsrs	r3, r3, #2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4a09      	ldr	r2, [pc, #36]	; (8002614 <HAL_NVIC_SetPriority+0x60>)
 80025f0:	4694      	mov	ip, r2
 80025f2:	4463      	add	r3, ip
 80025f4:	69dc      	ldr	r4, [r3, #28]
 80025f6:	2203      	movs	r2, #3
 80025f8:	4010      	ands	r0, r2
 80025fa:	00c0      	lsls	r0, r0, #3
 80025fc:	32fc      	adds	r2, #252	; 0xfc
 80025fe:	0015      	movs	r5, r2
 8002600:	4085      	lsls	r5, r0
 8002602:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002604:	0189      	lsls	r1, r1, #6
 8002606:	400a      	ands	r2, r1
 8002608:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800260a:	4322      	orrs	r2, r4
 800260c:	61da      	str	r2, [r3, #28]
 800260e:	e7e8      	b.n	80025e2 <HAL_NVIC_SetPriority+0x2e>
 8002610:	e000e100 	.word	0xe000e100
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002618:	2800      	cmp	r0, #0
 800261a:	db05      	blt.n	8002628 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261c:	231f      	movs	r3, #31
 800261e:	4018      	ands	r0, r3
 8002620:	3b1e      	subs	r3, #30
 8002622:	4083      	lsls	r3, r0
 8002624:	4a01      	ldr	r2, [pc, #4]	; (800262c <HAL_NVIC_EnableIRQ+0x14>)
 8002626:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002628:	4770      	bx	lr
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	e000e100 	.word	0xe000e100

08002630 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	3801      	subs	r0, #1
 8002632:	2380      	movs	r3, #128	; 0x80
 8002634:	045b      	lsls	r3, r3, #17
 8002636:	4298      	cmp	r0, r3
 8002638:	d20f      	bcs.n	800265a <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263a:	4a09      	ldr	r2, [pc, #36]	; (8002660 <HAL_SYSTICK_Config+0x30>)
 800263c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800263e:	4809      	ldr	r0, [pc, #36]	; (8002664 <HAL_SYSTICK_Config+0x34>)
 8002640:	6a03      	ldr	r3, [r0, #32]
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	0a1b      	lsrs	r3, r3, #8
 8002646:	21c0      	movs	r1, #192	; 0xc0
 8002648:	0609      	lsls	r1, r1, #24
 800264a:	430b      	orrs	r3, r1
 800264c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800264e:	2300      	movs	r3, #0
 8002650:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002652:	3307      	adds	r3, #7
 8002654:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002656:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002658:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800265a:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 800265c:	e7fc      	b.n	8002658 <HAL_SYSTICK_Config+0x28>
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	e000e010 	.word	0xe000e010
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800266a:	46de      	mov	lr, fp
 800266c:	4657      	mov	r7, sl
 800266e:	464e      	mov	r6, r9
 8002670:	4645      	mov	r5, r8
 8002672:	b5e0      	push	{r5, r6, r7, lr}
 8002674:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002676:	680e      	ldr	r6, [r1, #0]
 8002678:	2e00      	cmp	r6, #0
 800267a:	d100      	bne.n	800267e <HAL_GPIO_Init+0x16>
 800267c:	e0d6      	b.n	800282c <HAL_GPIO_Init+0x1c4>
 800267e:	2200      	movs	r2, #0
  uint32_t position = 0x00U;
 8002680:	2300      	movs	r3, #0

    if (iocurrent)
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002682:	2403      	movs	r4, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002684:	25c0      	movs	r5, #192	; 0xc0
 8002686:	02ad      	lsls	r5, r5, #10
 8002688:	46ab      	mov	fp, r5
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800268a:	4d6c      	ldr	r5, [pc, #432]	; (800283c <HAL_GPIO_Init+0x1d4>)
 800268c:	46aa      	mov	sl, r5

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800268e:	4d6c      	ldr	r5, [pc, #432]	; (8002840 <HAL_GPIO_Init+0x1d8>)
 8002690:	1945      	adds	r5, r0, r5
 8002692:	1e6f      	subs	r7, r5, #1
 8002694:	41bd      	sbcs	r5, r7
 8002696:	3505      	adds	r5, #5
 8002698:	9501      	str	r5, [sp, #4]
 800269a:	e044      	b.n	8002726 <HAL_GPIO_Init+0xbe>
        temp = GPIOx->OSPEEDR;
 800269c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800269e:	0027      	movs	r7, r4
 80026a0:	4097      	lsls	r7, r2
 80026a2:	43be      	bics	r6, r7
 80026a4:	46b4      	mov	ip, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026a6:	68ce      	ldr	r6, [r1, #12]
 80026a8:	4096      	lsls	r6, r2
 80026aa:	4667      	mov	r7, ip
 80026ac:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80026ae:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80026b0:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026b2:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b4:	684d      	ldr	r5, [r1, #4]
 80026b6:	092d      	lsrs	r5, r5, #4
 80026b8:	2701      	movs	r7, #1
 80026ba:	403d      	ands	r5, r7
 80026bc:	409d      	lsls	r5, r3
 80026be:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80026c0:	6045      	str	r5, [r0, #4]
 80026c2:	e03c      	b.n	800273e <HAL_GPIO_Init+0xd6>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80026c4:	2600      	movs	r6, #0
 80026c6:	4667      	mov	r7, ip
 80026c8:	40be      	lsls	r6, r7
 80026ca:	4647      	mov	r7, r8
 80026cc:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026ce:	60ae      	str	r6, [r5, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026d0:	4d5c      	ldr	r5, [pc, #368]	; (8002844 <HAL_GPIO_Init+0x1dc>)
 80026d2:	682d      	ldr	r5, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
 80026d4:	9e00      	ldr	r6, [sp, #0]
 80026d6:	43f6      	mvns	r6, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026d8:	684f      	ldr	r7, [r1, #4]
 80026da:	03ff      	lsls	r7, r7, #15
 80026dc:	d500      	bpl.n	80026e0 <HAL_GPIO_Init+0x78>
 80026de:	e099      	b.n	8002814 <HAL_GPIO_Init+0x1ac>
        temp &= ~((uint32_t)iocurrent);
 80026e0:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80026e2:	4f58      	ldr	r7, [pc, #352]	; (8002844 <HAL_GPIO_Init+0x1dc>)
 80026e4:	603d      	str	r5, [r7, #0]

        temp = EXTI->EMR;
 80026e6:	687d      	ldr	r5, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026e8:	684f      	ldr	r7, [r1, #4]
 80026ea:	03bf      	lsls	r7, r7, #14
 80026ec:	d500      	bpl.n	80026f0 <HAL_GPIO_Init+0x88>
 80026ee:	e094      	b.n	800281a <HAL_GPIO_Init+0x1b2>
        temp &= ~((uint32_t)iocurrent);
 80026f0:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80026f2:	4f54      	ldr	r7, [pc, #336]	; (8002844 <HAL_GPIO_Init+0x1dc>)
 80026f4:	607d      	str	r5, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026f6:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f8:	684f      	ldr	r7, [r1, #4]
 80026fa:	02ff      	lsls	r7, r7, #11
 80026fc:	d500      	bpl.n	8002700 <HAL_GPIO_Init+0x98>
 80026fe:	e08f      	b.n	8002820 <HAL_GPIO_Init+0x1b8>
        temp &= ~((uint32_t)iocurrent);
 8002700:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002702:	4f50      	ldr	r7, [pc, #320]	; (8002844 <HAL_GPIO_Init+0x1dc>)
 8002704:	60bd      	str	r5, [r7, #8]

        temp = EXTI->FTSR;
 8002706:	68fd      	ldr	r5, [r7, #12]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002708:	684f      	ldr	r7, [r1, #4]
 800270a:	02bf      	lsls	r7, r7, #10
 800270c:	d500      	bpl.n	8002710 <HAL_GPIO_Init+0xa8>
 800270e:	e08a      	b.n	8002826 <HAL_GPIO_Init+0x1be>
        temp &= ~((uint32_t)iocurrent);
 8002710:	4035      	ands	r5, r6
 8002712:	002f      	movs	r7, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002714:	4d4b      	ldr	r5, [pc, #300]	; (8002844 <HAL_GPIO_Init+0x1dc>)
 8002716:	60ef      	str	r7, [r5, #12]
      }
    }
    position++;
 8002718:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 800271a:	680e      	ldr	r6, [r1, #0]
 800271c:	3202      	adds	r2, #2
 800271e:	0035      	movs	r5, r6
 8002720:	40dd      	lsrs	r5, r3
 8002722:	d100      	bne.n	8002726 <HAL_GPIO_Init+0xbe>
 8002724:	e082      	b.n	800282c <HAL_GPIO_Init+0x1c4>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002726:	2501      	movs	r5, #1
 8002728:	409d      	lsls	r5, r3
 800272a:	0037      	movs	r7, r6
 800272c:	402f      	ands	r7, r5
 800272e:	9700      	str	r7, [sp, #0]
    if (iocurrent)
 8002730:	422e      	tst	r6, r5
 8002732:	d0f1      	beq.n	8002718 <HAL_GPIO_Init+0xb0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002734:	684e      	ldr	r6, [r1, #4]
 8002736:	4026      	ands	r6, r4
 8002738:	3e01      	subs	r6, #1
 800273a:	2e01      	cmp	r6, #1
 800273c:	d9ae      	bls.n	800269c <HAL_GPIO_Init+0x34>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800273e:	684d      	ldr	r5, [r1, #4]
 8002740:	4025      	ands	r5, r4
 8002742:	2d03      	cmp	r5, #3
 8002744:	d024      	beq.n	8002790 <HAL_GPIO_Init+0x128>
        temp = GPIOx->PUPDR;
 8002746:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002748:	0026      	movs	r6, r4
 800274a:	4096      	lsls	r6, r2
 800274c:	43b5      	bics	r5, r6
 800274e:	002e      	movs	r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002750:	688d      	ldr	r5, [r1, #8]
 8002752:	4095      	lsls	r5, r2
 8002754:	4335      	orrs	r5, r6
        GPIOx->PUPDR = temp;
 8002756:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002758:	684d      	ldr	r5, [r1, #4]
 800275a:	4025      	ands	r5, r4
 800275c:	2d02      	cmp	r5, #2
 800275e:	d117      	bne.n	8002790 <HAL_GPIO_Init+0x128>
        temp = GPIOx->AFR[position >> 3U];
 8002760:	08dd      	lsrs	r5, r3, #3
 8002762:	00ad      	lsls	r5, r5, #2
 8002764:	46a9      	mov	r9, r5
 8002766:	4481      	add	r9, r0
 8002768:	464d      	mov	r5, r9
 800276a:	6a2e      	ldr	r6, [r5, #32]
 800276c:	46b4      	mov	ip, r6
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800276e:	2607      	movs	r6, #7
 8002770:	401e      	ands	r6, r3
 8002772:	00b6      	lsls	r6, r6, #2
 8002774:	270f      	movs	r7, #15
 8002776:	40b7      	lsls	r7, r6
 8002778:	46b8      	mov	r8, r7
 800277a:	4667      	mov	r7, ip
 800277c:	4645      	mov	r5, r8
 800277e:	43af      	bics	r7, r5
 8002780:	46bc      	mov	ip, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002782:	690f      	ldr	r7, [r1, #16]
 8002784:	40b7      	lsls	r7, r6
 8002786:	003e      	movs	r6, r7
 8002788:	4665      	mov	r5, ip
 800278a:	432e      	orrs	r6, r5
        GPIOx->AFR[position >> 3U] = temp;
 800278c:	464d      	mov	r5, r9
 800278e:	622e      	str	r6, [r5, #32]
      temp = GPIOx->MODER;
 8002790:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002792:	0026      	movs	r6, r4
 8002794:	4096      	lsls	r6, r2
 8002796:	43b5      	bics	r5, r6
 8002798:	002e      	movs	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800279a:	684d      	ldr	r5, [r1, #4]
 800279c:	4025      	ands	r5, r4
 800279e:	4095      	lsls	r5, r2
 80027a0:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 80027a2:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027a4:	684d      	ldr	r5, [r1, #4]
 80027a6:	465e      	mov	r6, fp
 80027a8:	4235      	tst	r5, r6
 80027aa:	d0b5      	beq.n	8002718 <HAL_GPIO_Init+0xb0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ac:	4655      	mov	r5, sl
 80027ae:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 80027b0:	2601      	movs	r6, #1
 80027b2:	4335      	orrs	r5, r6
 80027b4:	4656      	mov	r6, sl
 80027b6:	6375      	str	r5, [r6, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80027b8:	089d      	lsrs	r5, r3, #2
 80027ba:	00ad      	lsls	r5, r5, #2
 80027bc:	4e22      	ldr	r6, [pc, #136]	; (8002848 <HAL_GPIO_Init+0x1e0>)
 80027be:	46b4      	mov	ip, r6
 80027c0:	4465      	add	r5, ip
 80027c2:	68ae      	ldr	r6, [r5, #8]
 80027c4:	46b0      	mov	r8, r6
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80027c6:	0026      	movs	r6, r4
 80027c8:	401e      	ands	r6, r3
 80027ca:	00b6      	lsls	r6, r6, #2
 80027cc:	46b4      	mov	ip, r6
 80027ce:	260f      	movs	r6, #15
 80027d0:	4667      	mov	r7, ip
 80027d2:	40be      	lsls	r6, r7
 80027d4:	4647      	mov	r7, r8
 80027d6:	43b7      	bics	r7, r6
 80027d8:	46b8      	mov	r8, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80027da:	26a0      	movs	r6, #160	; 0xa0
 80027dc:	05f6      	lsls	r6, r6, #23
 80027de:	42b0      	cmp	r0, r6
 80027e0:	d100      	bne.n	80027e4 <HAL_GPIO_Init+0x17c>
 80027e2:	e76f      	b.n	80026c4 <HAL_GPIO_Init+0x5c>
 80027e4:	4e19      	ldr	r6, [pc, #100]	; (800284c <HAL_GPIO_Init+0x1e4>)
 80027e6:	46b1      	mov	r9, r6
 80027e8:	2601      	movs	r6, #1
 80027ea:	4548      	cmp	r0, r9
 80027ec:	d100      	bne.n	80027f0 <HAL_GPIO_Init+0x188>
 80027ee:	e76a      	b.n	80026c6 <HAL_GPIO_Init+0x5e>
 80027f0:	4e17      	ldr	r6, [pc, #92]	; (8002850 <HAL_GPIO_Init+0x1e8>)
 80027f2:	42b0      	cmp	r0, r6
 80027f4:	d00a      	beq.n	800280c <HAL_GPIO_Init+0x1a4>
 80027f6:	4e17      	ldr	r6, [pc, #92]	; (8002854 <HAL_GPIO_Init+0x1ec>)
 80027f8:	46b1      	mov	r9, r6
 80027fa:	0026      	movs	r6, r4
 80027fc:	4548      	cmp	r0, r9
 80027fe:	d100      	bne.n	8002802 <HAL_GPIO_Init+0x19a>
 8002800:	e761      	b.n	80026c6 <HAL_GPIO_Init+0x5e>
 8002802:	4e15      	ldr	r6, [pc, #84]	; (8002858 <HAL_GPIO_Init+0x1f0>)
 8002804:	42b0      	cmp	r0, r6
 8002806:	d003      	beq.n	8002810 <HAL_GPIO_Init+0x1a8>
 8002808:	9e01      	ldr	r6, [sp, #4]
 800280a:	e75c      	b.n	80026c6 <HAL_GPIO_Init+0x5e>
 800280c:	2602      	movs	r6, #2
 800280e:	e75a      	b.n	80026c6 <HAL_GPIO_Init+0x5e>
 8002810:	2604      	movs	r6, #4
 8002812:	e758      	b.n	80026c6 <HAL_GPIO_Init+0x5e>
          temp |= iocurrent;
 8002814:	9f00      	ldr	r7, [sp, #0]
 8002816:	433d      	orrs	r5, r7
 8002818:	e763      	b.n	80026e2 <HAL_GPIO_Init+0x7a>
          temp |= iocurrent;
 800281a:	9f00      	ldr	r7, [sp, #0]
 800281c:	433d      	orrs	r5, r7
 800281e:	e768      	b.n	80026f2 <HAL_GPIO_Init+0x8a>
          temp |= iocurrent;
 8002820:	9f00      	ldr	r7, [sp, #0]
 8002822:	433d      	orrs	r5, r7
 8002824:	e76d      	b.n	8002702 <HAL_GPIO_Init+0x9a>
          temp |= iocurrent;
 8002826:	9f00      	ldr	r7, [sp, #0]
 8002828:	432f      	orrs	r7, r5
 800282a:	e773      	b.n	8002714 <HAL_GPIO_Init+0xac>
  }
}
 800282c:	b003      	add	sp, #12
 800282e:	bcf0      	pop	{r4, r5, r6, r7}
 8002830:	46bb      	mov	fp, r7
 8002832:	46b2      	mov	sl, r6
 8002834:	46a9      	mov	r9, r5
 8002836:	46a0      	mov	r8, r4
 8002838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800283a:	46c0      	nop			; (mov r8, r8)
 800283c:	40021000 	.word	0x40021000
 8002840:	afffe400 	.word	0xafffe400
 8002844:	40010400 	.word	0x40010400
 8002848:	40010000 	.word	0x40010000
 800284c:	50000400 	.word	0x50000400
 8002850:	50000800 	.word	0x50000800
 8002854:	50000c00 	.word	0x50000c00
 8002858:	50001000 	.word	0x50001000

0800285c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800285c:	6900      	ldr	r0, [r0, #16]
 800285e:	4008      	ands	r0, r1
 8002860:	1e43      	subs	r3, r0, #1
 8002862:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002864:	b2c0      	uxtb	r0, r0
}
 8002866:	4770      	bx	lr

08002868 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002868:	2a00      	cmp	r2, #0
 800286a:	d001      	beq.n	8002870 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800286c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800286e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002870:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002872:	e7fc      	b.n	800286e <HAL_GPIO_WritePin+0x6>

08002874 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002874:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002876:	0013      	movs	r3, r2
 8002878:	400b      	ands	r3, r1
 800287a:	041b      	lsls	r3, r3, #16
 800287c:	4391      	bics	r1, r2
 800287e:	4319      	orrs	r1, r3
 8002880:	6181      	str	r1, [r0, #24]
}
 8002882:	4770      	bx	lr

08002884 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002884:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002886:	4b05      	ldr	r3, [pc, #20]	; (800289c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	4218      	tst	r0, r3
 800288c:	d100      	bne.n	8002890 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800288e:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002890:	4b02      	ldr	r3, [pc, #8]	; (800289c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002892:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002894:	f7fe f906 	bl	8000aa4 <HAL_GPIO_EXTI_Callback>
}
 8002898:	e7f9      	b.n	800288e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	40010400 	.word	0x40010400

080028a0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028a0:	6803      	ldr	r3, [r0, #0]
 80028a2:	699a      	ldr	r2, [r3, #24]
 80028a4:	0792      	lsls	r2, r2, #30
 80028a6:	d501      	bpl.n	80028ac <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028a8:	2200      	movs	r2, #0
 80028aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028ac:	6803      	ldr	r3, [r0, #0]
 80028ae:	699a      	ldr	r2, [r3, #24]
 80028b0:	07d2      	lsls	r2, r2, #31
 80028b2:	d403      	bmi.n	80028bc <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80028b4:	699a      	ldr	r2, [r3, #24]
 80028b6:	2101      	movs	r1, #1
 80028b8:	430a      	orrs	r2, r1
 80028ba:	619a      	str	r2, [r3, #24]
  }
}
 80028bc:	4770      	bx	lr
	...

080028c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028c0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80028c2:	6805      	ldr	r5, [r0, #0]
 80028c4:	6868      	ldr	r0, [r5, #4]
 80028c6:	9c04      	ldr	r4, [sp, #16]
 80028c8:	0d64      	lsrs	r4, r4, #21
 80028ca:	2680      	movs	r6, #128	; 0x80
 80028cc:	00f6      	lsls	r6, r6, #3
 80028ce:	4026      	ands	r6, r4
 80028d0:	4c06      	ldr	r4, [pc, #24]	; (80028ec <I2C_TransferConfig+0x2c>)
 80028d2:	4334      	orrs	r4, r6
 80028d4:	43a0      	bics	r0, r4
 80028d6:	0412      	lsls	r2, r2, #16
 80028d8:	9c04      	ldr	r4, [sp, #16]
 80028da:	4322      	orrs	r2, r4
 80028dc:	431a      	orrs	r2, r3
 80028de:	0589      	lsls	r1, r1, #22
 80028e0:	0d89      	lsrs	r1, r1, #22
 80028e2:	430a      	orrs	r2, r1
 80028e4:	4302      	orrs	r2, r0
 80028e6:	606a      	str	r2, [r5, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80028e8:	bd70      	pop	{r4, r5, r6, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	03ff63ff 	.word	0x03ff63ff

080028f0 <I2C_IsAcknowledgeFailed>:
{
 80028f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028f2:	0007      	movs	r7, r0
 80028f4:	000c      	movs	r4, r1
 80028f6:	0015      	movs	r5, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028f8:	6803      	ldr	r3, [r0, #0]
 80028fa:	699a      	ldr	r2, [r3, #24]
  return HAL_OK;
 80028fc:	2000      	movs	r0, #0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028fe:	06d2      	lsls	r2, r2, #27
 8002900:	d53b      	bpl.n	800297a <I2C_IsAcknowledgeFailed+0x8a>
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	0192      	lsls	r2, r2, #6
 8002906:	d404      	bmi.n	8002912 <I2C_IsAcknowledgeFailed+0x22>
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002908:	6859      	ldr	r1, [r3, #4]
 800290a:	2280      	movs	r2, #128	; 0x80
 800290c:	01d2      	lsls	r2, r2, #7
 800290e:	430a      	orrs	r2, r1
 8002910:	605a      	str	r2, [r3, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002912:	2620      	movs	r6, #32
 8002914:	6839      	ldr	r1, [r7, #0]
 8002916:	698b      	ldr	r3, [r1, #24]
 8002918:	421e      	tst	r6, r3
 800291a:	d115      	bne.n	8002948 <I2C_IsAcknowledgeFailed+0x58>
      if (Timeout != HAL_MAX_DELAY)
 800291c:	1c63      	adds	r3, r4, #1
 800291e:	d0fa      	beq.n	8002916 <I2C_IsAcknowledgeFailed+0x26>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002920:	f7ff fe30 	bl	8002584 <HAL_GetTick>
 8002924:	1b40      	subs	r0, r0, r5
 8002926:	42a0      	cmp	r0, r4
 8002928:	d801      	bhi.n	800292e <I2C_IsAcknowledgeFailed+0x3e>
 800292a:	2c00      	cmp	r4, #0
 800292c:	d1f2      	bne.n	8002914 <I2C_IsAcknowledgeFailed+0x24>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800292e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002930:	2220      	movs	r2, #32
 8002932:	4313      	orrs	r3, r2
 8002934:	647b      	str	r3, [r7, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002936:	2341      	movs	r3, #65	; 0x41
 8002938:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800293a:	2300      	movs	r3, #0
 800293c:	3222      	adds	r2, #34	; 0x22
 800293e:	54bb      	strb	r3, [r7, r2]
          __HAL_UNLOCK(hi2c);
 8002940:	3a02      	subs	r2, #2
 8002942:	54bb      	strb	r3, [r7, r2]
          return HAL_ERROR;
 8002944:	2001      	movs	r0, #1
 8002946:	e018      	b.n	800297a <I2C_IsAcknowledgeFailed+0x8a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002948:	2310      	movs	r3, #16
 800294a:	61cb      	str	r3, [r1, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2420      	movs	r4, #32
 8002950:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002952:	0038      	movs	r0, r7
 8002954:	f7ff ffa4 	bl	80028a0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	6853      	ldr	r3, [r2, #4]
 800295c:	4907      	ldr	r1, [pc, #28]	; (800297c <I2C_IsAcknowledgeFailed+0x8c>)
 800295e:	400b      	ands	r3, r1
 8002960:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002964:	2204      	movs	r2, #4
 8002966:	4313      	orrs	r3, r2
 8002968:	647b      	str	r3, [r7, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800296a:	2341      	movs	r3, #65	; 0x41
 800296c:	54fc      	strb	r4, [r7, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800296e:	2300      	movs	r3, #0
 8002970:	323e      	adds	r2, #62	; 0x3e
 8002972:	54bb      	strb	r3, [r7, r2]
    __HAL_UNLOCK(hi2c);
 8002974:	3a02      	subs	r2, #2
 8002976:	54bb      	strb	r3, [r7, r2]
    return HAL_ERROR;
 8002978:	2001      	movs	r0, #1
}
 800297a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002982:	0004      	movs	r4, r0
 8002984:	000d      	movs	r5, r1
 8002986:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002988:	2702      	movs	r7, #2
 800298a:	6823      	ldr	r3, [r4, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	421f      	tst	r7, r3
 8002990:	d11c      	bne.n	80029cc <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002992:	0032      	movs	r2, r6
 8002994:	0029      	movs	r1, r5
 8002996:	0020      	movs	r0, r4
 8002998:	f7ff ffaa 	bl	80028f0 <I2C_IsAcknowledgeFailed>
 800299c:	2800      	cmp	r0, #0
 800299e:	d117      	bne.n	80029d0 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80029a0:	1c6b      	adds	r3, r5, #1
 80029a2:	d0f2      	beq.n	800298a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029a4:	f7ff fdee 	bl	8002584 <HAL_GetTick>
 80029a8:	1b80      	subs	r0, r0, r6
 80029aa:	42a8      	cmp	r0, r5
 80029ac:	d801      	bhi.n	80029b2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80029ae:	2d00      	cmp	r5, #0
 80029b0:	d1eb      	bne.n	800298a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80029b4:	2220      	movs	r2, #32
 80029b6:	4313      	orrs	r3, r2
 80029b8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029ba:	2341      	movs	r3, #65	; 0x41
 80029bc:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029be:	2300      	movs	r3, #0
 80029c0:	3222      	adds	r2, #34	; 0x22
 80029c2:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 80029c4:	3a02      	subs	r2, #2
 80029c6:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 80029c8:	2001      	movs	r0, #1
 80029ca:	e000      	b.n	80029ce <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
  return HAL_OK;
 80029cc:	2000      	movs	r0, #0
}
 80029ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80029d0:	2001      	movs	r0, #1
 80029d2:	e7fc      	b.n	80029ce <I2C_WaitOnTXISFlagUntilTimeout+0x4e>

080029d4 <I2C_WaitOnFlagUntilTimeout>:
{
 80029d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029d6:	46c6      	mov	lr, r8
 80029d8:	b500      	push	{lr}
 80029da:	4680      	mov	r8, r0
 80029dc:	000d      	movs	r5, r1
 80029de:	0017      	movs	r7, r2
 80029e0:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029e2:	4643      	mov	r3, r8
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699c      	ldr	r4, [r3, #24]
 80029e8:	402c      	ands	r4, r5
 80029ea:	1b64      	subs	r4, r4, r5
 80029ec:	4262      	negs	r2, r4
 80029ee:	4154      	adcs	r4, r2
 80029f0:	42bc      	cmp	r4, r7
 80029f2:	d118      	bne.n	8002a26 <I2C_WaitOnFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 80029f4:	1c72      	adds	r2, r6, #1
 80029f6:	d0f6      	beq.n	80029e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f8:	f7ff fdc4 	bl	8002584 <HAL_GetTick>
 80029fc:	9b06      	ldr	r3, [sp, #24]
 80029fe:	1ac0      	subs	r0, r0, r3
 8002a00:	42b0      	cmp	r0, r6
 8002a02:	d801      	bhi.n	8002a08 <I2C_WaitOnFlagUntilTimeout+0x34>
 8002a04:	2e00      	cmp	r6, #0
 8002a06:	d1ec      	bne.n	80029e2 <I2C_WaitOnFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	4643      	mov	r3, r8
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0c:	2220      	movs	r2, #32
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	4641      	mov	r1, r8
 8002a12:	644b      	str	r3, [r1, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a14:	2341      	movs	r3, #65	; 0x41
 8002a16:	54ca      	strb	r2, [r1, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	3222      	adds	r2, #34	; 0x22
 8002a1c:	548b      	strb	r3, [r1, r2]
        __HAL_UNLOCK(hi2c);
 8002a1e:	3a02      	subs	r2, #2
 8002a20:	548b      	strb	r3, [r1, r2]
        return HAL_ERROR;
 8002a22:	2001      	movs	r0, #1
 8002a24:	e000      	b.n	8002a28 <I2C_WaitOnFlagUntilTimeout+0x54>
  return HAL_OK;
 8002a26:	2000      	movs	r0, #0
}
 8002a28:	bc80      	pop	{r7}
 8002a2a:	46b8      	mov	r8, r7
 8002a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a2e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a30:	0005      	movs	r5, r0
 8002a32:	000c      	movs	r4, r1
 8002a34:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a36:	2720      	movs	r7, #32
 8002a38:	682b      	ldr	r3, [r5, #0]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	421f      	tst	r7, r3
 8002a3e:	d11a      	bne.n	8002a76 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a40:	0032      	movs	r2, r6
 8002a42:	0021      	movs	r1, r4
 8002a44:	0028      	movs	r0, r5
 8002a46:	f7ff ff53 	bl	80028f0 <I2C_IsAcknowledgeFailed>
 8002a4a:	2800      	cmp	r0, #0
 8002a4c:	d115      	bne.n	8002a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4e:	f7ff fd99 	bl	8002584 <HAL_GetTick>
 8002a52:	1b80      	subs	r0, r0, r6
 8002a54:	42a0      	cmp	r0, r4
 8002a56:	d801      	bhi.n	8002a5c <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8002a58:	2c00      	cmp	r4, #0
 8002a5a:	d1ed      	bne.n	8002a38 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a5c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002a5e:	2220      	movs	r2, #32
 8002a60:	4313      	orrs	r3, r2
 8002a62:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a64:	2341      	movs	r3, #65	; 0x41
 8002a66:	54ea      	strb	r2, [r5, r3]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	3222      	adds	r2, #34	; 0x22
 8002a6c:	54ab      	strb	r3, [r5, r2]
      __HAL_UNLOCK(hi2c);
 8002a6e:	3a02      	subs	r2, #2
 8002a70:	54ab      	strb	r3, [r5, r2]
      return HAL_ERROR;
 8002a72:	2001      	movs	r0, #1
}
 8002a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8002a76:	2000      	movs	r0, #0
 8002a78:	e7fc      	b.n	8002a74 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	e7fa      	b.n	8002a74 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
	...

08002a80 <HAL_I2C_Init>:
{
 8002a80:	b510      	push	{r4, lr}
 8002a82:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8002a84:	d059      	beq.n	8002b3a <HAL_I2C_Init+0xba>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a86:	2341      	movs	r3, #65	; 0x41
 8002a88:	5cc3      	ldrb	r3, [r0, r3]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d043      	beq.n	8002b16 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a8e:	2341      	movs	r3, #65	; 0x41
 8002a90:	2224      	movs	r2, #36	; 0x24
 8002a92:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8002a94:	6822      	ldr	r2, [r4, #0]
 8002a96:	6813      	ldr	r3, [r2, #0]
 8002a98:	2101      	movs	r1, #1
 8002a9a:	438b      	bics	r3, r1
 8002a9c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a9e:	6822      	ldr	r2, [r4, #0]
 8002aa0:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <HAL_I2C_Init+0xc0>)
 8002aa2:	6861      	ldr	r1, [r4, #4]
 8002aa4:	400b      	ands	r3, r1
 8002aa6:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002aa8:	6822      	ldr	r2, [r4, #0]
 8002aaa:	6893      	ldr	r3, [r2, #8]
 8002aac:	4925      	ldr	r1, [pc, #148]	; (8002b44 <HAL_I2C_Init+0xc4>)
 8002aae:	400b      	ands	r3, r1
 8002ab0:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ab2:	68e3      	ldr	r3, [r4, #12]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d034      	beq.n	8002b22 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ab8:	6822      	ldr	r2, [r4, #0]
 8002aba:	2384      	movs	r3, #132	; 0x84
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	68a1      	ldr	r1, [r4, #8]
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ac4:	68e3      	ldr	r3, [r4, #12]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d032      	beq.n	8002b30 <HAL_I2C_Init+0xb0>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002aca:	6822      	ldr	r2, [r4, #0]
 8002acc:	6851      	ldr	r1, [r2, #4]
 8002ace:	4b1e      	ldr	r3, [pc, #120]	; (8002b48 <HAL_I2C_Init+0xc8>)
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ad4:	6822      	ldr	r2, [r4, #0]
 8002ad6:	68d3      	ldr	r3, [r2, #12]
 8002ad8:	491a      	ldr	r1, [pc, #104]	; (8002b44 <HAL_I2C_Init+0xc4>)
 8002ada:	400b      	ands	r3, r1
 8002adc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ade:	6821      	ldr	r1, [r4, #0]
 8002ae0:	6923      	ldr	r3, [r4, #16]
 8002ae2:	6962      	ldr	r2, [r4, #20]
 8002ae4:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ae6:	69a2      	ldr	r2, [r4, #24]
 8002ae8:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002aee:	6822      	ldr	r2, [r4, #0]
 8002af0:	69e3      	ldr	r3, [r4, #28]
 8002af2:	6a21      	ldr	r1, [r4, #32]
 8002af4:	430b      	orrs	r3, r1
 8002af6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002af8:	6822      	ldr	r2, [r4, #0]
 8002afa:	6813      	ldr	r3, [r2, #0]
 8002afc:	2101      	movs	r1, #1
 8002afe:	430b      	orrs	r3, r1
 8002b00:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b02:	2300      	movs	r3, #0
 8002b04:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b06:	2241      	movs	r2, #65	; 0x41
 8002b08:	311f      	adds	r1, #31
 8002b0a:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b0c:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b0e:	3201      	adds	r2, #1
 8002b10:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8002b12:	2000      	movs	r0, #0
}
 8002b14:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002b16:	3340      	adds	r3, #64	; 0x40
 8002b18:	2200      	movs	r2, #0
 8002b1a:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8002b1c:	f7fd fd94 	bl	8000648 <HAL_I2C_MspInit>
 8002b20:	e7b5      	b.n	8002a8e <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b22:	6822      	ldr	r2, [r4, #0]
 8002b24:	2380      	movs	r3, #128	; 0x80
 8002b26:	021b      	lsls	r3, r3, #8
 8002b28:	68a1      	ldr	r1, [r4, #8]
 8002b2a:	430b      	orrs	r3, r1
 8002b2c:	6093      	str	r3, [r2, #8]
 8002b2e:	e7c9      	b.n	8002ac4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	2280      	movs	r2, #128	; 0x80
 8002b34:	0112      	lsls	r2, r2, #4
 8002b36:	605a      	str	r2, [r3, #4]
 8002b38:	e7c7      	b.n	8002aca <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	e7ea      	b.n	8002b14 <HAL_I2C_Init+0x94>
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	f0ffffff 	.word	0xf0ffffff
 8002b44:	ffff7fff 	.word	0xffff7fff
 8002b48:	02008000 	.word	0x02008000

08002b4c <HAL_I2C_Master_Transmit>:
{
 8002b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4e:	46d6      	mov	lr, sl
 8002b50:	464f      	mov	r7, r9
 8002b52:	4646      	mov	r6, r8
 8002b54:	b5c0      	push	{r6, r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	0004      	movs	r4, r0
 8002b5a:	4689      	mov	r9, r1
 8002b5c:	9203      	str	r2, [sp, #12]
 8002b5e:	001e      	movs	r6, r3
 8002b60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b62:	2341      	movs	r3, #65	; 0x41
 8002b64:	5cc3      	ldrb	r3, [r0, r3]
 8002b66:	2b20      	cmp	r3, #32
 8002b68:	d000      	beq.n	8002b6c <HAL_I2C_Master_Transmit+0x20>
 8002b6a:	e0a2      	b.n	8002cb2 <HAL_I2C_Master_Transmit+0x166>
    __HAL_LOCK(hi2c);
 8002b6c:	3320      	adds	r3, #32
 8002b6e:	5cc3      	ldrb	r3, [r0, r3]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d100      	bne.n	8002b76 <HAL_I2C_Master_Transmit+0x2a>
 8002b74:	e0a4      	b.n	8002cc0 <HAL_I2C_Master_Transmit+0x174>
 8002b76:	2340      	movs	r3, #64	; 0x40
 8002b78:	2201      	movs	r2, #1
 8002b7a:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8002b7c:	f7ff fd02 	bl	8002584 <HAL_GetTick>
 8002b80:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b82:	2180      	movs	r1, #128	; 0x80
 8002b84:	9000      	str	r0, [sp, #0]
 8002b86:	2319      	movs	r3, #25
 8002b88:	2201      	movs	r2, #1
 8002b8a:	0209      	lsls	r1, r1, #8
 8002b8c:	0020      	movs	r0, r4
 8002b8e:	f7ff ff21 	bl	80029d4 <I2C_WaitOnFlagUntilTimeout>
 8002b92:	2800      	cmp	r0, #0
 8002b94:	d000      	beq.n	8002b98 <HAL_I2C_Master_Transmit+0x4c>
 8002b96:	e095      	b.n	8002cc4 <HAL_I2C_Master_Transmit+0x178>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b98:	2341      	movs	r3, #65	; 0x41
 8002b9a:	2221      	movs	r2, #33	; 0x21
 8002b9c:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	3a11      	subs	r2, #17
 8002ba2:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002ba8:	9a03      	ldr	r2, [sp, #12]
 8002baa:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bac:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bae:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bb0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	2bff      	cmp	r3, #255	; 0xff
 8002bb6:	d916      	bls.n	8002be6 <HAL_I2C_Master_Transmit+0x9a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bb8:	23ff      	movs	r3, #255	; 0xff
 8002bba:	8523      	strh	r3, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bbc:	3b7f      	subs	r3, #127	; 0x7f
 8002bbe:	4a45      	ldr	r2, [pc, #276]	; (8002cd4 <HAL_I2C_Master_Transmit+0x188>)
 8002bc0:	9200      	str	r2, [sp, #0]
 8002bc2:	045b      	lsls	r3, r3, #17
 8002bc4:	22ff      	movs	r2, #255	; 0xff
 8002bc6:	4649      	mov	r1, r9
 8002bc8:	0020      	movs	r0, r4
 8002bca:	f7ff fe79 	bl	80028c0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002bce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d056      	beq.n	8002c84 <HAL_I2C_Master_Transmit+0x138>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bd6:	2380      	movs	r3, #128	; 0x80
 8002bd8:	049b      	lsls	r3, r3, #18
 8002bda:	469a      	mov	sl, r3
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bdc:	26ff      	movs	r6, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bde:	2380      	movs	r3, #128	; 0x80
 8002be0:	045b      	lsls	r3, r3, #17
 8002be2:	4698      	mov	r8, r3
 8002be4:	e01b      	b.n	8002c1e <HAL_I2C_Master_Transmit+0xd2>
      hi2c->XferSize = hi2c->XferCount;
 8002be6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002be8:	b292      	uxth	r2, r2
 8002bea:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bec:	2380      	movs	r3, #128	; 0x80
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	4938      	ldr	r1, [pc, #224]	; (8002cd4 <HAL_I2C_Master_Transmit+0x188>)
 8002bf2:	9100      	str	r1, [sp, #0]
 8002bf4:	049b      	lsls	r3, r3, #18
 8002bf6:	4649      	mov	r1, r9
 8002bf8:	0020      	movs	r0, r4
 8002bfa:	f7ff fe61 	bl	80028c0 <I2C_TransferConfig>
 8002bfe:	e7e6      	b.n	8002bce <HAL_I2C_Master_Transmit+0x82>
          hi2c->XferSize = hi2c->XferCount;
 8002c00:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002c02:	b292      	uxth	r2, r2
 8002c04:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	2300      	movs	r3, #0
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	4653      	mov	r3, sl
 8002c0e:	4649      	mov	r1, r9
 8002c10:	0020      	movs	r0, r4
 8002c12:	f7ff fe55 	bl	80028c0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d032      	beq.n	8002c84 <HAL_I2C_Master_Transmit+0x138>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1e:	003a      	movs	r2, r7
 8002c20:	0029      	movs	r1, r5
 8002c22:	0020      	movs	r0, r4
 8002c24:	f7ff feac 	bl	8002980 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c28:	2800      	cmp	r0, #0
 8002c2a:	d14d      	bne.n	8002cc8 <HAL_I2C_Master_Transmit+0x17c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c30:	7812      	ldrb	r2, [r2, #0]
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002c34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c36:	3301      	adds	r3, #1
 8002c38:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002c3a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002c42:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c4a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002c4c:	b292      	uxth	r2, r2
 8002c4e:	2a00      	cmp	r2, #0
 8002c50:	d0e1      	beq.n	8002c16 <HAL_I2C_Master_Transmit+0xca>
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1df      	bne.n	8002c16 <HAL_I2C_Master_Transmit+0xca>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c56:	9700      	str	r7, [sp, #0]
 8002c58:	002b      	movs	r3, r5
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2180      	movs	r1, #128	; 0x80
 8002c5e:	0020      	movs	r0, r4
 8002c60:	f7ff feb8 	bl	80029d4 <I2C_WaitOnFlagUntilTimeout>
 8002c64:	2800      	cmp	r0, #0
 8002c66:	d131      	bne.n	8002ccc <HAL_I2C_Master_Transmit+0x180>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c68:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	2bff      	cmp	r3, #255	; 0xff
 8002c6e:	d9c7      	bls.n	8002c00 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c70:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c72:	2300      	movs	r3, #0
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4643      	mov	r3, r8
 8002c78:	0032      	movs	r2, r6
 8002c7a:	4649      	mov	r1, r9
 8002c7c:	0020      	movs	r0, r4
 8002c7e:	f7ff fe1f 	bl	80028c0 <I2C_TransferConfig>
 8002c82:	e7c8      	b.n	8002c16 <HAL_I2C_Master_Transmit+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c84:	003a      	movs	r2, r7
 8002c86:	0029      	movs	r1, r5
 8002c88:	0020      	movs	r0, r4
 8002c8a:	f7ff fed0 	bl	8002a2e <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	d11e      	bne.n	8002cd0 <HAL_I2C_Master_Transmit+0x184>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	2220      	movs	r2, #32
 8002c96:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002c98:	6821      	ldr	r1, [r4, #0]
 8002c9a:	684b      	ldr	r3, [r1, #4]
 8002c9c:	4d0e      	ldr	r5, [pc, #56]	; (8002cd8 <HAL_I2C_Master_Transmit+0x18c>)
 8002c9e:	402b      	ands	r3, r5
 8002ca0:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ca2:	2341      	movs	r3, #65	; 0x41
 8002ca4:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	3222      	adds	r2, #34	; 0x22
 8002caa:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8002cac:	3a02      	subs	r2, #2
 8002cae:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8002cb0:	e000      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
    return HAL_BUSY;
 8002cb2:	2002      	movs	r0, #2
}
 8002cb4:	b004      	add	sp, #16
 8002cb6:	bce0      	pop	{r5, r6, r7}
 8002cb8:	46ba      	mov	sl, r7
 8002cba:	46b1      	mov	r9, r6
 8002cbc:	46a8      	mov	r8, r5
 8002cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002cc0:	2002      	movs	r0, #2
 8002cc2:	e7f7      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
      return HAL_ERROR;
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	e7f5      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
        return HAL_ERROR;
 8002cc8:	2001      	movs	r0, #1
 8002cca:	e7f3      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
          return HAL_ERROR;
 8002ccc:	2001      	movs	r0, #1
 8002cce:	e7f1      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
      return HAL_ERROR;
 8002cd0:	2001      	movs	r0, #1
 8002cd2:	e7ef      	b.n	8002cb4 <HAL_I2C_Master_Transmit+0x168>
 8002cd4:	80002000 	.word	0x80002000
 8002cd8:	fe00e800 	.word	0xfe00e800

08002cdc <HAL_I2C_IsDeviceReady>:
{
 8002cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cde:	46de      	mov	lr, fp
 8002ce0:	4657      	mov	r7, sl
 8002ce2:	464e      	mov	r6, r9
 8002ce4:	4645      	mov	r5, r8
 8002ce6:	b5e0      	push	{r5, r6, r7, lr}
 8002ce8:	b085      	sub	sp, #20
 8002cea:	0005      	movs	r5, r0
 8002cec:	4692      	mov	sl, r2
 8002cee:	001c      	movs	r4, r3
  __IO uint32_t I2C_Trials = 0UL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf4:	3341      	adds	r3, #65	; 0x41
 8002cf6:	5cc3      	ldrb	r3, [r0, r3]
 8002cf8:	2b20      	cmp	r3, #32
 8002cfa:	d000      	beq.n	8002cfe <HAL_I2C_IsDeviceReady+0x22>
 8002cfc:	e0a2      	b.n	8002e44 <HAL_I2C_IsDeviceReady+0x168>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002cfe:	6803      	ldr	r3, [r0, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	041b      	lsls	r3, r3, #16
 8002d04:	d500      	bpl.n	8002d08 <HAL_I2C_IsDeviceReady+0x2c>
 8002d06:	e09f      	b.n	8002e48 <HAL_I2C_IsDeviceReady+0x16c>
    __HAL_LOCK(hi2c);
 8002d08:	2340      	movs	r3, #64	; 0x40
 8002d0a:	5cc3      	ldrb	r3, [r0, r3]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d100      	bne.n	8002d12 <HAL_I2C_IsDeviceReady+0x36>
 8002d10:	e09c      	b.n	8002e4c <HAL_I2C_IsDeviceReady+0x170>
 8002d12:	2340      	movs	r3, #64	; 0x40
 8002d14:	2201      	movs	r2, #1
 8002d16:	54c2      	strb	r2, [r0, r3]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d18:	3301      	adds	r3, #1
 8002d1a:	3223      	adds	r2, #35	; 0x23
 8002d1c:	54c2      	strb	r2, [r0, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	6443      	str	r3, [r0, #68]	; 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002d22:	0589      	lsls	r1, r1, #22
 8002d24:	0d8b      	lsrs	r3, r1, #22
 8002d26:	469b      	mov	fp, r3
 8002d28:	4699      	mov	r9, r3
 8002d2a:	68eb      	ldr	r3, [r5, #12]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d014      	beq.n	8002d5a <HAL_I2C_IsDeviceReady+0x7e>
 8002d30:	23a0      	movs	r3, #160	; 0xa0
 8002d32:	019b      	lsls	r3, r3, #6
 8002d34:	465a      	mov	r2, fp
 8002d36:	4313      	orrs	r3, r2
 8002d38:	682a      	ldr	r2, [r5, #0]
 8002d3a:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8002d3c:	f7ff fc22 	bl	8002584 <HAL_GetTick>
 8002d40:	4680      	mov	r8, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d42:	682a      	ldr	r2, [r5, #0]
 8002d44:	6990      	ldr	r0, [r2, #24]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d46:	6991      	ldr	r1, [r2, #24]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d48:	2320      	movs	r3, #32
 8002d4a:	4003      	ands	r3, r0
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d4c:	2210      	movs	r2, #16
 8002d4e:	400a      	ands	r2, r1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002d50:	4313      	orrs	r3, r2
 8002d52:	d128      	bne.n	8002da6 <HAL_I2C_IsDeviceReady+0xca>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d54:	2720      	movs	r7, #32
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d56:	2610      	movs	r6, #16
 8002d58:	e00a      	b.n	8002d70 <HAL_I2C_IsDeviceReady+0x94>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002d5a:	4b40      	ldr	r3, [pc, #256]	; (8002e5c <HAL_I2C_IsDeviceReady+0x180>)
 8002d5c:	464a      	mov	r2, r9
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	e7ea      	b.n	8002d38 <HAL_I2C_IsDeviceReady+0x5c>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d62:	682a      	ldr	r2, [r5, #0]
 8002d64:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d66:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d68:	403b      	ands	r3, r7
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d6a:	4032      	ands	r2, r6
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	d11a      	bne.n	8002da6 <HAL_I2C_IsDeviceReady+0xca>
        if (Timeout != HAL_MAX_DELAY)
 8002d70:	1c63      	adds	r3, r4, #1
 8002d72:	d0f6      	beq.n	8002d62 <HAL_I2C_IsDeviceReady+0x86>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d74:	f7ff fc06 	bl	8002584 <HAL_GetTick>
 8002d78:	4643      	mov	r3, r8
 8002d7a:	1ac0      	subs	r0, r0, r3
 8002d7c:	42a0      	cmp	r0, r4
 8002d7e:	d801      	bhi.n	8002d84 <HAL_I2C_IsDeviceReady+0xa8>
 8002d80:	2c00      	cmp	r4, #0
 8002d82:	d1ee      	bne.n	8002d62 <HAL_I2C_IsDeviceReady+0x86>
            hi2c->State = HAL_I2C_STATE_READY;
 8002d84:	2220      	movs	r2, #32
 8002d86:	2341      	movs	r3, #65	; 0x41
 8002d88:	54ea      	strb	r2, [r5, r3]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d8a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	646b      	str	r3, [r5, #68]	; 0x44
            __HAL_UNLOCK(hi2c);
 8002d90:	2340      	movs	r3, #64	; 0x40
 8002d92:	2200      	movs	r2, #0
 8002d94:	54ea      	strb	r2, [r5, r3]
            return HAL_ERROR;
 8002d96:	2001      	movs	r0, #1
}
 8002d98:	b005      	add	sp, #20
 8002d9a:	bcf0      	pop	{r4, r5, r6, r7}
 8002d9c:	46bb      	mov	fp, r7
 8002d9e:	46b2      	mov	sl, r6
 8002da0:	46a9      	mov	r9, r5
 8002da2:	46a0      	mov	r8, r4
 8002da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002da6:	682b      	ldr	r3, [r5, #0]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	06db      	lsls	r3, r3, #27
 8002dac:	d523      	bpl.n	8002df6 <HAL_I2C_IsDeviceReady+0x11a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002dae:	4643      	mov	r3, r8
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	0023      	movs	r3, r4
 8002db4:	2200      	movs	r2, #0
 8002db6:	2120      	movs	r1, #32
 8002db8:	0028      	movs	r0, r5
 8002dba:	f7ff fe0b 	bl	80029d4 <I2C_WaitOnFlagUntilTimeout>
 8002dbe:	2800      	cmp	r0, #0
 8002dc0:	d148      	bne.n	8002e54 <HAL_I2C_IsDeviceReady+0x178>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dc2:	682b      	ldr	r3, [r5, #0]
 8002dc4:	2210      	movs	r2, #16
 8002dc6:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dc8:	682b      	ldr	r3, [r5, #0]
 8002dca:	3210      	adds	r2, #16
 8002dcc:	61da      	str	r2, [r3, #28]
      if (I2C_Trials == Trials)
 8002dce:	9b03      	ldr	r3, [sp, #12]
 8002dd0:	4553      	cmp	r3, sl
 8002dd2:	d023      	beq.n	8002e1c <HAL_I2C_IsDeviceReady+0x140>
      I2C_Trials++;
 8002dd4:	9b03      	ldr	r3, [sp, #12]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	9303      	str	r3, [sp, #12]
    } while (I2C_Trials < Trials);
 8002dda:	9b03      	ldr	r3, [sp, #12]
 8002ddc:	4553      	cmp	r3, sl
 8002dde:	d3a4      	bcc.n	8002d2a <HAL_I2C_IsDeviceReady+0x4e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002de0:	2220      	movs	r2, #32
 8002de2:	2341      	movs	r3, #65	; 0x41
 8002de4:	54ea      	strb	r2, [r5, r3]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002de6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002de8:	4313      	orrs	r3, r2
 8002dea:	646b      	str	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8002dec:	2340      	movs	r3, #64	; 0x40
 8002dee:	2200      	movs	r2, #0
 8002df0:	54ea      	strb	r2, [r5, r3]
    return HAL_ERROR;
 8002df2:	2001      	movs	r0, #1
 8002df4:	e7d0      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002df6:	4643      	mov	r3, r8
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	0023      	movs	r3, r4
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2120      	movs	r1, #32
 8002e00:	0028      	movs	r0, r5
 8002e02:	f7ff fde7 	bl	80029d4 <I2C_WaitOnFlagUntilTimeout>
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d122      	bne.n	8002e50 <HAL_I2C_IsDeviceReady+0x174>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e0a:	682a      	ldr	r2, [r5, #0]
 8002e0c:	2320      	movs	r3, #32
 8002e0e:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8002e10:	2241      	movs	r2, #65	; 0x41
 8002e12:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8002e14:	3320      	adds	r3, #32
 8002e16:	2200      	movs	r2, #0
 8002e18:	54ea      	strb	r2, [r5, r3]
        return HAL_OK;
 8002e1a:	e7bd      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e1c:	682a      	ldr	r2, [r5, #0]
 8002e1e:	6851      	ldr	r1, [r2, #4]
 8002e20:	2380      	movs	r3, #128	; 0x80
 8002e22:	01db      	lsls	r3, r3, #7
 8002e24:	430b      	orrs	r3, r1
 8002e26:	6053      	str	r3, [r2, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e28:	4643      	mov	r3, r8
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	0023      	movs	r3, r4
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2120      	movs	r1, #32
 8002e32:	0028      	movs	r0, r5
 8002e34:	f7ff fdce 	bl	80029d4 <I2C_WaitOnFlagUntilTimeout>
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d10d      	bne.n	8002e58 <HAL_I2C_IsDeviceReady+0x17c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e3c:	682b      	ldr	r3, [r5, #0]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	61da      	str	r2, [r3, #28]
 8002e42:	e7c7      	b.n	8002dd4 <HAL_I2C_IsDeviceReady+0xf8>
    return HAL_BUSY;
 8002e44:	2002      	movs	r0, #2
 8002e46:	e7a7      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
      return HAL_BUSY;
 8002e48:	2002      	movs	r0, #2
 8002e4a:	e7a5      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
    __HAL_LOCK(hi2c);
 8002e4c:	2002      	movs	r0, #2
 8002e4e:	e7a3      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
          return HAL_ERROR;
 8002e50:	2001      	movs	r0, #1
 8002e52:	e7a1      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
          return HAL_ERROR;
 8002e54:	2001      	movs	r0, #1
 8002e56:	e79f      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
          return HAL_ERROR;
 8002e58:	2001      	movs	r0, #1
 8002e5a:	e79d      	b.n	8002d98 <HAL_I2C_IsDeviceReady+0xbc>
 8002e5c:	02002000 	.word	0x02002000

08002e60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e60:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e62:	2341      	movs	r3, #65	; 0x41
 8002e64:	5cc3      	ldrb	r3, [r0, r3]
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	d120      	bne.n	8002eac <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e6a:	3320      	adds	r3, #32
 8002e6c:	5cc3      	ldrb	r3, [r0, r3]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d01e      	beq.n	8002eb0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002e72:	2440      	movs	r4, #64	; 0x40
 8002e74:	2201      	movs	r2, #1
 8002e76:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e78:	2541      	movs	r5, #65	; 0x41
 8002e7a:	2324      	movs	r3, #36	; 0x24
 8002e7c:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e7e:	6806      	ldr	r6, [r0, #0]
 8002e80:	6833      	ldr	r3, [r6, #0]
 8002e82:	4393      	bics	r3, r2
 8002e84:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e86:	6806      	ldr	r6, [r0, #0]
 8002e88:	6833      	ldr	r3, [r6, #0]
 8002e8a:	4f0a      	ldr	r7, [pc, #40]	; (8002eb4 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8002e8c:	403b      	ands	r3, r7
 8002e8e:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e90:	6806      	ldr	r6, [r0, #0]
 8002e92:	6833      	ldr	r3, [r6, #0]
 8002e94:	4319      	orrs	r1, r3
 8002e96:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e98:	6801      	ldr	r1, [r0, #0]
 8002e9a:	680b      	ldr	r3, [r1, #0]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8002ea8:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002eac:	2002      	movs	r0, #2
 8002eae:	e7fc      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8002eb0:	2002      	movs	r0, #2
 8002eb2:	e7fa      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8002eb4:	ffffefff 	.word	0xffffefff

08002eb8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002eb8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eba:	2341      	movs	r3, #65	; 0x41
 8002ebc:	5cc3      	ldrb	r3, [r0, r3]
 8002ebe:	2b20      	cmp	r3, #32
 8002ec0:	d11e      	bne.n	8002f00 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	5cc3      	ldrb	r3, [r0, r3]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d01c      	beq.n	8002f04 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8002eca:	2440      	movs	r4, #64	; 0x40
 8002ecc:	2201      	movs	r2, #1
 8002ece:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed0:	2541      	movs	r5, #65	; 0x41
 8002ed2:	2324      	movs	r3, #36	; 0x24
 8002ed4:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ed6:	6806      	ldr	r6, [r0, #0]
 8002ed8:	6833      	ldr	r3, [r6, #0]
 8002eda:	4393      	bics	r3, r2
 8002edc:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ede:	6806      	ldr	r6, [r0, #0]
 8002ee0:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ee2:	4f09      	ldr	r7, [pc, #36]	; (8002f08 <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8002ee4:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ee6:	0209      	lsls	r1, r1, #8
 8002ee8:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002eea:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002eec:	6801      	ldr	r1, [r0, #0]
 8002eee:	680b      	ldr	r3, [r1, #0]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ef4:	2320      	movs	r3, #32
 8002ef6:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef8:	2300      	movs	r3, #0
 8002efa:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8002efc:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002f00:	2002      	movs	r0, #2
 8002f02:	e7fc      	b.n	8002efe <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8002f04:	2002      	movs	r0, #2
 8002f06:	e7fa      	b.n	8002efe <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8002f08:	fffff0ff 	.word	0xfffff0ff

08002f0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f0c:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002f0e:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f10:	68da      	ldr	r2, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f12:	230c      	movs	r3, #12
 8002f14:	4013      	ands	r3, r2
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d043      	beq.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x96>
 8002f1a:	2b0c      	cmp	r3, #12
 8002f1c:	d014      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x3c>
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d008      	beq.n	8002f34 <HAL_RCC_GetSysClockFreq+0x28>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f22:	4b21      	ldr	r3, [pc, #132]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	041b      	lsls	r3, r3, #16
 8002f28:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	2080      	movs	r0, #128	; 0x80
 8002f2e:	0200      	lsls	r0, r0, #8
 8002f30:	4098      	lsls	r0, r3
      break;
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x3a>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002f34:	4b1c      	ldr	r3, [pc, #112]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8002f3a:	17c0      	asrs	r0, r0, #31
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	; (8002fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f3e:	4018      	ands	r0, r3
 8002f40:	4b1b      	ldr	r3, [pc, #108]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f42:	469c      	mov	ip, r3
 8002f44:	4460      	add	r0, ip
    }
  }
  return sysclockfreq;
}
 8002f46:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002f48:	0293      	lsls	r3, r2, #10
 8002f4a:	0f1b      	lsrs	r3, r3, #28
 8002f4c:	4919      	ldr	r1, [pc, #100]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002f4e:	5cc8      	ldrb	r0, [r1, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002f50:	0212      	lsls	r2, r2, #8
 8002f52:	0f94      	lsrs	r4, r2, #30
 8002f54:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f56:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	03db      	lsls	r3, r3, #15
 8002f5c:	d509      	bpl.n	8002f72 <HAL_RCC_GetSysClockFreq+0x66>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002f5e:	4a16      	ldr	r2, [pc, #88]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002f60:	2300      	movs	r3, #0
 8002f62:	2100      	movs	r1, #0
 8002f64:	f7fd f986 	bl	8000274 <__aeabi_lmul>
 8002f68:	0022      	movs	r2, r4
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f7fd f962 	bl	8000234 <__aeabi_uldivmod>
 8002f70:	e7e9      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x3a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002f72:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	06db      	lsls	r3, r3, #27
 8002f78:	d509      	bpl.n	8002f8e <HAL_RCC_GetSysClockFreq+0x82>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002f7a:	4a10      	ldr	r2, [pc, #64]	; (8002fbc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	2100      	movs	r1, #0
 8002f80:	f7fd f978 	bl	8000274 <__aeabi_lmul>
 8002f84:	0022      	movs	r2, r4
 8002f86:	2300      	movs	r3, #0
 8002f88:	f7fd f954 	bl	8000234 <__aeabi_uldivmod>
 8002f8c:	e7db      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x3a>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002f8e:	4a08      	ldr	r2, [pc, #32]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f90:	2300      	movs	r3, #0
 8002f92:	2100      	movs	r1, #0
 8002f94:	f7fd f96e 	bl	8000274 <__aeabi_lmul>
 8002f98:	0022      	movs	r2, r4
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	f7fd f94a 	bl	8000234 <__aeabi_uldivmod>
 8002fa0:	e7d1      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x3a>
  switch (tmpreg & RCC_CFGR_SWS)
 8002fa2:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002fa4:	e7cf      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	ff48e500 	.word	0xff48e500
 8002fb0:	00f42400 	.word	0x00f42400
 8002fb4:	08007ec4 	.word	0x08007ec4
 8002fb8:	007a1200 	.word	0x007a1200
 8002fbc:	003d0900 	.word	0x003d0900

08002fc0 <HAL_RCC_OscConfig>:
{
 8002fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fc2:	46d6      	mov	lr, sl
 8002fc4:	464f      	mov	r7, r9
 8002fc6:	4646      	mov	r6, r8
 8002fc8:	b5c0      	push	{r6, r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 8002fce:	d100      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x12>
 8002fd0:	e2d9      	b.n	8003586 <HAL_RCC_OscConfig+0x5c6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd2:	4bc2      	ldr	r3, [pc, #776]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	250c      	movs	r5, #12
 8002fd8:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fda:	68de      	ldr	r6, [r3, #12]
 8002fdc:	2380      	movs	r3, #128	; 0x80
 8002fde:	025b      	lsls	r3, r3, #9
 8002fe0:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fe2:	6803      	ldr	r3, [r0, #0]
 8002fe4:	07db      	lsls	r3, r3, #31
 8002fe6:	d53c      	bpl.n	8003062 <HAL_RCC_OscConfig+0xa2>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fe8:	2d08      	cmp	r5, #8
 8002fea:	d032      	beq.n	8003052 <HAL_RCC_OscConfig+0x92>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fec:	2d0c      	cmp	r5, #12
 8002fee:	d02e      	beq.n	800304e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff0:	6863      	ldr	r3, [r4, #4]
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	0252      	lsls	r2, r2, #9
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d05e      	beq.n	80030b8 <HAL_RCC_OscConfig+0xf8>
 8002ffa:	22a0      	movs	r2, #160	; 0xa0
 8002ffc:	02d2      	lsls	r2, r2, #11
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d061      	beq.n	80030c6 <HAL_RCC_OscConfig+0x106>
 8003002:	4bb6      	ldr	r3, [pc, #728]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	49b6      	ldr	r1, [pc, #728]	; (80032e0 <HAL_RCC_OscConfig+0x320>)
 8003008:	400a      	ands	r2, r1
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	0249      	lsls	r1, r1, #9
 8003012:	400a      	ands	r2, r1
 8003014:	9201      	str	r2, [sp, #4]
 8003016:	9a01      	ldr	r2, [sp, #4]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	49b2      	ldr	r1, [pc, #712]	; (80032e4 <HAL_RCC_OscConfig+0x324>)
 800301c:	400a      	ands	r2, r1
 800301e:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003020:	6863      	ldr	r3, [r4, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d05b      	beq.n	80030de <HAL_RCC_OscConfig+0x11e>
        tickstart = HAL_GetTick();
 8003026:	f7ff faad 	bl	8002584 <HAL_GetTick>
 800302a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800302c:	4bab      	ldr	r3, [pc, #684]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 800302e:	4699      	mov	r9, r3
 8003030:	2380      	movs	r3, #128	; 0x80
 8003032:	029b      	lsls	r3, r3, #10
 8003034:	4698      	mov	r8, r3
 8003036:	464b      	mov	r3, r9
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4642      	mov	r2, r8
 800303c:	4213      	tst	r3, r2
 800303e:	d110      	bne.n	8003062 <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003040:	f7ff faa0 	bl	8002584 <HAL_GetTick>
 8003044:	1bc0      	subs	r0, r0, r7
 8003046:	2864      	cmp	r0, #100	; 0x64
 8003048:	d9f5      	bls.n	8003036 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 800304a:	2003      	movs	r0, #3
 800304c:	e29c      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800304e:	2e00      	cmp	r6, #0
 8003050:	d0ce      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003052:	4ba2      	ldr	r3, [pc, #648]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	039b      	lsls	r3, r3, #14
 8003058:	d503      	bpl.n	8003062 <HAL_RCC_OscConfig+0xa2>
 800305a:	6863      	ldr	r3, [r4, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d100      	bne.n	8003062 <HAL_RCC_OscConfig+0xa2>
 8003060:	e298      	b.n	8003594 <HAL_RCC_OscConfig+0x5d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003062:	6823      	ldr	r3, [r4, #0]
 8003064:	079b      	lsls	r3, r3, #30
 8003066:	d575      	bpl.n	8003154 <HAL_RCC_OscConfig+0x194>
    hsi_state = RCC_OscInitStruct->HSIState;
 8003068:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800306a:	069a      	lsls	r2, r3, #26
 800306c:	d505      	bpl.n	800307a <HAL_RCC_OscConfig+0xba>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800306e:	489b      	ldr	r0, [pc, #620]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003070:	6802      	ldr	r2, [r0, #0]
 8003072:	2120      	movs	r1, #32
 8003074:	430a      	orrs	r2, r1
 8003076:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003078:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800307a:	2d04      	cmp	r5, #4
 800307c:	d045      	beq.n	800310a <HAL_RCC_OscConfig+0x14a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800307e:	2d0c      	cmp	r5, #12
 8003080:	d041      	beq.n	8003106 <HAL_RCC_OscConfig+0x146>
      if(hsi_state != RCC_HSI_OFF)
 8003082:	2b00      	cmp	r3, #0
 8003084:	d100      	bne.n	8003088 <HAL_RCC_OscConfig+0xc8>
 8003086:	e0bc      	b.n	8003202 <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003088:	4994      	ldr	r1, [pc, #592]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 800308a:	680a      	ldr	r2, [r1, #0]
 800308c:	2009      	movs	r0, #9
 800308e:	4382      	bics	r2, r0
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8003094:	f7ff fa76 	bl	8002584 <HAL_GetTick>
 8003098:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800309a:	4b90      	ldr	r3, [pc, #576]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 800309c:	4698      	mov	r8, r3
 800309e:	2704      	movs	r7, #4
 80030a0:	4643      	mov	r3, r8
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	421f      	tst	r7, r3
 80030a6:	d000      	beq.n	80030aa <HAL_RCC_OscConfig+0xea>
 80030a8:	e0a2      	b.n	80031f0 <HAL_RCC_OscConfig+0x230>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030aa:	f7ff fa6b 	bl	8002584 <HAL_GetTick>
 80030ae:	1b80      	subs	r0, r0, r6
 80030b0:	2802      	cmp	r0, #2
 80030b2:	d9f5      	bls.n	80030a0 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 80030b4:	2003      	movs	r0, #3
 80030b6:	e267      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b8:	4a88      	ldr	r2, [pc, #544]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80030ba:	6811      	ldr	r1, [r2, #0]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	025b      	lsls	r3, r3, #9
 80030c0:	430b      	orrs	r3, r1
 80030c2:	6013      	str	r3, [r2, #0]
 80030c4:	e7ac      	b.n	8003020 <HAL_RCC_OscConfig+0x60>
 80030c6:	4b85      	ldr	r3, [pc, #532]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80030c8:	6819      	ldr	r1, [r3, #0]
 80030ca:	2280      	movs	r2, #128	; 0x80
 80030cc:	02d2      	lsls	r2, r2, #11
 80030ce:	430a      	orrs	r2, r1
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	6819      	ldr	r1, [r3, #0]
 80030d4:	2280      	movs	r2, #128	; 0x80
 80030d6:	0252      	lsls	r2, r2, #9
 80030d8:	430a      	orrs	r2, r1
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	e7a0      	b.n	8003020 <HAL_RCC_OscConfig+0x60>
        tickstart = HAL_GetTick();
 80030de:	f7ff fa51 	bl	8002584 <HAL_GetTick>
 80030e2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80030e4:	4b7d      	ldr	r3, [pc, #500]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80030e6:	4699      	mov	r9, r3
 80030e8:	2380      	movs	r3, #128	; 0x80
 80030ea:	029b      	lsls	r3, r3, #10
 80030ec:	4698      	mov	r8, r3
 80030ee:	464b      	mov	r3, r9
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4642      	mov	r2, r8
 80030f4:	4213      	tst	r3, r2
 80030f6:	d0b4      	beq.n	8003062 <HAL_RCC_OscConfig+0xa2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030f8:	f7ff fa44 	bl	8002584 <HAL_GetTick>
 80030fc:	1bc0      	subs	r0, r0, r7
 80030fe:	2864      	cmp	r0, #100	; 0x64
 8003100:	d9f5      	bls.n	80030ee <HAL_RCC_OscConfig+0x12e>
            return HAL_TIMEOUT;
 8003102:	2003      	movs	r0, #3
 8003104:	e240      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003106:	2e00      	cmp	r6, #0
 8003108:	d1bb      	bne.n	8003082 <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800310a:	4a74      	ldr	r2, [pc, #464]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	0752      	lsls	r2, r2, #29
 8003110:	d502      	bpl.n	8003118 <HAL_RCC_OscConfig+0x158>
 8003112:	2b00      	cmp	r3, #0
 8003114:	d100      	bne.n	8003118 <HAL_RCC_OscConfig+0x158>
 8003116:	e23f      	b.n	8003598 <HAL_RCC_OscConfig+0x5d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003118:	4e70      	ldr	r6, [pc, #448]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 800311a:	6871      	ldr	r1, [r6, #4]
 800311c:	6922      	ldr	r2, [r4, #16]
 800311e:	0212      	lsls	r2, r2, #8
 8003120:	4871      	ldr	r0, [pc, #452]	; (80032e8 <HAL_RCC_OscConfig+0x328>)
 8003122:	4001      	ands	r1, r0
 8003124:	430a      	orrs	r2, r1
 8003126:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003128:	6832      	ldr	r2, [r6, #0]
 800312a:	2109      	movs	r1, #9
 800312c:	438a      	bics	r2, r1
 800312e:	4313      	orrs	r3, r2
 8003130:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003132:	f7ff feeb 	bl	8002f0c <HAL_RCC_GetSysClockFreq>
 8003136:	68f3      	ldr	r3, [r6, #12]
 8003138:	061b      	lsls	r3, r3, #24
 800313a:	0f1b      	lsrs	r3, r3, #28
 800313c:	4a6b      	ldr	r2, [pc, #428]	; (80032ec <HAL_RCC_OscConfig+0x32c>)
 800313e:	5cd3      	ldrb	r3, [r2, r3]
 8003140:	40d8      	lsrs	r0, r3
 8003142:	4b6b      	ldr	r3, [pc, #428]	; (80032f0 <HAL_RCC_OscConfig+0x330>)
 8003144:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8003146:	4b6b      	ldr	r3, [pc, #428]	; (80032f4 <HAL_RCC_OscConfig+0x334>)
 8003148:	6818      	ldr	r0, [r3, #0]
 800314a:	f7ff f9d5 	bl	80024f8 <HAL_InitTick>
      if(status != HAL_OK)
 800314e:	2800      	cmp	r0, #0
 8003150:	d000      	beq.n	8003154 <HAL_RCC_OscConfig+0x194>
 8003152:	e219      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003154:	6823      	ldr	r3, [r4, #0]
 8003156:	06db      	lsls	r3, r3, #27
 8003158:	d52c      	bpl.n	80031b4 <HAL_RCC_OscConfig+0x1f4>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800315a:	2d00      	cmp	r5, #0
 800315c:	d167      	bne.n	800322e <HAL_RCC_OscConfig+0x26e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800315e:	4b5f      	ldr	r3, [pc, #380]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	059b      	lsls	r3, r3, #22
 8003164:	d503      	bpl.n	800316e <HAL_RCC_OscConfig+0x1ae>
 8003166:	69e3      	ldr	r3, [r4, #28]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d100      	bne.n	800316e <HAL_RCC_OscConfig+0x1ae>
 800316c:	e216      	b.n	800359c <HAL_RCC_OscConfig+0x5dc>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800316e:	4b5b      	ldr	r3, [pc, #364]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	4961      	ldr	r1, [pc, #388]	; (80032f8 <HAL_RCC_OscConfig+0x338>)
 8003174:	400a      	ands	r2, r1
 8003176:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003178:	430a      	orrs	r2, r1
 800317a:	605a      	str	r2, [r3, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800317c:	6859      	ldr	r1, [r3, #4]
 800317e:	6a22      	ldr	r2, [r4, #32]
 8003180:	0612      	lsls	r2, r2, #24
 8003182:	0209      	lsls	r1, r1, #8
 8003184:	0a09      	lsrs	r1, r1, #8
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800318a:	68da      	ldr	r2, [r3, #12]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800318c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800318e:	0b59      	lsrs	r1, r3, #13
 8003190:	3101      	adds	r1, #1
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	021b      	lsls	r3, r3, #8
 8003196:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003198:	0612      	lsls	r2, r2, #24
 800319a:	0f12      	lsrs	r2, r2, #28
 800319c:	4953      	ldr	r1, [pc, #332]	; (80032ec <HAL_RCC_OscConfig+0x32c>)
 800319e:	5c8a      	ldrb	r2, [r1, r2]
 80031a0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80031a2:	4a53      	ldr	r2, [pc, #332]	; (80032f0 <HAL_RCC_OscConfig+0x330>)
 80031a4:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 80031a6:	4b53      	ldr	r3, [pc, #332]	; (80032f4 <HAL_RCC_OscConfig+0x334>)
 80031a8:	6818      	ldr	r0, [r3, #0]
 80031aa:	f7ff f9a5 	bl	80024f8 <HAL_InitTick>
        if(status != HAL_OK)
 80031ae:	2800      	cmp	r0, #0
 80031b0:	d000      	beq.n	80031b4 <HAL_RCC_OscConfig+0x1f4>
 80031b2:	e1e9      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b4:	6823      	ldr	r3, [r4, #0]
 80031b6:	071b      	lsls	r3, r3, #28
 80031b8:	d400      	bmi.n	80031bc <HAL_RCC_OscConfig+0x1fc>
 80031ba:	e0a1      	b.n	8003300 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031bc:	6963      	ldr	r3, [r4, #20]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d076      	beq.n	80032b0 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_LSI_ENABLE();
 80031c2:	4a46      	ldr	r2, [pc, #280]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80031c4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80031c6:	2101      	movs	r1, #1
 80031c8:	430b      	orrs	r3, r1
 80031ca:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 80031cc:	f7ff f9da 	bl	8002584 <HAL_GetTick>
 80031d0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031d2:	4b42      	ldr	r3, [pc, #264]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80031d4:	4698      	mov	r8, r3
 80031d6:	2702      	movs	r7, #2
 80031d8:	4643      	mov	r3, r8
 80031da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031dc:	421f      	tst	r7, r3
 80031de:	d000      	beq.n	80031e2 <HAL_RCC_OscConfig+0x222>
 80031e0:	e08e      	b.n	8003300 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031e2:	f7ff f9cf 	bl	8002584 <HAL_GetTick>
 80031e6:	1b80      	subs	r0, r0, r6
 80031e8:	2802      	cmp	r0, #2
 80031ea:	d9f5      	bls.n	80031d8 <HAL_RCC_OscConfig+0x218>
          return HAL_TIMEOUT;
 80031ec:	2003      	movs	r0, #3
 80031ee:	e1cb      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f0:	493a      	ldr	r1, [pc, #232]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80031f2:	684a      	ldr	r2, [r1, #4]
 80031f4:	6923      	ldr	r3, [r4, #16]
 80031f6:	021b      	lsls	r3, r3, #8
 80031f8:	483b      	ldr	r0, [pc, #236]	; (80032e8 <HAL_RCC_OscConfig+0x328>)
 80031fa:	4002      	ands	r2, r0
 80031fc:	4313      	orrs	r3, r2
 80031fe:	604b      	str	r3, [r1, #4]
 8003200:	e7a8      	b.n	8003154 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_DISABLE();
 8003202:	4a36      	ldr	r2, [pc, #216]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	2101      	movs	r1, #1
 8003208:	438b      	bics	r3, r1
 800320a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800320c:	f7ff f9ba 	bl	8002584 <HAL_GetTick>
 8003210:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003212:	4b32      	ldr	r3, [pc, #200]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003214:	4698      	mov	r8, r3
 8003216:	2704      	movs	r7, #4
 8003218:	4643      	mov	r3, r8
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	421f      	tst	r7, r3
 800321e:	d099      	beq.n	8003154 <HAL_RCC_OscConfig+0x194>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003220:	f7ff f9b0 	bl	8002584 <HAL_GetTick>
 8003224:	1b80      	subs	r0, r0, r6
 8003226:	2802      	cmp	r0, #2
 8003228:	d9f6      	bls.n	8003218 <HAL_RCC_OscConfig+0x258>
            return HAL_TIMEOUT;
 800322a:	2003      	movs	r0, #3
 800322c:	e1ac      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800322e:	69e3      	ldr	r3, [r4, #28]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d026      	beq.n	8003282 <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_MSI_ENABLE();
 8003234:	4a29      	ldr	r2, [pc, #164]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003236:	6811      	ldr	r1, [r2, #0]
 8003238:	2380      	movs	r3, #128	; 0x80
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	430b      	orrs	r3, r1
 800323e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003240:	f7ff f9a0 	bl	8002584 <HAL_GetTick>
 8003244:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003246:	4b25      	ldr	r3, [pc, #148]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003248:	4698      	mov	r8, r3
 800324a:	2780      	movs	r7, #128	; 0x80
 800324c:	00bf      	lsls	r7, r7, #2
 800324e:	4643      	mov	r3, r8
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	423b      	tst	r3, r7
 8003254:	d106      	bne.n	8003264 <HAL_RCC_OscConfig+0x2a4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003256:	f7ff f995 	bl	8002584 <HAL_GetTick>
 800325a:	1b80      	subs	r0, r0, r6
 800325c:	2802      	cmp	r0, #2
 800325e:	d9f6      	bls.n	800324e <HAL_RCC_OscConfig+0x28e>
            return HAL_TIMEOUT;
 8003260:	2003      	movs	r0, #3
 8003262:	e191      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003264:	491d      	ldr	r1, [pc, #116]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003266:	684b      	ldr	r3, [r1, #4]
 8003268:	4a23      	ldr	r2, [pc, #140]	; (80032f8 <HAL_RCC_OscConfig+0x338>)
 800326a:	4013      	ands	r3, r2
 800326c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800326e:	4313      	orrs	r3, r2
 8003270:	604b      	str	r3, [r1, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003272:	684a      	ldr	r2, [r1, #4]
 8003274:	6a23      	ldr	r3, [r4, #32]
 8003276:	061b      	lsls	r3, r3, #24
 8003278:	0212      	lsls	r2, r2, #8
 800327a:	0a12      	lsrs	r2, r2, #8
 800327c:	4313      	orrs	r3, r2
 800327e:	604b      	str	r3, [r1, #4]
 8003280:	e798      	b.n	80031b4 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_MSI_DISABLE();
 8003282:	4a16      	ldr	r2, [pc, #88]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003284:	6813      	ldr	r3, [r2, #0]
 8003286:	491d      	ldr	r1, [pc, #116]	; (80032fc <HAL_RCC_OscConfig+0x33c>)
 8003288:	400b      	ands	r3, r1
 800328a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800328c:	f7ff f97a 	bl	8002584 <HAL_GetTick>
 8003290:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003292:	4b12      	ldr	r3, [pc, #72]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 8003294:	4698      	mov	r8, r3
 8003296:	2780      	movs	r7, #128	; 0x80
 8003298:	00bf      	lsls	r7, r7, #2
 800329a:	4643      	mov	r3, r8
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	423b      	tst	r3, r7
 80032a0:	d088      	beq.n	80031b4 <HAL_RCC_OscConfig+0x1f4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032a2:	f7ff f96f 	bl	8002584 <HAL_GetTick>
 80032a6:	1b80      	subs	r0, r0, r6
 80032a8:	2802      	cmp	r0, #2
 80032aa:	d9f6      	bls.n	800329a <HAL_RCC_OscConfig+0x2da>
            return HAL_TIMEOUT;
 80032ac:	2003      	movs	r0, #3
 80032ae:	e16b      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
      __HAL_RCC_LSI_DISABLE();
 80032b0:	4a0a      	ldr	r2, [pc, #40]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80032b2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80032b4:	2101      	movs	r1, #1
 80032b6:	438b      	bics	r3, r1
 80032b8:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 80032ba:	f7ff f963 	bl	8002584 <HAL_GetTick>
 80032be:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032c0:	4b06      	ldr	r3, [pc, #24]	; (80032dc <HAL_RCC_OscConfig+0x31c>)
 80032c2:	4698      	mov	r8, r3
 80032c4:	2702      	movs	r7, #2
 80032c6:	4643      	mov	r3, r8
 80032c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ca:	421f      	tst	r7, r3
 80032cc:	d018      	beq.n	8003300 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032ce:	f7ff f959 	bl	8002584 <HAL_GetTick>
 80032d2:	1b80      	subs	r0, r0, r6
 80032d4:	2802      	cmp	r0, #2
 80032d6:	d9f6      	bls.n	80032c6 <HAL_RCC_OscConfig+0x306>
          return HAL_TIMEOUT;
 80032d8:	2003      	movs	r0, #3
 80032da:	e155      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
 80032dc:	40021000 	.word	0x40021000
 80032e0:	fffeffff 	.word	0xfffeffff
 80032e4:	fffbffff 	.word	0xfffbffff
 80032e8:	ffffe0ff 	.word	0xffffe0ff
 80032ec:	08007eac 	.word	0x08007eac
 80032f0:	20000014 	.word	0x20000014
 80032f4:	2000001c 	.word	0x2000001c
 80032f8:	ffff1fff 	.word	0xffff1fff
 80032fc:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	075b      	lsls	r3, r3, #29
 8003304:	d400      	bmi.n	8003308 <HAL_RCC_OscConfig+0x348>
 8003306:	e088      	b.n	800341a <HAL_RCC_OscConfig+0x45a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003308:	4ba6      	ldr	r3, [pc, #664]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 800330c:	2200      	movs	r2, #0
 800330e:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003310:	00db      	lsls	r3, r3, #3
 8003312:	d407      	bmi.n	8003324 <HAL_RCC_OscConfig+0x364>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003314:	4aa3      	ldr	r2, [pc, #652]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003316:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003318:	2380      	movs	r3, #128	; 0x80
 800331a:	055b      	lsls	r3, r3, #21
 800331c:	430b      	orrs	r3, r1
 800331e:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8003320:	2301      	movs	r3, #1
 8003322:	469a      	mov	sl, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003324:	4ba0      	ldr	r3, [pc, #640]	; (80035a8 <HAL_RCC_OscConfig+0x5e8>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	05db      	lsls	r3, r3, #23
 800332a:	d510      	bpl.n	800334e <HAL_RCC_OscConfig+0x38e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800332c:	68a3      	ldr	r3, [r4, #8]
 800332e:	2280      	movs	r2, #128	; 0x80
 8003330:	0052      	lsls	r2, r2, #1
 8003332:	4293      	cmp	r3, r2
 8003334:	d023      	beq.n	800337e <HAL_RCC_OscConfig+0x3be>
 8003336:	2b00      	cmp	r3, #0
 8003338:	d13e      	bne.n	80033b8 <HAL_RCC_OscConfig+0x3f8>
 800333a:	4b9a      	ldr	r3, [pc, #616]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 800333c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800333e:	499b      	ldr	r1, [pc, #620]	; (80035ac <HAL_RCC_OscConfig+0x5ec>)
 8003340:	400a      	ands	r2, r1
 8003342:	651a      	str	r2, [r3, #80]	; 0x50
 8003344:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003346:	499a      	ldr	r1, [pc, #616]	; (80035b0 <HAL_RCC_OscConfig+0x5f0>)
 8003348:	400a      	ands	r2, r1
 800334a:	651a      	str	r2, [r3, #80]	; 0x50
 800334c:	e01d      	b.n	800338a <HAL_RCC_OscConfig+0x3ca>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800334e:	4a96      	ldr	r2, [pc, #600]	; (80035a8 <HAL_RCC_OscConfig+0x5e8>)
 8003350:	6811      	ldr	r1, [r2, #0]
 8003352:	2380      	movs	r3, #128	; 0x80
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	430b      	orrs	r3, r1
 8003358:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800335a:	f7ff f913 	bl	8002584 <HAL_GetTick>
 800335e:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003360:	4b91      	ldr	r3, [pc, #580]	; (80035a8 <HAL_RCC_OscConfig+0x5e8>)
 8003362:	4698      	mov	r8, r3
 8003364:	2780      	movs	r7, #128	; 0x80
 8003366:	007f      	lsls	r7, r7, #1
 8003368:	4643      	mov	r3, r8
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	423b      	tst	r3, r7
 800336e:	d1dd      	bne.n	800332c <HAL_RCC_OscConfig+0x36c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003370:	f7ff f908 	bl	8002584 <HAL_GetTick>
 8003374:	1b80      	subs	r0, r0, r6
 8003376:	2864      	cmp	r0, #100	; 0x64
 8003378:	d9f6      	bls.n	8003368 <HAL_RCC_OscConfig+0x3a8>
          return HAL_TIMEOUT;
 800337a:	2003      	movs	r0, #3
 800337c:	e104      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800337e:	4a89      	ldr	r2, [pc, #548]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003380:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8003382:	2380      	movs	r3, #128	; 0x80
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	430b      	orrs	r3, r1
 8003388:	6513      	str	r3, [r2, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800338a:	68a3      	ldr	r3, [r4, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d02d      	beq.n	80033ec <HAL_RCC_OscConfig+0x42c>
      tickstart = HAL_GetTick();
 8003390:	f7ff f8f8 	bl	8002584 <HAL_GetTick>
 8003394:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003396:	4b83      	ldr	r3, [pc, #524]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003398:	4698      	mov	r8, r3
 800339a:	2780      	movs	r7, #128	; 0x80
 800339c:	00bf      	lsls	r7, r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800339e:	4b85      	ldr	r3, [pc, #532]	; (80035b4 <HAL_RCC_OscConfig+0x5f4>)
 80033a0:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033a2:	4643      	mov	r3, r8
 80033a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033a6:	423b      	tst	r3, r7
 80033a8:	d134      	bne.n	8003414 <HAL_RCC_OscConfig+0x454>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7ff f8eb 	bl	8002584 <HAL_GetTick>
 80033ae:	1b80      	subs	r0, r0, r6
 80033b0:	4548      	cmp	r0, r9
 80033b2:	d9f6      	bls.n	80033a2 <HAL_RCC_OscConfig+0x3e2>
          return HAL_TIMEOUT;
 80033b4:	2003      	movs	r0, #3
 80033b6:	e0e7      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b8:	22a0      	movs	r2, #160	; 0xa0
 80033ba:	00d2      	lsls	r2, r2, #3
 80033bc:	4293      	cmp	r3, r2
 80033be:	d009      	beq.n	80033d4 <HAL_RCC_OscConfig+0x414>
 80033c0:	4b78      	ldr	r3, [pc, #480]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80033c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033c4:	4979      	ldr	r1, [pc, #484]	; (80035ac <HAL_RCC_OscConfig+0x5ec>)
 80033c6:	400a      	ands	r2, r1
 80033c8:	651a      	str	r2, [r3, #80]	; 0x50
 80033ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033cc:	4978      	ldr	r1, [pc, #480]	; (80035b0 <HAL_RCC_OscConfig+0x5f0>)
 80033ce:	400a      	ands	r2, r1
 80033d0:	651a      	str	r2, [r3, #80]	; 0x50
 80033d2:	e7da      	b.n	800338a <HAL_RCC_OscConfig+0x3ca>
 80033d4:	4b73      	ldr	r3, [pc, #460]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80033d6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80033d8:	3a01      	subs	r2, #1
 80033da:	3aff      	subs	r2, #255	; 0xff
 80033dc:	430a      	orrs	r2, r1
 80033de:	651a      	str	r2, [r3, #80]	; 0x50
 80033e0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80033e2:	2280      	movs	r2, #128	; 0x80
 80033e4:	0052      	lsls	r2, r2, #1
 80033e6:	430a      	orrs	r2, r1
 80033e8:	651a      	str	r2, [r3, #80]	; 0x50
 80033ea:	e7ce      	b.n	800338a <HAL_RCC_OscConfig+0x3ca>
      tickstart = HAL_GetTick();
 80033ec:	f7ff f8ca 	bl	8002584 <HAL_GetTick>
 80033f0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033f2:	4b6c      	ldr	r3, [pc, #432]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80033f4:	4698      	mov	r8, r3
 80033f6:	2780      	movs	r7, #128	; 0x80
 80033f8:	00bf      	lsls	r7, r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033fa:	4b6e      	ldr	r3, [pc, #440]	; (80035b4 <HAL_RCC_OscConfig+0x5f4>)
 80033fc:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033fe:	4643      	mov	r3, r8
 8003400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003402:	423b      	tst	r3, r7
 8003404:	d006      	beq.n	8003414 <HAL_RCC_OscConfig+0x454>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003406:	f7ff f8bd 	bl	8002584 <HAL_GetTick>
 800340a:	1b80      	subs	r0, r0, r6
 800340c:	4548      	cmp	r0, r9
 800340e:	d9f6      	bls.n	80033fe <HAL_RCC_OscConfig+0x43e>
          return HAL_TIMEOUT;
 8003410:	2003      	movs	r0, #3
 8003412:	e0b9      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
    if(pwrclkchanged == SET)
 8003414:	4653      	mov	r3, sl
 8003416:	2b01      	cmp	r3, #1
 8003418:	d024      	beq.n	8003464 <HAL_RCC_OscConfig+0x4a4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	069b      	lsls	r3, r3, #26
 800341e:	d542      	bpl.n	80034a6 <HAL_RCC_OscConfig+0x4e6>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003420:	69a3      	ldr	r3, [r4, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d024      	beq.n	8003470 <HAL_RCC_OscConfig+0x4b0>
        __HAL_RCC_HSI48_ENABLE();
 8003426:	4b5f      	ldr	r3, [pc, #380]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003428:	6899      	ldr	r1, [r3, #8]
 800342a:	2001      	movs	r0, #1
 800342c:	4301      	orrs	r1, r0
 800342e:	6099      	str	r1, [r3, #8]
 8003430:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003432:	4302      	orrs	r2, r0
 8003434:	635a      	str	r2, [r3, #52]	; 0x34
 8003436:	4a60      	ldr	r2, [pc, #384]	; (80035b8 <HAL_RCC_OscConfig+0x5f8>)
 8003438:	6a11      	ldr	r1, [r2, #32]
 800343a:	2380      	movs	r3, #128	; 0x80
 800343c:	019b      	lsls	r3, r3, #6
 800343e:	430b      	orrs	r3, r1
 8003440:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003442:	f7ff f89f 	bl	8002584 <HAL_GetTick>
 8003446:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003448:	4b56      	ldr	r3, [pc, #344]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 800344a:	4698      	mov	r8, r3
 800344c:	2702      	movs	r7, #2
 800344e:	4643      	mov	r3, r8
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	421f      	tst	r7, r3
 8003454:	d127      	bne.n	80034a6 <HAL_RCC_OscConfig+0x4e6>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003456:	f7ff f895 	bl	8002584 <HAL_GetTick>
 800345a:	1b80      	subs	r0, r0, r6
 800345c:	2802      	cmp	r0, #2
 800345e:	d9f6      	bls.n	800344e <HAL_RCC_OscConfig+0x48e>
            return HAL_TIMEOUT;
 8003460:	2003      	movs	r0, #3
 8003462:	e091      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003464:	4a4f      	ldr	r2, [pc, #316]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003466:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003468:	4954      	ldr	r1, [pc, #336]	; (80035bc <HAL_RCC_OscConfig+0x5fc>)
 800346a:	400b      	ands	r3, r1
 800346c:	6393      	str	r3, [r2, #56]	; 0x38
 800346e:	e7d4      	b.n	800341a <HAL_RCC_OscConfig+0x45a>
        __HAL_RCC_HSI48_DISABLE();
 8003470:	4a4c      	ldr	r2, [pc, #304]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003472:	6893      	ldr	r3, [r2, #8]
 8003474:	2101      	movs	r1, #1
 8003476:	438b      	bics	r3, r1
 8003478:	6093      	str	r3, [r2, #8]
 800347a:	4a4f      	ldr	r2, [pc, #316]	; (80035b8 <HAL_RCC_OscConfig+0x5f8>)
 800347c:	6a13      	ldr	r3, [r2, #32]
 800347e:	4950      	ldr	r1, [pc, #320]	; (80035c0 <HAL_RCC_OscConfig+0x600>)
 8003480:	400b      	ands	r3, r1
 8003482:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003484:	f7ff f87e 	bl	8002584 <HAL_GetTick>
 8003488:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800348a:	4b46      	ldr	r3, [pc, #280]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 800348c:	4698      	mov	r8, r3
 800348e:	2702      	movs	r7, #2
 8003490:	4643      	mov	r3, r8
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	421f      	tst	r7, r3
 8003496:	d006      	beq.n	80034a6 <HAL_RCC_OscConfig+0x4e6>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003498:	f7ff f874 	bl	8002584 <HAL_GetTick>
 800349c:	1b80      	subs	r0, r0, r6
 800349e:	2802      	cmp	r0, #2
 80034a0:	d9f6      	bls.n	8003490 <HAL_RCC_OscConfig+0x4d0>
            return HAL_TIMEOUT;
 80034a2:	2003      	movs	r0, #3
 80034a4:	e070      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  return HAL_OK;
 80034a8:	2000      	movs	r0, #0
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d06c      	beq.n	8003588 <HAL_RCC_OscConfig+0x5c8>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ae:	2d0c      	cmp	r5, #12
 80034b0:	d04f      	beq.n	8003552 <HAL_RCC_OscConfig+0x592>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d014      	beq.n	80034e0 <HAL_RCC_OscConfig+0x520>
        __HAL_RCC_PLL_DISABLE();
 80034b6:	4a3b      	ldr	r2, [pc, #236]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80034b8:	6813      	ldr	r3, [r2, #0]
 80034ba:	4942      	ldr	r1, [pc, #264]	; (80035c4 <HAL_RCC_OscConfig+0x604>)
 80034bc:	400b      	ands	r3, r1
 80034be:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80034c0:	f7ff f860 	bl	8002584 <HAL_GetTick>
 80034c4:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034c6:	4e37      	ldr	r6, [pc, #220]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80034c8:	2580      	movs	r5, #128	; 0x80
 80034ca:	04ad      	lsls	r5, r5, #18
 80034cc:	6833      	ldr	r3, [r6, #0]
 80034ce:	422b      	tst	r3, r5
 80034d0:	d03d      	beq.n	800354e <HAL_RCC_OscConfig+0x58e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034d2:	f7ff f857 	bl	8002584 <HAL_GetTick>
 80034d6:	1b00      	subs	r0, r0, r4
 80034d8:	2802      	cmp	r0, #2
 80034da:	d9f7      	bls.n	80034cc <HAL_RCC_OscConfig+0x50c>
            return HAL_TIMEOUT;
 80034dc:	2003      	movs	r0, #3
 80034de:	e053      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        __HAL_RCC_PLL_DISABLE();
 80034e0:	4a30      	ldr	r2, [pc, #192]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80034e2:	6813      	ldr	r3, [r2, #0]
 80034e4:	4937      	ldr	r1, [pc, #220]	; (80035c4 <HAL_RCC_OscConfig+0x604>)
 80034e6:	400b      	ands	r3, r1
 80034e8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80034ea:	f7ff f84b 	bl	8002584 <HAL_GetTick>
 80034ee:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034f0:	4f2c      	ldr	r7, [pc, #176]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 80034f2:	2680      	movs	r6, #128	; 0x80
 80034f4:	04b6      	lsls	r6, r6, #18
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	4233      	tst	r3, r6
 80034fa:	d006      	beq.n	800350a <HAL_RCC_OscConfig+0x54a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034fc:	f7ff f842 	bl	8002584 <HAL_GetTick>
 8003500:	1b40      	subs	r0, r0, r5
 8003502:	2802      	cmp	r0, #2
 8003504:	d9f7      	bls.n	80034f6 <HAL_RCC_OscConfig+0x536>
            return HAL_TIMEOUT;
 8003506:	2003      	movs	r0, #3
 8003508:	e03e      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800350a:	4a26      	ldr	r2, [pc, #152]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 800350c:	68d1      	ldr	r1, [r2, #12]
 800350e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003510:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003512:	4303      	orrs	r3, r0
 8003514:	482c      	ldr	r0, [pc, #176]	; (80035c8 <HAL_RCC_OscConfig+0x608>)
 8003516:	4001      	ands	r1, r0
 8003518:	430b      	orrs	r3, r1
 800351a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800351c:	430b      	orrs	r3, r1
 800351e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8003520:	6811      	ldr	r1, [r2, #0]
 8003522:	2380      	movs	r3, #128	; 0x80
 8003524:	045b      	lsls	r3, r3, #17
 8003526:	430b      	orrs	r3, r1
 8003528:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800352a:	f7ff f82b 	bl	8002584 <HAL_GetTick>
 800352e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003530:	4e1c      	ldr	r6, [pc, #112]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003532:	2580      	movs	r5, #128	; 0x80
 8003534:	04ad      	lsls	r5, r5, #18
 8003536:	6833      	ldr	r3, [r6, #0]
 8003538:	422b      	tst	r3, r5
 800353a:	d106      	bne.n	800354a <HAL_RCC_OscConfig+0x58a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800353c:	f7ff f822 	bl	8002584 <HAL_GetTick>
 8003540:	1b00      	subs	r0, r0, r4
 8003542:	2802      	cmp	r0, #2
 8003544:	d9f7      	bls.n	8003536 <HAL_RCC_OscConfig+0x576>
            return HAL_TIMEOUT;
 8003546:	2003      	movs	r0, #3
 8003548:	e01e      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
  return HAL_OK;
 800354a:	2000      	movs	r0, #0
 800354c:	e01c      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
 800354e:	2000      	movs	r0, #0
 8003550:	e01a      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003552:	2b01      	cmp	r3, #1
 8003554:	d024      	beq.n	80035a0 <HAL_RCC_OscConfig+0x5e0>
        pll_config = RCC->CFGR;
 8003556:	4b13      	ldr	r3, [pc, #76]	; (80035a4 <HAL_RCC_OscConfig+0x5e4>)
 8003558:	68db      	ldr	r3, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	0252      	lsls	r2, r2, #9
 800355e:	401a      	ands	r2, r3
          return HAL_ERROR;
 8003560:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003564:	428a      	cmp	r2, r1
 8003566:	d10f      	bne.n	8003588 <HAL_RCC_OscConfig+0x5c8>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003568:	22f0      	movs	r2, #240	; 0xf0
 800356a:	0392      	lsls	r2, r2, #14
 800356c:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003570:	428a      	cmp	r2, r1
 8003572:	d109      	bne.n	8003588 <HAL_RCC_OscConfig+0x5c8>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003574:	20c0      	movs	r0, #192	; 0xc0
 8003576:	0400      	lsls	r0, r0, #16
 8003578:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800357a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800357c:	1a18      	subs	r0, r3, r0
 800357e:	1e43      	subs	r3, r0, #1
 8003580:	4198      	sbcs	r0, r3
        return HAL_ERROR;
 8003582:	b2c0      	uxtb	r0, r0
 8003584:	e000      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
    return HAL_ERROR;
 8003586:	2001      	movs	r0, #1
}
 8003588:	b002      	add	sp, #8
 800358a:	bce0      	pop	{r5, r6, r7}
 800358c:	46ba      	mov	sl, r7
 800358e:	46b1      	mov	r9, r6
 8003590:	46a8      	mov	r8, r5
 8003592:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8003594:	2001      	movs	r0, #1
 8003596:	e7f7      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        return HAL_ERROR;
 8003598:	2001      	movs	r0, #1
 800359a:	e7f5      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        return HAL_ERROR;
 800359c:	2001      	movs	r0, #1
 800359e:	e7f3      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
        return HAL_ERROR;
 80035a0:	2001      	movs	r0, #1
 80035a2:	e7f1      	b.n	8003588 <HAL_RCC_OscConfig+0x5c8>
 80035a4:	40021000 	.word	0x40021000
 80035a8:	40007000 	.word	0x40007000
 80035ac:	fffffeff 	.word	0xfffffeff
 80035b0:	fffffbff 	.word	0xfffffbff
 80035b4:	00001388 	.word	0x00001388
 80035b8:	40010000 	.word	0x40010000
 80035bc:	efffffff 	.word	0xefffffff
 80035c0:	ffffdfff 	.word	0xffffdfff
 80035c4:	feffffff 	.word	0xfeffffff
 80035c8:	ff02ffff 	.word	0xff02ffff

080035cc <HAL_RCC_ClockConfig>:
{
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	46ce      	mov	lr, r9
 80035d0:	4647      	mov	r7, r8
 80035d2:	b580      	push	{r7, lr}
 80035d4:	0004      	movs	r4, r0
 80035d6:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80035d8:	2800      	cmp	r0, #0
 80035da:	d100      	bne.n	80035de <HAL_RCC_ClockConfig+0x12>
 80035dc:	e0e2      	b.n	80037a4 <HAL_RCC_ClockConfig+0x1d8>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035de:	4b73      	ldr	r3, [pc, #460]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	2301      	movs	r3, #1
 80035e4:	4013      	ands	r3, r2
 80035e6:	428b      	cmp	r3, r1
 80035e8:	d31a      	bcc.n	8003620 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ea:	6823      	ldr	r3, [r4, #0]
 80035ec:	079b      	lsls	r3, r3, #30
 80035ee:	d506      	bpl.n	80035fe <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f0:	4a6f      	ldr	r2, [pc, #444]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80035f2:	68d3      	ldr	r3, [r2, #12]
 80035f4:	21f0      	movs	r1, #240	; 0xf0
 80035f6:	438b      	bics	r3, r1
 80035f8:	68a1      	ldr	r1, [r4, #8]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	07db      	lsls	r3, r3, #31
 8003602:	d400      	bmi.n	8003606 <HAL_RCC_ClockConfig+0x3a>
 8003604:	e08a      	b.n	800371c <HAL_RCC_ClockConfig+0x150>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003606:	6862      	ldr	r2, [r4, #4]
 8003608:	2a02      	cmp	r2, #2
 800360a:	d023      	beq.n	8003654 <HAL_RCC_ClockConfig+0x88>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800360c:	2a03      	cmp	r2, #3
 800360e:	d046      	beq.n	800369e <HAL_RCC_ClockConfig+0xd2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003610:	2a01      	cmp	r2, #1
 8003612:	d04a      	beq.n	80036aa <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003614:	4b66      	ldr	r3, [pc, #408]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	059b      	lsls	r3, r3, #22
 800361a:	d420      	bmi.n	800365e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800361c:	2001      	movs	r0, #1
 800361e:	e0a7      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003620:	4a62      	ldr	r2, [pc, #392]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 8003622:	6813      	ldr	r3, [r2, #0]
 8003624:	2101      	movs	r1, #1
 8003626:	438b      	bics	r3, r1
 8003628:	432b      	orrs	r3, r5
 800362a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800362c:	f7fe ffaa 	bl	8002584 <HAL_GetTick>
 8003630:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003632:	4b5e      	ldr	r3, [pc, #376]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 8003634:	4698      	mov	r8, r3
 8003636:	2701      	movs	r7, #1
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003638:	4b5e      	ldr	r3, [pc, #376]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 800363a:	4699      	mov	r9, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363c:	4643      	mov	r3, r8
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	403b      	ands	r3, r7
 8003642:	42ab      	cmp	r3, r5
 8003644:	d0d1      	beq.n	80035ea <HAL_RCC_ClockConfig+0x1e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003646:	f7fe ff9d 	bl	8002584 <HAL_GetTick>
 800364a:	1b80      	subs	r0, r0, r6
 800364c:	4548      	cmp	r0, r9
 800364e:	d9f5      	bls.n	800363c <HAL_RCC_ClockConfig+0x70>
        return HAL_TIMEOUT;
 8003650:	2003      	movs	r0, #3
 8003652:	e08d      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003654:	4b56      	ldr	r3, [pc, #344]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	039b      	lsls	r3, r3, #14
 800365a:	d400      	bmi.n	800365e <HAL_RCC_ClockConfig+0x92>
 800365c:	e0a4      	b.n	80037a8 <HAL_RCC_ClockConfig+0x1dc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365e:	4954      	ldr	r1, [pc, #336]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003660:	68cb      	ldr	r3, [r1, #12]
 8003662:	2003      	movs	r0, #3
 8003664:	4383      	bics	r3, r0
 8003666:	4313      	orrs	r3, r2
 8003668:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 800366a:	f7fe ff8b 	bl	8002584 <HAL_GetTick>
 800366e:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003670:	6863      	ldr	r3, [r4, #4]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d01f      	beq.n	80036b6 <HAL_RCC_ClockConfig+0xea>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003676:	2b03      	cmp	r3, #3
 8003678:	d02e      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x10c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800367a:	2b01      	cmp	r3, #1
 800367c:	d03d      	beq.n	80036fa <HAL_RCC_ClockConfig+0x12e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800367e:	4b4c      	ldr	r3, [pc, #304]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003680:	4698      	mov	r8, r3
 8003682:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003684:	4b4b      	ldr	r3, [pc, #300]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 8003686:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003688:	4643      	mov	r3, r8
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	421f      	tst	r7, r3
 800368e:	d045      	beq.n	800371c <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003690:	f7fe ff78 	bl	8002584 <HAL_GetTick>
 8003694:	1b80      	subs	r0, r0, r6
 8003696:	4548      	cmp	r0, r9
 8003698:	d9f6      	bls.n	8003688 <HAL_RCC_ClockConfig+0xbc>
          return HAL_TIMEOUT;
 800369a:	2003      	movs	r0, #3
 800369c:	e068      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800369e:	4b44      	ldr	r3, [pc, #272]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	019b      	lsls	r3, r3, #6
 80036a4:	d4db      	bmi.n	800365e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 80036a6:	2001      	movs	r0, #1
 80036a8:	e062      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036aa:	4b41      	ldr	r3, [pc, #260]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	075b      	lsls	r3, r3, #29
 80036b0:	d4d5      	bmi.n	800365e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 80036b2:	2001      	movs	r0, #1
 80036b4:	e05c      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036b6:	4b3e      	ldr	r3, [pc, #248]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80036b8:	4698      	mov	r8, r3
 80036ba:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036bc:	4b3d      	ldr	r3, [pc, #244]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 80036be:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c0:	4643      	mov	r3, r8
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	403b      	ands	r3, r7
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d028      	beq.n	800371c <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ca:	f7fe ff5b 	bl	8002584 <HAL_GetTick>
 80036ce:	1b80      	subs	r0, r0, r6
 80036d0:	4548      	cmp	r0, r9
 80036d2:	d9f5      	bls.n	80036c0 <HAL_RCC_ClockConfig+0xf4>
          return HAL_TIMEOUT;
 80036d4:	2003      	movs	r0, #3
 80036d6:	e04b      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036d8:	4b35      	ldr	r3, [pc, #212]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80036da:	4698      	mov	r8, r3
 80036dc:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036de:	4b35      	ldr	r3, [pc, #212]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 80036e0:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036e2:	4643      	mov	r3, r8
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	403b      	ands	r3, r7
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	d017      	beq.n	800371c <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ec:	f7fe ff4a 	bl	8002584 <HAL_GetTick>
 80036f0:	1b80      	subs	r0, r0, r6
 80036f2:	4548      	cmp	r0, r9
 80036f4:	d9f5      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x116>
          return HAL_TIMEOUT;
 80036f6:	2003      	movs	r0, #3
 80036f8:	e03a      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80036fa:	4b2d      	ldr	r3, [pc, #180]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 80036fc:	4698      	mov	r8, r3
 80036fe:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003700:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 8003702:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003704:	4643      	mov	r3, r8
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	403b      	ands	r3, r7
 800370a:	2b04      	cmp	r3, #4
 800370c:	d006      	beq.n	800371c <HAL_RCC_ClockConfig+0x150>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800370e:	f7fe ff39 	bl	8002584 <HAL_GetTick>
 8003712:	1b80      	subs	r0, r0, r6
 8003714:	4548      	cmp	r0, r9
 8003716:	d9f5      	bls.n	8003704 <HAL_RCC_ClockConfig+0x138>
          return HAL_TIMEOUT;
 8003718:	2003      	movs	r0, #3
 800371a:	e029      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800371c:	4b23      	ldr	r3, [pc, #140]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2301      	movs	r3, #1
 8003722:	4013      	ands	r3, r2
 8003724:	42ab      	cmp	r3, r5
 8003726:	d827      	bhi.n	8003778 <HAL_RCC_ClockConfig+0x1ac>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	075b      	lsls	r3, r3, #29
 800372c:	d506      	bpl.n	800373c <HAL_RCC_ClockConfig+0x170>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800372e:	4a20      	ldr	r2, [pc, #128]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003730:	68d3      	ldr	r3, [r2, #12]
 8003732:	4921      	ldr	r1, [pc, #132]	; (80037b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003734:	400b      	ands	r3, r1
 8003736:	68e1      	ldr	r1, [r4, #12]
 8003738:	430b      	orrs	r3, r1
 800373a:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373c:	6823      	ldr	r3, [r4, #0]
 800373e:	071b      	lsls	r3, r3, #28
 8003740:	d507      	bpl.n	8003752 <HAL_RCC_ClockConfig+0x186>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003742:	481b      	ldr	r0, [pc, #108]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003744:	68c1      	ldr	r1, [r0, #12]
 8003746:	6923      	ldr	r3, [r4, #16]
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4a1c      	ldr	r2, [pc, #112]	; (80037bc <HAL_RCC_ClockConfig+0x1f0>)
 800374c:	400a      	ands	r2, r1
 800374e:	4313      	orrs	r3, r2
 8003750:	60c3      	str	r3, [r0, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003752:	f7ff fbdb 	bl	8002f0c <HAL_RCC_GetSysClockFreq>
 8003756:	4b16      	ldr	r3, [pc, #88]	; (80037b0 <HAL_RCC_ClockConfig+0x1e4>)
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	061b      	lsls	r3, r3, #24
 800375c:	0f1b      	lsrs	r3, r3, #28
 800375e:	4a18      	ldr	r2, [pc, #96]	; (80037c0 <HAL_RCC_ClockConfig+0x1f4>)
 8003760:	5cd3      	ldrb	r3, [r2, r3]
 8003762:	40d8      	lsrs	r0, r3
 8003764:	4b17      	ldr	r3, [pc, #92]	; (80037c4 <HAL_RCC_ClockConfig+0x1f8>)
 8003766:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003768:	4b17      	ldr	r3, [pc, #92]	; (80037c8 <HAL_RCC_ClockConfig+0x1fc>)
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	f7fe fec4 	bl	80024f8 <HAL_InitTick>
}
 8003770:	bcc0      	pop	{r6, r7}
 8003772:	46b9      	mov	r9, r7
 8003774:	46b0      	mov	r8, r6
 8003776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003778:	4a0c      	ldr	r2, [pc, #48]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 800377a:	6813      	ldr	r3, [r2, #0]
 800377c:	2101      	movs	r1, #1
 800377e:	438b      	bics	r3, r1
 8003780:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003782:	f7fe feff 	bl	8002584 <HAL_GetTick>
 8003786:	0005      	movs	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003788:	4f08      	ldr	r7, [pc, #32]	; (80037ac <HAL_RCC_ClockConfig+0x1e0>)
 800378a:	2601      	movs	r6, #1
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	4b09      	ldr	r3, [pc, #36]	; (80037b4 <HAL_RCC_ClockConfig+0x1e8>)
 800378e:	4698      	mov	r8, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	421e      	tst	r6, r3
 8003794:	d0c8      	beq.n	8003728 <HAL_RCC_ClockConfig+0x15c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003796:	f7fe fef5 	bl	8002584 <HAL_GetTick>
 800379a:	1b40      	subs	r0, r0, r5
 800379c:	4540      	cmp	r0, r8
 800379e:	d9f7      	bls.n	8003790 <HAL_RCC_ClockConfig+0x1c4>
        return HAL_TIMEOUT;
 80037a0:	2003      	movs	r0, #3
 80037a2:	e7e5      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
    return HAL_ERROR;
 80037a4:	2001      	movs	r0, #1
 80037a6:	e7e3      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
        return HAL_ERROR;
 80037a8:	2001      	movs	r0, #1
 80037aa:	e7e1      	b.n	8003770 <HAL_RCC_ClockConfig+0x1a4>
 80037ac:	40022000 	.word	0x40022000
 80037b0:	40021000 	.word	0x40021000
 80037b4:	00001388 	.word	0x00001388
 80037b8:	fffff8ff 	.word	0xfffff8ff
 80037bc:	ffffc7ff 	.word	0xffffc7ff
 80037c0:	08007eac 	.word	0x08007eac
 80037c4:	20000014 	.word	0x20000014
 80037c8:	2000001c 	.word	0x2000001c

080037cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037cc:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	055b      	lsls	r3, r3, #21
 80037d2:	0f5b      	lsrs	r3, r3, #29
 80037d4:	4a03      	ldr	r2, [pc, #12]	; (80037e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80037da:	6810      	ldr	r0, [r2, #0]
 80037dc:	40d8      	lsrs	r0, r3
}
 80037de:	4770      	bx	lr
 80037e0:	40021000 	.word	0x40021000
 80037e4:	08007ebc 	.word	0x08007ebc
 80037e8:	20000014 	.word	0x20000014

080037ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037ec:	4b04      	ldr	r3, [pc, #16]	; (8003800 <HAL_RCC_GetPCLK2Freq+0x14>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	049b      	lsls	r3, r3, #18
 80037f2:	0f5b      	lsrs	r3, r3, #29
 80037f4:	4a03      	ldr	r2, [pc, #12]	; (8003804 <HAL_RCC_GetPCLK2Freq+0x18>)
 80037f6:	5cd3      	ldrb	r3, [r2, r3]
 80037f8:	4a03      	ldr	r2, [pc, #12]	; (8003808 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80037fa:	6810      	ldr	r0, [r2, #0]
 80037fc:	40d8      	lsrs	r0, r3
}
 80037fe:	4770      	bx	lr
 8003800:	40021000 	.word	0x40021000
 8003804:	08007ebc 	.word	0x08007ebc
 8003808:	20000014 	.word	0x20000014

0800380c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46d6      	mov	lr, sl
 8003810:	464f      	mov	r7, r9
 8003812:	4646      	mov	r6, r8
 8003814:	b5c0      	push	{r6, r7, lr}
 8003816:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003818:	2382      	movs	r3, #130	; 0x82
 800381a:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800381c:	6802      	ldr	r2, [r0, #0]
 800381e:	421a      	tst	r2, r3
 8003820:	d038      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x88>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003822:	4b83      	ldr	r3, [pc, #524]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8003826:	2200      	movs	r2, #0
 8003828:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	d407      	bmi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x32>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382e:	4a80      	ldr	r2, [pc, #512]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003830:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003832:	2380      	movs	r3, #128	; 0x80
 8003834:	055b      	lsls	r3, r3, #21
 8003836:	430b      	orrs	r3, r1
 8003838:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 800383a:	2301      	movs	r3, #1
 800383c:	469a      	mov	sl, r3
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383e:	4b7d      	ldr	r3, [pc, #500]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	05db      	lsls	r3, r3, #23
 8003844:	d400      	bmi.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003846:	e071      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x120>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003848:	4b79      	ldr	r3, [pc, #484]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800384a:	6819      	ldr	r1, [r3, #0]
 800384c:	23c0      	movs	r3, #192	; 0xc0
 800384e:	039b      	lsls	r3, r3, #14
 8003850:	4019      	ands	r1, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003852:	6862      	ldr	r2, [r4, #4]
 8003854:	4013      	ands	r3, r2
 8003856:	428b      	cmp	r3, r1
 8003858:	d100      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x50>
 800385a:	e07e      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x14e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800385c:	23c0      	movs	r3, #192	; 0xc0
 800385e:	029b      	lsls	r3, r3, #10
 8003860:	0011      	movs	r1, r2
 8003862:	4019      	ands	r1, r3
 8003864:	4299      	cmp	r1, r3
 8003866:	d100      	bne.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x5e>
 8003868:	e087      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x16e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800386a:	4b71      	ldr	r3, [pc, #452]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800386c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800386e:	23c0      	movs	r3, #192	; 0xc0
 8003870:	029b      	lsls	r3, r3, #10
 8003872:	0008      	movs	r0, r1
 8003874:	4018      	ands	r0, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003876:	4219      	tst	r1, r3
 8003878:	d000      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x70>
 800387a:	e08a      	b.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x186>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800387c:	4a6c      	ldr	r2, [pc, #432]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800387e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8003880:	23c0      	movs	r3, #192	; 0xc0
 8003882:	029b      	lsls	r3, r3, #10
 8003884:	6860      	ldr	r0, [r4, #4]
 8003886:	4003      	ands	r3, r0
 8003888:	430b      	orrs	r3, r1
 800388a:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800388c:	4653      	mov	r3, sl
 800388e:	2b01      	cmp	r3, #1
 8003890:	d100      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8003892:	e0c5      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x214>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	07db      	lsls	r3, r3, #31
 8003898:	d506      	bpl.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800389a:	4a65      	ldr	r2, [pc, #404]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800389c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800389e:	2103      	movs	r1, #3
 80038a0:	438b      	bics	r3, r1
 80038a2:	68e1      	ldr	r1, [r4, #12]
 80038a4:	430b      	orrs	r3, r1
 80038a6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038a8:	6823      	ldr	r3, [r4, #0]
 80038aa:	079b      	lsls	r3, r3, #30
 80038ac:	d506      	bpl.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038ae:	4a60      	ldr	r2, [pc, #384]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80038b0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80038b2:	210c      	movs	r1, #12
 80038b4:	438b      	bics	r3, r1
 80038b6:	6921      	ldr	r1, [r4, #16]
 80038b8:	430b      	orrs	r3, r1
 80038ba:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	075b      	lsls	r3, r3, #29
 80038c0:	d506      	bpl.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038c2:	4a5b      	ldr	r2, [pc, #364]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80038c4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80038c6:	495c      	ldr	r1, [pc, #368]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80038c8:	400b      	ands	r3, r1
 80038ca:	6961      	ldr	r1, [r4, #20]
 80038cc:	430b      	orrs	r3, r1
 80038ce:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	071b      	lsls	r3, r3, #28
 80038d4:	d506      	bpl.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038d6:	4a56      	ldr	r2, [pc, #344]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80038d8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80038da:	4958      	ldr	r1, [pc, #352]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80038dc:	400b      	ands	r3, r1
 80038de:	69a1      	ldr	r1, [r4, #24]
 80038e0:	430b      	orrs	r3, r1
 80038e2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	05db      	lsls	r3, r3, #23
 80038e8:	d506      	bpl.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038ea:	4a51      	ldr	r2, [pc, #324]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80038ec:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80038ee:	4954      	ldr	r1, [pc, #336]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80038f0:	400b      	ands	r3, r1
 80038f2:	69e1      	ldr	r1, [r4, #28]
 80038f4:	430b      	orrs	r3, r1
 80038f6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	065b      	lsls	r3, r3, #25
 80038fc:	d506      	bpl.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038fe:	4a4c      	ldr	r2, [pc, #304]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003900:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003902:	4950      	ldr	r1, [pc, #320]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003904:	400b      	ands	r3, r1
 8003906:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003908:	430b      	orrs	r3, r1
 800390a:	64d3      	str	r3, [r2, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800390c:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	d506      	bpl.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x116>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003914:	4a46      	ldr	r2, [pc, #280]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003916:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003918:	494b      	ldr	r1, [pc, #300]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800391a:	400b      	ands	r3, r1
 800391c:	6a21      	ldr	r1, [r4, #32]
 800391e:	430b      	orrs	r3, r1
 8003920:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8003922:	bce0      	pop	{r5, r6, r7}
 8003924:	46ba      	mov	sl, r7
 8003926:	46b1      	mov	r9, r6
 8003928:	46a8      	mov	r8, r5
 800392a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800392c:	4a41      	ldr	r2, [pc, #260]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800392e:	6811      	ldr	r1, [r2, #0]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	430b      	orrs	r3, r1
 8003936:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003938:	f7fe fe24 	bl	8002584 <HAL_GetTick>
 800393c:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393e:	4d3d      	ldr	r5, [pc, #244]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003940:	2780      	movs	r7, #128	; 0x80
 8003942:	007f      	lsls	r7, r7, #1
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	423b      	tst	r3, r7
 8003948:	d000      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x140>
 800394a:	e77d      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394c:	f7fe fe1a 	bl	8002584 <HAL_GetTick>
 8003950:	1b80      	subs	r0, r0, r6
 8003952:	2864      	cmp	r0, #100	; 0x64
 8003954:	d9f6      	bls.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x138>
          return HAL_TIMEOUT;
 8003956:	2003      	movs	r0, #3
 8003958:	e7e3      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x116>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800395a:	23c0      	movs	r3, #192	; 0xc0
 800395c:	039b      	lsls	r3, r3, #14
 800395e:	68a0      	ldr	r0, [r4, #8]
 8003960:	4003      	ands	r3, r0
 8003962:	428b      	cmp	r3, r1
 8003964:	d000      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003966:	e779      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x50>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003968:	4b31      	ldr	r3, [pc, #196]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800396a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800396c:	23c0      	movs	r3, #192	; 0xc0
 800396e:	029b      	lsls	r3, r3, #10
 8003970:	0008      	movs	r0, r1
 8003972:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003974:	4219      	tst	r1, r3
 8003976:	d02d      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003978:	e00b      	b.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x186>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800397a:	4b2d      	ldr	r3, [pc, #180]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	039b      	lsls	r3, r3, #14
 8003980:	d453      	bmi.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003982:	4b2b      	ldr	r3, [pc, #172]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003984:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003986:	23c0      	movs	r3, #192	; 0xc0
 8003988:	029b      	lsls	r3, r3, #10
 800398a:	0008      	movs	r0, r1
 800398c:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800398e:	4219      	tst	r1, r3
 8003990:	d028      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003992:	23c0      	movs	r3, #192	; 0xc0
 8003994:	029b      	lsls	r3, r3, #10
 8003996:	401a      	ands	r2, r3
 8003998:	4282      	cmp	r2, r0
 800399a:	d002      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800399c:	6823      	ldr	r3, [r4, #0]
 800399e:	069b      	lsls	r3, r3, #26
 80039a0:	d408      	bmi.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80039a2:	23c0      	movs	r3, #192	; 0xc0
 80039a4:	029b      	lsls	r3, r3, #10
 80039a6:	68a2      	ldr	r2, [r4, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	4283      	cmp	r3, r0
 80039ac:	d012      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	051b      	lsls	r3, r3, #20
 80039b2:	d50f      	bpl.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80039b4:	4b1e      	ldr	r3, [pc, #120]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80039b6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80039b8:	4a21      	ldr	r2, [pc, #132]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80039ba:	4002      	ands	r2, r0
      __HAL_RCC_BACKUPRESET_FORCE();
 80039bc:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 80039be:	2180      	movs	r1, #128	; 0x80
 80039c0:	0309      	lsls	r1, r1, #12
 80039c2:	4331      	orrs	r1, r6
 80039c4:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039c6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80039c8:	4e20      	ldr	r6, [pc, #128]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039ca:	4031      	ands	r1, r6
 80039cc:	6519      	str	r1, [r3, #80]	; 0x50
      RCC->CSR = temp_reg;
 80039ce:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80039d0:	05c3      	lsls	r3, r0, #23
 80039d2:	d411      	bmi.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039d4:	6862      	ldr	r2, [r4, #4]
 80039d6:	23c0      	movs	r3, #192	; 0xc0
 80039d8:	029b      	lsls	r3, r3, #10
 80039da:	0011      	movs	r1, r2
 80039dc:	4019      	ands	r1, r3
 80039de:	4299      	cmp	r1, r3
 80039e0:	d000      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80039e2:	e74b      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x70>
 80039e4:	4812      	ldr	r0, [pc, #72]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80039e6:	6803      	ldr	r3, [r0, #0]
 80039e8:	4919      	ldr	r1, [pc, #100]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039ea:	400b      	ands	r3, r1
 80039ec:	21c0      	movs	r1, #192	; 0xc0
 80039ee:	0389      	lsls	r1, r1, #14
 80039f0:	400a      	ands	r2, r1
 80039f2:	431a      	orrs	r2, r3
 80039f4:	6002      	str	r2, [r0, #0]
 80039f6:	e741      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x70>
        tickstart = HAL_GetTick();
 80039f8:	f7fe fdc4 	bl	8002584 <HAL_GetTick>
 80039fc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80039fe:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003a00:	4698      	mov	r8, r3
 8003a02:	2780      	movs	r7, #128	; 0x80
 8003a04:	00bf      	lsls	r7, r7, #2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a06:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a08:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a0a:	4643      	mov	r3, r8
 8003a0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a0e:	423b      	tst	r3, r7
 8003a10:	d1e0      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a12:	f7fe fdb7 	bl	8002584 <HAL_GetTick>
 8003a16:	1b80      	subs	r0, r0, r6
 8003a18:	4548      	cmp	r0, r9
 8003a1a:	d9f6      	bls.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
            return HAL_TIMEOUT;
 8003a1c:	2003      	movs	r0, #3
 8003a1e:	e780      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a20:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003a22:	490d      	ldr	r1, [pc, #52]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003a24:	400b      	ands	r3, r1
 8003a26:	6393      	str	r3, [r2, #56]	; 0x38
 8003a28:	e734      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x88>
          return HAL_ERROR;
 8003a2a:	2001      	movs	r0, #1
 8003a2c:	e779      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40007000 	.word	0x40007000
 8003a38:	fffff3ff 	.word	0xfffff3ff
 8003a3c:	ffffcfff 	.word	0xffffcfff
 8003a40:	fffcffff 	.word	0xfffcffff
 8003a44:	fbffffff 	.word	0xfbffffff
 8003a48:	fff3ffff 	.word	0xfff3ffff
 8003a4c:	fff7ffff 	.word	0xfff7ffff
 8003a50:	ffcfffff 	.word	0xffcfffff
 8003a54:	00001388 	.word	0x00001388
 8003a58:	efffffff 	.word	0xefffffff

08003a5c <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a5c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a5e:	2280      	movs	r2, #128	; 0x80
 8003a60:	05d2      	lsls	r2, r2, #23
 8003a62:	4290      	cmp	r0, r2
 8003a64:	d012      	beq.n	8003a8c <TIM_Base_SetConfig+0x30>
 8003a66:	4a16      	ldr	r2, [pc, #88]	; (8003ac0 <TIM_Base_SetConfig+0x64>)
 8003a68:	4290      	cmp	r0, r2
 8003a6a:	d023      	beq.n	8003ab4 <TIM_Base_SetConfig+0x58>
 8003a6c:	4a15      	ldr	r2, [pc, #84]	; (8003ac4 <TIM_Base_SetConfig+0x68>)
 8003a6e:	4290      	cmp	r0, r2
 8003a70:	d007      	beq.n	8003a82 <TIM_Base_SetConfig+0x26>
 8003a72:	4a15      	ldr	r2, [pc, #84]	; (8003ac8 <TIM_Base_SetConfig+0x6c>)
 8003a74:	4290      	cmp	r0, r2
 8003a76:	d111      	bne.n	8003a9c <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a78:	2270      	movs	r2, #112	; 0x70
 8003a7a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003a7c:	684a      	ldr	r2, [r1, #4]
 8003a7e:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a80:	e008      	b.n	8003a94 <TIM_Base_SetConfig+0x38>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a82:	2270      	movs	r2, #112	; 0x70
 8003a84:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003a86:	684a      	ldr	r2, [r1, #4]
 8003a88:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a8a:	e003      	b.n	8003a94 <TIM_Base_SetConfig+0x38>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a8c:	2270      	movs	r2, #112	; 0x70
 8003a8e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003a90:	684a      	ldr	r2, [r1, #4]
 8003a92:	4313      	orrs	r3, r2
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a94:	4a0d      	ldr	r2, [pc, #52]	; (8003acc <TIM_Base_SetConfig+0x70>)
 8003a96:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a98:	68ca      	ldr	r2, [r1, #12]
 8003a9a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a9c:	2280      	movs	r2, #128	; 0x80
 8003a9e:	4393      	bics	r3, r2
 8003aa0:	690a      	ldr	r2, [r1, #16]
 8003aa2:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003aa4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aa6:	688b      	ldr	r3, [r1, #8]
 8003aa8:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003aaa:	680b      	ldr	r3, [r1, #0]
 8003aac:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	6143      	str	r3, [r0, #20]
}
 8003ab2:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ab4:	2270      	movs	r2, #112	; 0x70
 8003ab6:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003ab8:	684a      	ldr	r2, [r1, #4]
 8003aba:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003abc:	e7ea      	b.n	8003a94 <TIM_Base_SetConfig+0x38>
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	40000400 	.word	0x40000400
 8003ac4:	40010800 	.word	0x40010800
 8003ac8:	40011400 	.word	0x40011400
 8003acc:	fffffcff 	.word	0xfffffcff

08003ad0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ad0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ad2:	6a03      	ldr	r3, [r0, #32]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	4393      	bics	r3, r2
 8003ad8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ada:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003adc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ade:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ae0:	2573      	movs	r5, #115	; 0x73
 8003ae2:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ae4:	680d      	ldr	r5, [r1, #0]
 8003ae6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ae8:	2502      	movs	r5, #2
 8003aea:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aec:	688d      	ldr	r5, [r1, #8]
 8003aee:	432b      	orrs	r3, r5

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003af2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003af4:	684a      	ldr	r2, [r1, #4]
 8003af6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af8:	6203      	str	r3, [r0, #32]
}
 8003afa:	bd30      	pop	{r4, r5, pc}

08003afc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003afc:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003afe:	6a03      	ldr	r3, [r0, #32]
 8003b00:	2210      	movs	r2, #16
 8003b02:	4393      	bics	r3, r2
 8003b04:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b06:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b08:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b0a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b0c:	4c08      	ldr	r4, [pc, #32]	; (8003b30 <TIM_OC2_SetConfig+0x34>)
 8003b0e:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b10:	680a      	ldr	r2, [r1, #0]
 8003b12:	0212      	lsls	r2, r2, #8
 8003b14:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b16:	2420      	movs	r4, #32
 8003b18:	43a3      	bics	r3, r4
 8003b1a:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b1c:	688b      	ldr	r3, [r1, #8]
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b22:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b24:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b26:	684a      	ldr	r2, [r1, #4]
 8003b28:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b2a:	6203      	str	r3, [r0, #32]
}
 8003b2c:	bd30      	pop	{r4, r5, pc}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	ffff8cff 	.word	0xffff8cff

08003b34 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003b34:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b36:	6802      	ldr	r2, [r0, #0]
 8003b38:	6893      	ldr	r3, [r2, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b3a:	2470      	movs	r4, #112	; 0x70
 8003b3c:	43a3      	bics	r3, r4
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003b3e:	684c      	ldr	r4, [r1, #4]
 8003b40:	4323      	orrs	r3, r4

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003b42:	2407      	movs	r4, #7
 8003b44:	43a3      	bics	r3, r4
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003b46:	680c      	ldr	r4, [r1, #0]
 8003b48:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b4a:	6093      	str	r3, [r2, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003b4c:	684b      	ldr	r3, [r1, #4]
 8003b4e:	2b50      	cmp	r3, #80	; 0x50
 8003b50:	d03a      	beq.n	8003bc8 <TIM_SlaveTimer_SetConfig+0x94>
 8003b52:	d911      	bls.n	8003b78 <TIM_SlaveTimer_SetConfig+0x44>
 8003b54:	2b60      	cmp	r3, #96	; 0x60
 8003b56:	d04d      	beq.n	8003bf4 <TIM_SlaveTimer_SetConfig+0xc0>
 8003b58:	2b70      	cmp	r3, #112	; 0x70
 8003b5a:	d163      	bne.n	8003c24 <TIM_SlaveTimer_SetConfig+0xf0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b5c:	6800      	ldr	r0, [r0, #0]
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b5e:	6883      	ldr	r3, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b60:	4a32      	ldr	r2, [pc, #200]	; (8003c2c <TIM_SlaveTimer_SetConfig+0xf8>)
 8003b62:	401a      	ands	r2, r3

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b64:	68cb      	ldr	r3, [r1, #12]
 8003b66:	688c      	ldr	r4, [r1, #8]
 8003b68:	4323      	orrs	r3, r4
 8003b6a:	6909      	ldr	r1, [r1, #16]
 8003b6c:	0209      	lsls	r1, r1, #8
 8003b6e:	430b      	orrs	r3, r1
 8003b70:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b72:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2000      	movs	r0, #0
}
 8003b76:	e011      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
  switch (sSlaveConfig->InputTrigger)
 8003b78:	2b40      	cmp	r3, #64	; 0x40
 8003b7a:	d010      	beq.n	8003b9e <TIM_SlaveTimer_SetConfig+0x6a>
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	2b40      	cmp	r3, #64	; 0x40
 8003b80:	d80c      	bhi.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d04c      	beq.n	8003c20 <TIM_SlaveTimer_SetConfig+0xec>
 8003b86:	d904      	bls.n	8003b92 <TIM_SlaveTimer_SetConfig+0x5e>
 8003b88:	3b30      	subs	r3, #48	; 0x30
 8003b8a:	1e5a      	subs	r2, r3, #1
 8003b8c:	4193      	sbcs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 8003b8e:	b2d8      	uxtb	r0, r3
 8003b90:	e004      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
  switch (sSlaveConfig->InputTrigger)
 8003b92:	2210      	movs	r2, #16
 8003b94:	4393      	bics	r3, r2
 8003b96:	1e5a      	subs	r2, r3, #1
 8003b98:	4193      	sbcs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 8003b9a:	b2d8      	uxtb	r0, r3
}
 8003b9c:	bd70      	pop	{r4, r5, r6, pc}
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003b9e:	680b      	ldr	r3, [r1, #0]
 8003ba0:	2b05      	cmp	r3, #5
 8003ba2:	d041      	beq.n	8003c28 <TIM_SlaveTimer_SetConfig+0xf4>
      tmpccer = htim->Instance->CCER;
 8003ba4:	6803      	ldr	r3, [r0, #0]
 8003ba6:	6a1e      	ldr	r6, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003ba8:	6a1a      	ldr	r2, [r3, #32]
 8003baa:	2401      	movs	r4, #1
 8003bac:	43a2      	bics	r2, r4
 8003bae:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003bb0:	6805      	ldr	r5, [r0, #0]
 8003bb2:	69ac      	ldr	r4, [r5, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bb4:	22f0      	movs	r2, #240	; 0xf0
 8003bb6:	4394      	bics	r4, r2
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003bb8:	690b      	ldr	r3, [r1, #16]
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	4323      	orrs	r3, r4
      htim->Instance->CCMR1 = tmpccmr1;
 8003bbe:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCER = tmpccer;
 8003bc0:	6803      	ldr	r3, [r0, #0]
 8003bc2:	621e      	str	r6, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc4:	2000      	movs	r0, #0
      break;
 8003bc6:	e7e9      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc8:	6803      	ldr	r3, [r0, #0]
 8003bca:	6888      	ldr	r0, [r1, #8]
 8003bcc:	6909      	ldr	r1, [r1, #16]
  tmpccer = TIMx->CCER;
 8003bce:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bd0:	6a1a      	ldr	r2, [r3, #32]
 8003bd2:	2501      	movs	r5, #1
 8003bd4:	43aa      	bics	r2, r5
 8003bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bd8:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bda:	35ef      	adds	r5, #239	; 0xef
 8003bdc:	43aa      	bics	r2, r5
 8003bde:	0015      	movs	r5, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003be0:	010a      	lsls	r2, r1, #4
 8003be2:	432a      	orrs	r2, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003be4:	210a      	movs	r1, #10
 8003be6:	438c      	bics	r4, r1
 8003be8:	0021      	movs	r1, r4
  tmpccer |= TIM_ICPolarity;
 8003bea:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003bec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bee:	6219      	str	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf0:	2000      	movs	r0, #0
}
 8003bf2:	e7d3      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bf4:	6803      	ldr	r3, [r0, #0]
 8003bf6:	6888      	ldr	r0, [r1, #8]
 8003bf8:	690c      	ldr	r4, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bfa:	6a1a      	ldr	r2, [r3, #32]
 8003bfc:	2110      	movs	r1, #16
 8003bfe:	438a      	bics	r2, r1
 8003c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c02:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003c04:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c06:	4d0a      	ldr	r5, [pc, #40]	; (8003c30 <TIM_SlaveTimer_SetConfig+0xfc>)
 8003c08:	400d      	ands	r5, r1
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c0a:	0321      	lsls	r1, r4, #12
 8003c0c:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c0e:	24a0      	movs	r4, #160	; 0xa0
 8003c10:	43a2      	bics	r2, r4
 8003c12:	0014      	movs	r4, r2
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c14:	0102      	lsls	r2, r0, #4
 8003c16:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8003c18:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c1a:	621a      	str	r2, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1c:	2000      	movs	r0, #0
}
 8003c1e:	e7bd      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
  HAL_StatusTypeDef status = HAL_OK;
 8003c20:	2000      	movs	r0, #0
 8003c22:	e7bb      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
  switch (sSlaveConfig->InputTrigger)
 8003c24:	2001      	movs	r0, #1
 8003c26:	e7b9      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
        return HAL_ERROR;
 8003c28:	2001      	movs	r0, #1
 8003c2a:	e7b7      	b.n	8003b9c <TIM_SlaveTimer_SetConfig+0x68>
 8003c2c:	ffff00ff 	.word	0xffff00ff
 8003c30:	ffff0fff 	.word	0xffff0fff

08003c34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c34:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c36:	231f      	movs	r3, #31
 8003c38:	4019      	ands	r1, r3

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c3a:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c3c:	2401      	movs	r4, #1
 8003c3e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003c40:	43a3      	bics	r3, r4
 8003c42:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c44:	6a03      	ldr	r3, [r0, #32]
 8003c46:	408a      	lsls	r2, r1
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	6202      	str	r2, [r0, #32]
}
 8003c4c:	bd10      	pop	{r4, pc}

08003c4e <HAL_TIM_Base_Init>:
{
 8003c4e:	b570      	push	{r4, r5, r6, lr}
 8003c50:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003c52:	d01e      	beq.n	8003c92 <HAL_TIM_Base_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003c54:	2339      	movs	r3, #57	; 0x39
 8003c56:	5cc3      	ldrb	r3, [r0, r3]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d014      	beq.n	8003c86 <HAL_TIM_Base_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	2539      	movs	r5, #57	; 0x39
 8003c5e:	2302      	movs	r3, #2
 8003c60:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c62:	0021      	movs	r1, r4
 8003c64:	c901      	ldmia	r1!, {r0}
 8003c66:	f7ff fef9 	bl	8003a5c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	223e      	movs	r2, #62	; 0x3e
 8003c6e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c70:	3a04      	subs	r2, #4
 8003c72:	54a3      	strb	r3, [r4, r2]
 8003c74:	3201      	adds	r2, #1
 8003c76:	54a3      	strb	r3, [r4, r2]
 8003c78:	3201      	adds	r2, #1
 8003c7a:	54a3      	strb	r3, [r4, r2]
 8003c7c:	3201      	adds	r2, #1
 8003c7e:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003c80:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003c82:	2000      	movs	r0, #0
}
 8003c84:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003c86:	3338      	adds	r3, #56	; 0x38
 8003c88:	2200      	movs	r2, #0
 8003c8a:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8003c8c:	f7fe fa6a 	bl	8002164 <HAL_TIM_Base_MspInit>
 8003c90:	e7e4      	b.n	8003c5c <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8003c92:	2001      	movs	r0, #1
 8003c94:	e7f6      	b.n	8003c84 <HAL_TIM_Base_Init+0x36>
	...

08003c98 <HAL_TIM_Base_Start_IT>:
{
 8003c98:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 8003c9a:	2239      	movs	r2, #57	; 0x39
 8003c9c:	5c82      	ldrb	r2, [r0, r2]
    return HAL_ERROR;
 8003c9e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8003ca0:	2a01      	cmp	r2, #1
 8003ca2:	d124      	bne.n	8003cee <HAL_TIM_Base_Start_IT+0x56>
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca4:	3238      	adds	r2, #56	; 0x38
 8003ca6:	2102      	movs	r1, #2
 8003ca8:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003caa:	6819      	ldr	r1, [r3, #0]
 8003cac:	68ca      	ldr	r2, [r1, #12]
 8003cae:	4302      	orrs	r2, r0
 8003cb0:	60ca      	str	r2, [r1, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2280      	movs	r2, #128	; 0x80
 8003cb6:	05d2      	lsls	r2, r2, #23
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00e      	beq.n	8003cda <HAL_TIM_Base_Start_IT+0x42>
 8003cbc:	4a0d      	ldr	r2, [pc, #52]	; (8003cf4 <HAL_TIM_Base_Start_IT+0x5c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00b      	beq.n	8003cda <HAL_TIM_Base_Start_IT+0x42>
 8003cc2:	4a0d      	ldr	r2, [pc, #52]	; (8003cf8 <HAL_TIM_Base_Start_IT+0x60>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d008      	beq.n	8003cda <HAL_TIM_Base_Start_IT+0x42>
 8003cc8:	4a0c      	ldr	r2, [pc, #48]	; (8003cfc <HAL_TIM_Base_Start_IT+0x64>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d005      	beq.n	8003cda <HAL_TIM_Base_Start_IT+0x42>
    __HAL_TIM_ENABLE(htim);
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	e009      	b.n	8003cee <HAL_TIM_Base_Start_IT+0x56>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cda:	6899      	ldr	r1, [r3, #8]
 8003cdc:	2207      	movs	r2, #7
 8003cde:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ce0:	2a06      	cmp	r2, #6
 8003ce2:	d005      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x58>
      __HAL_TIM_ENABLE(htim);
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003cec:	2000      	movs	r0, #0
}
 8003cee:	4770      	bx	lr
  return HAL_OK;
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	e7fc      	b.n	8003cee <HAL_TIM_Base_Start_IT+0x56>
 8003cf4:	40000400 	.word	0x40000400
 8003cf8:	40010800 	.word	0x40010800
 8003cfc:	40011400 	.word	0x40011400

08003d00 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003d00:	6802      	ldr	r2, [r0, #0]
 8003d02:	68d3      	ldr	r3, [r2, #12]
 8003d04:	2101      	movs	r1, #1
 8003d06:	438b      	bics	r3, r1
 8003d08:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8003d0a:	6803      	ldr	r3, [r0, #0]
 8003d0c:	6a19      	ldr	r1, [r3, #32]
 8003d0e:	4a06      	ldr	r2, [pc, #24]	; (8003d28 <HAL_TIM_Base_Stop_IT+0x28>)
 8003d10:	4211      	tst	r1, r2
 8003d12:	d103      	bne.n	8003d1c <HAL_TIM_Base_Stop_IT+0x1c>
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	2101      	movs	r1, #1
 8003d18:	438a      	bics	r2, r1
 8003d1a:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	2339      	movs	r3, #57	; 0x39
 8003d1e:	2201      	movs	r2, #1
 8003d20:	54c2      	strb	r2, [r0, r3]
}
 8003d22:	2000      	movs	r0, #0
 8003d24:	4770      	bx	lr
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	00001111 	.word	0x00001111

08003d2c <HAL_TIM_PWM_MspInit>:
}
 8003d2c:	4770      	bx	lr

08003d2e <HAL_TIM_PWM_Init>:
{
 8003d2e:	b570      	push	{r4, r5, r6, lr}
 8003d30:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003d32:	d01e      	beq.n	8003d72 <HAL_TIM_PWM_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d34:	2339      	movs	r3, #57	; 0x39
 8003d36:	5cc3      	ldrb	r3, [r0, r3]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d014      	beq.n	8003d66 <HAL_TIM_PWM_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d3c:	2539      	movs	r5, #57	; 0x39
 8003d3e:	2302      	movs	r3, #2
 8003d40:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d42:	0021      	movs	r1, r4
 8003d44:	c901      	ldmia	r1!, {r0}
 8003d46:	f7ff fe89 	bl	8003a5c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	223e      	movs	r2, #62	; 0x3e
 8003d4e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d50:	3a04      	subs	r2, #4
 8003d52:	54a3      	strb	r3, [r4, r2]
 8003d54:	3201      	adds	r2, #1
 8003d56:	54a3      	strb	r3, [r4, r2]
 8003d58:	3201      	adds	r2, #1
 8003d5a:	54a3      	strb	r3, [r4, r2]
 8003d5c:	3201      	adds	r2, #1
 8003d5e:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003d60:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003d62:	2000      	movs	r0, #0
}
 8003d64:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003d66:	3338      	adds	r3, #56	; 0x38
 8003d68:	2200      	movs	r2, #0
 8003d6a:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8003d6c:	f7ff ffde 	bl	8003d2c <HAL_TIM_PWM_MspInit>
 8003d70:	e7e4      	b.n	8003d3c <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8003d72:	2001      	movs	r0, #1
 8003d74:	e7f6      	b.n	8003d64 <HAL_TIM_PWM_Init+0x36>
	...

08003d78 <HAL_TIM_Encoder_Init>:
{
 8003d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d7a:	46c6      	mov	lr, r8
 8003d7c:	b500      	push	{lr}
 8003d7e:	0004      	movs	r4, r0
 8003d80:	000d      	movs	r5, r1
  if (htim == NULL)
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d04a      	beq.n	8003e1c <HAL_TIM_Encoder_Init+0xa4>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d86:	2339      	movs	r3, #57	; 0x39
 8003d88:	5cc3      	ldrb	r3, [r0, r3]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d040      	beq.n	8003e10 <HAL_TIM_Encoder_Init+0x98>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8e:	2639      	movs	r6, #57	; 0x39
 8003d90:	2302      	movs	r3, #2
 8003d92:	55a3      	strb	r3, [r4, r6]
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	6893      	ldr	r3, [r2, #8]
 8003d98:	4921      	ldr	r1, [pc, #132]	; (8003e20 <HAL_TIM_Encoder_Init+0xa8>)
 8003d9a:	400b      	ands	r3, r1
 8003d9c:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d9e:	0021      	movs	r1, r4
 8003da0:	c901      	ldmia	r1!, {r0}
 8003da2:	f7ff fe5b 	bl	8003a5c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003da6:	6821      	ldr	r1, [r4, #0]
 8003da8:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8003daa:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8003dac:	6a0f      	ldr	r7, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8003dae:	682b      	ldr	r3, [r5, #0]
 8003db0:	4318      	orrs	r0, r3
 8003db2:	4680      	mov	r8, r0
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003db4:	4b1b      	ldr	r3, [pc, #108]	; (8003e24 <HAL_TIM_Encoder_Init+0xac>)
 8003db6:	401a      	ands	r2, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003db8:	69ab      	ldr	r3, [r5, #24]
 8003dba:	021b      	lsls	r3, r3, #8
 8003dbc:	68a8      	ldr	r0, [r5, #8]
 8003dbe:	4303      	orrs	r3, r0
 8003dc0:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003dc2:	4a19      	ldr	r2, [pc, #100]	; (8003e28 <HAL_TIM_Encoder_Init+0xb0>)
 8003dc4:	401a      	ands	r2, r3
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003dc6:	69eb      	ldr	r3, [r5, #28]
 8003dc8:	021b      	lsls	r3, r3, #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003dca:	6928      	ldr	r0, [r5, #16]
 8003dcc:	0100      	lsls	r0, r0, #4
 8003dce:	4303      	orrs	r3, r0
 8003dd0:	68e8      	ldr	r0, [r5, #12]
 8003dd2:	4303      	orrs	r3, r0
 8003dd4:	6a28      	ldr	r0, [r5, #32]
 8003dd6:	0300      	lsls	r0, r0, #12
 8003dd8:	4303      	orrs	r3, r0
 8003dda:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003ddc:	22aa      	movs	r2, #170	; 0xaa
 8003dde:	4397      	bics	r7, r2
 8003de0:	003a      	movs	r2, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003de2:	6968      	ldr	r0, [r5, #20]
 8003de4:	0107      	lsls	r7, r0, #4
 8003de6:	686d      	ldr	r5, [r5, #4]
 8003de8:	432f      	orrs	r7, r5
 8003dea:	4317      	orrs	r7, r2
  htim->Instance->SMCR = tmpsmcr;
 8003dec:	4642      	mov	r2, r8
 8003dee:	608a      	str	r2, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003df0:	6822      	ldr	r2, [r4, #0]
 8003df2:	6193      	str	r3, [r2, #24]
  htim->Instance->CCER = tmpccer;
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	621f      	str	r7, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	223e      	movs	r2, #62	; 0x3e
 8003dfc:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003dfe:	3a04      	subs	r2, #4
 8003e00:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e02:	3201      	adds	r2, #1
 8003e04:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003e06:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 8003e08:	2000      	movs	r0, #0
}
 8003e0a:	bc80      	pop	{r7}
 8003e0c:	46b8      	mov	r8, r7
 8003e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8003e10:	3338      	adds	r3, #56	; 0x38
 8003e12:	2200      	movs	r2, #0
 8003e14:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Encoder_MspInit(htim);
 8003e16:	f7fe f975 	bl	8002104 <HAL_TIM_Encoder_MspInit>
 8003e1a:	e7b8      	b.n	8003d8e <HAL_TIM_Encoder_Init+0x16>
    return HAL_ERROR;
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	e7f4      	b.n	8003e0a <HAL_TIM_Encoder_Init+0x92>
 8003e20:	ffffbff8 	.word	0xffffbff8
 8003e24:	fffffcfc 	.word	0xfffffcfc
 8003e28:	ffff0303 	.word	0xffff0303

08003e2c <HAL_TIM_Encoder_Start_IT>:
{
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	0004      	movs	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003e30:	233a      	movs	r3, #58	; 0x3a
 8003e32:	5cc0      	ldrb	r0, [r0, r3]
 8003e34:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003e36:	3301      	adds	r3, #1
 8003e38:	5ce3      	ldrb	r3, [r4, r3]
 8003e3a:	b2db      	uxtb	r3, r3
  if (Channel == TIM_CHANNEL_1)
 8003e3c:	2900      	cmp	r1, #0
 8003e3e:	d113      	bne.n	8003e68 <HAL_TIM_Encoder_Start_IT+0x3c>
    if (channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e40:	2801      	cmp	r0, #1
 8003e42:	d140      	bne.n	8003ec6 <HAL_TIM_Encoder_Start_IT+0x9a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e44:	2502      	movs	r5, #2
 8003e46:	233a      	movs	r3, #58	; 0x3a
 8003e48:	54e5      	strb	r5, [r4, r3]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	6820      	ldr	r0, [r4, #0]
 8003e4e:	f7ff fef1 	bl	8003c34 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	68d3      	ldr	r3, [r2, #12]
 8003e56:	432b      	orrs	r3, r5
 8003e58:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8003e5a:	6822      	ldr	r2, [r4, #0]
 8003e5c:	6813      	ldr	r3, [r2, #0]
 8003e5e:	2101      	movs	r1, #1
 8003e60:	430b      	orrs	r3, r1
 8003e62:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003e64:	2000      	movs	r0, #0
}
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
  else if (Channel == TIM_CHANNEL_2)
 8003e68:	2904      	cmp	r1, #4
 8003e6a:	d01c      	beq.n	8003ea6 <HAL_TIM_Encoder_Start_IT+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e6c:	2801      	cmp	r0, #1
 8003e6e:	d12c      	bne.n	8003eca <HAL_TIM_Encoder_Start_IT+0x9e>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d1f8      	bne.n	8003e66 <HAL_TIM_Encoder_Start_IT+0x3a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e74:	2502      	movs	r5, #2
 8003e76:	3339      	adds	r3, #57	; 0x39
 8003e78:	54e5      	strb	r5, [r4, r3]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	54e5      	strb	r5, [r4, r3]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e7e:	2201      	movs	r2, #1
 8003e80:	2100      	movs	r1, #0
 8003e82:	6820      	ldr	r0, [r4, #0]
 8003e84:	f7ff fed6 	bl	8003c34 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e88:	2201      	movs	r2, #1
 8003e8a:	2104      	movs	r1, #4
 8003e8c:	6820      	ldr	r0, [r4, #0]
 8003e8e:	f7ff fed1 	bl	8003c34 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e92:	6822      	ldr	r2, [r4, #0]
 8003e94:	68d3      	ldr	r3, [r2, #12]
 8003e96:	432b      	orrs	r3, r5
 8003e98:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e9a:	6822      	ldr	r2, [r4, #0]
 8003e9c:	68d3      	ldr	r3, [r2, #12]
 8003e9e:	2104      	movs	r1, #4
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	60d3      	str	r3, [r2, #12]
      break;
 8003ea4:	e7d9      	b.n	8003e5a <HAL_TIM_Encoder_Start_IT+0x2e>
      return HAL_ERROR;
 8003ea6:	2001      	movs	r0, #1
    if (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d1dc      	bne.n	8003e66 <HAL_TIM_Encoder_Start_IT+0x3a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eac:	333a      	adds	r3, #58	; 0x3a
 8003eae:	2202      	movs	r2, #2
 8003eb0:	54e2      	strb	r2, [r4, r3]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003eb2:	3a01      	subs	r2, #1
 8003eb4:	6820      	ldr	r0, [r4, #0]
 8003eb6:	f7ff febd 	bl	8003c34 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003eba:	6822      	ldr	r2, [r4, #0]
 8003ebc:	68d3      	ldr	r3, [r2, #12]
 8003ebe:	2104      	movs	r1, #4
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	60d3      	str	r3, [r2, #12]
      break;
 8003ec4:	e7c9      	b.n	8003e5a <HAL_TIM_Encoder_Start_IT+0x2e>
      return HAL_ERROR;
 8003ec6:	2001      	movs	r0, #1
 8003ec8:	e7cd      	b.n	8003e66 <HAL_TIM_Encoder_Start_IT+0x3a>
      return HAL_ERROR;
 8003eca:	2001      	movs	r0, #1
 8003ecc:	e7cb      	b.n	8003e66 <HAL_TIM_Encoder_Start_IT+0x3a>
	...

08003ed0 <HAL_TIM_PWM_ConfigChannel>:
{
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	0004      	movs	r4, r0
 8003ed4:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8003ed6:	2338      	movs	r3, #56	; 0x38
 8003ed8:	5cc3      	ldrb	r3, [r0, r3]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d100      	bne.n	8003ee0 <HAL_TIM_PWM_ConfigChannel+0x10>
 8003ede:	e08d      	b.n	8003ffc <HAL_TIM_PWM_ConfigChannel+0x12c>
 8003ee0:	2338      	movs	r3, #56	; 0x38
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8003ee6:	2a08      	cmp	r2, #8
 8003ee8:	d061      	beq.n	8003fae <HAL_TIM_PWM_ConfigChannel+0xde>
 8003eea:	d81b      	bhi.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x54>
 8003eec:	2a00      	cmp	r2, #0
 8003eee:	d046      	beq.n	8003f7e <HAL_TIM_PWM_ConfigChannel+0xae>
 8003ef0:	0008      	movs	r0, r1
 8003ef2:	2a04      	cmp	r2, #4
 8003ef4:	d157      	bne.n	8003fa6 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ef6:	0029      	movs	r1, r5
 8003ef8:	6820      	ldr	r0, [r4, #0]
 8003efa:	f7ff fdff 	bl	8003afc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003efe:	6822      	ldr	r2, [r4, #0]
 8003f00:	6991      	ldr	r1, [r2, #24]
 8003f02:	2380      	movs	r3, #128	; 0x80
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	430b      	orrs	r3, r1
 8003f08:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f0a:	6822      	ldr	r2, [r4, #0]
 8003f0c:	6993      	ldr	r3, [r2, #24]
 8003f0e:	493c      	ldr	r1, [pc, #240]	; (8004000 <HAL_TIM_PWM_ConfigChannel+0x130>)
 8003f10:	400b      	ands	r3, r1
 8003f12:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f14:	6822      	ldr	r2, [r4, #0]
 8003f16:	6991      	ldr	r1, [r2, #24]
 8003f18:	68eb      	ldr	r3, [r5, #12]
 8003f1a:	021b      	lsls	r3, r3, #8
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003f20:	2000      	movs	r0, #0
      break;
 8003f22:	e040      	b.n	8003fa6 <HAL_TIM_PWM_ConfigChannel+0xd6>
  switch (Channel)
 8003f24:	2001      	movs	r0, #1
 8003f26:	2a0c      	cmp	r2, #12
 8003f28:	d13d      	bne.n	8003fa6 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f2a:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f2c:	6a1a      	ldr	r2, [r3, #32]
 8003f2e:	4935      	ldr	r1, [pc, #212]	; (8004004 <HAL_TIM_PWM_ConfigChannel+0x134>)
 8003f30:	400a      	ands	r2, r1
 8003f32:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003f34:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003f36:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003f38:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f3a:	4833      	ldr	r0, [pc, #204]	; (8004008 <HAL_TIM_PWM_ConfigChannel+0x138>)
 8003f3c:	4008      	ands	r0, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f3e:	6829      	ldr	r1, [r5, #0]
 8003f40:	0209      	lsls	r1, r1, #8
 8003f42:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC4P;
 8003f44:	4831      	ldr	r0, [pc, #196]	; (800400c <HAL_TIM_PWM_ConfigChannel+0x13c>)
 8003f46:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f48:	68aa      	ldr	r2, [r5, #8]
 8003f4a:	0312      	lsls	r2, r2, #12
 8003f4c:	4302      	orrs	r2, r0
  TIMx->CR2 = tmpcr2;
 8003f4e:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003f50:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003f52:	6869      	ldr	r1, [r5, #4]
 8003f54:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8003f56:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f58:	6822      	ldr	r2, [r4, #0]
 8003f5a:	69d1      	ldr	r1, [r2, #28]
 8003f5c:	2380      	movs	r3, #128	; 0x80
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	430b      	orrs	r3, r1
 8003f62:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f64:	6822      	ldr	r2, [r4, #0]
 8003f66:	69d3      	ldr	r3, [r2, #28]
 8003f68:	4925      	ldr	r1, [pc, #148]	; (8004000 <HAL_TIM_PWM_ConfigChannel+0x130>)
 8003f6a:	400b      	ands	r3, r1
 8003f6c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f6e:	6822      	ldr	r2, [r4, #0]
 8003f70:	69d1      	ldr	r1, [r2, #28]
 8003f72:	68eb      	ldr	r3, [r5, #12]
 8003f74:	021b      	lsls	r3, r3, #8
 8003f76:	430b      	orrs	r3, r1
 8003f78:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7a:	2000      	movs	r0, #0
      break;
 8003f7c:	e013      	b.n	8003fa6 <HAL_TIM_PWM_ConfigChannel+0xd6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f7e:	0029      	movs	r1, r5
 8003f80:	6800      	ldr	r0, [r0, #0]
 8003f82:	f7ff fda5 	bl	8003ad0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f86:	6822      	ldr	r2, [r4, #0]
 8003f88:	6993      	ldr	r3, [r2, #24]
 8003f8a:	2108      	movs	r1, #8
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f90:	6822      	ldr	r2, [r4, #0]
 8003f92:	6993      	ldr	r3, [r2, #24]
 8003f94:	3904      	subs	r1, #4
 8003f96:	438b      	bics	r3, r1
 8003f98:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f9a:	6822      	ldr	r2, [r4, #0]
 8003f9c:	6993      	ldr	r3, [r2, #24]
 8003f9e:	68e9      	ldr	r1, [r5, #12]
 8003fa0:	430b      	orrs	r3, r1
 8003fa2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa4:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8003fa6:	2338      	movs	r3, #56	; 0x38
 8003fa8:	2200      	movs	r2, #0
 8003faa:	54e2      	strb	r2, [r4, r3]
}
 8003fac:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fae:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fb0:	6a1a      	ldr	r2, [r3, #32]
 8003fb2:	4917      	ldr	r1, [pc, #92]	; (8004010 <HAL_TIM_PWM_ConfigChannel+0x140>)
 8003fb4:	400a      	ands	r2, r1
 8003fb6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003fb8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003fba:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003fbc:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fbe:	2073      	movs	r0, #115	; 0x73
 8003fc0:	4381      	bics	r1, r0
  tmpccmrx |= OC_Config->OCMode;
 8003fc2:	6828      	ldr	r0, [r5, #0]
 8003fc4:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC3P;
 8003fc6:	4813      	ldr	r0, [pc, #76]	; (8004014 <HAL_TIM_PWM_ConfigChannel+0x144>)
 8003fc8:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fca:	68aa      	ldr	r2, [r5, #8]
 8003fcc:	0212      	lsls	r2, r2, #8
 8003fce:	4302      	orrs	r2, r0
  TIMx->CR2 = tmpcr2;
 8003fd0:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fd2:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003fd4:	6869      	ldr	r1, [r5, #4]
 8003fd6:	63d9      	str	r1, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8003fd8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fda:	6822      	ldr	r2, [r4, #0]
 8003fdc:	69d3      	ldr	r3, [r2, #28]
 8003fde:	2108      	movs	r1, #8
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fe4:	6822      	ldr	r2, [r4, #0]
 8003fe6:	69d3      	ldr	r3, [r2, #28]
 8003fe8:	3904      	subs	r1, #4
 8003fea:	438b      	bics	r3, r1
 8003fec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fee:	6822      	ldr	r2, [r4, #0]
 8003ff0:	69d3      	ldr	r3, [r2, #28]
 8003ff2:	68e9      	ldr	r1, [r5, #12]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff8:	2000      	movs	r0, #0
      break;
 8003ffa:	e7d4      	b.n	8003fa6 <HAL_TIM_PWM_ConfigChannel+0xd6>
  __HAL_LOCK(htim);
 8003ffc:	2002      	movs	r0, #2
 8003ffe:	e7d5      	b.n	8003fac <HAL_TIM_PWM_ConfigChannel+0xdc>
 8004000:	fffffbff 	.word	0xfffffbff
 8004004:	ffffefff 	.word	0xffffefff
 8004008:	ffff8cff 	.word	0xffff8cff
 800400c:	ffffdfff 	.word	0xffffdfff
 8004010:	fffffeff 	.word	0xfffffeff
 8004014:	fffffdff 	.word	0xfffffdff

08004018 <HAL_TIM_ConfigClockSource>:
{
 8004018:	b570      	push	{r4, r5, r6, lr}
 800401a:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 800401c:	2338      	movs	r3, #56	; 0x38
 800401e:	5cc3      	ldrb	r3, [r0, r3]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d100      	bne.n	8004026 <HAL_TIM_ConfigClockSource+0xe>
 8004024:	e0c0      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x190>
 8004026:	2338      	movs	r3, #56	; 0x38
 8004028:	2001      	movs	r0, #1
 800402a:	54d0      	strb	r0, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800402c:	3301      	adds	r3, #1
 800402e:	3001      	adds	r0, #1
 8004030:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8004032:	6810      	ldr	r0, [r2, #0]
 8004034:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004036:	4c5d      	ldr	r4, [pc, #372]	; (80041ac <HAL_TIM_ConfigClockSource+0x194>)
 8004038:	4023      	ands	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 800403a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800403c:	680b      	ldr	r3, [r1, #0]
 800403e:	2b60      	cmp	r3, #96	; 0x60
 8004040:	d100      	bne.n	8004044 <HAL_TIM_ConfigClockSource+0x2c>
 8004042:	e073      	b.n	800412c <HAL_TIM_ConfigClockSource+0x114>
 8004044:	d841      	bhi.n	80040ca <HAL_TIM_ConfigClockSource+0xb2>
 8004046:	2b40      	cmp	r3, #64	; 0x40
 8004048:	d100      	bne.n	800404c <HAL_TIM_ConfigClockSource+0x34>
 800404a:	e08c      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x14e>
 800404c:	d91f      	bls.n	800408e <HAL_TIM_ConfigClockSource+0x76>
 800404e:	2001      	movs	r0, #1
 8004050:	2b50      	cmp	r3, #80	; 0x50
 8004052:	d133      	bne.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004054:	6813      	ldr	r3, [r2, #0]
 8004056:	684c      	ldr	r4, [r1, #4]
 8004058:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800405a:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800405c:	6a19      	ldr	r1, [r3, #32]
 800405e:	2601      	movs	r6, #1
 8004060:	43b1      	bics	r1, r6
 8004062:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004064:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004066:	36ef      	adds	r6, #239	; 0xef
 8004068:	43b1      	bics	r1, r6
 800406a:	000e      	movs	r6, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800406c:	0101      	lsls	r1, r0, #4
 800406e:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004070:	200a      	movs	r0, #10
 8004072:	4385      	bics	r5, r0
 8004074:	0028      	movs	r0, r5
  tmpccer |= TIM_ICPolarity;
 8004076:	4320      	orrs	r0, r4
  TIMx->CCMR1 = tmpccmr1;
 8004078:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800407a:	6218      	str	r0, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800407c:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 800407e:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004080:	2070      	movs	r0, #112	; 0x70
 8004082:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004084:	3819      	subs	r0, #25
 8004086:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004088:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800408a:	2000      	movs	r0, #0
}
 800408c:	e016      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 800408e:	2b20      	cmp	r3, #32
 8004090:	d003      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x82>
 8004092:	d90c      	bls.n	80040ae <HAL_TIM_ConfigClockSource+0x96>
 8004094:	2001      	movs	r0, #1
 8004096:	2b30      	cmp	r3, #48	; 0x30
 8004098:	d110      	bne.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800409a:	6810      	ldr	r0, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 800409c:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800409e:	2470      	movs	r4, #112	; 0x70
 80040a0:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040a2:	430b      	orrs	r3, r1
 80040a4:	2107      	movs	r1, #7
 80040a6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80040a8:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80040aa:	2000      	movs	r0, #0
}
 80040ac:	e006      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 80040ae:	2110      	movs	r1, #16
 80040b0:	0018      	movs	r0, r3
 80040b2:	4388      	bics	r0, r1
 80040b4:	0001      	movs	r1, r0
 80040b6:	2001      	movs	r0, #1
 80040b8:	2900      	cmp	r1, #0
 80040ba:	d0ee      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x82>
  htim->State = HAL_TIM_STATE_READY;
 80040bc:	2339      	movs	r3, #57	; 0x39
 80040be:	2101      	movs	r1, #1
 80040c0:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 80040c2:	3b01      	subs	r3, #1
 80040c4:	2100      	movs	r1, #0
 80040c6:	54d1      	strb	r1, [r2, r3]
}
 80040c8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80040ca:	2080      	movs	r0, #128	; 0x80
 80040cc:	0140      	lsls	r0, r0, #5
 80040ce:	4283      	cmp	r3, r0
 80040d0:	d066      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x188>
 80040d2:	2080      	movs	r0, #128	; 0x80
 80040d4:	0180      	lsls	r0, r0, #6
 80040d6:	4283      	cmp	r3, r0
 80040d8:	d113      	bne.n	8004102 <HAL_TIM_ConfigClockSource+0xea>
      TIM_ETR_SetConfig(htim->Instance,
 80040da:	6814      	ldr	r4, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 80040dc:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040de:	4834      	ldr	r0, [pc, #208]	; (80041b0 <HAL_TIM_ConfigClockSource+0x198>)
 80040e0:	4018      	ands	r0, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040e2:	688b      	ldr	r3, [r1, #8]
 80040e4:	684d      	ldr	r5, [r1, #4]
 80040e6:	432b      	orrs	r3, r5
 80040e8:	68c9      	ldr	r1, [r1, #12]
 80040ea:	0209      	lsls	r1, r1, #8
 80040ec:	430b      	orrs	r3, r1
 80040ee:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 80040f0:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040f2:	6811      	ldr	r1, [r2, #0]
 80040f4:	6888      	ldr	r0, [r1, #8]
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	01db      	lsls	r3, r3, #7
 80040fa:	4303      	orrs	r3, r0
 80040fc:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80040fe:	2000      	movs	r0, #0
      break;
 8004100:	e7dc      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 8004102:	2b70      	cmp	r3, #112	; 0x70
 8004104:	d14e      	bne.n	80041a4 <HAL_TIM_ConfigClockSource+0x18c>
      TIM_ETR_SetConfig(htim->Instance,
 8004106:	6814      	ldr	r4, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004108:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800410a:	4829      	ldr	r0, [pc, #164]	; (80041b0 <HAL_TIM_ConfigClockSource+0x198>)
 800410c:	4018      	ands	r0, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800410e:	688b      	ldr	r3, [r1, #8]
 8004110:	684d      	ldr	r5, [r1, #4]
 8004112:	432b      	orrs	r3, r5
 8004114:	68c9      	ldr	r1, [r1, #12]
 8004116:	0209      	lsls	r1, r1, #8
 8004118:	430b      	orrs	r3, r1
 800411a:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 800411c:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800411e:	6811      	ldr	r1, [r2, #0]
 8004120:	688b      	ldr	r3, [r1, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004122:	2077      	movs	r0, #119	; 0x77
 8004124:	4303      	orrs	r3, r0
      htim->Instance->SMCR = tmpsmcr;
 8004126:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004128:	2000      	movs	r0, #0
      break;
 800412a:	e7c7      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800412c:	6813      	ldr	r3, [r2, #0]
 800412e:	6848      	ldr	r0, [r1, #4]
 8004130:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004132:	6a19      	ldr	r1, [r3, #32]
 8004134:	2410      	movs	r4, #16
 8004136:	43a1      	bics	r1, r4
 8004138:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800413a:	699c      	ldr	r4, [r3, #24]
  tmpccer = TIMx->CCER;
 800413c:	6a19      	ldr	r1, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800413e:	4e1d      	ldr	r6, [pc, #116]	; (80041b4 <HAL_TIM_ConfigClockSource+0x19c>)
 8004140:	4026      	ands	r6, r4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004142:	032c      	lsls	r4, r5, #12
 8004144:	4334      	orrs	r4, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004146:	25a0      	movs	r5, #160	; 0xa0
 8004148:	43a9      	bics	r1, r5
 800414a:	000d      	movs	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 800414c:	0101      	lsls	r1, r0, #4
 800414e:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1 ;
 8004150:	619c      	str	r4, [r3, #24]
  TIMx->CCER = tmpccer;
 8004152:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004154:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004156:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004158:	2070      	movs	r0, #112	; 0x70
 800415a:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800415c:	3809      	subs	r0, #9
 800415e:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 8004160:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004162:	2000      	movs	r0, #0
}
 8004164:	e7aa      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004166:	6813      	ldr	r3, [r2, #0]
 8004168:	684c      	ldr	r4, [r1, #4]
 800416a:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800416c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800416e:	6a19      	ldr	r1, [r3, #32]
 8004170:	2601      	movs	r6, #1
 8004172:	43b1      	bics	r1, r6
 8004174:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004176:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004178:	36ef      	adds	r6, #239	; 0xef
 800417a:	43b1      	bics	r1, r6
 800417c:	000e      	movs	r6, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800417e:	0101      	lsls	r1, r0, #4
 8004180:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004182:	200a      	movs	r0, #10
 8004184:	4385      	bics	r5, r0
 8004186:	0028      	movs	r0, r5
  tmpccer |= TIM_ICPolarity;
 8004188:	4320      	orrs	r0, r4
  TIMx->CCMR1 = tmpccmr1;
 800418a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800418c:	6218      	str	r0, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800418e:	6811      	ldr	r1, [r2, #0]
  tmpsmcr = TIMx->SMCR;
 8004190:	688b      	ldr	r3, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004192:	2070      	movs	r0, #112	; 0x70
 8004194:	4383      	bics	r3, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004196:	3829      	subs	r0, #41	; 0x29
 8004198:	4303      	orrs	r3, r0
  TIMx->SMCR = tmpsmcr;
 800419a:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800419c:	2000      	movs	r0, #0
}
 800419e:	e78d      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 80041a0:	2000      	movs	r0, #0
 80041a2:	e78b      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 80041a4:	2001      	movs	r0, #1
 80041a6:	e789      	b.n	80040bc <HAL_TIM_ConfigClockSource+0xa4>
  __HAL_LOCK(htim);
 80041a8:	2002      	movs	r0, #2
 80041aa:	e78d      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0xb0>
 80041ac:	ffff0088 	.word	0xffff0088
 80041b0:	ffff00ff 	.word	0xffff00ff
 80041b4:	ffff0fff 	.word	0xffff0fff

080041b8 <HAL_TIM_SlaveConfigSynchro>:
{
 80041b8:	b510      	push	{r4, lr}
 80041ba:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80041bc:	2338      	movs	r3, #56	; 0x38
 80041be:	5cc3      	ldrb	r3, [r0, r3]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d022      	beq.n	800420a <HAL_TIM_SlaveConfigSynchro+0x52>
 80041c4:	2338      	movs	r3, #56	; 0x38
 80041c6:	2201      	movs	r2, #1
 80041c8:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 80041ca:	3301      	adds	r3, #1
 80041cc:	3201      	adds	r2, #1
 80041ce:	54c2      	strb	r2, [r0, r3]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80041d0:	f7ff fcb0 	bl	8003b34 <TIM_SlaveTimer_SetConfig>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d110      	bne.n	80041fa <HAL_TIM_SlaveConfigSynchro+0x42>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80041d8:	6822      	ldr	r2, [r4, #0]
 80041da:	68d3      	ldr	r3, [r2, #12]
 80041dc:	2140      	movs	r1, #64	; 0x40
 80041de:	438b      	bics	r3, r1
 80041e0:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80041e2:	6822      	ldr	r2, [r4, #0]
 80041e4:	68d3      	ldr	r3, [r2, #12]
 80041e6:	490a      	ldr	r1, [pc, #40]	; (8004210 <HAL_TIM_SlaveConfigSynchro+0x58>)
 80041e8:	400b      	ands	r3, r1
 80041ea:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80041ec:	2339      	movs	r3, #57	; 0x39
 80041ee:	2201      	movs	r2, #1
 80041f0:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80041f2:	3b01      	subs	r3, #1
 80041f4:	2200      	movs	r2, #0
 80041f6:	54e2      	strb	r2, [r4, r3]
}
 80041f8:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80041fa:	2339      	movs	r3, #57	; 0x39
 80041fc:	2201      	movs	r2, #1
 80041fe:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(htim);
 8004200:	3b01      	subs	r3, #1
 8004202:	2200      	movs	r2, #0
 8004204:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8004206:	2001      	movs	r0, #1
 8004208:	e7f6      	b.n	80041f8 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_LOCK(htim);
 800420a:	2002      	movs	r0, #2
 800420c:	e7f4      	b.n	80041f8 <HAL_TIM_SlaveConfigSynchro+0x40>
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	ffffbfff 	.word	0xffffbfff

08004214 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8004214:	4770      	bx	lr

08004216 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8004216:	4770      	bx	lr

08004218 <HAL_TIM_TriggerCallback>:
}
 8004218:	4770      	bx	lr

0800421a <HAL_TIM_IRQHandler>:
{
 800421a:	b510      	push	{r4, lr}
 800421c:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800421e:	6803      	ldr	r3, [r0, #0]
 8004220:	691a      	ldr	r2, [r3, #16]
 8004222:	0792      	lsls	r2, r2, #30
 8004224:	d50f      	bpl.n	8004246 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	0792      	lsls	r2, r2, #30
 800422a:	d50c      	bpl.n	8004246 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800422c:	2203      	movs	r2, #3
 800422e:	4252      	negs	r2, r2
 8004230:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004232:	2301      	movs	r3, #1
 8004234:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004236:	6803      	ldr	r3, [r0, #0]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	079b      	lsls	r3, r3, #30
 800423c:	d055      	beq.n	80042ea <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 800423e:	f7fc fab1 	bl	80007a4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	2300      	movs	r3, #0
 8004244:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	0752      	lsls	r2, r2, #29
 800424c:	d512      	bpl.n	8004274 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	0752      	lsls	r2, r2, #29
 8004252:	d50f      	bpl.n	8004274 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004254:	2205      	movs	r2, #5
 8004256:	4252      	negs	r2, r2
 8004258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800425a:	2302      	movs	r3, #2
 800425c:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800425e:	6823      	ldr	r3, [r4, #0]
 8004260:	699a      	ldr	r2, [r3, #24]
 8004262:	23c0      	movs	r3, #192	; 0xc0
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	421a      	tst	r2, r3
 8004268:	d045      	beq.n	80042f6 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800426a:	0020      	movs	r0, r4
 800426c:	f7fc fa9a 	bl	80007a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004270:	2300      	movs	r3, #0
 8004272:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004274:	6823      	ldr	r3, [r4, #0]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	0712      	lsls	r2, r2, #28
 800427a:	d510      	bpl.n	800429e <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	0712      	lsls	r2, r2, #28
 8004280:	d50d      	bpl.n	800429e <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004282:	2209      	movs	r2, #9
 8004284:	4252      	negs	r2, r2
 8004286:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004288:	2304      	movs	r3, #4
 800428a:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	079b      	lsls	r3, r3, #30
 8004292:	d037      	beq.n	8004304 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 8004294:	0020      	movs	r0, r4
 8004296:	f7fc fa85 	bl	80007a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800429a:	2300      	movs	r3, #0
 800429c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800429e:	6823      	ldr	r3, [r4, #0]
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	06d2      	lsls	r2, r2, #27
 80042a4:	d512      	bpl.n	80042cc <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	06d2      	lsls	r2, r2, #27
 80042aa:	d50f      	bpl.n	80042cc <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042ac:	2211      	movs	r2, #17
 80042ae:	4252      	negs	r2, r2
 80042b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042b2:	2308      	movs	r3, #8
 80042b4:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042b6:	6823      	ldr	r3, [r4, #0]
 80042b8:	69da      	ldr	r2, [r3, #28]
 80042ba:	23c0      	movs	r3, #192	; 0xc0
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	421a      	tst	r2, r3
 80042c0:	d027      	beq.n	8004312 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80042c2:	0020      	movs	r0, r4
 80042c4:	f7fc fa6e 	bl	80007a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c8:	2300      	movs	r3, #0
 80042ca:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	07d2      	lsls	r2, r2, #31
 80042d2:	d502      	bpl.n	80042da <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	07d2      	lsls	r2, r2, #31
 80042d8:	d422      	bmi.n	8004320 <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	691a      	ldr	r2, [r3, #16]
 80042de:	0652      	lsls	r2, r2, #25
 80042e0:	d502      	bpl.n	80042e8 <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042e2:	68da      	ldr	r2, [r3, #12]
 80042e4:	0652      	lsls	r2, r2, #25
 80042e6:	d422      	bmi.n	800432e <HAL_TIM_IRQHandler+0x114>
}
 80042e8:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ea:	f7ff ff93 	bl	8004214 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ee:	0020      	movs	r0, r4
 80042f0:	f7ff ff91 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
 80042f4:	e7a5      	b.n	8004242 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f6:	0020      	movs	r0, r4
 80042f8:	f7ff ff8c 	bl	8004214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042fc:	0020      	movs	r0, r4
 80042fe:	f7ff ff8a 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
 8004302:	e7b5      	b.n	8004270 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004304:	0020      	movs	r0, r4
 8004306:	f7ff ff85 	bl	8004214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800430a:	0020      	movs	r0, r4
 800430c:	f7ff ff83 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
 8004310:	e7c3      	b.n	800429a <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004312:	0020      	movs	r0, r4
 8004314:	f7ff ff7e 	bl	8004214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004318:	0020      	movs	r0, r4
 800431a:	f7ff ff7c 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
 800431e:	e7d3      	b.n	80042c8 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004320:	2202      	movs	r2, #2
 8004322:	4252      	negs	r2, r2
 8004324:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004326:	0020      	movs	r0, r4
 8004328:	f7fc fa56 	bl	80007d8 <HAL_TIM_PeriodElapsedCallback>
 800432c:	e7d5      	b.n	80042da <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800432e:	2241      	movs	r2, #65	; 0x41
 8004330:	4252      	negs	r2, r2
 8004332:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004334:	0020      	movs	r0, r4
 8004336:	f7ff ff6f 	bl	8004218 <HAL_TIM_TriggerCallback>
}
 800433a:	e7d5      	b.n	80042e8 <HAL_TIM_IRQHandler+0xce>

0800433c <HAL_TIM_Base_GetState>:
  return htim->State;
 800433c:	2339      	movs	r3, #57	; 0x39
 800433e:	5cc0      	ldrb	r0, [r0, r3]
 8004340:	b2c0      	uxtb	r0, r0
}
 8004342:	4770      	bx	lr

08004344 <HAL_TIM_Encoder_GetState>:
  return htim->State;
 8004344:	2339      	movs	r3, #57	; 0x39
 8004346:	5cc0      	ldrb	r0, [r0, r3]
 8004348:	b2c0      	uxtb	r0, r0
}
 800434a:	4770      	bx	lr

0800434c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800434c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800434e:	2338      	movs	r3, #56	; 0x38
 8004350:	5cc3      	ldrb	r3, [r0, r3]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d028      	beq.n	80043a8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 8004356:	2338      	movs	r3, #56	; 0x38
 8004358:	2201      	movs	r2, #1
 800435a:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	3301      	adds	r3, #1
 800435e:	3201      	adds	r2, #1
 8004360:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004362:	6804      	ldr	r4, [r0, #0]
 8004364:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004366:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004368:	2570      	movs	r5, #112	; 0x70
 800436a:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800436c:	680d      	ldr	r5, [r1, #0]
 800436e:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004370:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004372:	6803      	ldr	r3, [r0, #0]
 8004374:	2480      	movs	r4, #128	; 0x80
 8004376:	05e4      	lsls	r4, r4, #23
 8004378:	42a3      	cmp	r3, r4
 800437a:	d008      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800437c:	4c0b      	ldr	r4, [pc, #44]	; (80043ac <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800437e:	42a3      	cmp	r3, r4
 8004380:	d005      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8004382:	4c0b      	ldr	r4, [pc, #44]	; (80043b0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8004384:	42a3      	cmp	r3, r4
 8004386:	d002      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8004388:	4c0a      	ldr	r4, [pc, #40]	; (80043b4 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 800438a:	42a3      	cmp	r3, r4
 800438c:	d104      	bne.n	8004398 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800438e:	2480      	movs	r4, #128	; 0x80
 8004390:	43a2      	bics	r2, r4
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004392:	6849      	ldr	r1, [r1, #4]
 8004394:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004396:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004398:	2339      	movs	r3, #57	; 0x39
 800439a:	2201      	movs	r2, #1
 800439c:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800439e:	3b01      	subs	r3, #1
 80043a0:	2200      	movs	r2, #0
 80043a2:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80043a4:	2000      	movs	r0, #0
}
 80043a6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80043a8:	2002      	movs	r0, #2
 80043aa:	e7fc      	b.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 80043ac:	40000400 	.word	0x40000400
 80043b0:	40010800 	.word	0x40010800
 80043b4:	40011400 	.word	0x40011400

080043b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043b8:	b5d0      	push	{r4, r6, r7, lr}
 80043ba:	0004      	movs	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80043bc:	6801      	ldr	r1, [r0, #0]
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043be:	680a      	ldr	r2, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043c0:	6883      	ldr	r3, [r0, #8]
 80043c2:	6900      	ldr	r0, [r0, #16]
 80043c4:	4303      	orrs	r3, r0
 80043c6:	6960      	ldr	r0, [r4, #20]
 80043c8:	4303      	orrs	r3, r0
 80043ca:	69e0      	ldr	r0, [r4, #28]
 80043cc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043ce:	4896      	ldr	r0, [pc, #600]	; (8004628 <UART_SetConfig+0x270>)
 80043d0:	4002      	ands	r2, r0
 80043d2:	4313      	orrs	r3, r2
 80043d4:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043d6:	6822      	ldr	r2, [r4, #0]
 80043d8:	6853      	ldr	r3, [r2, #4]
 80043da:	4994      	ldr	r1, [pc, #592]	; (800462c <UART_SetConfig+0x274>)
 80043dc:	400b      	ands	r3, r1
 80043de:	68e1      	ldr	r1, [r4, #12]
 80043e0:	430b      	orrs	r3, r1
 80043e2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043e4:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043e6:	6822      	ldr	r2, [r4, #0]
 80043e8:	4b91      	ldr	r3, [pc, #580]	; (8004630 <UART_SetConfig+0x278>)
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d001      	beq.n	80043f2 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043ee:	6a23      	ldr	r3, [r4, #32]
 80043f0:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043f2:	6893      	ldr	r3, [r2, #8]
 80043f4:	488f      	ldr	r0, [pc, #572]	; (8004634 <UART_SetConfig+0x27c>)
 80043f6:	4003      	ands	r3, r0
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6093      	str	r3, [r2, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043fc:	6822      	ldr	r2, [r4, #0]
 80043fe:	4b8e      	ldr	r3, [pc, #568]	; (8004638 <UART_SetConfig+0x280>)
 8004400:	429a      	cmp	r2, r3
 8004402:	d024      	beq.n	800444e <UART_SetConfig+0x96>
 8004404:	4b8d      	ldr	r3, [pc, #564]	; (800463c <UART_SetConfig+0x284>)
 8004406:	429a      	cmp	r2, r3
 8004408:	d040      	beq.n	800448c <UART_SetConfig+0xd4>
 800440a:	4b8d      	ldr	r3, [pc, #564]	; (8004640 <UART_SetConfig+0x288>)
 800440c:	429a      	cmp	r2, r3
 800440e:	d100      	bne.n	8004412 <UART_SetConfig+0x5a>
 8004410:	e105      	b.n	800461e <UART_SetConfig+0x266>
 8004412:	4b8c      	ldr	r3, [pc, #560]	; (8004644 <UART_SetConfig+0x28c>)
 8004414:	429a      	cmp	r2, r3
 8004416:	d100      	bne.n	800441a <UART_SetConfig+0x62>
 8004418:	e103      	b.n	8004622 <UART_SetConfig+0x26a>
 800441a:	4985      	ldr	r1, [pc, #532]	; (8004630 <UART_SetConfig+0x278>)
 800441c:	2310      	movs	r3, #16
 800441e:	428a      	cmp	r2, r1
 8004420:	d128      	bne.n	8004474 <UART_SetConfig+0xbc>
 8004422:	4b89      	ldr	r3, [pc, #548]	; (8004648 <UART_SetConfig+0x290>)
 8004424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004426:	22c0      	movs	r2, #192	; 0xc0
 8004428:	0112      	lsls	r2, r2, #4
 800442a:	4013      	ands	r3, r2
 800442c:	2280      	movs	r2, #128	; 0x80
 800442e:	0112      	lsls	r2, r2, #4
 8004430:	4293      	cmp	r3, r2
 8004432:	d054      	beq.n	80044de <UART_SetConfig+0x126>
 8004434:	d843      	bhi.n	80044be <UART_SetConfig+0x106>
 8004436:	2b00      	cmp	r3, #0
 8004438:	d04a      	beq.n	80044d0 <UART_SetConfig+0x118>
 800443a:	2280      	movs	r2, #128	; 0x80
 800443c:	00d2      	lsls	r2, r2, #3
 800443e:	2001      	movs	r0, #1
 8004440:	4293      	cmp	r3, r2
 8004442:	d000      	beq.n	8004446 <UART_SetConfig+0x8e>
 8004444:	e0c5      	b.n	80045d2 <UART_SetConfig+0x21a>
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004446:	f7fe fd61 	bl	8002f0c <HAL_RCC_GetSysClockFreq>
 800444a:	0003      	movs	r3, r0
        break;
 800444c:	e043      	b.n	80044d6 <UART_SetConfig+0x11e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800444e:	4b7e      	ldr	r3, [pc, #504]	; (8004648 <UART_SetConfig+0x290>)
 8004450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004452:	2203      	movs	r2, #3
 8004454:	401a      	ands	r2, r3
 8004456:	2a02      	cmp	r2, #2
 8004458:	d100      	bne.n	800445c <UART_SetConfig+0xa4>
 800445a:	e0da      	b.n	8004612 <UART_SetConfig+0x25a>
 800445c:	d900      	bls.n	8004460 <UART_SetConfig+0xa8>
 800445e:	e0da      	b.n	8004616 <UART_SetConfig+0x25e>
 8004460:	2301      	movs	r3, #1
 8004462:	2a00      	cmp	r2, #0
 8004464:	d006      	beq.n	8004474 <UART_SetConfig+0xbc>
 8004466:	3a01      	subs	r2, #1
 8004468:	1e53      	subs	r3, r2, #1
 800446a:	419a      	sbcs	r2, r3
 800446c:	4252      	negs	r2, r2
 800446e:	230c      	movs	r3, #12
 8004470:	4013      	ands	r3, r2
 8004472:	3304      	adds	r3, #4
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004474:	69e2      	ldr	r2, [r4, #28]
 8004476:	2180      	movs	r1, #128	; 0x80
 8004478:	0209      	lsls	r1, r1, #8
 800447a:	428a      	cmp	r2, r1
 800447c:	d058      	beq.n	8004530 <UART_SetConfig+0x178>
      }
    }
  }
  else
  {
    switch (clocksource)
 800447e:	2b08      	cmp	r3, #8
 8004480:	d900      	bls.n	8004484 <UART_SetConfig+0xcc>
 8004482:	e0c4      	b.n	800460e <UART_SetConfig+0x256>
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4a71      	ldr	r2, [pc, #452]	; (800464c <UART_SetConfig+0x294>)
 8004488:	58d3      	ldr	r3, [r2, r3]
 800448a:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 800448c:	4b6e      	ldr	r3, [pc, #440]	; (8004648 <UART_SetConfig+0x290>)
 800448e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004490:	220c      	movs	r2, #12
 8004492:	401a      	ands	r2, r3
 8004494:	2a08      	cmp	r2, #8
 8004496:	d100      	bne.n	800449a <UART_SetConfig+0xe2>
 8004498:	e0bf      	b.n	800461a <UART_SetConfig+0x262>
 800449a:	d80a      	bhi.n	80044b2 <UART_SetConfig+0xfa>
 800449c:	2300      	movs	r3, #0
 800449e:	2a00      	cmp	r2, #0
 80044a0:	d0e8      	beq.n	8004474 <UART_SetConfig+0xbc>
 80044a2:	3a04      	subs	r2, #4
 80044a4:	1e53      	subs	r3, r2, #1
 80044a6:	419a      	sbcs	r2, r3
 80044a8:	4252      	negs	r2, r2
 80044aa:	230c      	movs	r3, #12
 80044ac:	4013      	ands	r3, r2
 80044ae:	3304      	adds	r3, #4
 80044b0:	e7e0      	b.n	8004474 <UART_SetConfig+0xbc>
 80044b2:	3a0c      	subs	r2, #12
 80044b4:	1e53      	subs	r3, r2, #1
 80044b6:	419a      	sbcs	r2, r3
 80044b8:	00d3      	lsls	r3, r2, #3
 80044ba:	3308      	adds	r3, #8
 80044bc:	e7da      	b.n	8004474 <UART_SetConfig+0xbc>
 80044be:	22c0      	movs	r2, #192	; 0xc0
 80044c0:	0112      	lsls	r2, r2, #4
 80044c2:	2001      	movs	r0, #1
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d000      	beq.n	80044ca <UART_SetConfig+0x112>
 80044c8:	e083      	b.n	80045d2 <UART_SetConfig+0x21a>
 80044ca:	2380      	movs	r3, #128	; 0x80
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	e012      	b.n	80044f6 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80044d0:	f7ff f97c 	bl	80037cc <HAL_RCC_GetPCLK1Freq>
 80044d4:	0003      	movs	r3, r0
    if (pclk != 0U)
 80044d6:	2000      	movs	r0, #0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d07a      	beq.n	80045d2 <UART_SetConfig+0x21a>
 80044dc:	e00b      	b.n	80044f6 <UART_SetConfig+0x13e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044de:	4b5a      	ldr	r3, [pc, #360]	; (8004648 <UART_SetConfig+0x290>)
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	2310      	movs	r3, #16
 80044e4:	4013      	ands	r3, r2
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80044e6:	425a      	negs	r2, r3
 80044e8:	4153      	adcs	r3, r2
 80044ea:	425b      	negs	r3, r3
 80044ec:	4858      	ldr	r0, [pc, #352]	; (8004650 <UART_SetConfig+0x298>)
 80044ee:	4003      	ands	r3, r0
 80044f0:	4a58      	ldr	r2, [pc, #352]	; (8004654 <UART_SetConfig+0x29c>)
 80044f2:	4694      	mov	ip, r2
 80044f4:	4463      	add	r3, ip
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044f6:	6862      	ldr	r2, [r4, #4]
 80044f8:	0051      	lsls	r1, r2, #1
 80044fa:	1889      	adds	r1, r1, r2
        ret = HAL_ERROR;
 80044fc:	2001      	movs	r0, #1
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044fe:	428b      	cmp	r3, r1
 8004500:	d367      	bcc.n	80045d2 <UART_SetConfig+0x21a>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004502:	0311      	lsls	r1, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004504:	428b      	cmp	r3, r1
 8004506:	d864      	bhi.n	80045d2 <UART_SetConfig+0x21a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004508:	0e19      	lsrs	r1, r3, #24
 800450a:	0218      	lsls	r0, r3, #8
 800450c:	0856      	lsrs	r6, r2, #1
 800450e:	2700      	movs	r7, #0
 8004510:	1980      	adds	r0, r0, r6
 8004512:	4179      	adcs	r1, r7
 8004514:	2300      	movs	r3, #0
 8004516:	f7fb fe8d 	bl	8000234 <__aeabi_uldivmod>
 800451a:	0003      	movs	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800451c:	4a4e      	ldr	r2, [pc, #312]	; (8004658 <UART_SetConfig+0x2a0>)
 800451e:	1881      	adds	r1, r0, r2
 8004520:	4a4e      	ldr	r2, [pc, #312]	; (800465c <UART_SetConfig+0x2a4>)
          ret = HAL_ERROR;
 8004522:	2001      	movs	r0, #1
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004524:	4291      	cmp	r1, r2
 8004526:	d854      	bhi.n	80045d2 <UART_SetConfig+0x21a>
          huart->Instance->BRR = usartdiv;
 8004528:	6822      	ldr	r2, [r4, #0]
 800452a:	60d3      	str	r3, [r2, #12]
 800452c:	2000      	movs	r0, #0
 800452e:	e050      	b.n	80045d2 <UART_SetConfig+0x21a>
    switch (clocksource)
 8004530:	2b08      	cmp	r3, #8
 8004532:	d86a      	bhi.n	800460a <UART_SetConfig+0x252>
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	494a      	ldr	r1, [pc, #296]	; (8004660 <UART_SetConfig+0x2a8>)
 8004538:	58cb      	ldr	r3, [r1, r3]
 800453a:	469f      	mov	pc, r3
        pclk = HAL_RCC_GetPCLK1Freq();
 800453c:	f7ff f946 	bl	80037cc <HAL_RCC_GetPCLK1Freq>
 8004540:	0002      	movs	r2, r0
    if (pclk != 0U)
 8004542:	2000      	movs	r0, #0
 8004544:	2a00      	cmp	r2, #0
 8004546:	d044      	beq.n	80045d2 <UART_SetConfig+0x21a>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004548:	0050      	lsls	r0, r2, #1
 800454a:	6863      	ldr	r3, [r4, #4]
 800454c:	085a      	lsrs	r2, r3, #1
 800454e:	1880      	adds	r0, r0, r2
 8004550:	0019      	movs	r1, r3
 8004552:	f7fb fde3 	bl	800011c <__udivsi3>
 8004556:	0003      	movs	r3, r0
 8004558:	0402      	lsls	r2, r0, #16
 800455a:	0c12      	lsrs	r2, r2, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800455c:	0016      	movs	r6, r2
 800455e:	3e10      	subs	r6, #16
 8004560:	4940      	ldr	r1, [pc, #256]	; (8004664 <UART_SetConfig+0x2ac>)
        ret = HAL_ERROR;
 8004562:	2001      	movs	r0, #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004564:	428e      	cmp	r6, r1
 8004566:	d834      	bhi.n	80045d2 <UART_SetConfig+0x21a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004568:	483f      	ldr	r0, [pc, #252]	; (8004668 <UART_SetConfig+0x2b0>)
 800456a:	4003      	ands	r3, r0
        huart->Instance->BRR = brrtemp;
 800456c:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800456e:	0712      	lsls	r2, r2, #28
 8004570:	0f52      	lsrs	r2, r2, #29
        huart->Instance->BRR = brrtemp;
 8004572:	4313      	orrs	r3, r2
 8004574:	60cb      	str	r3, [r1, #12]
 8004576:	2000      	movs	r0, #0
 8004578:	e02b      	b.n	80045d2 <UART_SetConfig+0x21a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800457a:	f7ff f937 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 800457e:	0002      	movs	r2, r0
        break;
 8004580:	e7df      	b.n	8004542 <UART_SetConfig+0x18a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004582:	4b31      	ldr	r3, [pc, #196]	; (8004648 <UART_SetConfig+0x290>)
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	2210      	movs	r2, #16
 8004588:	4002      	ands	r2, r0
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800458a:	4253      	negs	r3, r2
 800458c:	415a      	adcs	r2, r3
 800458e:	4250      	negs	r0, r2
 8004590:	4a2f      	ldr	r2, [pc, #188]	; (8004650 <UART_SetConfig+0x298>)
 8004592:	4002      	ands	r2, r0
 8004594:	4b2f      	ldr	r3, [pc, #188]	; (8004654 <UART_SetConfig+0x29c>)
 8004596:	469c      	mov	ip, r3
 8004598:	4462      	add	r2, ip
 800459a:	e7d5      	b.n	8004548 <UART_SetConfig+0x190>
        pclk = HAL_RCC_GetSysClockFreq();
 800459c:	f7fe fcb6 	bl	8002f0c <HAL_RCC_GetSysClockFreq>
 80045a0:	0002      	movs	r2, r0
        break;
 80045a2:	e7ce      	b.n	8004542 <UART_SetConfig+0x18a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045a4:	f7ff f912 	bl	80037cc <HAL_RCC_GetPCLK1Freq>
 80045a8:	0003      	movs	r3, r0
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 80045aa:	2000      	movs	r0, #0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d010      	beq.n	80045d2 <UART_SetConfig+0x21a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045b0:	6862      	ldr	r2, [r4, #4]
 80045b2:	0850      	lsrs	r0, r2, #1
 80045b4:	18c0      	adds	r0, r0, r3
 80045b6:	0011      	movs	r1, r2
 80045b8:	f7fb fdb0 	bl	800011c <__udivsi3>
 80045bc:	0403      	lsls	r3, r0, #16
 80045be:	0c1b      	lsrs	r3, r3, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045c0:	0019      	movs	r1, r3
 80045c2:	3910      	subs	r1, #16
 80045c4:	4a27      	ldr	r2, [pc, #156]	; (8004664 <UART_SetConfig+0x2ac>)
      {
        huart->Instance->BRR = usartdiv;
      }
      else
      {
        ret = HAL_ERROR;
 80045c6:	2001      	movs	r0, #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045c8:	4291      	cmp	r1, r2
 80045ca:	d802      	bhi.n	80045d2 <UART_SetConfig+0x21a>
        huart->Instance->BRR = usartdiv;
 80045cc:	6822      	ldr	r2, [r4, #0]
 80045ce:	60d3      	str	r3, [r2, #12]
 80045d0:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80045d6:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 80045d8:	bdd0      	pop	{r4, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80045da:	f7ff f907 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 80045de:	0003      	movs	r3, r0
        break;
 80045e0:	e7e3      	b.n	80045aa <UART_SetConfig+0x1f2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045e2:	4b19      	ldr	r3, [pc, #100]	; (8004648 <UART_SetConfig+0x290>)
 80045e4:	6818      	ldr	r0, [r3, #0]
 80045e6:	2310      	movs	r3, #16
 80045e8:	4003      	ands	r3, r0
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80045ea:	425a      	negs	r2, r3
 80045ec:	4153      	adcs	r3, r2
 80045ee:	4258      	negs	r0, r3
 80045f0:	4b17      	ldr	r3, [pc, #92]	; (8004650 <UART_SetConfig+0x298>)
 80045f2:	4003      	ands	r3, r0
 80045f4:	4a17      	ldr	r2, [pc, #92]	; (8004654 <UART_SetConfig+0x29c>)
 80045f6:	4694      	mov	ip, r2
 80045f8:	4463      	add	r3, ip
 80045fa:	e7d9      	b.n	80045b0 <UART_SetConfig+0x1f8>
        pclk = HAL_RCC_GetSysClockFreq();
 80045fc:	f7fe fc86 	bl	8002f0c <HAL_RCC_GetSysClockFreq>
 8004600:	0003      	movs	r3, r0
        break;
 8004602:	e7d2      	b.n	80045aa <UART_SetConfig+0x1f2>
    switch (clocksource)
 8004604:	2380      	movs	r3, #128	; 0x80
 8004606:	021b      	lsls	r3, r3, #8
 8004608:	e7d2      	b.n	80045b0 <UART_SetConfig+0x1f8>
    switch (clocksource)
 800460a:	2001      	movs	r0, #1
 800460c:	e7e1      	b.n	80045d2 <UART_SetConfig+0x21a>
    switch (clocksource)
 800460e:	2001      	movs	r0, #1
 8004610:	e7df      	b.n	80045d2 <UART_SetConfig+0x21a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004612:	2302      	movs	r3, #2
 8004614:	e72e      	b.n	8004474 <UART_SetConfig+0xbc>
 8004616:	2308      	movs	r3, #8
 8004618:	e72c      	b.n	8004474 <UART_SetConfig+0xbc>
 800461a:	2302      	movs	r3, #2
 800461c:	e72a      	b.n	8004474 <UART_SetConfig+0xbc>
 800461e:	2300      	movs	r3, #0
 8004620:	e728      	b.n	8004474 <UART_SetConfig+0xbc>
 8004622:	2300      	movs	r3, #0
 8004624:	e726      	b.n	8004474 <UART_SetConfig+0xbc>
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	efff69f3 	.word	0xefff69f3
 800462c:	ffffcfff 	.word	0xffffcfff
 8004630:	40004800 	.word	0x40004800
 8004634:	fffff4ff 	.word	0xfffff4ff
 8004638:	40013800 	.word	0x40013800
 800463c:	40004400 	.word	0x40004400
 8004640:	40004c00 	.word	0x40004c00
 8004644:	40005000 	.word	0x40005000
 8004648:	40021000 	.word	0x40021000
 800464c:	08007ed0 	.word	0x08007ed0
 8004650:	00b71b00 	.word	0x00b71b00
 8004654:	003d0900 	.word	0x003d0900
 8004658:	fffffd00 	.word	0xfffffd00
 800465c:	000ffcff 	.word	0x000ffcff
 8004660:	08007ef4 	.word	0x08007ef4
 8004664:	0000ffef 	.word	0x0000ffef
 8004668:	0000fff0 	.word	0x0000fff0

0800466c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800466c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800466e:	07db      	lsls	r3, r3, #31
 8004670:	d506      	bpl.n	8004680 <UART_AdvFeatureConfig+0x14>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004672:	6802      	ldr	r2, [r0, #0]
 8004674:	6853      	ldr	r3, [r2, #4]
 8004676:	492c      	ldr	r1, [pc, #176]	; (8004728 <UART_AdvFeatureConfig+0xbc>)
 8004678:	400b      	ands	r3, r1
 800467a:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800467c:	430b      	orrs	r3, r1
 800467e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004680:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004682:	079b      	lsls	r3, r3, #30
 8004684:	d506      	bpl.n	8004694 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004686:	6802      	ldr	r2, [r0, #0]
 8004688:	6853      	ldr	r3, [r2, #4]
 800468a:	4928      	ldr	r1, [pc, #160]	; (800472c <UART_AdvFeatureConfig+0xc0>)
 800468c:	400b      	ands	r3, r1
 800468e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004690:	430b      	orrs	r3, r1
 8004692:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004694:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004696:	075b      	lsls	r3, r3, #29
 8004698:	d506      	bpl.n	80046a8 <UART_AdvFeatureConfig+0x3c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800469a:	6802      	ldr	r2, [r0, #0]
 800469c:	6853      	ldr	r3, [r2, #4]
 800469e:	4924      	ldr	r1, [pc, #144]	; (8004730 <UART_AdvFeatureConfig+0xc4>)
 80046a0:	400b      	ands	r3, r1
 80046a2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80046a4:	430b      	orrs	r3, r1
 80046a6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80046aa:	071b      	lsls	r3, r3, #28
 80046ac:	d506      	bpl.n	80046bc <UART_AdvFeatureConfig+0x50>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046ae:	6802      	ldr	r2, [r0, #0]
 80046b0:	6853      	ldr	r3, [r2, #4]
 80046b2:	4920      	ldr	r1, [pc, #128]	; (8004734 <UART_AdvFeatureConfig+0xc8>)
 80046b4:	400b      	ands	r3, r1
 80046b6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80046b8:	430b      	orrs	r3, r1
 80046ba:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80046be:	06db      	lsls	r3, r3, #27
 80046c0:	d506      	bpl.n	80046d0 <UART_AdvFeatureConfig+0x64>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046c2:	6802      	ldr	r2, [r0, #0]
 80046c4:	6893      	ldr	r3, [r2, #8]
 80046c6:	491c      	ldr	r1, [pc, #112]	; (8004738 <UART_AdvFeatureConfig+0xcc>)
 80046c8:	400b      	ands	r3, r1
 80046ca:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80046cc:	430b      	orrs	r3, r1
 80046ce:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80046d2:	069b      	lsls	r3, r3, #26
 80046d4:	d506      	bpl.n	80046e4 <UART_AdvFeatureConfig+0x78>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046d6:	6802      	ldr	r2, [r0, #0]
 80046d8:	6893      	ldr	r3, [r2, #8]
 80046da:	4918      	ldr	r1, [pc, #96]	; (800473c <UART_AdvFeatureConfig+0xd0>)
 80046dc:	400b      	ands	r3, r1
 80046de:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80046e6:	065b      	lsls	r3, r3, #25
 80046e8:	d50b      	bpl.n	8004702 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046ea:	6802      	ldr	r2, [r0, #0]
 80046ec:	6853      	ldr	r3, [r2, #4]
 80046ee:	4914      	ldr	r1, [pc, #80]	; (8004740 <UART_AdvFeatureConfig+0xd4>)
 80046f0:	400b      	ands	r3, r1
 80046f2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80046f4:	430b      	orrs	r3, r1
 80046f6:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046f8:	2380      	movs	r3, #128	; 0x80
 80046fa:	035b      	lsls	r3, r3, #13
 80046fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80046fe:	429a      	cmp	r2, r3
 8004700:	d00a      	beq.n	8004718 <UART_AdvFeatureConfig+0xac>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004702:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004704:	061b      	lsls	r3, r3, #24
 8004706:	d506      	bpl.n	8004716 <UART_AdvFeatureConfig+0xaa>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004708:	6802      	ldr	r2, [r0, #0]
 800470a:	6853      	ldr	r3, [r2, #4]
 800470c:	490d      	ldr	r1, [pc, #52]	; (8004744 <UART_AdvFeatureConfig+0xd8>)
 800470e:	400b      	ands	r3, r1
 8004710:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004712:	430b      	orrs	r3, r1
 8004714:	6053      	str	r3, [r2, #4]
  }
}
 8004716:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004718:	6802      	ldr	r2, [r0, #0]
 800471a:	6853      	ldr	r3, [r2, #4]
 800471c:	490a      	ldr	r1, [pc, #40]	; (8004748 <UART_AdvFeatureConfig+0xdc>)
 800471e:	400b      	ands	r3, r1
 8004720:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004722:	430b      	orrs	r3, r1
 8004724:	6053      	str	r3, [r2, #4]
 8004726:	e7ec      	b.n	8004702 <UART_AdvFeatureConfig+0x96>
 8004728:	fffdffff 	.word	0xfffdffff
 800472c:	fffeffff 	.word	0xfffeffff
 8004730:	fffbffff 	.word	0xfffbffff
 8004734:	ffff7fff 	.word	0xffff7fff
 8004738:	ffffefff 	.word	0xffffefff
 800473c:	ffffdfff 	.word	0xffffdfff
 8004740:	ffefffff 	.word	0xffefffff
 8004744:	fff7ffff 	.word	0xfff7ffff
 8004748:	ff9fffff 	.word	0xff9fffff

0800474c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800474c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800474e:	46de      	mov	lr, fp
 8004750:	4657      	mov	r7, sl
 8004752:	464e      	mov	r6, r9
 8004754:	4645      	mov	r5, r8
 8004756:	b5e0      	push	{r5, r6, r7, lr}
 8004758:	4680      	mov	r8, r0
 800475a:	000d      	movs	r5, r1
 800475c:	0016      	movs	r6, r2
 800475e:	4699      	mov	r9, r3
 8004760:	9f0a      	ldr	r7, [sp, #40]	; 0x28
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004762:	2304      	movs	r3, #4
 8004764:	469a      	mov	sl, r3
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004766:	2380      	movs	r3, #128	; 0x80
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	469b      	mov	fp, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800476c:	4643      	mov	r3, r8
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69dc      	ldr	r4, [r3, #28]
 8004772:	402c      	ands	r4, r5
 8004774:	1b64      	subs	r4, r4, r5
 8004776:	4262      	negs	r2, r4
 8004778:	4154      	adcs	r4, r2
 800477a:	42b4      	cmp	r4, r6
 800477c:	d15c      	bne.n	8004838 <UART_WaitOnFlagUntilTimeout+0xec>
    if (Timeout != HAL_MAX_DELAY)
 800477e:	1c7a      	adds	r2, r7, #1
 8004780:	d0f6      	beq.n	8004770 <UART_WaitOnFlagUntilTimeout+0x24>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004782:	f7fd feff 	bl	8002584 <HAL_GetTick>
 8004786:	464b      	mov	r3, r9
 8004788:	1ac0      	subs	r0, r0, r3
 800478a:	42b8      	cmp	r0, r7
 800478c:	d832      	bhi.n	80047f4 <UART_WaitOnFlagUntilTimeout+0xa8>
 800478e:	2f00      	cmp	r7, #0
 8004790:	d030      	beq.n	80047f4 <UART_WaitOnFlagUntilTimeout+0xa8>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004792:	4643      	mov	r3, r8
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	4651      	mov	r1, sl
 800479a:	4211      	tst	r1, r2
 800479c:	d0e6      	beq.n	800476c <UART_WaitOnFlagUntilTimeout+0x20>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800479e:	69da      	ldr	r2, [r3, #28]
 80047a0:	4659      	mov	r1, fp
 80047a2:	420a      	tst	r2, r1
 80047a4:	d0e2      	beq.n	800476c <UART_WaitOnFlagUntilTimeout+0x20>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047a6:	2280      	movs	r2, #128	; 0x80
 80047a8:	0112      	lsls	r2, r2, #4
 80047aa:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ac:	f3ef 8010 	mrs	r0, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b0:	2201      	movs	r2, #1
 80047b2:	f382 8810 	msr	PRIMASK, r2

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047b6:	4643      	mov	r3, r8
 80047b8:	6819      	ldr	r1, [r3, #0]
 80047ba:	680b      	ldr	r3, [r1, #0]
 80047bc:	4c22      	ldr	r4, [pc, #136]	; (8004848 <UART_WaitOnFlagUntilTimeout+0xfc>)
 80047be:	4023      	ands	r3, r4
 80047c0:	600b      	str	r3, [r1, #0]
 80047c2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047c6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ca:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ce:	4643      	mov	r3, r8
 80047d0:	6819      	ldr	r1, [r3, #0]
 80047d2:	688b      	ldr	r3, [r1, #8]
 80047d4:	4393      	bics	r3, r2
 80047d6:	608b      	str	r3, [r1, #8]
 80047d8:	f380 8810 	msr	PRIMASK, r0

          huart->gState = HAL_UART_STATE_READY;
 80047dc:	2320      	movs	r3, #32
 80047de:	4642      	mov	r2, r8
 80047e0:	6793      	str	r3, [r2, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80047e2:	67d3      	str	r3, [r2, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047e4:	2280      	movs	r2, #128	; 0x80
 80047e6:	4641      	mov	r1, r8
 80047e8:	508b      	str	r3, [r1, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047ea:	3354      	adds	r3, #84	; 0x54
 80047ec:	2200      	movs	r2, #0
 80047ee:	54ca      	strb	r2, [r1, r3]

          return HAL_TIMEOUT;
 80047f0:	2003      	movs	r0, #3
 80047f2:	e022      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xee>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f8:	2201      	movs	r2, #1
 80047fa:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047fe:	4643      	mov	r3, r8
 8004800:	6819      	ldr	r1, [r3, #0]
 8004802:	680b      	ldr	r3, [r1, #0]
 8004804:	4c10      	ldr	r4, [pc, #64]	; (8004848 <UART_WaitOnFlagUntilTimeout+0xfc>)
 8004806:	4023      	ands	r3, r4
 8004808:	600b      	str	r3, [r1, #0]
 800480a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004812:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004816:	4643      	mov	r3, r8
 8004818:	6819      	ldr	r1, [r3, #0]
 800481a:	688b      	ldr	r3, [r1, #8]
 800481c:	4393      	bics	r3, r2
 800481e:	608b      	str	r3, [r1, #8]
 8004820:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8004824:	2320      	movs	r3, #32
 8004826:	4642      	mov	r2, r8
 8004828:	6793      	str	r3, [r2, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800482a:	67d3      	str	r3, [r2, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 800482c:	3354      	adds	r3, #84	; 0x54
 800482e:	2200      	movs	r2, #0
 8004830:	4641      	mov	r1, r8
 8004832:	54ca      	strb	r2, [r1, r3]
        return HAL_TIMEOUT;
 8004834:	2003      	movs	r0, #3
 8004836:	e000      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xee>
        }
      }
    }
  }
  return HAL_OK;
 8004838:	2000      	movs	r0, #0
}
 800483a:	bcf0      	pop	{r4, r5, r6, r7}
 800483c:	46bb      	mov	fp, r7
 800483e:	46b2      	mov	sl, r6
 8004840:	46a9      	mov	r9, r5
 8004842:	46a0      	mov	r8, r4
 8004844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	fffffe5f 	.word	0xfffffe5f

0800484c <UART_CheckIdleState>:
{
 800484c:	b530      	push	{r4, r5, lr}
 800484e:	b083      	sub	sp, #12
 8004850:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004852:	2380      	movs	r3, #128	; 0x80
 8004854:	2200      	movs	r2, #0
 8004856:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8004858:	f7fd fe94 	bl	8002584 <HAL_GetTick>
 800485c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800485e:	6822      	ldr	r2, [r4, #0]
 8004860:	6812      	ldr	r2, [r2, #0]
 8004862:	0713      	lsls	r3, r2, #28
 8004864:	d40d      	bmi.n	8004882 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	075b      	lsls	r3, r3, #29
 800486c:	d416      	bmi.n	800489c <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800486e:	2320      	movs	r3, #32
 8004870:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004872:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004874:	2300      	movs	r3, #0
 8004876:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8004878:	2274      	movs	r2, #116	; 0x74
 800487a:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 800487c:	2000      	movs	r0, #0
}
 800487e:	b003      	add	sp, #12
 8004880:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004882:	2180      	movs	r1, #128	; 0x80
 8004884:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <UART_CheckIdleState+0x6c>)
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	0003      	movs	r3, r0
 800488a:	2200      	movs	r2, #0
 800488c:	0389      	lsls	r1, r1, #14
 800488e:	0020      	movs	r0, r4
 8004890:	f7ff ff5c 	bl	800474c <UART_WaitOnFlagUntilTimeout>
 8004894:	2800      	cmp	r0, #0
 8004896:	d0e6      	beq.n	8004866 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8004898:	2003      	movs	r0, #3
 800489a:	e7f0      	b.n	800487e <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800489c:	2180      	movs	r1, #128	; 0x80
 800489e:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <UART_CheckIdleState+0x6c>)
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	002b      	movs	r3, r5
 80048a4:	2200      	movs	r2, #0
 80048a6:	03c9      	lsls	r1, r1, #15
 80048a8:	0020      	movs	r0, r4
 80048aa:	f7ff ff4f 	bl	800474c <UART_WaitOnFlagUntilTimeout>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d0dd      	beq.n	800486e <UART_CheckIdleState+0x22>
      return HAL_TIMEOUT;
 80048b2:	2003      	movs	r0, #3
 80048b4:	e7e3      	b.n	800487e <UART_CheckIdleState+0x32>
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	01ffffff 	.word	0x01ffffff

080048bc <HAL_UART_Init>:
{
 80048bc:	b510      	push	{r4, lr}
 80048be:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80048c0:	d02e      	beq.n	8004920 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80048c2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d021      	beq.n	800490c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80048c8:	2324      	movs	r3, #36	; 0x24
 80048ca:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80048cc:	6822      	ldr	r2, [r4, #0]
 80048ce:	6813      	ldr	r3, [r2, #0]
 80048d0:	2101      	movs	r1, #1
 80048d2:	438b      	bics	r3, r1
 80048d4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048d6:	0020      	movs	r0, r4
 80048d8:	f7ff fd6e 	bl	80043b8 <UART_SetConfig>
 80048dc:	2801      	cmp	r0, #1
 80048de:	d014      	beq.n	800490a <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d118      	bne.n	8004918 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e6:	6822      	ldr	r2, [r4, #0]
 80048e8:	6853      	ldr	r3, [r2, #4]
 80048ea:	490e      	ldr	r1, [pc, #56]	; (8004924 <HAL_UART_Init+0x68>)
 80048ec:	400b      	ands	r3, r1
 80048ee:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048f0:	6822      	ldr	r2, [r4, #0]
 80048f2:	6893      	ldr	r3, [r2, #8]
 80048f4:	212a      	movs	r1, #42	; 0x2a
 80048f6:	438b      	bics	r3, r1
 80048f8:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80048fa:	6822      	ldr	r2, [r4, #0]
 80048fc:	6813      	ldr	r3, [r2, #0]
 80048fe:	3929      	subs	r1, #41	; 0x29
 8004900:	430b      	orrs	r3, r1
 8004902:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004904:	0020      	movs	r0, r4
 8004906:	f7ff ffa1 	bl	800484c <UART_CheckIdleState>
}
 800490a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800490c:	3374      	adds	r3, #116	; 0x74
 800490e:	2200      	movs	r2, #0
 8004910:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8004912:	f7fd fd99 	bl	8002448 <HAL_UART_MspInit>
 8004916:	e7d7      	b.n	80048c8 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8004918:	0020      	movs	r0, r4
 800491a:	f7ff fea7 	bl	800466c <UART_AdvFeatureConfig>
 800491e:	e7e2      	b.n	80048e6 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8004920:	2001      	movs	r0, #1
 8004922:	e7f2      	b.n	800490a <HAL_UART_Init+0x4e>
 8004924:	ffffb7ff 	.word	0xffffb7ff

08004928 <__errno>:
 8004928:	4b01      	ldr	r3, [pc, #4]	; (8004930 <__errno+0x8>)
 800492a:	6818      	ldr	r0, [r3, #0]
 800492c:	4770      	bx	lr
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	20000020 	.word	0x20000020

08004934 <__libc_init_array>:
 8004934:	b570      	push	{r4, r5, r6, lr}
 8004936:	2600      	movs	r6, #0
 8004938:	4d0c      	ldr	r5, [pc, #48]	; (800496c <__libc_init_array+0x38>)
 800493a:	4c0d      	ldr	r4, [pc, #52]	; (8004970 <__libc_init_array+0x3c>)
 800493c:	1b64      	subs	r4, r4, r5
 800493e:	10a4      	asrs	r4, r4, #2
 8004940:	42a6      	cmp	r6, r4
 8004942:	d109      	bne.n	8004958 <__libc_init_array+0x24>
 8004944:	2600      	movs	r6, #0
 8004946:	f000 fc8b 	bl	8005260 <_init>
 800494a:	4d0a      	ldr	r5, [pc, #40]	; (8004974 <__libc_init_array+0x40>)
 800494c:	4c0a      	ldr	r4, [pc, #40]	; (8004978 <__libc_init_array+0x44>)
 800494e:	1b64      	subs	r4, r4, r5
 8004950:	10a4      	asrs	r4, r4, #2
 8004952:	42a6      	cmp	r6, r4
 8004954:	d105      	bne.n	8004962 <__libc_init_array+0x2e>
 8004956:	bd70      	pop	{r4, r5, r6, pc}
 8004958:	00b3      	lsls	r3, r6, #2
 800495a:	58eb      	ldr	r3, [r5, r3]
 800495c:	4798      	blx	r3
 800495e:	3601      	adds	r6, #1
 8004960:	e7ee      	b.n	8004940 <__libc_init_array+0xc>
 8004962:	00b3      	lsls	r3, r6, #2
 8004964:	58eb      	ldr	r3, [r5, r3]
 8004966:	4798      	blx	r3
 8004968:	3601      	adds	r6, #1
 800496a:	e7f2      	b.n	8004952 <__libc_init_array+0x1e>
 800496c:	08007f54 	.word	0x08007f54
 8004970:	08007f54 	.word	0x08007f54
 8004974:	08007f54 	.word	0x08007f54
 8004978:	08007f58 	.word	0x08007f58

0800497c <memcpy>:
 800497c:	2300      	movs	r3, #0
 800497e:	b510      	push	{r4, lr}
 8004980:	429a      	cmp	r2, r3
 8004982:	d100      	bne.n	8004986 <memcpy+0xa>
 8004984:	bd10      	pop	{r4, pc}
 8004986:	5ccc      	ldrb	r4, [r1, r3]
 8004988:	54c4      	strb	r4, [r0, r3]
 800498a:	3301      	adds	r3, #1
 800498c:	e7f8      	b.n	8004980 <memcpy+0x4>

0800498e <memset>:
 800498e:	0003      	movs	r3, r0
 8004990:	1882      	adds	r2, r0, r2
 8004992:	4293      	cmp	r3, r2
 8004994:	d100      	bne.n	8004998 <memset+0xa>
 8004996:	4770      	bx	lr
 8004998:	7019      	strb	r1, [r3, #0]
 800499a:	3301      	adds	r3, #1
 800499c:	e7f9      	b.n	8004992 <memset+0x4>
	...

080049a0 <siprintf>:
 80049a0:	b40e      	push	{r1, r2, r3}
 80049a2:	b500      	push	{lr}
 80049a4:	490b      	ldr	r1, [pc, #44]	; (80049d4 <siprintf+0x34>)
 80049a6:	b09c      	sub	sp, #112	; 0x70
 80049a8:	ab1d      	add	r3, sp, #116	; 0x74
 80049aa:	9002      	str	r0, [sp, #8]
 80049ac:	9006      	str	r0, [sp, #24]
 80049ae:	9107      	str	r1, [sp, #28]
 80049b0:	9104      	str	r1, [sp, #16]
 80049b2:	4809      	ldr	r0, [pc, #36]	; (80049d8 <siprintf+0x38>)
 80049b4:	4909      	ldr	r1, [pc, #36]	; (80049dc <siprintf+0x3c>)
 80049b6:	cb04      	ldmia	r3!, {r2}
 80049b8:	9105      	str	r1, [sp, #20]
 80049ba:	6800      	ldr	r0, [r0, #0]
 80049bc:	a902      	add	r1, sp, #8
 80049be:	9301      	str	r3, [sp, #4]
 80049c0:	f000 f870 	bl	8004aa4 <_svfiprintf_r>
 80049c4:	2300      	movs	r3, #0
 80049c6:	9a02      	ldr	r2, [sp, #8]
 80049c8:	7013      	strb	r3, [r2, #0]
 80049ca:	b01c      	add	sp, #112	; 0x70
 80049cc:	bc08      	pop	{r3}
 80049ce:	b003      	add	sp, #12
 80049d0:	4718      	bx	r3
 80049d2:	46c0      	nop			; (mov r8, r8)
 80049d4:	7fffffff 	.word	0x7fffffff
 80049d8:	20000020 	.word	0x20000020
 80049dc:	ffff0208 	.word	0xffff0208

080049e0 <__ssputs_r>:
 80049e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e2:	688e      	ldr	r6, [r1, #8]
 80049e4:	b085      	sub	sp, #20
 80049e6:	0007      	movs	r7, r0
 80049e8:	000c      	movs	r4, r1
 80049ea:	9203      	str	r2, [sp, #12]
 80049ec:	9301      	str	r3, [sp, #4]
 80049ee:	429e      	cmp	r6, r3
 80049f0:	d83c      	bhi.n	8004a6c <__ssputs_r+0x8c>
 80049f2:	2390      	movs	r3, #144	; 0x90
 80049f4:	898a      	ldrh	r2, [r1, #12]
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	421a      	tst	r2, r3
 80049fa:	d034      	beq.n	8004a66 <__ssputs_r+0x86>
 80049fc:	6909      	ldr	r1, [r1, #16]
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	6960      	ldr	r0, [r4, #20]
 8004a02:	1a5b      	subs	r3, r3, r1
 8004a04:	9302      	str	r3, [sp, #8]
 8004a06:	2303      	movs	r3, #3
 8004a08:	4343      	muls	r3, r0
 8004a0a:	0fdd      	lsrs	r5, r3, #31
 8004a0c:	18ed      	adds	r5, r5, r3
 8004a0e:	9b01      	ldr	r3, [sp, #4]
 8004a10:	9802      	ldr	r0, [sp, #8]
 8004a12:	3301      	adds	r3, #1
 8004a14:	181b      	adds	r3, r3, r0
 8004a16:	106d      	asrs	r5, r5, #1
 8004a18:	42ab      	cmp	r3, r5
 8004a1a:	d900      	bls.n	8004a1e <__ssputs_r+0x3e>
 8004a1c:	001d      	movs	r5, r3
 8004a1e:	0553      	lsls	r3, r2, #21
 8004a20:	d532      	bpl.n	8004a88 <__ssputs_r+0xa8>
 8004a22:	0029      	movs	r1, r5
 8004a24:	0038      	movs	r0, r7
 8004a26:	f000 fb49 	bl	80050bc <_malloc_r>
 8004a2a:	1e06      	subs	r6, r0, #0
 8004a2c:	d109      	bne.n	8004a42 <__ssputs_r+0x62>
 8004a2e:	230c      	movs	r3, #12
 8004a30:	603b      	str	r3, [r7, #0]
 8004a32:	2340      	movs	r3, #64	; 0x40
 8004a34:	2001      	movs	r0, #1
 8004a36:	89a2      	ldrh	r2, [r4, #12]
 8004a38:	4240      	negs	r0, r0
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	81a3      	strh	r3, [r4, #12]
 8004a3e:	b005      	add	sp, #20
 8004a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a42:	9a02      	ldr	r2, [sp, #8]
 8004a44:	6921      	ldr	r1, [r4, #16]
 8004a46:	f7ff ff99 	bl	800497c <memcpy>
 8004a4a:	89a3      	ldrh	r3, [r4, #12]
 8004a4c:	4a14      	ldr	r2, [pc, #80]	; (8004aa0 <__ssputs_r+0xc0>)
 8004a4e:	401a      	ands	r2, r3
 8004a50:	2380      	movs	r3, #128	; 0x80
 8004a52:	4313      	orrs	r3, r2
 8004a54:	81a3      	strh	r3, [r4, #12]
 8004a56:	9b02      	ldr	r3, [sp, #8]
 8004a58:	6126      	str	r6, [r4, #16]
 8004a5a:	18f6      	adds	r6, r6, r3
 8004a5c:	6026      	str	r6, [r4, #0]
 8004a5e:	6165      	str	r5, [r4, #20]
 8004a60:	9e01      	ldr	r6, [sp, #4]
 8004a62:	1aed      	subs	r5, r5, r3
 8004a64:	60a5      	str	r5, [r4, #8]
 8004a66:	9b01      	ldr	r3, [sp, #4]
 8004a68:	429e      	cmp	r6, r3
 8004a6a:	d900      	bls.n	8004a6e <__ssputs_r+0x8e>
 8004a6c:	9e01      	ldr	r6, [sp, #4]
 8004a6e:	0032      	movs	r2, r6
 8004a70:	9903      	ldr	r1, [sp, #12]
 8004a72:	6820      	ldr	r0, [r4, #0]
 8004a74:	f000 faa3 	bl	8004fbe <memmove>
 8004a78:	68a3      	ldr	r3, [r4, #8]
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	1b9b      	subs	r3, r3, r6
 8004a7e:	60a3      	str	r3, [r4, #8]
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	199e      	adds	r6, r3, r6
 8004a84:	6026      	str	r6, [r4, #0]
 8004a86:	e7da      	b.n	8004a3e <__ssputs_r+0x5e>
 8004a88:	002a      	movs	r2, r5
 8004a8a:	0038      	movs	r0, r7
 8004a8c:	f000 fb8c 	bl	80051a8 <_realloc_r>
 8004a90:	1e06      	subs	r6, r0, #0
 8004a92:	d1e0      	bne.n	8004a56 <__ssputs_r+0x76>
 8004a94:	0038      	movs	r0, r7
 8004a96:	6921      	ldr	r1, [r4, #16]
 8004a98:	f000 faa4 	bl	8004fe4 <_free_r>
 8004a9c:	e7c7      	b.n	8004a2e <__ssputs_r+0x4e>
 8004a9e:	46c0      	nop			; (mov r8, r8)
 8004aa0:	fffffb7f 	.word	0xfffffb7f

08004aa4 <_svfiprintf_r>:
 8004aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aa6:	b0a1      	sub	sp, #132	; 0x84
 8004aa8:	9003      	str	r0, [sp, #12]
 8004aaa:	001d      	movs	r5, r3
 8004aac:	898b      	ldrh	r3, [r1, #12]
 8004aae:	000f      	movs	r7, r1
 8004ab0:	0016      	movs	r6, r2
 8004ab2:	061b      	lsls	r3, r3, #24
 8004ab4:	d511      	bpl.n	8004ada <_svfiprintf_r+0x36>
 8004ab6:	690b      	ldr	r3, [r1, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10e      	bne.n	8004ada <_svfiprintf_r+0x36>
 8004abc:	2140      	movs	r1, #64	; 0x40
 8004abe:	f000 fafd 	bl	80050bc <_malloc_r>
 8004ac2:	6038      	str	r0, [r7, #0]
 8004ac4:	6138      	str	r0, [r7, #16]
 8004ac6:	2800      	cmp	r0, #0
 8004ac8:	d105      	bne.n	8004ad6 <_svfiprintf_r+0x32>
 8004aca:	230c      	movs	r3, #12
 8004acc:	9a03      	ldr	r2, [sp, #12]
 8004ace:	3801      	subs	r0, #1
 8004ad0:	6013      	str	r3, [r2, #0]
 8004ad2:	b021      	add	sp, #132	; 0x84
 8004ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad6:	2340      	movs	r3, #64	; 0x40
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	2300      	movs	r3, #0
 8004adc:	ac08      	add	r4, sp, #32
 8004ade:	6163      	str	r3, [r4, #20]
 8004ae0:	3320      	adds	r3, #32
 8004ae2:	7663      	strb	r3, [r4, #25]
 8004ae4:	3310      	adds	r3, #16
 8004ae6:	76a3      	strb	r3, [r4, #26]
 8004ae8:	9507      	str	r5, [sp, #28]
 8004aea:	0035      	movs	r5, r6
 8004aec:	782b      	ldrb	r3, [r5, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <_svfiprintf_r+0x52>
 8004af2:	2b25      	cmp	r3, #37	; 0x25
 8004af4:	d147      	bne.n	8004b86 <_svfiprintf_r+0xe2>
 8004af6:	1bab      	subs	r3, r5, r6
 8004af8:	9305      	str	r3, [sp, #20]
 8004afa:	42b5      	cmp	r5, r6
 8004afc:	d00c      	beq.n	8004b18 <_svfiprintf_r+0x74>
 8004afe:	0032      	movs	r2, r6
 8004b00:	0039      	movs	r1, r7
 8004b02:	9803      	ldr	r0, [sp, #12]
 8004b04:	f7ff ff6c 	bl	80049e0 <__ssputs_r>
 8004b08:	1c43      	adds	r3, r0, #1
 8004b0a:	d100      	bne.n	8004b0e <_svfiprintf_r+0x6a>
 8004b0c:	e0ae      	b.n	8004c6c <_svfiprintf_r+0x1c8>
 8004b0e:	6962      	ldr	r2, [r4, #20]
 8004b10:	9b05      	ldr	r3, [sp, #20]
 8004b12:	4694      	mov	ip, r2
 8004b14:	4463      	add	r3, ip
 8004b16:	6163      	str	r3, [r4, #20]
 8004b18:	782b      	ldrb	r3, [r5, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d100      	bne.n	8004b20 <_svfiprintf_r+0x7c>
 8004b1e:	e0a5      	b.n	8004c6c <_svfiprintf_r+0x1c8>
 8004b20:	2201      	movs	r2, #1
 8004b22:	2300      	movs	r3, #0
 8004b24:	4252      	negs	r2, r2
 8004b26:	6062      	str	r2, [r4, #4]
 8004b28:	a904      	add	r1, sp, #16
 8004b2a:	3254      	adds	r2, #84	; 0x54
 8004b2c:	1852      	adds	r2, r2, r1
 8004b2e:	1c6e      	adds	r6, r5, #1
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	60e3      	str	r3, [r4, #12]
 8004b34:	60a3      	str	r3, [r4, #8]
 8004b36:	7013      	strb	r3, [r2, #0]
 8004b38:	65a3      	str	r3, [r4, #88]	; 0x58
 8004b3a:	2205      	movs	r2, #5
 8004b3c:	7831      	ldrb	r1, [r6, #0]
 8004b3e:	4854      	ldr	r0, [pc, #336]	; (8004c90 <_svfiprintf_r+0x1ec>)
 8004b40:	f000 fa32 	bl	8004fa8 <memchr>
 8004b44:	1c75      	adds	r5, r6, #1
 8004b46:	2800      	cmp	r0, #0
 8004b48:	d11f      	bne.n	8004b8a <_svfiprintf_r+0xe6>
 8004b4a:	6822      	ldr	r2, [r4, #0]
 8004b4c:	06d3      	lsls	r3, r2, #27
 8004b4e:	d504      	bpl.n	8004b5a <_svfiprintf_r+0xb6>
 8004b50:	2353      	movs	r3, #83	; 0x53
 8004b52:	a904      	add	r1, sp, #16
 8004b54:	185b      	adds	r3, r3, r1
 8004b56:	2120      	movs	r1, #32
 8004b58:	7019      	strb	r1, [r3, #0]
 8004b5a:	0713      	lsls	r3, r2, #28
 8004b5c:	d504      	bpl.n	8004b68 <_svfiprintf_r+0xc4>
 8004b5e:	2353      	movs	r3, #83	; 0x53
 8004b60:	a904      	add	r1, sp, #16
 8004b62:	185b      	adds	r3, r3, r1
 8004b64:	212b      	movs	r1, #43	; 0x2b
 8004b66:	7019      	strb	r1, [r3, #0]
 8004b68:	7833      	ldrb	r3, [r6, #0]
 8004b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8004b6c:	d016      	beq.n	8004b9c <_svfiprintf_r+0xf8>
 8004b6e:	0035      	movs	r5, r6
 8004b70:	2100      	movs	r1, #0
 8004b72:	200a      	movs	r0, #10
 8004b74:	68e3      	ldr	r3, [r4, #12]
 8004b76:	782a      	ldrb	r2, [r5, #0]
 8004b78:	1c6e      	adds	r6, r5, #1
 8004b7a:	3a30      	subs	r2, #48	; 0x30
 8004b7c:	2a09      	cmp	r2, #9
 8004b7e:	d94e      	bls.n	8004c1e <_svfiprintf_r+0x17a>
 8004b80:	2900      	cmp	r1, #0
 8004b82:	d111      	bne.n	8004ba8 <_svfiprintf_r+0x104>
 8004b84:	e017      	b.n	8004bb6 <_svfiprintf_r+0x112>
 8004b86:	3501      	adds	r5, #1
 8004b88:	e7b0      	b.n	8004aec <_svfiprintf_r+0x48>
 8004b8a:	4b41      	ldr	r3, [pc, #260]	; (8004c90 <_svfiprintf_r+0x1ec>)
 8004b8c:	6822      	ldr	r2, [r4, #0]
 8004b8e:	1ac0      	subs	r0, r0, r3
 8004b90:	2301      	movs	r3, #1
 8004b92:	4083      	lsls	r3, r0
 8004b94:	4313      	orrs	r3, r2
 8004b96:	002e      	movs	r6, r5
 8004b98:	6023      	str	r3, [r4, #0]
 8004b9a:	e7ce      	b.n	8004b3a <_svfiprintf_r+0x96>
 8004b9c:	9b07      	ldr	r3, [sp, #28]
 8004b9e:	1d19      	adds	r1, r3, #4
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	9107      	str	r1, [sp, #28]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	db01      	blt.n	8004bac <_svfiprintf_r+0x108>
 8004ba8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004baa:	e004      	b.n	8004bb6 <_svfiprintf_r+0x112>
 8004bac:	425b      	negs	r3, r3
 8004bae:	60e3      	str	r3, [r4, #12]
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	6023      	str	r3, [r4, #0]
 8004bb6:	782b      	ldrb	r3, [r5, #0]
 8004bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8004bba:	d10a      	bne.n	8004bd2 <_svfiprintf_r+0x12e>
 8004bbc:	786b      	ldrb	r3, [r5, #1]
 8004bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8004bc0:	d135      	bne.n	8004c2e <_svfiprintf_r+0x18a>
 8004bc2:	9b07      	ldr	r3, [sp, #28]
 8004bc4:	3502      	adds	r5, #2
 8004bc6:	1d1a      	adds	r2, r3, #4
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	9207      	str	r2, [sp, #28]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	db2b      	blt.n	8004c28 <_svfiprintf_r+0x184>
 8004bd0:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd2:	4e30      	ldr	r6, [pc, #192]	; (8004c94 <_svfiprintf_r+0x1f0>)
 8004bd4:	2203      	movs	r2, #3
 8004bd6:	0030      	movs	r0, r6
 8004bd8:	7829      	ldrb	r1, [r5, #0]
 8004bda:	f000 f9e5 	bl	8004fa8 <memchr>
 8004bde:	2800      	cmp	r0, #0
 8004be0:	d006      	beq.n	8004bf0 <_svfiprintf_r+0x14c>
 8004be2:	2340      	movs	r3, #64	; 0x40
 8004be4:	1b80      	subs	r0, r0, r6
 8004be6:	4083      	lsls	r3, r0
 8004be8:	6822      	ldr	r2, [r4, #0]
 8004bea:	3501      	adds	r5, #1
 8004bec:	4313      	orrs	r3, r2
 8004bee:	6023      	str	r3, [r4, #0]
 8004bf0:	7829      	ldrb	r1, [r5, #0]
 8004bf2:	2206      	movs	r2, #6
 8004bf4:	4828      	ldr	r0, [pc, #160]	; (8004c98 <_svfiprintf_r+0x1f4>)
 8004bf6:	1c6e      	adds	r6, r5, #1
 8004bf8:	7621      	strb	r1, [r4, #24]
 8004bfa:	f000 f9d5 	bl	8004fa8 <memchr>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	d03c      	beq.n	8004c7c <_svfiprintf_r+0x1d8>
 8004c02:	4b26      	ldr	r3, [pc, #152]	; (8004c9c <_svfiprintf_r+0x1f8>)
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d125      	bne.n	8004c54 <_svfiprintf_r+0x1b0>
 8004c08:	2207      	movs	r2, #7
 8004c0a:	9b07      	ldr	r3, [sp, #28]
 8004c0c:	3307      	adds	r3, #7
 8004c0e:	4393      	bics	r3, r2
 8004c10:	3308      	adds	r3, #8
 8004c12:	9307      	str	r3, [sp, #28]
 8004c14:	6963      	ldr	r3, [r4, #20]
 8004c16:	9a04      	ldr	r2, [sp, #16]
 8004c18:	189b      	adds	r3, r3, r2
 8004c1a:	6163      	str	r3, [r4, #20]
 8004c1c:	e765      	b.n	8004aea <_svfiprintf_r+0x46>
 8004c1e:	4343      	muls	r3, r0
 8004c20:	0035      	movs	r5, r6
 8004c22:	2101      	movs	r1, #1
 8004c24:	189b      	adds	r3, r3, r2
 8004c26:	e7a6      	b.n	8004b76 <_svfiprintf_r+0xd2>
 8004c28:	2301      	movs	r3, #1
 8004c2a:	425b      	negs	r3, r3
 8004c2c:	e7d0      	b.n	8004bd0 <_svfiprintf_r+0x12c>
 8004c2e:	2300      	movs	r3, #0
 8004c30:	200a      	movs	r0, #10
 8004c32:	001a      	movs	r2, r3
 8004c34:	3501      	adds	r5, #1
 8004c36:	6063      	str	r3, [r4, #4]
 8004c38:	7829      	ldrb	r1, [r5, #0]
 8004c3a:	1c6e      	adds	r6, r5, #1
 8004c3c:	3930      	subs	r1, #48	; 0x30
 8004c3e:	2909      	cmp	r1, #9
 8004c40:	d903      	bls.n	8004c4a <_svfiprintf_r+0x1a6>
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d0c5      	beq.n	8004bd2 <_svfiprintf_r+0x12e>
 8004c46:	9209      	str	r2, [sp, #36]	; 0x24
 8004c48:	e7c3      	b.n	8004bd2 <_svfiprintf_r+0x12e>
 8004c4a:	4342      	muls	r2, r0
 8004c4c:	0035      	movs	r5, r6
 8004c4e:	2301      	movs	r3, #1
 8004c50:	1852      	adds	r2, r2, r1
 8004c52:	e7f1      	b.n	8004c38 <_svfiprintf_r+0x194>
 8004c54:	ab07      	add	r3, sp, #28
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	003a      	movs	r2, r7
 8004c5a:	0021      	movs	r1, r4
 8004c5c:	4b10      	ldr	r3, [pc, #64]	; (8004ca0 <_svfiprintf_r+0x1fc>)
 8004c5e:	9803      	ldr	r0, [sp, #12]
 8004c60:	e000      	b.n	8004c64 <_svfiprintf_r+0x1c0>
 8004c62:	bf00      	nop
 8004c64:	9004      	str	r0, [sp, #16]
 8004c66:	9b04      	ldr	r3, [sp, #16]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	d1d3      	bne.n	8004c14 <_svfiprintf_r+0x170>
 8004c6c:	89bb      	ldrh	r3, [r7, #12]
 8004c6e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c70:	065b      	lsls	r3, r3, #25
 8004c72:	d400      	bmi.n	8004c76 <_svfiprintf_r+0x1d2>
 8004c74:	e72d      	b.n	8004ad2 <_svfiprintf_r+0x2e>
 8004c76:	2001      	movs	r0, #1
 8004c78:	4240      	negs	r0, r0
 8004c7a:	e72a      	b.n	8004ad2 <_svfiprintf_r+0x2e>
 8004c7c:	ab07      	add	r3, sp, #28
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	003a      	movs	r2, r7
 8004c82:	0021      	movs	r1, r4
 8004c84:	4b06      	ldr	r3, [pc, #24]	; (8004ca0 <_svfiprintf_r+0x1fc>)
 8004c86:	9803      	ldr	r0, [sp, #12]
 8004c88:	f000 f87c 	bl	8004d84 <_printf_i>
 8004c8c:	e7ea      	b.n	8004c64 <_svfiprintf_r+0x1c0>
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	08007f18 	.word	0x08007f18
 8004c94:	08007f1e 	.word	0x08007f1e
 8004c98:	08007f22 	.word	0x08007f22
 8004c9c:	00000000 	.word	0x00000000
 8004ca0:	080049e1 	.word	0x080049e1

08004ca4 <_printf_common>:
 8004ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ca6:	0015      	movs	r5, r2
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	688a      	ldr	r2, [r1, #8]
 8004cac:	690b      	ldr	r3, [r1, #16]
 8004cae:	000c      	movs	r4, r1
 8004cb0:	9000      	str	r0, [sp, #0]
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	da00      	bge.n	8004cb8 <_printf_common+0x14>
 8004cb6:	0013      	movs	r3, r2
 8004cb8:	0022      	movs	r2, r4
 8004cba:	602b      	str	r3, [r5, #0]
 8004cbc:	3243      	adds	r2, #67	; 0x43
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	2a00      	cmp	r2, #0
 8004cc2:	d001      	beq.n	8004cc8 <_printf_common+0x24>
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	602b      	str	r3, [r5, #0]
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	069b      	lsls	r3, r3, #26
 8004ccc:	d502      	bpl.n	8004cd4 <_printf_common+0x30>
 8004cce:	682b      	ldr	r3, [r5, #0]
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	6822      	ldr	r2, [r4, #0]
 8004cd6:	2306      	movs	r3, #6
 8004cd8:	0017      	movs	r7, r2
 8004cda:	401f      	ands	r7, r3
 8004cdc:	421a      	tst	r2, r3
 8004cde:	d027      	beq.n	8004d30 <_printf_common+0x8c>
 8004ce0:	0023      	movs	r3, r4
 8004ce2:	3343      	adds	r3, #67	; 0x43
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	1e5a      	subs	r2, r3, #1
 8004ce8:	4193      	sbcs	r3, r2
 8004cea:	6822      	ldr	r2, [r4, #0]
 8004cec:	0692      	lsls	r2, r2, #26
 8004cee:	d430      	bmi.n	8004d52 <_printf_common+0xae>
 8004cf0:	0022      	movs	r2, r4
 8004cf2:	9901      	ldr	r1, [sp, #4]
 8004cf4:	9800      	ldr	r0, [sp, #0]
 8004cf6:	9e08      	ldr	r6, [sp, #32]
 8004cf8:	3243      	adds	r2, #67	; 0x43
 8004cfa:	47b0      	blx	r6
 8004cfc:	1c43      	adds	r3, r0, #1
 8004cfe:	d025      	beq.n	8004d4c <_printf_common+0xa8>
 8004d00:	2306      	movs	r3, #6
 8004d02:	6820      	ldr	r0, [r4, #0]
 8004d04:	682a      	ldr	r2, [r5, #0]
 8004d06:	68e1      	ldr	r1, [r4, #12]
 8004d08:	2500      	movs	r5, #0
 8004d0a:	4003      	ands	r3, r0
 8004d0c:	2b04      	cmp	r3, #4
 8004d0e:	d103      	bne.n	8004d18 <_printf_common+0x74>
 8004d10:	1a8d      	subs	r5, r1, r2
 8004d12:	43eb      	mvns	r3, r5
 8004d14:	17db      	asrs	r3, r3, #31
 8004d16:	401d      	ands	r5, r3
 8004d18:	68a3      	ldr	r3, [r4, #8]
 8004d1a:	6922      	ldr	r2, [r4, #16]
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	dd01      	ble.n	8004d24 <_printf_common+0x80>
 8004d20:	1a9b      	subs	r3, r3, r2
 8004d22:	18ed      	adds	r5, r5, r3
 8004d24:	2700      	movs	r7, #0
 8004d26:	42bd      	cmp	r5, r7
 8004d28:	d120      	bne.n	8004d6c <_printf_common+0xc8>
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	e010      	b.n	8004d50 <_printf_common+0xac>
 8004d2e:	3701      	adds	r7, #1
 8004d30:	68e3      	ldr	r3, [r4, #12]
 8004d32:	682a      	ldr	r2, [r5, #0]
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	42bb      	cmp	r3, r7
 8004d38:	ddd2      	ble.n	8004ce0 <_printf_common+0x3c>
 8004d3a:	0022      	movs	r2, r4
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	9901      	ldr	r1, [sp, #4]
 8004d40:	9800      	ldr	r0, [sp, #0]
 8004d42:	9e08      	ldr	r6, [sp, #32]
 8004d44:	3219      	adds	r2, #25
 8004d46:	47b0      	blx	r6
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d1f0      	bne.n	8004d2e <_printf_common+0x8a>
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	4240      	negs	r0, r0
 8004d50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d52:	2030      	movs	r0, #48	; 0x30
 8004d54:	18e1      	adds	r1, r4, r3
 8004d56:	3143      	adds	r1, #67	; 0x43
 8004d58:	7008      	strb	r0, [r1, #0]
 8004d5a:	0021      	movs	r1, r4
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	3145      	adds	r1, #69	; 0x45
 8004d60:	7809      	ldrb	r1, [r1, #0]
 8004d62:	18a2      	adds	r2, r4, r2
 8004d64:	3243      	adds	r2, #67	; 0x43
 8004d66:	3302      	adds	r3, #2
 8004d68:	7011      	strb	r1, [r2, #0]
 8004d6a:	e7c1      	b.n	8004cf0 <_printf_common+0x4c>
 8004d6c:	0022      	movs	r2, r4
 8004d6e:	2301      	movs	r3, #1
 8004d70:	9901      	ldr	r1, [sp, #4]
 8004d72:	9800      	ldr	r0, [sp, #0]
 8004d74:	9e08      	ldr	r6, [sp, #32]
 8004d76:	321a      	adds	r2, #26
 8004d78:	47b0      	blx	r6
 8004d7a:	1c43      	adds	r3, r0, #1
 8004d7c:	d0e6      	beq.n	8004d4c <_printf_common+0xa8>
 8004d7e:	3701      	adds	r7, #1
 8004d80:	e7d1      	b.n	8004d26 <_printf_common+0x82>
	...

08004d84 <_printf_i>:
 8004d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d86:	b08b      	sub	sp, #44	; 0x2c
 8004d88:	9206      	str	r2, [sp, #24]
 8004d8a:	000a      	movs	r2, r1
 8004d8c:	3243      	adds	r2, #67	; 0x43
 8004d8e:	9307      	str	r3, [sp, #28]
 8004d90:	9005      	str	r0, [sp, #20]
 8004d92:	9204      	str	r2, [sp, #16]
 8004d94:	7e0a      	ldrb	r2, [r1, #24]
 8004d96:	000c      	movs	r4, r1
 8004d98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d9a:	2a78      	cmp	r2, #120	; 0x78
 8004d9c:	d807      	bhi.n	8004dae <_printf_i+0x2a>
 8004d9e:	2a62      	cmp	r2, #98	; 0x62
 8004da0:	d809      	bhi.n	8004db6 <_printf_i+0x32>
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	d100      	bne.n	8004da8 <_printf_i+0x24>
 8004da6:	e0c1      	b.n	8004f2c <_printf_i+0x1a8>
 8004da8:	2a58      	cmp	r2, #88	; 0x58
 8004daa:	d100      	bne.n	8004dae <_printf_i+0x2a>
 8004dac:	e08c      	b.n	8004ec8 <_printf_i+0x144>
 8004dae:	0026      	movs	r6, r4
 8004db0:	3642      	adds	r6, #66	; 0x42
 8004db2:	7032      	strb	r2, [r6, #0]
 8004db4:	e022      	b.n	8004dfc <_printf_i+0x78>
 8004db6:	0010      	movs	r0, r2
 8004db8:	3863      	subs	r0, #99	; 0x63
 8004dba:	2815      	cmp	r0, #21
 8004dbc:	d8f7      	bhi.n	8004dae <_printf_i+0x2a>
 8004dbe:	f7fb f9a3 	bl	8000108 <__gnu_thumb1_case_shi>
 8004dc2:	0016      	.short	0x0016
 8004dc4:	fff6001f 	.word	0xfff6001f
 8004dc8:	fff6fff6 	.word	0xfff6fff6
 8004dcc:	001ffff6 	.word	0x001ffff6
 8004dd0:	fff6fff6 	.word	0xfff6fff6
 8004dd4:	fff6fff6 	.word	0xfff6fff6
 8004dd8:	003600a8 	.word	0x003600a8
 8004ddc:	fff6009a 	.word	0xfff6009a
 8004de0:	00b9fff6 	.word	0x00b9fff6
 8004de4:	0036fff6 	.word	0x0036fff6
 8004de8:	fff6fff6 	.word	0xfff6fff6
 8004dec:	009e      	.short	0x009e
 8004dee:	0026      	movs	r6, r4
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	3642      	adds	r6, #66	; 0x42
 8004df4:	1d11      	adds	r1, r2, #4
 8004df6:	6019      	str	r1, [r3, #0]
 8004df8:	6813      	ldr	r3, [r2, #0]
 8004dfa:	7033      	strb	r3, [r6, #0]
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e0a7      	b.n	8004f50 <_printf_i+0x1cc>
 8004e00:	6808      	ldr	r0, [r1, #0]
 8004e02:	6819      	ldr	r1, [r3, #0]
 8004e04:	1d0a      	adds	r2, r1, #4
 8004e06:	0605      	lsls	r5, r0, #24
 8004e08:	d50b      	bpl.n	8004e22 <_printf_i+0x9e>
 8004e0a:	680d      	ldr	r5, [r1, #0]
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	2d00      	cmp	r5, #0
 8004e10:	da03      	bge.n	8004e1a <_printf_i+0x96>
 8004e12:	232d      	movs	r3, #45	; 0x2d
 8004e14:	9a04      	ldr	r2, [sp, #16]
 8004e16:	426d      	negs	r5, r5
 8004e18:	7013      	strb	r3, [r2, #0]
 8004e1a:	4b61      	ldr	r3, [pc, #388]	; (8004fa0 <_printf_i+0x21c>)
 8004e1c:	270a      	movs	r7, #10
 8004e1e:	9303      	str	r3, [sp, #12]
 8004e20:	e01b      	b.n	8004e5a <_printf_i+0xd6>
 8004e22:	680d      	ldr	r5, [r1, #0]
 8004e24:	601a      	str	r2, [r3, #0]
 8004e26:	0641      	lsls	r1, r0, #25
 8004e28:	d5f1      	bpl.n	8004e0e <_printf_i+0x8a>
 8004e2a:	b22d      	sxth	r5, r5
 8004e2c:	e7ef      	b.n	8004e0e <_printf_i+0x8a>
 8004e2e:	680d      	ldr	r5, [r1, #0]
 8004e30:	6819      	ldr	r1, [r3, #0]
 8004e32:	1d08      	adds	r0, r1, #4
 8004e34:	6018      	str	r0, [r3, #0]
 8004e36:	062e      	lsls	r6, r5, #24
 8004e38:	d501      	bpl.n	8004e3e <_printf_i+0xba>
 8004e3a:	680d      	ldr	r5, [r1, #0]
 8004e3c:	e003      	b.n	8004e46 <_printf_i+0xc2>
 8004e3e:	066d      	lsls	r5, r5, #25
 8004e40:	d5fb      	bpl.n	8004e3a <_printf_i+0xb6>
 8004e42:	680d      	ldr	r5, [r1, #0]
 8004e44:	b2ad      	uxth	r5, r5
 8004e46:	4b56      	ldr	r3, [pc, #344]	; (8004fa0 <_printf_i+0x21c>)
 8004e48:	2708      	movs	r7, #8
 8004e4a:	9303      	str	r3, [sp, #12]
 8004e4c:	2a6f      	cmp	r2, #111	; 0x6f
 8004e4e:	d000      	beq.n	8004e52 <_printf_i+0xce>
 8004e50:	3702      	adds	r7, #2
 8004e52:	0023      	movs	r3, r4
 8004e54:	2200      	movs	r2, #0
 8004e56:	3343      	adds	r3, #67	; 0x43
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	6863      	ldr	r3, [r4, #4]
 8004e5c:	60a3      	str	r3, [r4, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	db03      	blt.n	8004e6a <_printf_i+0xe6>
 8004e62:	2204      	movs	r2, #4
 8004e64:	6821      	ldr	r1, [r4, #0]
 8004e66:	4391      	bics	r1, r2
 8004e68:	6021      	str	r1, [r4, #0]
 8004e6a:	2d00      	cmp	r5, #0
 8004e6c:	d102      	bne.n	8004e74 <_printf_i+0xf0>
 8004e6e:	9e04      	ldr	r6, [sp, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00c      	beq.n	8004e8e <_printf_i+0x10a>
 8004e74:	9e04      	ldr	r6, [sp, #16]
 8004e76:	0028      	movs	r0, r5
 8004e78:	0039      	movs	r1, r7
 8004e7a:	f7fb f9d5 	bl	8000228 <__aeabi_uidivmod>
 8004e7e:	9b03      	ldr	r3, [sp, #12]
 8004e80:	3e01      	subs	r6, #1
 8004e82:	5c5b      	ldrb	r3, [r3, r1]
 8004e84:	7033      	strb	r3, [r6, #0]
 8004e86:	002b      	movs	r3, r5
 8004e88:	0005      	movs	r5, r0
 8004e8a:	429f      	cmp	r7, r3
 8004e8c:	d9f3      	bls.n	8004e76 <_printf_i+0xf2>
 8004e8e:	2f08      	cmp	r7, #8
 8004e90:	d109      	bne.n	8004ea6 <_printf_i+0x122>
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	07db      	lsls	r3, r3, #31
 8004e96:	d506      	bpl.n	8004ea6 <_printf_i+0x122>
 8004e98:	6863      	ldr	r3, [r4, #4]
 8004e9a:	6922      	ldr	r2, [r4, #16]
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	dc02      	bgt.n	8004ea6 <_printf_i+0x122>
 8004ea0:	2330      	movs	r3, #48	; 0x30
 8004ea2:	3e01      	subs	r6, #1
 8004ea4:	7033      	strb	r3, [r6, #0]
 8004ea6:	9b04      	ldr	r3, [sp, #16]
 8004ea8:	1b9b      	subs	r3, r3, r6
 8004eaa:	6123      	str	r3, [r4, #16]
 8004eac:	9b07      	ldr	r3, [sp, #28]
 8004eae:	0021      	movs	r1, r4
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	9805      	ldr	r0, [sp, #20]
 8004eb4:	9b06      	ldr	r3, [sp, #24]
 8004eb6:	aa09      	add	r2, sp, #36	; 0x24
 8004eb8:	f7ff fef4 	bl	8004ca4 <_printf_common>
 8004ebc:	1c43      	adds	r3, r0, #1
 8004ebe:	d14c      	bne.n	8004f5a <_printf_i+0x1d6>
 8004ec0:	2001      	movs	r0, #1
 8004ec2:	4240      	negs	r0, r0
 8004ec4:	b00b      	add	sp, #44	; 0x2c
 8004ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ec8:	3145      	adds	r1, #69	; 0x45
 8004eca:	700a      	strb	r2, [r1, #0]
 8004ecc:	4a34      	ldr	r2, [pc, #208]	; (8004fa0 <_printf_i+0x21c>)
 8004ece:	9203      	str	r2, [sp, #12]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	6821      	ldr	r1, [r4, #0]
 8004ed4:	ca20      	ldmia	r2!, {r5}
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	0608      	lsls	r0, r1, #24
 8004eda:	d516      	bpl.n	8004f0a <_printf_i+0x186>
 8004edc:	07cb      	lsls	r3, r1, #31
 8004ede:	d502      	bpl.n	8004ee6 <_printf_i+0x162>
 8004ee0:	2320      	movs	r3, #32
 8004ee2:	4319      	orrs	r1, r3
 8004ee4:	6021      	str	r1, [r4, #0]
 8004ee6:	2710      	movs	r7, #16
 8004ee8:	2d00      	cmp	r5, #0
 8004eea:	d1b2      	bne.n	8004e52 <_printf_i+0xce>
 8004eec:	2320      	movs	r3, #32
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	439a      	bics	r2, r3
 8004ef2:	6022      	str	r2, [r4, #0]
 8004ef4:	e7ad      	b.n	8004e52 <_printf_i+0xce>
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	6809      	ldr	r1, [r1, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	6022      	str	r2, [r4, #0]
 8004efe:	0022      	movs	r2, r4
 8004f00:	2178      	movs	r1, #120	; 0x78
 8004f02:	3245      	adds	r2, #69	; 0x45
 8004f04:	7011      	strb	r1, [r2, #0]
 8004f06:	4a27      	ldr	r2, [pc, #156]	; (8004fa4 <_printf_i+0x220>)
 8004f08:	e7e1      	b.n	8004ece <_printf_i+0x14a>
 8004f0a:	0648      	lsls	r0, r1, #25
 8004f0c:	d5e6      	bpl.n	8004edc <_printf_i+0x158>
 8004f0e:	b2ad      	uxth	r5, r5
 8004f10:	e7e4      	b.n	8004edc <_printf_i+0x158>
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	680d      	ldr	r5, [r1, #0]
 8004f16:	1d10      	adds	r0, r2, #4
 8004f18:	6949      	ldr	r1, [r1, #20]
 8004f1a:	6018      	str	r0, [r3, #0]
 8004f1c:	6813      	ldr	r3, [r2, #0]
 8004f1e:	062e      	lsls	r6, r5, #24
 8004f20:	d501      	bpl.n	8004f26 <_printf_i+0x1a2>
 8004f22:	6019      	str	r1, [r3, #0]
 8004f24:	e002      	b.n	8004f2c <_printf_i+0x1a8>
 8004f26:	066d      	lsls	r5, r5, #25
 8004f28:	d5fb      	bpl.n	8004f22 <_printf_i+0x19e>
 8004f2a:	8019      	strh	r1, [r3, #0]
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	9e04      	ldr	r6, [sp, #16]
 8004f30:	6123      	str	r3, [r4, #16]
 8004f32:	e7bb      	b.n	8004eac <_printf_i+0x128>
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	1d11      	adds	r1, r2, #4
 8004f38:	6019      	str	r1, [r3, #0]
 8004f3a:	6816      	ldr	r6, [r2, #0]
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	0030      	movs	r0, r6
 8004f40:	6862      	ldr	r2, [r4, #4]
 8004f42:	f000 f831 	bl	8004fa8 <memchr>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d001      	beq.n	8004f4e <_printf_i+0x1ca>
 8004f4a:	1b80      	subs	r0, r0, r6
 8004f4c:	6060      	str	r0, [r4, #4]
 8004f4e:	6863      	ldr	r3, [r4, #4]
 8004f50:	6123      	str	r3, [r4, #16]
 8004f52:	2300      	movs	r3, #0
 8004f54:	9a04      	ldr	r2, [sp, #16]
 8004f56:	7013      	strb	r3, [r2, #0]
 8004f58:	e7a8      	b.n	8004eac <_printf_i+0x128>
 8004f5a:	6923      	ldr	r3, [r4, #16]
 8004f5c:	0032      	movs	r2, r6
 8004f5e:	9906      	ldr	r1, [sp, #24]
 8004f60:	9805      	ldr	r0, [sp, #20]
 8004f62:	9d07      	ldr	r5, [sp, #28]
 8004f64:	47a8      	blx	r5
 8004f66:	1c43      	adds	r3, r0, #1
 8004f68:	d0aa      	beq.n	8004ec0 <_printf_i+0x13c>
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	079b      	lsls	r3, r3, #30
 8004f6e:	d415      	bmi.n	8004f9c <_printf_i+0x218>
 8004f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f72:	68e0      	ldr	r0, [r4, #12]
 8004f74:	4298      	cmp	r0, r3
 8004f76:	daa5      	bge.n	8004ec4 <_printf_i+0x140>
 8004f78:	0018      	movs	r0, r3
 8004f7a:	e7a3      	b.n	8004ec4 <_printf_i+0x140>
 8004f7c:	0022      	movs	r2, r4
 8004f7e:	2301      	movs	r3, #1
 8004f80:	9906      	ldr	r1, [sp, #24]
 8004f82:	9805      	ldr	r0, [sp, #20]
 8004f84:	9e07      	ldr	r6, [sp, #28]
 8004f86:	3219      	adds	r2, #25
 8004f88:	47b0      	blx	r6
 8004f8a:	1c43      	adds	r3, r0, #1
 8004f8c:	d098      	beq.n	8004ec0 <_printf_i+0x13c>
 8004f8e:	3501      	adds	r5, #1
 8004f90:	68e3      	ldr	r3, [r4, #12]
 8004f92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f94:	1a9b      	subs	r3, r3, r2
 8004f96:	42ab      	cmp	r3, r5
 8004f98:	dcf0      	bgt.n	8004f7c <_printf_i+0x1f8>
 8004f9a:	e7e9      	b.n	8004f70 <_printf_i+0x1ec>
 8004f9c:	2500      	movs	r5, #0
 8004f9e:	e7f7      	b.n	8004f90 <_printf_i+0x20c>
 8004fa0:	08007f29 	.word	0x08007f29
 8004fa4:	08007f3a 	.word	0x08007f3a

08004fa8 <memchr>:
 8004fa8:	b2c9      	uxtb	r1, r1
 8004faa:	1882      	adds	r2, r0, r2
 8004fac:	4290      	cmp	r0, r2
 8004fae:	d101      	bne.n	8004fb4 <memchr+0xc>
 8004fb0:	2000      	movs	r0, #0
 8004fb2:	4770      	bx	lr
 8004fb4:	7803      	ldrb	r3, [r0, #0]
 8004fb6:	428b      	cmp	r3, r1
 8004fb8:	d0fb      	beq.n	8004fb2 <memchr+0xa>
 8004fba:	3001      	adds	r0, #1
 8004fbc:	e7f6      	b.n	8004fac <memchr+0x4>

08004fbe <memmove>:
 8004fbe:	b510      	push	{r4, lr}
 8004fc0:	4288      	cmp	r0, r1
 8004fc2:	d902      	bls.n	8004fca <memmove+0xc>
 8004fc4:	188b      	adds	r3, r1, r2
 8004fc6:	4298      	cmp	r0, r3
 8004fc8:	d303      	bcc.n	8004fd2 <memmove+0x14>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e007      	b.n	8004fde <memmove+0x20>
 8004fce:	5c8b      	ldrb	r3, [r1, r2]
 8004fd0:	5483      	strb	r3, [r0, r2]
 8004fd2:	3a01      	subs	r2, #1
 8004fd4:	d2fb      	bcs.n	8004fce <memmove+0x10>
 8004fd6:	bd10      	pop	{r4, pc}
 8004fd8:	5ccc      	ldrb	r4, [r1, r3]
 8004fda:	54c4      	strb	r4, [r0, r3]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d1fa      	bne.n	8004fd8 <memmove+0x1a>
 8004fe2:	e7f8      	b.n	8004fd6 <memmove+0x18>

08004fe4 <_free_r>:
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	0005      	movs	r5, r0
 8004fe8:	2900      	cmp	r1, #0
 8004fea:	d010      	beq.n	800500e <_free_r+0x2a>
 8004fec:	1f0c      	subs	r4, r1, #4
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	da00      	bge.n	8004ff6 <_free_r+0x12>
 8004ff4:	18e4      	adds	r4, r4, r3
 8004ff6:	0028      	movs	r0, r5
 8004ff8:	f000 f918 	bl	800522c <__malloc_lock>
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	; (8005074 <_free_r+0x90>)
 8004ffe:	6813      	ldr	r3, [r2, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d105      	bne.n	8005010 <_free_r+0x2c>
 8005004:	6063      	str	r3, [r4, #4]
 8005006:	6014      	str	r4, [r2, #0]
 8005008:	0028      	movs	r0, r5
 800500a:	f000 f917 	bl	800523c <__malloc_unlock>
 800500e:	bd70      	pop	{r4, r5, r6, pc}
 8005010:	42a3      	cmp	r3, r4
 8005012:	d908      	bls.n	8005026 <_free_r+0x42>
 8005014:	6821      	ldr	r1, [r4, #0]
 8005016:	1860      	adds	r0, r4, r1
 8005018:	4283      	cmp	r3, r0
 800501a:	d1f3      	bne.n	8005004 <_free_r+0x20>
 800501c:	6818      	ldr	r0, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	1841      	adds	r1, r0, r1
 8005022:	6021      	str	r1, [r4, #0]
 8005024:	e7ee      	b.n	8005004 <_free_r+0x20>
 8005026:	001a      	movs	r2, r3
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <_free_r+0x4e>
 800502e:	42a3      	cmp	r3, r4
 8005030:	d9f9      	bls.n	8005026 <_free_r+0x42>
 8005032:	6811      	ldr	r1, [r2, #0]
 8005034:	1850      	adds	r0, r2, r1
 8005036:	42a0      	cmp	r0, r4
 8005038:	d10b      	bne.n	8005052 <_free_r+0x6e>
 800503a:	6820      	ldr	r0, [r4, #0]
 800503c:	1809      	adds	r1, r1, r0
 800503e:	1850      	adds	r0, r2, r1
 8005040:	6011      	str	r1, [r2, #0]
 8005042:	4283      	cmp	r3, r0
 8005044:	d1e0      	bne.n	8005008 <_free_r+0x24>
 8005046:	6818      	ldr	r0, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	1841      	adds	r1, r0, r1
 800504c:	6011      	str	r1, [r2, #0]
 800504e:	6053      	str	r3, [r2, #4]
 8005050:	e7da      	b.n	8005008 <_free_r+0x24>
 8005052:	42a0      	cmp	r0, r4
 8005054:	d902      	bls.n	800505c <_free_r+0x78>
 8005056:	230c      	movs	r3, #12
 8005058:	602b      	str	r3, [r5, #0]
 800505a:	e7d5      	b.n	8005008 <_free_r+0x24>
 800505c:	6821      	ldr	r1, [r4, #0]
 800505e:	1860      	adds	r0, r4, r1
 8005060:	4283      	cmp	r3, r0
 8005062:	d103      	bne.n	800506c <_free_r+0x88>
 8005064:	6818      	ldr	r0, [r3, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	1841      	adds	r1, r0, r1
 800506a:	6021      	str	r1, [r4, #0]
 800506c:	6063      	str	r3, [r4, #4]
 800506e:	6054      	str	r4, [r2, #4]
 8005070:	e7ca      	b.n	8005008 <_free_r+0x24>
 8005072:	46c0      	nop			; (mov r8, r8)
 8005074:	20000808 	.word	0x20000808

08005078 <sbrk_aligned>:
 8005078:	b570      	push	{r4, r5, r6, lr}
 800507a:	4e0f      	ldr	r6, [pc, #60]	; (80050b8 <sbrk_aligned+0x40>)
 800507c:	000d      	movs	r5, r1
 800507e:	6831      	ldr	r1, [r6, #0]
 8005080:	0004      	movs	r4, r0
 8005082:	2900      	cmp	r1, #0
 8005084:	d102      	bne.n	800508c <sbrk_aligned+0x14>
 8005086:	f000 f8bf 	bl	8005208 <_sbrk_r>
 800508a:	6030      	str	r0, [r6, #0]
 800508c:	0029      	movs	r1, r5
 800508e:	0020      	movs	r0, r4
 8005090:	f000 f8ba 	bl	8005208 <_sbrk_r>
 8005094:	1c43      	adds	r3, r0, #1
 8005096:	d00a      	beq.n	80050ae <sbrk_aligned+0x36>
 8005098:	2303      	movs	r3, #3
 800509a:	1cc5      	adds	r5, r0, #3
 800509c:	439d      	bics	r5, r3
 800509e:	42a8      	cmp	r0, r5
 80050a0:	d007      	beq.n	80050b2 <sbrk_aligned+0x3a>
 80050a2:	1a29      	subs	r1, r5, r0
 80050a4:	0020      	movs	r0, r4
 80050a6:	f000 f8af 	bl	8005208 <_sbrk_r>
 80050aa:	1c43      	adds	r3, r0, #1
 80050ac:	d101      	bne.n	80050b2 <sbrk_aligned+0x3a>
 80050ae:	2501      	movs	r5, #1
 80050b0:	426d      	negs	r5, r5
 80050b2:	0028      	movs	r0, r5
 80050b4:	bd70      	pop	{r4, r5, r6, pc}
 80050b6:	46c0      	nop			; (mov r8, r8)
 80050b8:	2000080c 	.word	0x2000080c

080050bc <_malloc_r>:
 80050bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050be:	2203      	movs	r2, #3
 80050c0:	1ccb      	adds	r3, r1, #3
 80050c2:	4393      	bics	r3, r2
 80050c4:	3308      	adds	r3, #8
 80050c6:	0006      	movs	r6, r0
 80050c8:	001f      	movs	r7, r3
 80050ca:	2b0c      	cmp	r3, #12
 80050cc:	d232      	bcs.n	8005134 <_malloc_r+0x78>
 80050ce:	270c      	movs	r7, #12
 80050d0:	42b9      	cmp	r1, r7
 80050d2:	d831      	bhi.n	8005138 <_malloc_r+0x7c>
 80050d4:	0030      	movs	r0, r6
 80050d6:	f000 f8a9 	bl	800522c <__malloc_lock>
 80050da:	4d32      	ldr	r5, [pc, #200]	; (80051a4 <_malloc_r+0xe8>)
 80050dc:	682b      	ldr	r3, [r5, #0]
 80050de:	001c      	movs	r4, r3
 80050e0:	2c00      	cmp	r4, #0
 80050e2:	d12e      	bne.n	8005142 <_malloc_r+0x86>
 80050e4:	0039      	movs	r1, r7
 80050e6:	0030      	movs	r0, r6
 80050e8:	f7ff ffc6 	bl	8005078 <sbrk_aligned>
 80050ec:	0004      	movs	r4, r0
 80050ee:	1c43      	adds	r3, r0, #1
 80050f0:	d11e      	bne.n	8005130 <_malloc_r+0x74>
 80050f2:	682c      	ldr	r4, [r5, #0]
 80050f4:	0025      	movs	r5, r4
 80050f6:	2d00      	cmp	r5, #0
 80050f8:	d14a      	bne.n	8005190 <_malloc_r+0xd4>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	0029      	movs	r1, r5
 80050fe:	18e3      	adds	r3, r4, r3
 8005100:	0030      	movs	r0, r6
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	f000 f880 	bl	8005208 <_sbrk_r>
 8005108:	9b01      	ldr	r3, [sp, #4]
 800510a:	4283      	cmp	r3, r0
 800510c:	d143      	bne.n	8005196 <_malloc_r+0xda>
 800510e:	6823      	ldr	r3, [r4, #0]
 8005110:	3703      	adds	r7, #3
 8005112:	1aff      	subs	r7, r7, r3
 8005114:	2303      	movs	r3, #3
 8005116:	439f      	bics	r7, r3
 8005118:	3708      	adds	r7, #8
 800511a:	2f0c      	cmp	r7, #12
 800511c:	d200      	bcs.n	8005120 <_malloc_r+0x64>
 800511e:	270c      	movs	r7, #12
 8005120:	0039      	movs	r1, r7
 8005122:	0030      	movs	r0, r6
 8005124:	f7ff ffa8 	bl	8005078 <sbrk_aligned>
 8005128:	1c43      	adds	r3, r0, #1
 800512a:	d034      	beq.n	8005196 <_malloc_r+0xda>
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	19df      	adds	r7, r3, r7
 8005130:	6027      	str	r7, [r4, #0]
 8005132:	e013      	b.n	800515c <_malloc_r+0xa0>
 8005134:	2b00      	cmp	r3, #0
 8005136:	dacb      	bge.n	80050d0 <_malloc_r+0x14>
 8005138:	230c      	movs	r3, #12
 800513a:	2500      	movs	r5, #0
 800513c:	6033      	str	r3, [r6, #0]
 800513e:	0028      	movs	r0, r5
 8005140:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005142:	6822      	ldr	r2, [r4, #0]
 8005144:	1bd1      	subs	r1, r2, r7
 8005146:	d420      	bmi.n	800518a <_malloc_r+0xce>
 8005148:	290b      	cmp	r1, #11
 800514a:	d917      	bls.n	800517c <_malloc_r+0xc0>
 800514c:	19e2      	adds	r2, r4, r7
 800514e:	6027      	str	r7, [r4, #0]
 8005150:	42a3      	cmp	r3, r4
 8005152:	d111      	bne.n	8005178 <_malloc_r+0xbc>
 8005154:	602a      	str	r2, [r5, #0]
 8005156:	6863      	ldr	r3, [r4, #4]
 8005158:	6011      	str	r1, [r2, #0]
 800515a:	6053      	str	r3, [r2, #4]
 800515c:	0030      	movs	r0, r6
 800515e:	0025      	movs	r5, r4
 8005160:	f000 f86c 	bl	800523c <__malloc_unlock>
 8005164:	2207      	movs	r2, #7
 8005166:	350b      	adds	r5, #11
 8005168:	1d23      	adds	r3, r4, #4
 800516a:	4395      	bics	r5, r2
 800516c:	1aea      	subs	r2, r5, r3
 800516e:	429d      	cmp	r5, r3
 8005170:	d0e5      	beq.n	800513e <_malloc_r+0x82>
 8005172:	1b5b      	subs	r3, r3, r5
 8005174:	50a3      	str	r3, [r4, r2]
 8005176:	e7e2      	b.n	800513e <_malloc_r+0x82>
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	e7ec      	b.n	8005156 <_malloc_r+0x9a>
 800517c:	6862      	ldr	r2, [r4, #4]
 800517e:	42a3      	cmp	r3, r4
 8005180:	d101      	bne.n	8005186 <_malloc_r+0xca>
 8005182:	602a      	str	r2, [r5, #0]
 8005184:	e7ea      	b.n	800515c <_malloc_r+0xa0>
 8005186:	605a      	str	r2, [r3, #4]
 8005188:	e7e8      	b.n	800515c <_malloc_r+0xa0>
 800518a:	0023      	movs	r3, r4
 800518c:	6864      	ldr	r4, [r4, #4]
 800518e:	e7a7      	b.n	80050e0 <_malloc_r+0x24>
 8005190:	002c      	movs	r4, r5
 8005192:	686d      	ldr	r5, [r5, #4]
 8005194:	e7af      	b.n	80050f6 <_malloc_r+0x3a>
 8005196:	230c      	movs	r3, #12
 8005198:	0030      	movs	r0, r6
 800519a:	6033      	str	r3, [r6, #0]
 800519c:	f000 f84e 	bl	800523c <__malloc_unlock>
 80051a0:	e7cd      	b.n	800513e <_malloc_r+0x82>
 80051a2:	46c0      	nop			; (mov r8, r8)
 80051a4:	20000808 	.word	0x20000808

080051a8 <_realloc_r>:
 80051a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051aa:	0007      	movs	r7, r0
 80051ac:	000e      	movs	r6, r1
 80051ae:	0014      	movs	r4, r2
 80051b0:	2900      	cmp	r1, #0
 80051b2:	d105      	bne.n	80051c0 <_realloc_r+0x18>
 80051b4:	0011      	movs	r1, r2
 80051b6:	f7ff ff81 	bl	80050bc <_malloc_r>
 80051ba:	0005      	movs	r5, r0
 80051bc:	0028      	movs	r0, r5
 80051be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	d103      	bne.n	80051cc <_realloc_r+0x24>
 80051c4:	f7ff ff0e 	bl	8004fe4 <_free_r>
 80051c8:	0025      	movs	r5, r4
 80051ca:	e7f7      	b.n	80051bc <_realloc_r+0x14>
 80051cc:	f000 f83e 	bl	800524c <_malloc_usable_size_r>
 80051d0:	9001      	str	r0, [sp, #4]
 80051d2:	4284      	cmp	r4, r0
 80051d4:	d803      	bhi.n	80051de <_realloc_r+0x36>
 80051d6:	0035      	movs	r5, r6
 80051d8:	0843      	lsrs	r3, r0, #1
 80051da:	42a3      	cmp	r3, r4
 80051dc:	d3ee      	bcc.n	80051bc <_realloc_r+0x14>
 80051de:	0021      	movs	r1, r4
 80051e0:	0038      	movs	r0, r7
 80051e2:	f7ff ff6b 	bl	80050bc <_malloc_r>
 80051e6:	1e05      	subs	r5, r0, #0
 80051e8:	d0e8      	beq.n	80051bc <_realloc_r+0x14>
 80051ea:	9b01      	ldr	r3, [sp, #4]
 80051ec:	0022      	movs	r2, r4
 80051ee:	429c      	cmp	r4, r3
 80051f0:	d900      	bls.n	80051f4 <_realloc_r+0x4c>
 80051f2:	001a      	movs	r2, r3
 80051f4:	0031      	movs	r1, r6
 80051f6:	0028      	movs	r0, r5
 80051f8:	f7ff fbc0 	bl	800497c <memcpy>
 80051fc:	0031      	movs	r1, r6
 80051fe:	0038      	movs	r0, r7
 8005200:	f7ff fef0 	bl	8004fe4 <_free_r>
 8005204:	e7da      	b.n	80051bc <_realloc_r+0x14>
	...

08005208 <_sbrk_r>:
 8005208:	2300      	movs	r3, #0
 800520a:	b570      	push	{r4, r5, r6, lr}
 800520c:	4d06      	ldr	r5, [pc, #24]	; (8005228 <_sbrk_r+0x20>)
 800520e:	0004      	movs	r4, r0
 8005210:	0008      	movs	r0, r1
 8005212:	602b      	str	r3, [r5, #0]
 8005214:	f7fc fec0 	bl	8001f98 <_sbrk>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d103      	bne.n	8005224 <_sbrk_r+0x1c>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d000      	beq.n	8005224 <_sbrk_r+0x1c>
 8005222:	6023      	str	r3, [r4, #0]
 8005224:	bd70      	pop	{r4, r5, r6, pc}
 8005226:	46c0      	nop			; (mov r8, r8)
 8005228:	20000810 	.word	0x20000810

0800522c <__malloc_lock>:
 800522c:	b510      	push	{r4, lr}
 800522e:	4802      	ldr	r0, [pc, #8]	; (8005238 <__malloc_lock+0xc>)
 8005230:	f000 f814 	bl	800525c <__retarget_lock_acquire_recursive>
 8005234:	bd10      	pop	{r4, pc}
 8005236:	46c0      	nop			; (mov r8, r8)
 8005238:	20000814 	.word	0x20000814

0800523c <__malloc_unlock>:
 800523c:	b510      	push	{r4, lr}
 800523e:	4802      	ldr	r0, [pc, #8]	; (8005248 <__malloc_unlock+0xc>)
 8005240:	f000 f80d 	bl	800525e <__retarget_lock_release_recursive>
 8005244:	bd10      	pop	{r4, pc}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	20000814 	.word	0x20000814

0800524c <_malloc_usable_size_r>:
 800524c:	1f0b      	subs	r3, r1, #4
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	1f18      	subs	r0, r3, #4
 8005252:	2b00      	cmp	r3, #0
 8005254:	da01      	bge.n	800525a <_malloc_usable_size_r+0xe>
 8005256:	580b      	ldr	r3, [r1, r0]
 8005258:	18c0      	adds	r0, r0, r3
 800525a:	4770      	bx	lr

0800525c <__retarget_lock_acquire_recursive>:
 800525c:	4770      	bx	lr

0800525e <__retarget_lock_release_recursive>:
 800525e:	4770      	bx	lr

08005260 <_init>:
 8005260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005266:	bc08      	pop	{r3}
 8005268:	469e      	mov	lr, r3
 800526a:	4770      	bx	lr

0800526c <_fini>:
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005272:	bc08      	pop	{r3}
 8005274:	469e      	mov	lr, r3
 8005276:	4770      	bx	lr
