#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  5 10:59:41 2022
# Process ID: 13748
# Current directory: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13572 C:\Users\divya\OneDrive\Documents\College\4th Sem\Vivado\ALU_32Bit\ALU_32Bit.xpr
# Log file: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/vivado.log
# Journal file: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit\vivado.jou
# Running On: LAPTOP-22D1JURG, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 7968 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.113 ; gain = 0.000
update_compile_order -fileset sources_launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Carry_Select_Adder_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FourToOne_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LLS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LRS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1215.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Carry_Select_Adder_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LLS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LRS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1215.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1215.957 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: ALU_32Bit
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.660 ; gain = 340.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'AMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:30]
INFO: [Synth 8-638] synthesizing module 'TwoToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'TwoToOne_MUX' (1#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'BMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'Carry_Select_Adder_32Bit' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:5' bound to instance 'Adder' of component 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:26]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux2_1' (3#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'MUX_Res' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:38]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Carry_Select_Adder_32Bit' (4#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-638] synthesizing module 'LLS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LLS' (5#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'LRS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LRS' (6#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALS' (7#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ARS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ARS' (8#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SixteenToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-638] synthesizing module 'FourToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FourToOne_MUX' (9#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SixteenToOne_MUX' (10#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_32Bit' (11#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1832.578 ; gain = 425.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.863 ; gain = 432.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.863 ; gain = 432.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1839.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1947.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2003.613 ; gain = 596.398
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.613 ; gain = 787.656
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Carry_Select_Adder_32Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LLS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LRS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixteenToOne_MUX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2017.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.alu_pkg
Compiling architecture dataflow of entity xil_defaultlib.TwoToOne_MUX [twotoone_mux_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture bhv of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Select_Adder_32Bit [carry_select_adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LLS [lls_default]
Compiling architecture behavioral of entity xil_defaultlib.LRS [lrs_default]
Compiling architecture behavioral of entity xil_defaultlib.ALS [als_default]
Compiling architecture behavioral of entity xil_defaultlib.ARS [ars_default]
Compiling architecture dataflow of entity xil_defaultlib.FourToOne_MUX [fourtoone_mux_default]
Compiling architecture structural of entity xil_defaultlib.SixteenToOne_MUX [sixteentoone_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_32Bit [alu_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2017.441 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: ALU_32Bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'AMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:30]
INFO: [Synth 8-638] synthesizing module 'TwoToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'TwoToOne_MUX' (1#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'BMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'Carry_Select_Adder_32Bit' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:5' bound to instance 'Adder' of component 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:26]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux2_1' (3#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'MUX_Res' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:38]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Carry_Select_Adder_32Bit' (4#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-638] synthesizing module 'LLS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LLS' (5#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'LRS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LRS' (6#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALS' (7#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ARS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ARS' (8#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SixteenToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-638] synthesizing module 'FourToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FourToOne_MUX' (9#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SixteenToOne_MUX' (10#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_32Bit' (11#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2017.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2080.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2084.828 ; gain = 67.387
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2084.828 ; gain = 67.387
close_design
open_hw_manager
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xc7a35tcpg236-1 [current_project]
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU_32Bit
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'AMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:30]
INFO: [Synth 8-638] synthesizing module 'TwoToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'TwoToOne_MUX' (1#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'BMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'Carry_Select_Adder_32Bit' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:5' bound to instance 'Adder' of component 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:26]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux2_1' (3#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:33]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'MUX_Res' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:38]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Carry_Select_Adder_32Bit' (4#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:16]
INFO: [Synth 8-638] synthesizing module 'LLS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LLS' (5#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'LRS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LRS' (6#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALS' (7#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ARS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ARS' (8#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SixteenToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-638] synthesizing module 'FourToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FourToOne_MUX' (9#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SixteenToOne_MUX' (10#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_32Bit' (11#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.754 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2097.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2121.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2135.242 ; gain = 37.488
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2135.242 ; gain = 37.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  5 13:07:17 2022...
