digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000627" [label="(Call,rip_rel = op->operands[0].regs[0] == X86R_RIP)"];
"1001191" [label="(Call,mod == 2 || rip_rel)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1000770" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000769" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI)"];
"1000827" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI)"];
"1000799" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000828" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000887" [label="(Call,op->operands[0].regs[0] == X86R_DI)"];
"1000917" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000982" [label="(Call,rm = op->operands[0].regs[0])"];
"1000995" [label="(Call,rm == 5)"];
"1000994" [label="(Call,rm == 5 && mod == 0)"];
"1001045" [label="(Call,(index << 3) | rm)"];
"1001041" [label="(Call,(scale << 6) | (index << 3) | rm)"];
"1001039" [label="(Call,sib = (scale << 6) | (index << 3) | rm)"];
"1001148" [label="(Call,data[l++] = sib)"];
"1001101" [label="(Call,(reg << 3) | rm)"];
"1001097" [label="(Call,(mod << 6) | (reg << 3) | rm)"];
"1001095" [label="(Call,modrm = (mod << 6) | (reg << 3) | rm)"];
"1001139" [label="(Call,data[l++] = modrm)"];
"1001052" [label="(Call,rm == 4)"];
"1001065" [label="(Call,rm = B0100)"];
"1001192" [label="(Call,mod == 2)"];
"1000862" [label="(Identifier,op)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000827" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI)"];
"1001098" [label="(Call,mod << 6)"];
"1001144" [label="(Identifier,modrm)"];
"1001040" [label="(Identifier,sib)"];
"1001094" [label="(Block,)"];
"1000858" [label="(Call,op->operands[0].regs[0])"];
"1000839" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000855" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1))"];
"1001101" [label="(Call,(reg << 3) | rm)"];
"1000867" [label="(Identifier,X86R_SI)"];
"1000948" [label="(Literal,1)"];
"1000982" [label="(Call,rm = op->operands[0].regs[0])"];
"1000780" [label="(Identifier,X86R_BX)"];
"1001195" [label="(Identifier,rip_rel)"];
"1001063" [label="(Identifier,use_sib)"];
"1000639" [label="(Identifier,X86R_RIP)"];
"1001035" [label="(Block,)"];
"1000800" [label="(Call,op->operands[0].regs[0])"];
"1001102" [label="(Call,reg << 3)"];
"1000873" [label="(Identifier,op)"];
"1000887" [label="(Call,op->operands[0].regs[0] == X86R_DI)"];
"1001046" [label="(Call,index << 3)"];
"1001095" [label="(Call,modrm = (mod << 6) | (reg << 3) | rm)"];
"1001057" [label="(Identifier,use_sib)"];
"1001140" [label="(Call,data[l++])"];
"1000922" [label="(Identifier,op)"];
"1000983" [label="(Identifier,rm)"];
"1003216" [label="(MethodReturn,static int)"];
"1000897" [label="(Identifier,X86R_DI)"];
"1000942" [label="(Identifier,rm)"];
"1000971" [label="(Call,rm = op->operands[0].reg)"];
"1000799" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1001105" [label="(Identifier,rm)"];
"1001096" [label="(Identifier,modrm)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000769" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI)"];
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000833" [label="(Identifier,op)"];
"1001052" [label="(Call,rm == 4)"];
"1000918" [label="(Call,op->operands[0].regs[0])"];
"1001049" [label="(Identifier,rm)"];
"1000765" [label="(Identifier,rm)"];
"1000917" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1001051" [label="(ControlStructure,if (rm == 4))"];
"1000852" [label="(Identifier,rm)"];
"1000933" [label="(Identifier,op)"];
"1000786" [label="(Identifier,op)"];
"1000642" [label="(Identifier,rex)"];
"1000994" [label="(Call,rm == 5 && mod == 0)"];
"1000797" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI))"];
"1000794" [label="(Identifier,rm)"];
"1001191" [label="(Call,mod == 2 || rip_rel)"];
"1000771" [label="(Call,op->operands[0].regs[0])"];
"1001147" [label="(Block,)"];
"1000998" [label="(Call,mod == 0)"];
"1000804" [label="(Identifier,op)"];
"1001003" [label="(Identifier,mod)"];
"1001007" [label="(Identifier,index)"];
"1001230" [label="(Identifier,byte)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000742" [label="(Call,op->operands[0].regs[0])"];
"1001146" [label="(Identifier,use_sib)"];
"1000995" [label="(Call,rm == 5)"];
"1000949" [label="(Call,modrm = (mod << 6) | (reg << 3) | rm)"];
"1000915" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1))"];
"1000829" [label="(Call,op->operands[0].regs[0])"];
"1000984" [label="(Call,op->operands[0].regs[0])"];
"1001045" [label="(Call,(index << 3) | rm)"];
"1000888" [label="(Call,op->operands[0].regs[0])"];
"1000826" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI))"];
"1000996" [label="(Identifier,rm)"];
"1000885" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1))"];
"1000999" [label="(Identifier,mod)"];
"1001199" [label="(Identifier,data)"];
"1000809" [label="(Identifier,X86R_BP)"];
"1001041" [label="(Call,(scale << 6) | (index << 3) | rm)"];
"1000993" [label="(ControlStructure,if (rm == 5 && mod == 0))"];
"1000757" [label="(Identifier,op)"];
"1001054" [label="(Literal,4)"];
"1000768" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI))"];
"1000815" [label="(Identifier,op)"];
"1001153" [label="(Identifier,sib)"];
"1000838" [label="(Identifier,X86R_BP)"];
"1000997" [label="(Literal,5)"];
"1001148" [label="(Call,data[l++] = sib)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1001042" [label="(Call,scale << 6)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000912" [label="(Identifier,rm)"];
"1001053" [label="(Identifier,rm)"];
"1000981" [label="(Block,)"];
"1000903" [label="(Identifier,op)"];
"1001059" [label="(Call,sib = 0x24)"];
"1000739" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI))"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1000828" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000627" [label="(Call,rip_rel = op->operands[0].regs[0] == X86R_RIP)"];
"1001190" [label="(ControlStructure,if (mod == 2 || rip_rel))"];
"1000628" [label="(Identifier,rip_rel)"];
"1000868" [label="(Call,op->operands[0].regs[1] == -1)"];
"1001071" [label="(Call,modrm = (B0000 << 6) | (reg << 3) | B0101)"];
"1000775" [label="(Identifier,op)"];
"1001156" [label="(Identifier,mod)"];
"1000751" [label="(Identifier,X86R_BX)"];
"1000898" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000892" [label="(Identifier,op)"];
"1001139" [label="(Call,data[l++] = modrm)"];
"1001039" [label="(Call,sib = (scale << 6) | (index << 3) | rm)"];
"1000927" [label="(Identifier,X86R_BX)"];
"1000506" [label="(Block,)"];
"1000630" [label="(Call,op->operands[0].regs[0])"];
"1000882" [label="(Identifier,rm)"];
"1001097" [label="(Call,(mod << 6) | (reg << 3) | rm)"];
"1001082" [label="(Call,sib = (scale << 6) | (B0100 << 3) | B0101)"];
"1000823" [label="(Identifier,rm)"];
"1000928" [label="(Call,op->operands[0].regs[1] == -1)"];
"1001107" [label="(Identifier,use_aso)"];
"1001149" [label="(Call,data[l++])"];
"1000844" [label="(Identifier,op)"];
"1000770" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000629" -> "1000627"  [label="AST: "];
"1000629" -> "1000639"  [label="CFG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000639" -> "1000629"  [label="AST: "];
"1000627" -> "1000629"  [label="CFG: "];
"1000629" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1003216"  [label="DDG: X86R_RIP"];
"1000629" -> "1000627"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1000627"  [label="DDG: X86R_RIP"];
"1000629" -> "1000741"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1000982"  [label="DDG: op->operands[0].regs[0]"];
"1000627" -> "1000506"  [label="AST: "];
"1000628" -> "1000627"  [label="AST: "];
"1000642" -> "1000627"  [label="CFG: "];
"1000627" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_RIP"];
"1000627" -> "1003216"  [label="DDG: rip_rel"];
"1000627" -> "1001191"  [label="DDG: rip_rel"];
"1001191" -> "1001190"  [label="AST: "];
"1001191" -> "1001192"  [label="CFG: "];
"1001191" -> "1001195"  [label="CFG: "];
"1001192" -> "1001191"  [label="AST: "];
"1001195" -> "1001191"  [label="AST: "];
"1001199" -> "1001191"  [label="CFG: "];
"1001230" -> "1001191"  [label="CFG: "];
"1001191" -> "1003216"  [label="DDG: mod == 2"];
"1001191" -> "1003216"  [label="DDG: mod == 2 || rip_rel"];
"1001191" -> "1003216"  [label="DDG: rip_rel"];
"1001192" -> "1001191"  [label="DDG: mod"];
"1001192" -> "1001191"  [label="DDG: 2"];
"1000741" -> "1000740"  [label="AST: "];
"1000741" -> "1000751"  [label="CFG: "];
"1000742" -> "1000741"  [label="AST: "];
"1000751" -> "1000741"  [label="AST: "];
"1000757" -> "1000741"  [label="CFG: "];
"1000740" -> "1000741"  [label="CFG: "];
"1000741" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1003216"  [label="DDG: X86R_BX"];
"1000741" -> "1000740"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000740"  [label="DDG: X86R_BX"];
"1000741" -> "1000770"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000770"  [label="DDG: X86R_BX"];
"1000740" -> "1000739"  [label="AST: "];
"1000740" -> "1000752"  [label="CFG: "];
"1000752" -> "1000740"  [label="AST: "];
"1000765" -> "1000740"  [label="CFG: "];
"1000775" -> "1000740"  [label="CFG: "];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI"];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000752" -> "1000740"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: X86R_SI"];
"1000740" -> "1000798"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000798" -> "1000797"  [label="AST: "];
"1000798" -> "1000799"  [label="CFG: "];
"1000798" -> "1000810"  [label="CFG: "];
"1000799" -> "1000798"  [label="AST: "];
"1000810" -> "1000798"  [label="AST: "];
"1000823" -> "1000798"  [label="CFG: "];
"1000833" -> "1000798"  [label="CFG: "];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP"];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI"];
"1000799" -> "1000798"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1000798"  [label="DDG: X86R_BP"];
"1000810" -> "1000798"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: X86R_SI"];
"1000770" -> "1000769"  [label="AST: "];
"1000770" -> "1000780"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000780" -> "1000770"  [label="AST: "];
"1000786" -> "1000770"  [label="CFG: "];
"1000769" -> "1000770"  [label="CFG: "];
"1000770" -> "1003216"  [label="DDG: X86R_BX"];
"1000770" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000769"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000769"  [label="DDG: X86R_BX"];
"1000770" -> "1000799"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000917"  [label="DDG: X86R_BX"];
"1000769" -> "1000768"  [label="AST: "];
"1000769" -> "1000781"  [label="CFG: "];
"1000781" -> "1000769"  [label="AST: "];
"1000794" -> "1000769"  [label="CFG: "];
"1000804" -> "1000769"  [label="CFG: "];
"1000769" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_DI"];
"1000769" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI"];
"1000769" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000781" -> "1000769"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="DDG: X86R_DI"];
"1000769" -> "1000827"  [label="DDG: op->operands[0].regs[1] == X86R_DI"];
"1000827" -> "1000826"  [label="AST: "];
"1000827" -> "1000828"  [label="CFG: "];
"1000827" -> "1000839"  [label="CFG: "];
"1000828" -> "1000827"  [label="AST: "];
"1000839" -> "1000827"  [label="AST: "];
"1000852" -> "1000827"  [label="CFG: "];
"1000862" -> "1000827"  [label="CFG: "];
"1000827" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI"];
"1000827" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP"];
"1000827" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_DI"];
"1000828" -> "1000827"  [label="DDG: op->operands[0].regs[0]"];
"1000828" -> "1000827"  [label="DDG: X86R_BP"];
"1000839" -> "1000827"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000827"  [label="DDG: X86R_DI"];
"1000799" -> "1000809"  [label="CFG: "];
"1000800" -> "1000799"  [label="AST: "];
"1000809" -> "1000799"  [label="AST: "];
"1000815" -> "1000799"  [label="CFG: "];
"1000799" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1003216"  [label="DDG: X86R_BP"];
"1000799" -> "1000828"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1000828"  [label="DDG: X86R_BP"];
"1000828" -> "1000838"  [label="CFG: "];
"1000829" -> "1000828"  [label="AST: "];
"1000838" -> "1000828"  [label="AST: "];
"1000844" -> "1000828"  [label="CFG: "];
"1000828" -> "1003216"  [label="DDG: X86R_BP"];
"1000828" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000828" -> "1000857"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1000856"  [label="AST: "];
"1000857" -> "1000867"  [label="CFG: "];
"1000858" -> "1000857"  [label="AST: "];
"1000867" -> "1000857"  [label="AST: "];
"1000873" -> "1000857"  [label="CFG: "];
"1000856" -> "1000857"  [label="CFG: "];
"1000857" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1003216"  [label="DDG: X86R_SI"];
"1000857" -> "1000856"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1000856"  [label="DDG: X86R_SI"];
"1000752" -> "1000857"  [label="DDG: X86R_SI"];
"1000810" -> "1000857"  [label="DDG: X86R_SI"];
"1000857" -> "1000887"  [label="DDG: op->operands[0].regs[0]"];
"1000856" -> "1000855"  [label="AST: "];
"1000856" -> "1000868"  [label="CFG: "];
"1000868" -> "1000856"  [label="AST: "];
"1000882" -> "1000856"  [label="CFG: "];
"1000892" -> "1000856"  [label="CFG: "];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1"];
"1000868" -> "1000856"  [label="DDG: op->operands[0].regs[1]"];
"1000868" -> "1000856"  [label="DDG: -1"];
"1000856" -> "1000886"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000886" -> "1000885"  [label="AST: "];
"1000886" -> "1000887"  [label="CFG: "];
"1000886" -> "1000898"  [label="CFG: "];
"1000887" -> "1000886"  [label="AST: "];
"1000898" -> "1000886"  [label="AST: "];
"1000912" -> "1000886"  [label="CFG: "];
"1000922" -> "1000886"  [label="CFG: "];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000887" -> "1000886"  [label="DDG: op->operands[0].regs[0]"];
"1000887" -> "1000886"  [label="DDG: X86R_DI"];
"1000898" -> "1000886"  [label="DDG: op->operands[0].regs[1]"];
"1000898" -> "1000886"  [label="DDG: -1"];
"1000886" -> "1000916"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1000915"  [label="AST: "];
"1000916" -> "1000917"  [label="CFG: "];
"1000916" -> "1000928"  [label="CFG: "];
"1000917" -> "1000916"  [label="AST: "];
"1000928" -> "1000916"  [label="AST: "];
"1000942" -> "1000916"  [label="CFG: "];
"1000948" -> "1000916"  [label="CFG: "];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000917" -> "1000916"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1000916"  [label="DDG: X86R_BX"];
"1000928" -> "1000916"  [label="DDG: op->operands[0].regs[1]"];
"1000928" -> "1000916"  [label="DDG: -1"];
"1000887" -> "1000897"  [label="CFG: "];
"1000888" -> "1000887"  [label="AST: "];
"1000897" -> "1000887"  [label="AST: "];
"1000903" -> "1000887"  [label="CFG: "];
"1000887" -> "1003216"  [label="DDG: X86R_DI"];
"1000887" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000781" -> "1000887"  [label="DDG: X86R_DI"];
"1000839" -> "1000887"  [label="DDG: X86R_DI"];
"1000887" -> "1000917"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1000927"  [label="CFG: "];
"1000918" -> "1000917"  [label="AST: "];
"1000927" -> "1000917"  [label="AST: "];
"1000933" -> "1000917"  [label="CFG: "];
"1000917" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1003216"  [label="DDG: X86R_BX"];
"1000982" -> "1000981"  [label="AST: "];
"1000982" -> "1000984"  [label="CFG: "];
"1000983" -> "1000982"  [label="AST: "];
"1000984" -> "1000982"  [label="AST: "];
"1000996" -> "1000982"  [label="CFG: "];
"1000982" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000982" -> "1000995"  [label="DDG: rm"];
"1000995" -> "1000994"  [label="AST: "];
"1000995" -> "1000997"  [label="CFG: "];
"1000996" -> "1000995"  [label="AST: "];
"1000997" -> "1000995"  [label="AST: "];
"1000999" -> "1000995"  [label="CFG: "];
"1000994" -> "1000995"  [label="CFG: "];
"1000995" -> "1000994"  [label="DDG: rm"];
"1000995" -> "1000994"  [label="DDG: 5"];
"1000971" -> "1000995"  [label="DDG: rm"];
"1000995" -> "1001045"  [label="DDG: rm"];
"1000995" -> "1001052"  [label="DDG: rm"];
"1000994" -> "1000993"  [label="AST: "];
"1000994" -> "1000998"  [label="CFG: "];
"1000998" -> "1000994"  [label="AST: "];
"1001003" -> "1000994"  [label="CFG: "];
"1001007" -> "1000994"  [label="CFG: "];
"1000994" -> "1003216"  [label="DDG: mod == 0"];
"1000994" -> "1003216"  [label="DDG: rm == 5 && mod == 0"];
"1000994" -> "1003216"  [label="DDG: rm == 5"];
"1000998" -> "1000994"  [label="DDG: mod"];
"1000998" -> "1000994"  [label="DDG: 0"];
"1001045" -> "1001041"  [label="AST: "];
"1001045" -> "1001049"  [label="CFG: "];
"1001046" -> "1001045"  [label="AST: "];
"1001049" -> "1001045"  [label="AST: "];
"1001041" -> "1001045"  [label="CFG: "];
"1001045" -> "1003216"  [label="DDG: rm"];
"1001045" -> "1003216"  [label="DDG: index << 3"];
"1001045" -> "1001041"  [label="DDG: index << 3"];
"1001045" -> "1001041"  [label="DDG: rm"];
"1001046" -> "1001045"  [label="DDG: index"];
"1001046" -> "1001045"  [label="DDG: 3"];
"1001045" -> "1001101"  [label="DDG: rm"];
"1001041" -> "1001039"  [label="AST: "];
"1001042" -> "1001041"  [label="AST: "];
"1001039" -> "1001041"  [label="CFG: "];
"1001041" -> "1003216"  [label="DDG: (index << 3) | rm"];
"1001041" -> "1003216"  [label="DDG: scale << 6"];
"1001041" -> "1001039"  [label="DDG: scale << 6"];
"1001041" -> "1001039"  [label="DDG: (index << 3) | rm"];
"1001042" -> "1001041"  [label="DDG: scale"];
"1001042" -> "1001041"  [label="DDG: 6"];
"1001039" -> "1001035"  [label="AST: "];
"1001040" -> "1001039"  [label="AST: "];
"1001063" -> "1001039"  [label="CFG: "];
"1001039" -> "1003216"  [label="DDG: (scale << 6) | (index << 3) | rm"];
"1001039" -> "1003216"  [label="DDG: sib"];
"1001039" -> "1001148"  [label="DDG: sib"];
"1001148" -> "1001147"  [label="AST: "];
"1001148" -> "1001153"  [label="CFG: "];
"1001149" -> "1001148"  [label="AST: "];
"1001153" -> "1001148"  [label="AST: "];
"1001156" -> "1001148"  [label="CFG: "];
"1001148" -> "1003216"  [label="DDG: sib"];
"1001148" -> "1003216"  [label="DDG: data[l++]"];
"1001059" -> "1001148"  [label="DDG: sib"];
"1001082" -> "1001148"  [label="DDG: sib"];
"1000104" -> "1001148"  [label="DDG: data"];
"1001101" -> "1001097"  [label="AST: "];
"1001101" -> "1001105"  [label="CFG: "];
"1001102" -> "1001101"  [label="AST: "];
"1001105" -> "1001101"  [label="AST: "];
"1001097" -> "1001101"  [label="CFG: "];
"1001101" -> "1003216"  [label="DDG: rm"];
"1001101" -> "1003216"  [label="DDG: reg << 3"];
"1001101" -> "1001097"  [label="DDG: reg << 3"];
"1001101" -> "1001097"  [label="DDG: rm"];
"1001102" -> "1001101"  [label="DDG: reg"];
"1001102" -> "1001101"  [label="DDG: 3"];
"1001065" -> "1001101"  [label="DDG: rm"];
"1001052" -> "1001101"  [label="DDG: rm"];
"1001097" -> "1001095"  [label="AST: "];
"1001098" -> "1001097"  [label="AST: "];
"1001095" -> "1001097"  [label="CFG: "];
"1001097" -> "1003216"  [label="DDG: mod << 6"];
"1001097" -> "1003216"  [label="DDG: (reg << 3) | rm"];
"1001097" -> "1001095"  [label="DDG: mod << 6"];
"1001097" -> "1001095"  [label="DDG: (reg << 3) | rm"];
"1001098" -> "1001097"  [label="DDG: mod"];
"1001098" -> "1001097"  [label="DDG: 6"];
"1001095" -> "1001094"  [label="AST: "];
"1001096" -> "1001095"  [label="AST: "];
"1001107" -> "1001095"  [label="CFG: "];
"1001095" -> "1003216"  [label="DDG: (mod << 6) | (reg << 3) | rm"];
"1001095" -> "1001139"  [label="DDG: modrm"];
"1001139" -> "1000506"  [label="AST: "];
"1001139" -> "1001144"  [label="CFG: "];
"1001140" -> "1001139"  [label="AST: "];
"1001144" -> "1001139"  [label="AST: "];
"1001146" -> "1001139"  [label="CFG: "];
"1001139" -> "1003216"  [label="DDG: data[l++]"];
"1001139" -> "1003216"  [label="DDG: modrm"];
"1000949" -> "1001139"  [label="DDG: modrm"];
"1001071" -> "1001139"  [label="DDG: modrm"];
"1000104" -> "1001139"  [label="DDG: data"];
"1001052" -> "1001051"  [label="AST: "];
"1001052" -> "1001054"  [label="CFG: "];
"1001053" -> "1001052"  [label="AST: "];
"1001054" -> "1001052"  [label="AST: "];
"1001057" -> "1001052"  [label="CFG: "];
"1001063" -> "1001052"  [label="CFG: "];
"1001052" -> "1003216"  [label="DDG: rm == 4"];
"1001052" -> "1003216"  [label="DDG: rm"];
}
