#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d0a1b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d0a340 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d1a020 .functor NOT 1, L_0x1d47780, C4<0>, C4<0>, C4<0>;
L_0x1d47510 .functor XOR 1, L_0x1d473b0, L_0x1d47470, C4<0>, C4<0>;
L_0x1d47670 .functor XOR 1, L_0x1d47510, L_0x1d475d0, C4<0>, C4<0>;
v0x1d420d0_0 .net *"_ivl_10", 0 0, L_0x1d475d0;  1 drivers
v0x1d421d0_0 .net *"_ivl_12", 0 0, L_0x1d47670;  1 drivers
v0x1d422b0_0 .net *"_ivl_2", 0 0, L_0x1d44d60;  1 drivers
v0x1d42370_0 .net *"_ivl_4", 0 0, L_0x1d473b0;  1 drivers
v0x1d42450_0 .net *"_ivl_6", 0 0, L_0x1d47470;  1 drivers
v0x1d42580_0 .net *"_ivl_8", 0 0, L_0x1d47510;  1 drivers
v0x1d42660_0 .net "a", 0 0, v0x1d3e590_0;  1 drivers
v0x1d42700_0 .net "b", 0 0, v0x1d3e630_0;  1 drivers
v0x1d427a0_0 .net "c", 0 0, v0x1d3e6d0_0;  1 drivers
v0x1d42840_0 .var "clk", 0 0;
v0x1d428e0_0 .net "d", 0 0, v0x1d3e840_0;  1 drivers
v0x1d42980_0 .net "out_dut", 0 0, L_0x1d47250;  1 drivers
v0x1d42a20_0 .net "out_ref", 0 0, L_0x1d438e0;  1 drivers
v0x1d42ac0_0 .var/2u "stats1", 159 0;
v0x1d42b60_0 .var/2u "strobe", 0 0;
v0x1d42c00_0 .net "tb_match", 0 0, L_0x1d47780;  1 drivers
v0x1d42cc0_0 .net "tb_mismatch", 0 0, L_0x1d1a020;  1 drivers
v0x1d42d80_0 .net "wavedrom_enable", 0 0, v0x1d3e930_0;  1 drivers
v0x1d42e20_0 .net "wavedrom_title", 511 0, v0x1d3e9d0_0;  1 drivers
L_0x1d44d60 .concat [ 1 0 0 0], L_0x1d438e0;
L_0x1d473b0 .concat [ 1 0 0 0], L_0x1d438e0;
L_0x1d47470 .concat [ 1 0 0 0], L_0x1d47250;
L_0x1d475d0 .concat [ 1 0 0 0], L_0x1d438e0;
L_0x1d47780 .cmp/eeq 1, L_0x1d44d60, L_0x1d47670;
S_0x1d0a4d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d0a340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d0ac50 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1a8e0 .functor NOT 1, v0x1d3e630_0, C4<0>, C4<0>, C4<0>;
L_0x1d43030 .functor AND 1, L_0x1d0ac50, L_0x1d1a8e0, C4<1>, C4<1>;
L_0x1d430d0 .functor NOT 1, v0x1d3e840_0, C4<0>, C4<0>, C4<0>;
L_0x1d43200 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d43300 .functor AND 1, L_0x1d430d0, L_0x1d43200, C4<1>, C4<1>;
L_0x1d433e0 .functor OR 1, L_0x1d43030, L_0x1d43300, C4<0>, C4<0>;
L_0x1d434a0 .functor AND 1, v0x1d3e590_0, v0x1d3e6d0_0, C4<1>, C4<1>;
L_0x1d43560 .functor AND 1, L_0x1d434a0, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d43620 .functor OR 1, L_0x1d433e0, L_0x1d43560, C4<0>, C4<0>;
L_0x1d43790 .functor AND 1, v0x1d3e630_0, v0x1d3e6d0_0, C4<1>, C4<1>;
L_0x1d43800 .functor AND 1, L_0x1d43790, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d438e0 .functor OR 1, L_0x1d43620, L_0x1d43800, C4<0>, C4<0>;
v0x1d1a290_0 .net *"_ivl_0", 0 0, L_0x1d0ac50;  1 drivers
v0x1d1a330_0 .net *"_ivl_10", 0 0, L_0x1d43300;  1 drivers
v0x1d3cd80_0 .net *"_ivl_12", 0 0, L_0x1d433e0;  1 drivers
v0x1d3ce40_0 .net *"_ivl_14", 0 0, L_0x1d434a0;  1 drivers
v0x1d3cf20_0 .net *"_ivl_16", 0 0, L_0x1d43560;  1 drivers
v0x1d3d050_0 .net *"_ivl_18", 0 0, L_0x1d43620;  1 drivers
v0x1d3d130_0 .net *"_ivl_2", 0 0, L_0x1d1a8e0;  1 drivers
v0x1d3d210_0 .net *"_ivl_20", 0 0, L_0x1d43790;  1 drivers
v0x1d3d2f0_0 .net *"_ivl_22", 0 0, L_0x1d43800;  1 drivers
v0x1d3d3d0_0 .net *"_ivl_4", 0 0, L_0x1d43030;  1 drivers
v0x1d3d4b0_0 .net *"_ivl_6", 0 0, L_0x1d430d0;  1 drivers
v0x1d3d590_0 .net *"_ivl_8", 0 0, L_0x1d43200;  1 drivers
v0x1d3d670_0 .net "a", 0 0, v0x1d3e590_0;  alias, 1 drivers
v0x1d3d730_0 .net "b", 0 0, v0x1d3e630_0;  alias, 1 drivers
v0x1d3d7f0_0 .net "c", 0 0, v0x1d3e6d0_0;  alias, 1 drivers
v0x1d3d8b0_0 .net "d", 0 0, v0x1d3e840_0;  alias, 1 drivers
v0x1d3d970_0 .net "out", 0 0, L_0x1d438e0;  alias, 1 drivers
S_0x1d3dad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d0a340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d3e590_0 .var "a", 0 0;
v0x1d3e630_0 .var "b", 0 0;
v0x1d3e6d0_0 .var "c", 0 0;
v0x1d3e7a0_0 .net "clk", 0 0, v0x1d42840_0;  1 drivers
v0x1d3e840_0 .var "d", 0 0;
v0x1d3e930_0 .var "wavedrom_enable", 0 0;
v0x1d3e9d0_0 .var "wavedrom_title", 511 0;
S_0x1d3dd70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d3dad0;
 .timescale -12 -12;
v0x1d3dfd0_0 .var/2s "count", 31 0;
E_0x1d05100/0 .event negedge, v0x1d3e7a0_0;
E_0x1d05100/1 .event posedge, v0x1d3e7a0_0;
E_0x1d05100 .event/or E_0x1d05100/0, E_0x1d05100/1;
E_0x1d05350 .event negedge, v0x1d3e7a0_0;
E_0x1cee9f0 .event posedge, v0x1d3e7a0_0;
S_0x1d3e0d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d3dad0;
 .timescale -12 -12;
v0x1d3e2d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d3e3b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d3dad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d3eb30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d0a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d43a40 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d43ab0 .functor NOT 1, v0x1d3e630_0, C4<0>, C4<0>, C4<0>;
L_0x1d43b40 .functor AND 1, L_0x1d43a40, L_0x1d43ab0, C4<1>, C4<1>;
L_0x1d43c50 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d43cf0 .functor AND 1, L_0x1d43b40, L_0x1d43c50, C4<1>, C4<1>;
L_0x1d43e00 .functor NOT 1, v0x1d3e840_0, C4<0>, C4<0>, C4<0>;
L_0x1d43eb0 .functor AND 1, L_0x1d43cf0, L_0x1d43e00, C4<1>, C4<1>;
L_0x1d43fc0 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d44080 .functor NOT 1, v0x1d3e630_0, C4<0>, C4<0>, C4<0>;
L_0x1d440f0 .functor AND 1, L_0x1d43fc0, L_0x1d44080, C4<1>, C4<1>;
L_0x1d44260 .functor AND 1, L_0x1d440f0, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d443e0 .functor OR 1, L_0x1d43eb0, L_0x1d44260, C4<0>, C4<0>;
L_0x1d44560 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d446e0 .functor AND 1, L_0x1d44560, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d444f0 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d44a40 .functor AND 1, L_0x1d446e0, L_0x1d444f0, C4<1>, C4<1>;
L_0x1d44be0 .functor NOT 1, v0x1d3e840_0, C4<0>, C4<0>, C4<0>;
L_0x1d44c50 .functor AND 1, L_0x1d44a40, L_0x1d44be0, C4<1>, C4<1>;
L_0x1d44e00 .functor OR 1, L_0x1d443e0, L_0x1d44c50, C4<0>, C4<0>;
L_0x1d44f10 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d45030 .functor AND 1, L_0x1d44f10, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d450f0 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45220 .functor AND 1, L_0x1d45030, L_0x1d450f0, C4<1>, C4<1>;
L_0x1d45330 .functor AND 1, L_0x1d45220, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d454c0 .functor OR 1, L_0x1d44e00, L_0x1d45330, C4<0>, C4<0>;
L_0x1d455d0 .functor NOT 1, v0x1d3e590_0, C4<0>, C4<0>, C4<0>;
L_0x1d45720 .functor AND 1, L_0x1d455d0, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d457e0 .functor AND 1, L_0x1d45720, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d45990 .functor OR 1, L_0x1d454c0, L_0x1d457e0, C4<0>, C4<0>;
L_0x1d45aa0 .functor NOT 1, v0x1d3e630_0, C4<0>, C4<0>, C4<0>;
L_0x1d45c10 .functor AND 1, v0x1d3e590_0, L_0x1d45aa0, C4<1>, C4<1>;
L_0x1d45cd0 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45e50 .functor AND 1, L_0x1d45c10, L_0x1d45cd0, C4<1>, C4<1>;
L_0x1d45f60 .functor AND 1, L_0x1d45e50, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d46140 .functor OR 1, L_0x1d45990, L_0x1d45f60, C4<0>, C4<0>;
L_0x1d46250 .functor NOT 1, v0x1d3e630_0, C4<0>, C4<0>, C4<0>;
L_0x1d463f0 .functor AND 1, v0x1d3e590_0, L_0x1d46250, C4<1>, C4<1>;
L_0x1d464b0 .functor AND 1, L_0x1d463f0, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d466b0 .functor OR 1, L_0x1d46140, L_0x1d464b0, C4<0>, C4<0>;
L_0x1d467c0 .functor AND 1, v0x1d3e590_0, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d46980 .functor NOT 1, v0x1d3e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d469f0 .functor AND 1, L_0x1d467c0, L_0x1d46980, C4<1>, C4<1>;
L_0x1d46c60 .functor AND 1, L_0x1d469f0, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d46d20 .functor OR 1, L_0x1d466b0, L_0x1d46c60, C4<0>, C4<0>;
L_0x1d46fa0 .functor AND 1, v0x1d3e590_0, v0x1d3e630_0, C4<1>, C4<1>;
L_0x1d47010 .functor AND 1, L_0x1d46fa0, v0x1d3e840_0, C4<1>, C4<1>;
L_0x1d47250 .functor OR 1, L_0x1d46d20, L_0x1d47010, C4<0>, C4<0>;
v0x1d3ee20_0 .net *"_ivl_0", 0 0, L_0x1d43a40;  1 drivers
v0x1d3ef00_0 .net *"_ivl_10", 0 0, L_0x1d43e00;  1 drivers
v0x1d3efe0_0 .net *"_ivl_12", 0 0, L_0x1d43eb0;  1 drivers
v0x1d3f0d0_0 .net *"_ivl_14", 0 0, L_0x1d43fc0;  1 drivers
v0x1d3f1b0_0 .net *"_ivl_16", 0 0, L_0x1d44080;  1 drivers
v0x1d3f2e0_0 .net *"_ivl_18", 0 0, L_0x1d440f0;  1 drivers
v0x1d3f3c0_0 .net *"_ivl_2", 0 0, L_0x1d43ab0;  1 drivers
v0x1d3f4a0_0 .net *"_ivl_20", 0 0, L_0x1d44260;  1 drivers
v0x1d3f580_0 .net *"_ivl_22", 0 0, L_0x1d443e0;  1 drivers
v0x1d3f660_0 .net *"_ivl_24", 0 0, L_0x1d44560;  1 drivers
v0x1d3f740_0 .net *"_ivl_26", 0 0, L_0x1d446e0;  1 drivers
v0x1d3f820_0 .net *"_ivl_28", 0 0, L_0x1d444f0;  1 drivers
v0x1d3f900_0 .net *"_ivl_30", 0 0, L_0x1d44a40;  1 drivers
v0x1d3f9e0_0 .net *"_ivl_32", 0 0, L_0x1d44be0;  1 drivers
v0x1d3fac0_0 .net *"_ivl_34", 0 0, L_0x1d44c50;  1 drivers
v0x1d3fba0_0 .net *"_ivl_36", 0 0, L_0x1d44e00;  1 drivers
v0x1d3fc80_0 .net *"_ivl_38", 0 0, L_0x1d44f10;  1 drivers
v0x1d3fe70_0 .net *"_ivl_4", 0 0, L_0x1d43b40;  1 drivers
v0x1d3ff50_0 .net *"_ivl_40", 0 0, L_0x1d45030;  1 drivers
v0x1d40030_0 .net *"_ivl_42", 0 0, L_0x1d450f0;  1 drivers
v0x1d40110_0 .net *"_ivl_44", 0 0, L_0x1d45220;  1 drivers
v0x1d401f0_0 .net *"_ivl_46", 0 0, L_0x1d45330;  1 drivers
v0x1d402d0_0 .net *"_ivl_48", 0 0, L_0x1d454c0;  1 drivers
v0x1d403b0_0 .net *"_ivl_50", 0 0, L_0x1d455d0;  1 drivers
v0x1d40490_0 .net *"_ivl_52", 0 0, L_0x1d45720;  1 drivers
v0x1d40570_0 .net *"_ivl_54", 0 0, L_0x1d457e0;  1 drivers
v0x1d40650_0 .net *"_ivl_56", 0 0, L_0x1d45990;  1 drivers
v0x1d40730_0 .net *"_ivl_58", 0 0, L_0x1d45aa0;  1 drivers
v0x1d40810_0 .net *"_ivl_6", 0 0, L_0x1d43c50;  1 drivers
v0x1d408f0_0 .net *"_ivl_60", 0 0, L_0x1d45c10;  1 drivers
v0x1d409d0_0 .net *"_ivl_62", 0 0, L_0x1d45cd0;  1 drivers
v0x1d40ab0_0 .net *"_ivl_64", 0 0, L_0x1d45e50;  1 drivers
v0x1d40b90_0 .net *"_ivl_66", 0 0, L_0x1d45f60;  1 drivers
v0x1d40e80_0 .net *"_ivl_68", 0 0, L_0x1d46140;  1 drivers
v0x1d40f60_0 .net *"_ivl_70", 0 0, L_0x1d46250;  1 drivers
v0x1d41040_0 .net *"_ivl_72", 0 0, L_0x1d463f0;  1 drivers
v0x1d41120_0 .net *"_ivl_74", 0 0, L_0x1d464b0;  1 drivers
v0x1d41200_0 .net *"_ivl_76", 0 0, L_0x1d466b0;  1 drivers
v0x1d412e0_0 .net *"_ivl_78", 0 0, L_0x1d467c0;  1 drivers
v0x1d413c0_0 .net *"_ivl_8", 0 0, L_0x1d43cf0;  1 drivers
v0x1d414a0_0 .net *"_ivl_80", 0 0, L_0x1d46980;  1 drivers
v0x1d41580_0 .net *"_ivl_82", 0 0, L_0x1d469f0;  1 drivers
v0x1d41660_0 .net *"_ivl_84", 0 0, L_0x1d46c60;  1 drivers
v0x1d41740_0 .net *"_ivl_86", 0 0, L_0x1d46d20;  1 drivers
v0x1d41820_0 .net *"_ivl_88", 0 0, L_0x1d46fa0;  1 drivers
v0x1d41900_0 .net *"_ivl_90", 0 0, L_0x1d47010;  1 drivers
v0x1d419e0_0 .net "a", 0 0, v0x1d3e590_0;  alias, 1 drivers
v0x1d41a80_0 .net "b", 0 0, v0x1d3e630_0;  alias, 1 drivers
v0x1d41b70_0 .net "c", 0 0, v0x1d3e6d0_0;  alias, 1 drivers
v0x1d41c60_0 .net "d", 0 0, v0x1d3e840_0;  alias, 1 drivers
v0x1d41d50_0 .net "out", 0 0, L_0x1d47250;  alias, 1 drivers
S_0x1d41eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d0a340;
 .timescale -12 -12;
E_0x1d04ea0 .event anyedge, v0x1d42b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d42b60_0;
    %nor/r;
    %assign/vec4 v0x1d42b60_0, 0;
    %wait E_0x1d04ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d3dad0;
T_3 ;
    %fork t_1, S_0x1d3dd70;
    %jmp t_0;
    .scope S_0x1d3dd70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d3dfd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3e840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e630_0, 0;
    %assign/vec4 v0x1d3e590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cee9f0;
    %load/vec4 v0x1d3dfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d3dfd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3e840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e630_0, 0;
    %assign/vec4 v0x1d3e590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d05350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d3e3b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d05100;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3e590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3e6d0_0, 0;
    %assign/vec4 v0x1d3e840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d3dad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d0a340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d42840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d42b60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d0a340;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d42840_0;
    %inv;
    %store/vec4 v0x1d42840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d0a340;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d3e7a0_0, v0x1d42cc0_0, v0x1d42660_0, v0x1d42700_0, v0x1d427a0_0, v0x1d428e0_0, v0x1d42a20_0, v0x1d42980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d0a340;
T_7 ;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d0a340;
T_8 ;
    %wait E_0x1d05100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d42ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d42ac0_0, 4, 32;
    %load/vec4 v0x1d42c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d42ac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d42ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d42ac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d42a20_0;
    %load/vec4 v0x1d42a20_0;
    %load/vec4 v0x1d42980_0;
    %xor;
    %load/vec4 v0x1d42a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d42ac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d42ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d42ac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter9/response0/top_module.sv";
