

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-gpgpu_cache:tlb               16:8:8:L:m # per-shader tlb config  {<nsets>:<bsize>:<assoc>:<wr>:<alloc> | none}
-tlb_latency                           40 # TLB Miss Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
rohan tlb config lines 128rohan tlb latnecy 40rohan tlb config lines 128rohan tlb latnecy 40GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
3dd2d4fa578ede62d1bb34557bb85b5d  /var/lib/condor/execute/slot1/dir_6594/pagerank
Extracting PTX file and ptxas options    1: pagerank.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /var/lib/condor/execute/slot1/dir_6594/pagerank
self exe links to: /var/lib/condor/execute/slot1/dir_6594/pagerank
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /var/lib/condor/execute/slot1/dir_6594/pagerank
Running md5sum using "md5sum /var/lib/condor/execute/slot1/dir_6594/pagerank "
self exe links to: /var/lib/condor/execute/slot1/dir_6594/pagerank
Extracting specific PTX file named pagerank.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9inibufferPiPfS0_ii : hostFun 0x0x401910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pagerank.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank1PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank2PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9inibufferPiPfS0_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pagerank.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pagerank.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z9inibufferPiPfS0_ii' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z9pagerank2PiS_S_PfS0_ii' : regs=18, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z9pagerank1PiS_S_PfS0_ii' : regs=26, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank2PiS_S_PfS0_ii : hostFun 0x0x401b10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank1PiS_S_PfS0_ii : hostFun 0x0x4019f0, fat_cubin_handle = 1
Opening file: coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
Graph: coAuthorsDBLP.graph, nodes: 299067, edges: 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee314..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee310..

GPGPU-Sim PTX: cudaLaunch for 0x0x401910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9inibufferPiPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x408 (pagerank.1.sm_70.ptx:219) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (pagerank.1.sm_70.ptx:233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9inibufferPiPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9inibufferPiPfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9inibufferPiPfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z9inibufferPiPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7140
gpu_sim_insn = 5684243
gpu_ipc =     796.1125
gpu_tot_sim_cycle = 7140
gpu_tot_sim_insn = 5684243
gpu_tot_ipc =     796.1125
gpu_tot_issued_cta = 1169
gpu_occupancy = 80.9482% 
gpu_tot_occupancy = 80.9482% 
max_total_param_size = 0
gpu_stall_dramfull = 653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.5053
partiton_level_parallism_total  =      10.5053
partiton_level_parallism_util =      12.6917
partiton_level_parallism_util_total  =      12.6917
L2_BW  =     406.4161 GB/Sec
L2_BW_total  =     406.4161 GB/Sec
gpu_total_sim_rate=14726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93496
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0821
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51536
L1D_cache:
	L1D_cache_core[0]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1872, Miss = 1872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 74768
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28056
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.1825
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51536
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93496

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 5983360
gpgpu_n_tot_w_icount = 186980
gpgpu_n_stall_shd_mem = 1597148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 897792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1463032	W0_Idle:401131	W0_Scoreboard:69477	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:0	W32:186970
single_issue_nums: WS0:46750	WS1:46750	WS2:46740	WS3:46740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[INST_ACC_R] = 25600 {40:640,}
maxmflatency = 277 
max_icnt2mem_latency = 85 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74905 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	152 	67436 	7365 	33 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10/2 = 5.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      29605    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6887    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6896    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       149       147       145       148       146       148       147       146       146       148       146       145       147       148       146
dram[1]:        147       149       146       146       147       145       148       149       147       147       147       152       146       147       148       146
dram[2]:        146       148       146       146       147       146       147       146       146       147       146       147       147       148       148       146
dram[3]:        146       147       148       147       147       149       147       148       146       148       146       149       147       150       147       147
dram[4]:        147       150       147       149       145       147       147       147       147       146       147       147       147       147       147       147
dram[5]:        148       146       147       148       146       146       146       148       146       147       151       146       147       146       150       145
dram[6]:        148       147       147       148       146       145       147       147       147       147       148       147       147       146       147       146
dram[7]:        147       146       148       147       146       148       148       146       155       147       156       147       147       149       147       147
dram[8]:        147       146       148       147       147       147       146       148       146       145       147       147       151       147       149       147
dram[9]:        148       146       148       150       148       147       150       147       146       146       146       151       152       147       147       146
dram[10]:        146       149       147       146       148       146       146       145       146       147       146       147       147       146       147       150
dram[11]:        147       147       146       147       147       146       150       147       145       147       149       146       148       149       147       148
dram[12]:        147       147       146       146       146       146       147       150       146       147       147       151       146       147       147       151
dram[13]:        148       146       148       146       146       147       148       146       147       149       146       147       146       150       151       149
dram[14]:        148       146       148       146       150       147       151       149       145       148       147       148       149       147       150       148
dram[15]:        148       147       146       146       147       147       147       146       145       146       148       146       146       146       146       147
dram[16]:        148       146       146       147       146       146       148       146       147       150       147       148       146       146       146       147
dram[17]:        150       148       146       146       146       149       147       147       151       150       146       148       146       146       149       147
dram[18]:        147       150       146       146       146       146       147       146       146       146       146       146       146       146       146       147
dram[19]:        147       148       151       149       146       146       146       146       147       146       148       152       147       146       147       146
dram[20]:        147       148       146       146       147       146       146       146       147       146       147       146       146       146       146       146
dram[21]:        147       146       146       147       148       146       146       146       148       149       147       145       146       145       146       146
dram[22]:        147       147       147       147       147       152       146       146       146       147       147       145       147       146       146       147
dram[23]:        147       148       147       147       146       145       148       146       147       146       147       147       146       145       147       145

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5054 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003955
n_activity=40 dram_eff=0.05
bk0: 2a 5044i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 5057 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5042 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5054 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00237295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1720, Miss = 1562, Miss_rate = 0.908, Pending_hits = 6, Reservation_fails = 127
L2_cache_bank[1]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[7]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[9]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 75568
L2_total_cache_misses = 74778
L2_total_cache_miss_rate = 0.9895
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 385
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75568
icnt_total_pkts_simt_to_mem=75008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
5.17923
	minimum = 5
	maximum = 83
Network latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest packet = 79
Flit latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest flit = 79
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected flit rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted flit rate average= 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17923 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 14726 (inst/sec)
gpgpu_simulation_rate = 18 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank1PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (pagerank.1.sm_70.ptx:44) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (pagerank.1.sm_70.ptx:52) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pagerank.1.sm_70.ptx:57) setp.le.s32%p3, %r28, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (pagerank.1.sm_70.ptx:58) @%p3 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (pagerank.1.sm_70.ptx:66) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (pagerank.1.sm_70.ptx:107) setp.lt.u32%p7, %r5, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (pagerank.1.sm_70.ptx:69) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (pagerank.1.sm_70.ptx:96) mul.wide.s32 %rd24, %r2, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x110 (pagerank.1.sm_70.ptx:72) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (pagerank.1.sm_70.ptx:85) mul.wide.s32 %rd20, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (pagerank.1.sm_70.ptx:108) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e8 (pagerank.1.sm_70.ptx:141) @%p8 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank1PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 344202
gpu_sim_insn = 24252248
gpu_ipc =      70.4593
gpu_tot_sim_cycle = 351342
gpu_tot_sim_insn = 29936491
gpu_tot_ipc =      85.2061
gpu_tot_issued_cta = 2338
gpu_occupancy = 76.9960% 
gpu_tot_occupancy = 77.0933% 
max_total_param_size = 0
gpu_stall_dramfull = 5202
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8082
partiton_level_parallism_total  =       5.9037
partiton_level_parallism_util =       7.4403
partiton_level_parallism_util_total  =       7.5533
L2_BW  =     223.1971 GB/Sec
L2_BW_total  =     226.9205 GB/Sec
gpu_total_sim_rate=1995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1275544
	L1I_total_cache_misses = 16956
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98846
L1D_cache:
	L1D_cache_core[0]: Access = 61936, Miss = 10211, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61794, Miss = 9784, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 63199, Miss = 10521, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61904, Miss = 9578, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 71528, Miss = 10703, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61855, Miss = 9536, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62567, Miss = 9655, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61697, Miss = 9832, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 61473, Miss = 9542, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 62208, Miss = 9974, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62478, Miss = 10131, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 62912, Miss = 10107, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63427, Miss = 10212, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63238, Miss = 10510, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 61715, Miss = 9884, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 62132, Miss = 9883, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 64406, Miss = 10644, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 61666, Miss = 10034, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 61314, Miss = 9775, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 61199, Miss = 10020, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 62573, Miss = 10263, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 63034, Miss = 10391, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 65127, Miss = 10670, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 63161, Miss = 10581, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 60617, Miss = 9827, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 62584, Miss = 10199, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 62630, Miss = 10215, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 62498, Miss = 10301, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 64775, Miss = 9903, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 61165, Miss = 9297, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 62840, Miss = 9769, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 63394, Miss = 9808, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 60781, Miss = 9740, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 63695, Miss = 10120, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 61893, Miss = 9693, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 61445, Miss = 9663, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 63398, Miss = 9450, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 63007, Miss = 10197, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 61010, Miss = 9556, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 72524, Miss = 10697, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2516799
	L1D_total_cache_misses = 400876
	L1D_total_cache_miss_rate = 0.1593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 84168
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2115923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1258588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2442031
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1275544

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98846
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
426, 706, 566, 706, 734, 426, 510, 1014, 471, 510, 536, 734, 695, 620, 1012, 452, 398, 706, 398, 650, 734, 426, 594, 678, 510, 538, 566, 398, 538, 426, 650, 426, 370, 370, 510, 538, 398, 286, 370, 538, 314, 286, 482, 398, 454, 398, 398, 426, 342, 454, 342, 342, 342, 286, 398, 342, 286, 258, 314, 342, 312, 342, 454, 314, 
gpgpu_n_tot_thrd_icount = 78177088
gpgpu_n_tot_w_icount = 2443034
gpgpu_n_stall_shd_mem = 80318762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1998728
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6464189
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2693376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76296802	W0_Idle:3148969	W0_Scoreboard:4189819	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23756	W28:18095	W29:15805	W30:12304	W31:6504	W32:512555
single_issue_nums: WS0:608153	WS1:611465	WS2:608735	WS3:614681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2571368 {8:321421,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12856840 {40:321421,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 102400 {40:2560,}
maxmflatency = 1837 
max_icnt2mem_latency = 745 
maxmrqlatency = 1474 
max_icnt2sh_latency = 53 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:144242 	82622 	5244 	7672 	50651 	32921 	16064 	10758 	5239 	736 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1730395 	334055 	8756 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1167030 	856317 	48693 	1116 	249 	373 	367 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1902904 	166703 	3656 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        16        16        18        46        21        13        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        15        31        60 
dram[2]:        64        64        64        64        61        56        17        17        15        10        33        39        40        28        22        18 
dram[3]:        64        64        64        64        60        60        32        44        15        25        13        13        24        12        26        19 
dram[4]:        64        64        64        64        64        64        38        35        18        14        15        15        20        20        39        51 
dram[5]:        64        64        64        64        64        64        38        35        16        16        18        13        15        17        25        26 
dram[6]:        64        64        64        64        55        49        24        22        21        11        24        11        37        24        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        14        19        15        17        22        17        18 
dram[8]:        64        64        64        64        64        60        44        33        17        15        18        11        15        21        15        12 
dram[9]:        64        64        64        64        64        60        28        20        17        20        14        24        14        12        12        29 
dram[10]:        64        64        64        64        61        57        20        23        18        15        18        18        36        32        14        32 
dram[11]:        64        64        64        64        64        60        24        28        25        12        13        15        20        13        20        19 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        12        21        19        23        22 
dram[13]:        64        64        64        64        64        64        39        24        16        21        21        21        24        23        21        30 
dram[14]:        64        64        64        64        61        51        18        17        14        25        12        13        32        32        13        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        16        15        15        20        15        21 
dram[16]:        64        64        64        64        64        64        44        36        29        22        15        14        11        20        28        55 
dram[17]:        64        64        64        64        64        63        52        36        20        21        12        15        20        32        34        18 
dram[18]:        64        64        64        64        52        46        28        29        12        36        15        22        36        28        45        40 
dram[19]:        64        64        64        64        62        60        32        35        15        22        20        16        15        21        46        19 
dram[20]:        64        64        64        64        64        59        28        29        14        24        15        16        31        20        51        13 
dram[21]:        64        64        64        64        64        64        32        37        17        34        30        19        23        16        37        54 
dram[22]:        64        64        64        64        50        54        16        23        18        15        24        17        42        28        34        15 
dram[23]:        64        64        64        64        52        64        28        19        16        19        21        30        12        19        45        18 
maximum service time to same row:
dram[0]:     16789      6592     13596      4995      7495     23875      4043      5925      5925      6028      5843      9637     29870      7437     10389     62443 
dram[1]:      5310     13507     12779      5405      6483      3951      4786      5772      9886     14652      8727      7196      5307      4649     14198     15905 
dram[2]:     15165      4352     25344      5866     10247     16594      5877      4052      6785      4272      5690     12367      5539      7269      9300      8129 
dram[3]:      6583      7493      7764      4700      5960      6915      4135      7970     10836     11802      4406      5991      7191      7865     10351     11411 
dram[4]:      7784      9487      7969      8859      4831      7275      5155      6424     11653     13050      6671     17378      9646     19248     12131     17060 
dram[5]:      5631     10894      5252      3687      5989      6230      6739      6494      4715     10389      6502     11946      6425     10855     11453      8936 
dram[6]:     12662      7090      3713      7869      5741      7883      5195      5548     10782      8190      7179      8306     13082     31394     10147      7661 
dram[7]:     13997     15442      5136      6757      7766     11582      7203      7339     51624     10005      4913      6958      6244      5338     11131      9182 
dram[8]:      5307     31960      6888      5277      7845     14647      5377      7569      7872     19116      8688      5192     18787      5131     12359     10652 
dram[9]:      4617     11153      5794      7284      6552      5565      4457      4848     12701      8489      5196     11284      9441      5113      8184     10529 
dram[10]:      4489     81734      5767     11546     11868      9849      5552      7398      8094      5521     10537     11771      6316      5265      6335     13127 
dram[11]:      6384     80889      5119      7087      5342      7992      4675     12295      8994      4128      8311      4240     54776      5888      8157     10706 
dram[12]:     15120     10445      5722     12638     12067      8027      6127      5805     17174      4954      7529      5516      4801     14224     15415      6631 
dram[13]:      5757     16100      7653      5516      6330      7557      9483      7694      8806     11020      5821      7879      9435     14563      9974      8989 
dram[14]:     15816     15332      4193      6093      7226      5250      7392      7298      6494      9729     11498      6711      6052      6365     10325      7362 
dram[15]:     12662      9977      4552      8215      6889     10378      6161      8886      8521     12322      4139      7435      7711     12295     12808      7648 
dram[16]:     16735      9872      8260      6894      8531      7568      5551      9753     10144      8774     10119      6710     18149      7337     11608     16378 
dram[17]:     15645      8227     11849      5633      8045      4953      4717      6444      6553     13165      5252      6298      6639      9429     32725      6352 
dram[18]:     38276     34898      8531      6383      6077      4025      6135      6233      4914     16100      8098      6741      5083     30461     12511     33878 
dram[19]:     10726     10130     23654      5566      6783      8845      6561     10159     10009     15333      8479     10090      3837     12354     17795     13913 
dram[20]:     20994      7159      5001      8157      4207      8962     12864     11753     45483      6826     10855      4353     19102     11002     17751      6797 
dram[21]:     11795      6835     21980     12686      7847      5777      6078      4952      7553     10118      9877      8112      8206      5336     15314     11653 
dram[22]:     21819     10480      4309      8499      9281     18199     10362      5382      8474      5292     10131      8983     38663      8224     10313      5729 
dram[23]:      8078     16986      5199     13298      6390      5798      6796      6611      6933      6732      9463      6108      4910      6686     32693      7684 
average row accesses per activate:
dram[0]:  2.306173  2.336709  2.257908  2.442708  2.552699  2.383085  2.347826  2.216092  2.015945  1.895745  1.917570  2.036364  2.070455  1.942431  2.045249  2.159904 
dram[1]:  2.332494  2.306373  2.303704  2.211905  2.488491  2.356627  2.116379  2.213457  2.177340  1.990991  2.011389  2.004474  2.174713  1.891784  2.204878  2.230769 
dram[2]:  2.160093  2.252427  2.223278  2.100877  2.438903  2.135965  2.149780  2.112335  2.009050  1.786720  1.966960  2.141148  2.104677  1.929019  1.963124  2.123515 
dram[3]:  2.230952  2.193853  2.205674  2.184332  2.208989  2.149451  2.082251  2.200913  2.100239  1.966292  2.018182  1.938731  2.176190  1.866530  2.043182  2.047836 
dram[4]:  2.184149  2.301746  2.404639  2.268116  2.527273  2.176734  2.124183  2.231308  2.089623  2.089202  2.004515  2.004515  2.166667  1.910417  2.100467  2.127660 
dram[5]:  2.368557  2.238554  2.096629  2.201878  2.430318  2.353081  2.285036  2.172646  2.051282  2.141119  2.078161  2.059497  1.970833  2.122449  2.161058  2.093023 
dram[6]:  2.286765  2.318182  2.167816  2.264563  2.309302  2.226457  2.101545  2.034115  1.947368  2.042253  1.982379  2.036952  2.112867  2.068584  2.233251  1.967177 
dram[7]:  2.298030  2.274510  2.072527  2.227907  2.247748  2.415233  2.254079  2.173815  2.129496  2.150851  2.011442  1.941304  2.072072  2.072727  2.082949  2.264631 
dram[8]:  2.261501  2.348601  2.174825  2.335821  2.507732  2.285047  2.364303  2.057325  1.995516  2.052995  1.942857  1.990950  2.080537  1.943750  2.088785  2.107226 
dram[9]:  2.107306  2.340741  2.066079  2.430052  2.324706  2.322430  2.105494  2.133772  2.199005  2.094787  1.966887  2.083141  2.070485  2.043478  2.149289  2.040632 
dram[10]:  2.291770  2.508108  2.217494  2.372500  2.349882  2.337995  1.981367  2.210046  1.993197  1.866525  1.969095  2.106729  2.140271  2.080000  2.049887  2.187348 
dram[11]:  2.276808  2.226277  2.143182  2.288835  2.267123  2.223982  2.131004  2.198157  2.105263  1.944444  1.938865  1.906383  1.978723  1.895398  2.149039  2.013514 
dram[12]:  2.382051  2.468254  2.190141  2.297362  2.453401  2.317865  2.194954  2.149451  1.982103  2.050691  1.932314  1.940299  2.145497  2.169767  2.078522  2.143541 
dram[13]:  2.266827  2.230769  2.197619  2.274463  2.338942  2.191442  2.317191  2.177528  2.074766  2.190709  1.980132  2.068965  2.047619  2.081498  2.093458  2.069444 
dram[14]:  2.423773  2.096629  2.050000  2.230232  2.358670  2.230248  2.278571  2.217391  1.853862  1.904348  1.894292  1.956332  2.152968  2.036638  2.004484  1.991051 
dram[15]:  2.347826  2.268949  2.320482  2.406091  2.380723  2.451613  2.264637  2.197279  1.935841  1.902174  2.041190  1.891258  1.866126  1.967811  2.038288  1.993273 
dram[16]:  2.486559  2.135011  2.360614  2.418367  2.314421  2.217687  2.225581  2.247059  2.051044  2.055814  2.018182  1.958057  1.929314  2.053452  2.278351  2.152542 
dram[17]:  2.193925  2.159722  2.430052  2.417526  2.365432  2.196429  2.114286  2.360697  1.923077  1.955947  2.018307  1.962389  1.978858  2.130631  2.145238  1.988814 
dram[18]:  2.171296  2.188679  2.430412  2.338346  2.104925  2.181015  2.139380  2.066667  1.936404  2.083933  2.015766  2.050343  1.983158  2.106576  2.033708  2.051044 
dram[19]:  2.141531  2.225420  2.375315  2.481865  2.210291  2.206667  2.188764  2.229858  2.013730  1.977528  2.078886  2.046083  1.808300  2.048458  2.163017  2.121718 
dram[20]:  2.132251  2.284653  2.494737  2.326683  2.416465  2.303030  2.286385  2.145089  2.029613  2.115839  2.164251  1.921739  2.170561  2.136986  2.291139  2.027211 
dram[21]:  2.196172  2.356061  2.424936  2.261391  2.432161  2.362981  2.211364  2.145089  1.955556  2.112981  1.957082  1.991071  2.129252  2.191142  2.168675  2.166667 
dram[22]:  2.185012  2.262255  2.322660  2.464567  2.433824  2.133909  2.112335  2.280576  1.853862  2.004535  2.045662  1.936034  2.095768  2.124717  2.029345  2.136919 
dram[23]:  2.253623  2.248175  2.277778  2.230769  2.294811  2.235294  2.145695  2.228438  1.977528  2.022989  2.020316  1.949450  2.029213  1.950324  2.199513  2.025057 
average row locality = 356174/166025 = 2.145303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       903       892       896       904       948       920       920       912       838       843       836       848       864       864       864       865 
dram[1]:       896       905       900       897       932       936       928       904       836       836       836       848       898       896       864       860 
dram[2]:       900       896       903       920       936       933       924       908       840       840       845       848       897       877       865       856 
dram[3]:       904       896       900       912       940       936       912       912       832       828       840       840       869       861       860       860 
dram[4]:       904       892       900       905       932       932       922       905       838       842       840       840       888       870       860       861 
dram[5]:       889       897       900       904       949       948       912       916       832       832       856       852       898       889       860       861 
dram[6]:       900       888       908       900       948       948       904       904       840       824       852       836       889       889       861       860 
dram[7]:       900       896       908       920       952       940       916       912       840       836       832       845       872       865       864       852 
dram[8]:       901       892       900       905       932       936       916       916       842       843       837       832       883       885       856       864 
dram[9]:       892       912       904       904       944       949       909       920       836       836       844       856       893       893       866       864 
dram[10]:       889       896       904       913       949       956       908       916       832       833       844       860       898       889       864       860 
dram[11]:       884       886       908       908       948       940       924       904       832       828       840       848       882       860       856       856 
dram[12]:       897       900       900       920       933       953       908       924       838       842       837       862       881       885       861       858 
dram[13]:       908       896       892       916       932       932       908       916       840       848       849       852       898       897       857       856 
dram[14]:       904       900       908       921       948       944       908       916       840       829       848       848       895       897       856       853 
dram[15]:       888       896       924       912       944       944       916       916       828       828       844       840       873       870       865       852 
dram[16]:       894       900       892       912       937       936       908       905       836       837       840       840       880       874       848       852 
dram[17]:       905       900       904       904       920       940       912       899       828       840       836       840       888       898       862       852 
dram[18]:       904       896       908       900       940       944       916       908       836       824       848       848       894       881       865       848 
dram[19]:       892       896       908       920       944       948       920       892       832       832       848       840       868       882       852       852 
dram[20]:       889       892       912       900       952       944       920       908       843       847       848       837       881       888       865       856 
dram[21]:       888       900       916       908       928       940       920       908       832       832       864       844       892       893       861       848 
dram[22]:       900       892       908       905       948       944       908       900       840       836       848       860       893       890       860       840 
dram[23]:       900       893       908       896       932       944       920       904       832       832       848       840       857       857       864       852 
total dram reads = 339746
bank skew: 956/824 = 1.16
chip skew: 14222/14079 = 1.01
number of total write accesses:
dram[0]:        31        31        32        34        45        38        52        52        47        48        48        48        47        47        40        40 
dram[1]:        30        36        33        32        41        42        54        50        48        48        47        48        48        48        40        39 
dram[2]:        31        32        33        38        42        41        52        51        48        48        48        47        48        47        40        38 
dram[3]:        33        32        33        36        43        42        50        52        48        47        48        46        45        48        39        39 
dram[4]:        33        31        33        34        41        41        53        50        48        48        48        48        48        47        39        39 
dram[5]:        30        32        33        34        45        45        50        53        48        48        48        48        48        47        39        39 
dram[6]:        33        30        35        33        45        45        48        50        48        46        48        46        47        46        39        39 
dram[7]:        33        32        35        38        46        43        51        51        48        48        47        48        48        47        40        38 
dram[8]:        33        31        33        34        41        42        51        53        48        48        47        48        47        48        38        40 
dram[9]:        31        36        34        34        44        45        49        53        48        48        47        46        47        47        41        40 
dram[10]:        30        32        34        36        45        47        49        52        47        48        48        48        48        47        40        39 
dram[11]:        29        29        35        35        45        43        52        50        48        47        48        48        48        46        38        38 
dram[12]:        32        33        33        38        41        46        49        54        48        48        48        48        48        48        39        38 
dram[13]:        35        32        31        37        41        41        49        53        48        48        48        48        48        48        39        38 
dram[14]:        34        33        35        38        45        44        49        53        48        47        48        48        48        48        38        37 
dram[15]:        30        32        39        36        44        44        51        53        47        47        48        47        47        47        40        37 
dram[16]:        31        33        31        36        42        42        49        50        48        47        48        47        48        48        36        37 
dram[17]:        34        33        34        34        38        44        50        50        47        48        46        47        48        48        39        37 
dram[18]:        34        32        35        33        43        44        51        53        47        45        47        48        48        48        40        36 
dram[19]:        31        32        35        38        44        45        54        49        48        48        48        48        47        48        37        37 
dram[20]:        30        31        36        33        46        44        54        53        48        48        48        47        48        48        40        38 
dram[21]:        30        33        37        35        40        43        53        53        48        47        48        48        47        47        39        36 
dram[22]:        33        31        35        34        45        44        51        51        48        48        48        48        48        47        39        34 
dram[23]:        33        31        35        32        41        44        52        52        48        48        47        47        46        46        40        37 
total dram writes = 16428
bank skew: 54/29 = 1.86
chip skew: 693/673 = 1.03
average mf latency per bank:
dram[0]:       1349      1383      1123      1173      1012      1013       845       877       803       712       706       668       650       645      1173      1068
dram[1]:       1556      1450      1260      1167       988       930       819       868       825       742       706       677       626       629      1110      1145
dram[2]:       1338      1473      1126      1149       897      1100       880       876       821       809       707       731       614       641      1120      1101
dram[3]:       1440      1439      1287      1093       975       996       789       848       730       735       638       677       621       649      1357      1065
dram[4]:       1342      1322      1252      1222       946       967       894       824       764       736       707       707       608       632      1224      1138
dram[5]:       1656      1335      1167      1174       881       974       897       851       717       702       674       681       607       618      1069      1170
dram[6]:       1354      1523      1284      1165      1040       970       816       806       833       727       638       668       610       613      1323      1115
dram[7]:       1430      1400      1273      1211       974       922       991       798       756       713       659       642       593       615      1701      1040
dram[8]:       1530      1530      1127      1124      1008       993       802       890       796       830       708       666       641       642      1315      1236
dram[9]:       1586      1373      1148      1355      1031       964       850       941       820       775       698       696       611       618      1172      1586
dram[10]:       1228      1477      1106      1327      1104       915       858       858       743       754       667       673       618       637      1072      1424
dram[11]:       1424      1438      1193      1163       982       997       857       821       755       738       722       643       626       576      1125      1150
dram[12]:       1285      1499      1194      1132       999       969       840       869       760       797       656       715       656       633      1340      1206
dram[13]:       1394      1492      1232      1082       998      1103       825       831       739       717       678       666       601       610      1203      1367
dram[14]:       1399      1360      1064      1151       939       938       812       834       760       805       665       696       622       609      1298      1380
dram[15]:       1312      1334      1108      1279       908       975       874       838       785       781       665       684       635       629      1175      1120
dram[16]:       1435      1333      1134      1199       921       986       850       801       792       793       677       629       612       625      1204      1413
dram[17]:       1409      1385      1162      1084      1004      1028       851       845       771       798       684       689       608       589      1180      1214
dram[18]:       1380      1409      1169      1085      1000      1009       848       766       747       787       672       659       599       646      1091      1158
dram[19]:       1343      1544      1127      1159       966      1040       921       831       825       755       684       710       624       598      1149      1196
dram[20]:       1614      1550      1162      1216      1017       949       881       843       766       777       723       697       645       620      1224      1140
dram[21]:       1288      1366      1096      1184      1062       997       849       845       774       783       671       673       600       649      1229      1326
dram[22]:       1363      1514      1174      1389       937       932       865       814       752       685       676       659       615       606      1170      1251
dram[23]:       1284      1391      1207      1216      1114       958       838       848       736       762       659       655       601       583      1091      1116
maximum mf latency per bank:
dram[0]:        643       897       745       860       985       869       579       676       866       911       609       674       993       801       693       562
dram[1]:        857      1122       863       914      1278       985      1066      1255      1151       853       949       747       898       905      1057       740
dram[2]:        654       562       574       670       676       710       734       577       828       529       652       836       703       577       595       606
dram[3]:        606       666       531       735       663       582       756       739       621       687       661       732      1501       545       811       545
dram[4]:        909       897       751       596      1099      1160       754       819      1186       871       744       689       874      1240       871       619
dram[5]:        720       817      1135       761       763       760      1014       877       933       935       992      1206       652       670       733       688
dram[6]:        745       626       760       808       802       743       750       788       779       662       638       618       727       881       965       817
dram[7]:        845       540       821       608       851       647       620       731       740       535       553       561       724       723       637       586
dram[8]:       1091      1114      1050      1032      1640       707      1041       719      1216       890       878       633      1200       991      1078       664
dram[9]:       1074       870      1069       785      1439      1121      1166       996      1056      1191      1148       876      1053       863      1105       657
dram[10]:        756       549       510       751       683       759       634       841       760       872       963       902       728      1045       773       643
dram[11]:        771       900       750       752       841       978       771       681       700       653       800       826      1183       684       578       667
dram[12]:       1214      1155       800      1262      1127      1317       746      1437      1337      1446       797      1425      1161      1283       729      1176
dram[13]:        929       937       857      1272       926       974       829       813       998       952       628       764       999       987       824       794
dram[14]:        809       664       611      1023       634       819       629       760       833       869       621       780       789       589       687       665
dram[15]:        638       745       605      1250       949      1444      1126       926      1155       890       665       670       946       840       676      1028
dram[16]:        941       892       836       671       736      1043       670       783      1036       900       839       693      1018       948      1015       824
dram[17]:        717       674       949       784       997       823       873       879      1078       648       785       734      1131       780       880       502
dram[18]:        805       643       853       693       620       590       685       871       690       581       618       579       657       753       604       636
dram[19]:        687       689       883      1837       862       906       813      1116       934       771       829       953      1158       891       746       648
dram[20]:       1025       941      1062       882       946      1123      1274      1066      1076      1013       892       801       942      1087       828       949
dram[21]:       1025       937       704       815       753      1167       668       883      1079      1162       655       892      1003      1111       667       917
dram[22]:        733       749       885       680       621       643       630      1059       569       681       563       727       734       647       571       607
dram[23]:        730       594       546       558       535       621       970       637       632       710       640       539       688       736       634       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220281 n_act=6816 n_pre=6800 n_ref_event=0 n_req=14797 n_rd=14117 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06765
n_activity=152789 dram_eff=0.1102
bk0: 903a 236354i bk1: 892a 236537i bk2: 896a 236256i bk3: 904a 236352i bk4: 948a 235954i bk5: 920a 235689i bk6: 920a 235526i bk7: 912a 235242i bk8: 838a 235116i bk9: 843a 233813i bk10: 836a 234259i bk11: 848a 234798i bk12: 864a 234247i bk13: 864a 233752i bk14: 864a 234699i bk15: 865a 235576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539434
Row_Buffer_Locality_read = 0.553092
Row_Buffer_Locality_write = 0.255882
Bank_Level_Parallism = 2.109638
Bank_Level_Parallism_Col = 1.756320
Bank_Level_Parallism_Ready = 1.399180
write_to_read_ratio_blp_rw_average = 0.089163
GrpLevelPara = 1.399935 

BW Util details:
bwutil = 0.067655 
total_CMD = 248867 
util_bw = 16837 
Wasted_Col = 57616 
Wasted_Row = 35755 
Idle = 138659 

BW Util Bottlenecks: 
RCDc_limit = 65227 
RCDWRc_limit = 2951 
WTRc_limit = 4868 
RTWc_limit = 10228 
CCDLc_limit = 6180 
rwq = 0 
CCDLc_limit_alone = 5039 
WTRc_limit_alone = 4320 
RTWc_limit_alone = 9635 

Commands details: 
total_CMD = 248867 
n_nop = 220281 
Read = 14117 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 6816 
n_pre = 6800 
n_ref = 0 
n_req = 14797 
total_req = 16837 

Dual Bus Interface Util: 
issued_total_row = 13616 
issued_total_col = 16837 
Row_Bus_Util =  0.054712 
CoL_Bus_Util = 0.067655 
Either_Row_CoL_Bus_Util = 0.114865 
Issued_on_Two_Bus_Simul_Util = 0.007502 
issued_two_Eff = 0.065312 
queue_avg = 0.932787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220202 n_act=6814 n_pre=6798 n_ref_event=0 n_req=14856 n_rd=14172 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06794
n_activity=152205 dram_eff=0.1111
bk0: 896a 235838i bk1: 905a 235471i bk2: 900a 235656i bk3: 897a 234904i bk4: 932a 235675i bk5: 936a 234968i bk6: 928a 233962i bk7: 904a 234430i bk8: 836a 235098i bk9: 836a 234249i bk10: 836a 234715i bk11: 848a 234312i bk12: 898a 234829i bk13: 896a 232997i bk14: 864a 235090i bk15: 860a 235595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541330
Row_Buffer_Locality_read = 0.552004
Row_Buffer_Locality_write = 0.320175
Bank_Level_Parallism = 2.168585
Bank_Level_Parallism_Col = 1.841565
Bank_Level_Parallism_Ready = 1.496747
write_to_read_ratio_blp_rw_average = 0.086419
GrpLevelPara = 1.415012 

BW Util details:
bwutil = 0.067940 
total_CMD = 248867 
util_bw = 16908 
Wasted_Col = 57546 
Wasted_Row = 35728 
Idle = 138685 

BW Util Bottlenecks: 
RCDc_limit = 65589 
RCDWRc_limit = 2524 
WTRc_limit = 5175 
RTWc_limit = 10444 
CCDLc_limit = 6387 
rwq = 0 
CCDLc_limit_alone = 5063 
WTRc_limit_alone = 4544 
RTWc_limit_alone = 9751 

Commands details: 
total_CMD = 248867 
n_nop = 220202 
Read = 14172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6814 
n_pre = 6798 
n_ref = 0 
n_req = 14856 
total_req = 16908 

Dual Bus Interface Util: 
issued_total_row = 13612 
issued_total_col = 16908 
Row_Bus_Util =  0.054696 
CoL_Bus_Util = 0.067940 
Either_Row_CoL_Bus_Util = 0.115182 
Issued_on_Two_Bus_Simul_Util = 0.007454 
issued_two_Eff = 0.064713 
queue_avg = 1.176150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219683 n_act=7106 n_pre=7090 n_ref_event=0 n_req=14872 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.068
n_activity=153017 dram_eff=0.1106
bk0: 900a 235807i bk1: 896a 236223i bk2: 903a 235597i bk3: 920a 234420i bk4: 936a 236052i bk5: 933a 233848i bk6: 924a 234038i bk7: 908a 234284i bk8: 840a 234722i bk9: 840a 233383i bk10: 845a 234284i bk11: 848a 235130i bk12: 897a 233853i bk13: 877a 234080i bk14: 865a 234536i bk15: 856a 235771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522189
Row_Buffer_Locality_read = 0.537778
Row_Buffer_Locality_write = 0.198830
Bank_Level_Parallism = 2.153557
Bank_Level_Parallism_Col = 1.760716
Bank_Level_Parallism_Ready = 1.355058
write_to_read_ratio_blp_rw_average = 0.093283
GrpLevelPara = 1.414495 

BW Util details:
bwutil = 0.068004 
total_CMD = 248867 
util_bw = 16924 
Wasted_Col = 59366 
Wasted_Row = 35486 
Idle = 137091 

BW Util Bottlenecks: 
RCDc_limit = 67997 
RCDWRc_limit = 2994 
WTRc_limit = 4954 
RTWc_limit = 12012 
CCDLc_limit = 6480 
rwq = 0 
CCDLc_limit_alone = 5170 
WTRc_limit_alone = 4342 
RTWc_limit_alone = 11314 

Commands details: 
total_CMD = 248867 
n_nop = 219683 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7106 
n_pre = 7090 
n_ref = 0 
n_req = 14872 
total_req = 16924 

Dual Bus Interface Util: 
issued_total_row = 14196 
issued_total_col = 16924 
Row_Bus_Util =  0.057043 
CoL_Bus_Util = 0.068004 
Either_Row_CoL_Bus_Util = 0.117267 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.066338 
queue_avg = 0.818968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.818968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219795 n_act=7047 n_pre=7031 n_ref_event=0 n_req=14783 n_rd=14102 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.06761
n_activity=153526 dram_eff=0.1096
bk0: 904a 235677i bk1: 896a 235402i bk2: 900a 235842i bk3: 912a 235358i bk4: 940a 234643i bk5: 936a 234942i bk6: 912a 234098i bk7: 912a 235002i bk8: 832a 235393i bk9: 828a 234845i bk10: 840a 235122i bk11: 840a 234986i bk12: 869a 234915i bk13: 861a 234091i bk14: 860a 235080i bk15: 860a 235415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523304
Row_Buffer_Locality_read = 0.536874
Row_Buffer_Locality_write = 0.242291
Bank_Level_Parallism = 2.105374
Bank_Level_Parallism_Col = 1.729764
Bank_Level_Parallism_Ready = 1.348627
write_to_read_ratio_blp_rw_average = 0.088884
GrpLevelPara = 1.408529 

BW Util details:
bwutil = 0.067610 
total_CMD = 248867 
util_bw = 16826 
Wasted_Col = 59064 
Wasted_Row = 36130 
Idle = 136847 

BW Util Bottlenecks: 
RCDc_limit = 67634 
RCDWRc_limit = 3033 
WTRc_limit = 4919 
RTWc_limit = 10531 
CCDLc_limit = 6467 
rwq = 0 
CCDLc_limit_alone = 5229 
WTRc_limit_alone = 4316 
RTWc_limit_alone = 9896 

Commands details: 
total_CMD = 248867 
n_nop = 219795 
Read = 14102 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 14783 
total_req = 16826 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 16826 
Row_Bus_Util =  0.056568 
CoL_Bus_Util = 0.067610 
Either_Row_CoL_Bus_Util = 0.116817 
Issued_on_Two_Bus_Simul_Util = 0.007361 
issued_two_Eff = 0.063016 
queue_avg = 0.783720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220201 n_act=6850 n_pre=6834 n_ref_event=0 n_req=14812 n_rd=14131 n_rd_L2_A=0 n_write=0 n_wr_bk=2721 bw_util=0.06771
n_activity=151386 dram_eff=0.1113
bk0: 904a 235216i bk1: 892a 236113i bk2: 900a 236210i bk3: 905a 235696i bk4: 932a 236079i bk5: 932a 234365i bk6: 922a 233952i bk7: 905a 234652i bk8: 838a 234223i bk9: 842a 234860i bk10: 840a 234104i bk11: 840a 234406i bk12: 888a 235267i bk13: 870a 233630i bk14: 860a 235296i bk15: 861a 235073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537537
Row_Buffer_Locality_read = 0.551058
Row_Buffer_Locality_write = 0.256975
Bank_Level_Parallism = 2.167750
Bank_Level_Parallism_Col = 1.815280
Bank_Level_Parallism_Ready = 1.453893
write_to_read_ratio_blp_rw_average = 0.090204
GrpLevelPara = 1.413604 

BW Util details:
bwutil = 0.067715 
total_CMD = 248867 
util_bw = 16852 
Wasted_Col = 57255 
Wasted_Row = 35473 
Idle = 139287 

BW Util Bottlenecks: 
RCDc_limit = 65517 
RCDWRc_limit = 2801 
WTRc_limit = 5086 
RTWc_limit = 10969 
CCDLc_limit = 6637 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 4464 
RTWc_limit_alone = 10269 

Commands details: 
total_CMD = 248867 
n_nop = 220201 
Read = 14131 
Write = 0 
L2_Alloc = 0 
L2_WB = 2721 
n_act = 6850 
n_pre = 6834 
n_ref = 0 
n_req = 14812 
total_req = 16852 

Dual Bus Interface Util: 
issued_total_row = 13684 
issued_total_col = 16852 
Row_Bus_Util =  0.054985 
CoL_Bus_Util = 0.067715 
Either_Row_CoL_Bus_Util = 0.115186 
Issued_on_Two_Bus_Simul_Util = 0.007514 
issued_two_Eff = 0.065234 
queue_avg = 1.067827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220059 n_act=6851 n_pre=6835 n_ref_event=0 n_req=14882 n_rd=14195 n_rd_L2_A=0 n_write=0 n_wr_bk=2748 bw_util=0.06808
n_activity=151063 dram_eff=0.1122
bk0: 889a 236842i bk1: 897a 235792i bk2: 900a 234447i bk3: 904a 235280i bk4: 949a 235377i bk5: 948a 235319i bk6: 912a 235229i bk7: 916a 234290i bk8: 832a 235024i bk9: 832a 235488i bk10: 856a 234516i bk11: 852a 234568i bk12: 898a 233537i bk13: 889a 234599i bk14: 860a 235526i bk15: 861a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539645
Row_Buffer_Locality_read = 0.553153
Row_Buffer_Locality_write = 0.260553
Bank_Level_Parallism = 2.149181
Bank_Level_Parallism_Col = 1.793171
Bank_Level_Parallism_Ready = 1.409904
write_to_read_ratio_blp_rw_average = 0.094877
GrpLevelPara = 1.413840 

BW Util details:
bwutil = 0.068081 
total_CMD = 248867 
util_bw = 16943 
Wasted_Col = 57504 
Wasted_Row = 35245 
Idle = 139175 

BW Util Bottlenecks: 
RCDc_limit = 65420 
RCDWRc_limit = 2868 
WTRc_limit = 4813 
RTWc_limit = 11626 
CCDLc_limit = 6675 
rwq = 0 
CCDLc_limit_alone = 5343 
WTRc_limit_alone = 4303 
RTWc_limit_alone = 10804 

Commands details: 
total_CMD = 248867 
n_nop = 220059 
Read = 14195 
Write = 0 
L2_Alloc = 0 
L2_WB = 2748 
n_act = 6851 
n_pre = 6835 
n_ref = 0 
n_req = 14882 
total_req = 16943 

Dual Bus Interface Util: 
issued_total_row = 13686 
issued_total_col = 16943 
Row_Bus_Util =  0.054993 
CoL_Bus_Util = 0.068081 
Either_Row_CoL_Bus_Util = 0.115757 
Issued_on_Two_Bus_Simul_Util = 0.007317 
issued_two_Eff = 0.063212 
queue_avg = 0.956865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219919 n_act=6973 n_pre=6957 n_ref_event=0 n_req=14829 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06776
n_activity=151866 dram_eff=0.111
bk0: 900a 235818i bk1: 888a 236263i bk2: 908a 234572i bk3: 900a 235564i bk4: 948a 234573i bk5: 948a 234330i bk6: 904a 234043i bk7: 904a 233518i bk8: 840a 234048i bk9: 824a 235320i bk10: 852a 234324i bk11: 836a 235057i bk12: 889a 234741i bk13: 889a 234403i bk14: 861a 235895i bk15: 860a 234096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529773
Row_Buffer_Locality_read = 0.543495
Row_Buffer_Locality_write = 0.243363
Bank_Level_Parallism = 2.167723
Bank_Level_Parallism_Col = 1.798120
Bank_Level_Parallism_Ready = 1.416533
write_to_read_ratio_blp_rw_average = 0.089054
GrpLevelPara = 1.420571 

BW Util details:
bwutil = 0.067759 
total_CMD = 248867 
util_bw = 16863 
Wasted_Col = 58354 
Wasted_Row = 35561 
Idle = 138089 

BW Util Bottlenecks: 
RCDc_limit = 66786 
RCDWRc_limit = 2931 
WTRc_limit = 4492 
RTWc_limit = 12377 
CCDLc_limit = 6550 
rwq = 0 
CCDLc_limit_alone = 5304 
WTRc_limit_alone = 3953 
RTWc_limit_alone = 11670 

Commands details: 
total_CMD = 248867 
n_nop = 219919 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6973 
n_pre = 6957 
n_ref = 0 
n_req = 14829 
total_req = 16863 

Dual Bus Interface Util: 
issued_total_row = 13930 
issued_total_col = 16863 
Row_Bus_Util =  0.055974 
CoL_Bus_Util = 0.067759 
Either_Row_CoL_Bus_Util = 0.116319 
Issued_on_Two_Bus_Simul_Util = 0.007414 
issued_two_Eff = 0.063735 
queue_avg = 0.936404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936404
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220258 n_act=6858 n_pre=6842 n_ref_event=0 n_req=14843 n_rd=14150 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.068
n_activity=151320 dram_eff=0.1118
bk0: 900a 235598i bk1: 896a 236033i bk2: 908a 234397i bk3: 920a 235240i bk4: 952a 234321i bk5: 940a 235620i bk6: 916a 234614i bk7: 912a 234310i bk8: 840a 235101i bk9: 836a 235499i bk10: 832a 234797i bk11: 845a 234148i bk12: 872a 234616i bk13: 865a 234831i bk14: 864a 235077i bk15: 852a 236300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537964
Row_Buffer_Locality_read = 0.552085
Row_Buffer_Locality_write = 0.249639
Bank_Level_Parallism = 2.166198
Bank_Level_Parallism_Col = 1.807332
Bank_Level_Parallism_Ready = 1.418863
write_to_read_ratio_blp_rw_average = 0.093859
GrpLevelPara = 1.429012 

BW Util details:
bwutil = 0.067996 
total_CMD = 248867 
util_bw = 16922 
Wasted_Col = 56832 
Wasted_Row = 35291 
Idle = 139822 

BW Util Bottlenecks: 
RCDc_limit = 64834 
RCDWRc_limit = 2955 
WTRc_limit = 4697 
RTWc_limit = 11758 
CCDLc_limit = 6543 
rwq = 0 
CCDLc_limit_alone = 5329 
WTRc_limit_alone = 4174 
RTWc_limit_alone = 11067 

Commands details: 
total_CMD = 248867 
n_nop = 220258 
Read = 14150 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6858 
n_pre = 6842 
n_ref = 0 
n_req = 14843 
total_req = 16922 

Dual Bus Interface Util: 
issued_total_row = 13700 
issued_total_col = 16922 
Row_Bus_Util =  0.055049 
CoL_Bus_Util = 0.067996 
Either_Row_CoL_Bus_Util = 0.114957 
Issued_on_Two_Bus_Simul_Util = 0.008089 
issued_two_Eff = 0.070362 
queue_avg = 0.891090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89109
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220166 n_act=6894 n_pre=6878 n_ref_event=0 n_req=14822 n_rd=14140 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.06778
n_activity=150967 dram_eff=0.1117
bk0: 901a 235542i bk1: 892a 236059i bk2: 900a 235793i bk3: 905a 236284i bk4: 932a 235946i bk5: 936a 234834i bk6: 916a 235162i bk7: 916a 233845i bk8: 842a 234087i bk9: 843a 234209i bk10: 837a 234019i bk11: 832a 234731i bk12: 883a 234372i bk13: 885a 233608i bk14: 856a 235428i bk15: 864a 235557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534881
Row_Buffer_Locality_read = 0.547949
Row_Buffer_Locality_write = 0.263930
Bank_Level_Parallism = 2.171133
Bank_Level_Parallism_Col = 1.808637
Bank_Level_Parallism_Ready = 1.419789
write_to_read_ratio_blp_rw_average = 0.090440
GrpLevelPara = 1.425969 

BW Util details:
bwutil = 0.067779 
total_CMD = 248867 
util_bw = 16868 
Wasted_Col = 57253 
Wasted_Row = 35139 
Idle = 139607 

BW Util Bottlenecks: 
RCDc_limit = 65676 
RCDWRc_limit = 2797 
WTRc_limit = 5083 
RTWc_limit = 11011 
CCDLc_limit = 6593 
rwq = 0 
CCDLc_limit_alone = 5249 
WTRc_limit_alone = 4470 
RTWc_limit_alone = 10280 

Commands details: 
total_CMD = 248867 
n_nop = 220166 
Read = 14140 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 6894 
n_pre = 6878 
n_ref = 0 
n_req = 14822 
total_req = 16868 

Dual Bus Interface Util: 
issued_total_row = 13772 
issued_total_col = 16868 
Row_Bus_Util =  0.055339 
CoL_Bus_Util = 0.067779 
Either_Row_CoL_Bus_Util = 0.115327 
Issued_on_Two_Bus_Simul_Util = 0.007791 
issued_two_Eff = 0.067559 
queue_avg = 0.992241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.992241
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219968 n_act=6936 n_pre=6920 n_ref_event=0 n_req=14912 n_rd=14222 n_rd_L2_A=0 n_write=0 n_wr_bk=2757 bw_util=0.06823
n_activity=152942 dram_eff=0.111
bk0: 892a 235012i bk1: 912a 235344i bk2: 904a 234355i bk3: 904a 236129i bk4: 944a 234510i bk5: 949a 234644i bk6: 909a 234520i bk7: 920a 233930i bk8: 836a 235096i bk9: 836a 234673i bk10: 844a 233951i bk11: 856a 234329i bk12: 893a 234313i bk13: 893a 234427i bk14: 866a 235320i bk15: 864a 234673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534871
Row_Buffer_Locality_read = 0.546337
Row_Buffer_Locality_write = 0.298551
Bank_Level_Parallism = 2.168287
Bank_Level_Parallism_Col = 1.825169
Bank_Level_Parallism_Ready = 1.485070
write_to_read_ratio_blp_rw_average = 0.086709
GrpLevelPara = 1.412849 

BW Util details:
bwutil = 0.068225 
total_CMD = 248867 
util_bw = 16979 
Wasted_Col = 58168 
Wasted_Row = 36258 
Idle = 137462 

BW Util Bottlenecks: 
RCDc_limit = 66302 
RCDWRc_limit = 2593 
WTRc_limit = 4287 
RTWc_limit = 10852 
CCDLc_limit = 6462 
rwq = 0 
CCDLc_limit_alone = 5275 
WTRc_limit_alone = 3805 
RTWc_limit_alone = 10147 

Commands details: 
total_CMD = 248867 
n_nop = 219968 
Read = 14222 
Write = 0 
L2_Alloc = 0 
L2_WB = 2757 
n_act = 6936 
n_pre = 6920 
n_ref = 0 
n_req = 14912 
total_req = 16979 

Dual Bus Interface Util: 
issued_total_row = 13856 
issued_total_col = 16979 
Row_Bus_Util =  0.055676 
CoL_Bus_Util = 0.068225 
Either_Row_CoL_Bus_Util = 0.116122 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.066992 
queue_avg = 1.160632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16063
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220070 n_act=6908 n_pre=6892 n_ref_event=0 n_req=14901 n_rd=14211 n_rd_L2_A=0 n_write=0 n_wr_bk=2757 bw_util=0.06818
n_activity=152609 dram_eff=0.1112
bk0: 889a 236093i bk1: 896a 236909i bk2: 904a 235304i bk3: 913a 235695i bk4: 949a 234772i bk5: 956a 234181i bk6: 908a 232985i bk7: 916a 234378i bk8: 832a 234526i bk9: 833a 233614i bk10: 844a 234134i bk11: 860a 234535i bk12: 898a 234300i bk13: 889a 234190i bk14: 864a 234643i bk15: 860a 235563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536407
Row_Buffer_Locality_read = 0.550067
Row_Buffer_Locality_write = 0.255072
Bank_Level_Parallism = 2.184367
Bank_Level_Parallism_Col = 1.838305
Bank_Level_Parallism_Ready = 1.492103
write_to_read_ratio_blp_rw_average = 0.086223
GrpLevelPara = 1.426755 

BW Util details:
bwutil = 0.068181 
total_CMD = 248867 
util_bw = 16968 
Wasted_Col = 57579 
Wasted_Row = 35760 
Idle = 138560 

BW Util Bottlenecks: 
RCDc_limit = 65807 
RCDWRc_limit = 2762 
WTRc_limit = 4737 
RTWc_limit = 11333 
CCDLc_limit = 6495 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4198 
RTWc_limit_alone = 10609 

Commands details: 
total_CMD = 248867 
n_nop = 220070 
Read = 14211 
Write = 0 
L2_Alloc = 0 
L2_WB = 2757 
n_act = 6908 
n_pre = 6892 
n_ref = 0 
n_req = 14901 
total_req = 16968 

Dual Bus Interface Util: 
issued_total_row = 13800 
issued_total_col = 16968 
Row_Bus_Util =  0.055451 
CoL_Bus_Util = 0.068181 
Either_Row_CoL_Bus_Util = 0.115712 
Issued_on_Two_Bus_Simul_Util = 0.007920 
issued_two_Eff = 0.068445 
queue_avg = 1.002483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00248
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219925 n_act=7040 n_pre=7024 n_ref_event=0 n_req=14783 n_rd=14104 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.06759
n_activity=153073 dram_eff=0.1099
bk0: 884a 236404i bk1: 886a 236005i bk2: 908a 234482i bk3: 908a 235912i bk4: 948a 234929i bk5: 940a 234728i bk6: 924a 233940i bk7: 904a 234724i bk8: 832a 235002i bk9: 828a 234309i bk10: 840a 233946i bk11: 848a 233969i bk12: 882a 233612i bk13: 860a 233899i bk14: 856a 235775i bk15: 856a 234642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523777
Row_Buffer_Locality_read = 0.536869
Row_Buffer_Locality_write = 0.251841
Bank_Level_Parallism = 2.156389
Bank_Level_Parallism_Col = 1.781678
Bank_Level_Parallism_Ready = 1.382699
write_to_read_ratio_blp_rw_average = 0.087050
GrpLevelPara = 1.410668 

BW Util details:
bwutil = 0.067586 
total_CMD = 248867 
util_bw = 16820 
Wasted_Col = 58793 
Wasted_Row = 35859 
Idle = 137395 

BW Util Bottlenecks: 
RCDc_limit = 67497 
RCDWRc_limit = 2840 
WTRc_limit = 4864 
RTWc_limit = 11249 
CCDLc_limit = 6522 
rwq = 0 
CCDLc_limit_alone = 5245 
WTRc_limit_alone = 4291 
RTWc_limit_alone = 10545 

Commands details: 
total_CMD = 248867 
n_nop = 219925 
Read = 14104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 7040 
n_pre = 7024 
n_ref = 0 
n_req = 14783 
total_req = 16820 

Dual Bus Interface Util: 
issued_total_row = 14064 
issued_total_col = 16820 
Row_Bus_Util =  0.056512 
CoL_Bus_Util = 0.067586 
Either_Row_CoL_Bus_Util = 0.116295 
Issued_on_Two_Bus_Simul_Util = 0.007803 
issued_two_Eff = 0.067100 
queue_avg = 0.920741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.920741
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220172 n_act=6852 n_pre=6836 n_ref_event=0 n_req=14890 n_rd=14199 n_rd_L2_A=0 n_write=0 n_wr_bk=2761 bw_util=0.06815
n_activity=151739 dram_eff=0.1118
bk0: 897a 236195i bk1: 900a 236590i bk2: 900a 234996i bk3: 920a 235305i bk4: 933a 235474i bk5: 953a 234306i bk6: 908a 234620i bk7: 924a 233635i bk8: 838a 234311i bk9: 842a 234452i bk10: 837a 234075i bk11: 862a 233689i bk12: 881a 234336i bk13: 885a 234777i bk14: 861a 234840i bk15: 858a 235271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539825
Row_Buffer_Locality_read = 0.550743
Row_Buffer_Locality_write = 0.315485
Bank_Level_Parallism = 2.189677
Bank_Level_Parallism_Col = 1.843297
Bank_Level_Parallism_Ready = 1.469104
write_to_read_ratio_blp_rw_average = 0.085112
GrpLevelPara = 1.427610 

BW Util details:
bwutil = 0.068149 
total_CMD = 248867 
util_bw = 16960 
Wasted_Col = 57105 
Wasted_Row = 35490 
Idle = 139312 

BW Util Bottlenecks: 
RCDc_limit = 65401 
RCDWRc_limit = 2605 
WTRc_limit = 4814 
RTWc_limit = 11170 
CCDLc_limit = 6369 
rwq = 0 
CCDLc_limit_alone = 5109 
WTRc_limit_alone = 4255 
RTWc_limit_alone = 10469 

Commands details: 
total_CMD = 248867 
n_nop = 220172 
Read = 14199 
Write = 0 
L2_Alloc = 0 
L2_WB = 2761 
n_act = 6852 
n_pre = 6836 
n_ref = 0 
n_req = 14890 
total_req = 16960 

Dual Bus Interface Util: 
issued_total_row = 13688 
issued_total_col = 16960 
Row_Bus_Util =  0.055001 
CoL_Bus_Util = 0.068149 
Either_Row_CoL_Bus_Util = 0.115303 
Issued_on_Two_Bus_Simul_Util = 0.007848 
issued_two_Eff = 0.068061 
queue_avg = 1.194952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19495
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220080 n_act=6890 n_pre=6874 n_ref_event=0 n_req=14881 n_rd=14197 n_rd_L2_A=0 n_write=0 n_wr_bk=2733 bw_util=0.06803
n_activity=150666 dram_eff=0.1124
bk0: 908a 235172i bk1: 896a 235195i bk2: 892a 235207i bk3: 916a 235281i bk4: 932a 235024i bk5: 932a 234551i bk6: 908a 235335i bk7: 916a 234171i bk8: 840a 234607i bk9: 848a 235055i bk10: 849a 234554i bk11: 852a 234442i bk12: 898a 233414i bk13: 897a 233738i bk14: 857a 235241i bk15: 856a 235033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536994
Row_Buffer_Locality_read = 0.549694
Row_Buffer_Locality_write = 0.273392
Bank_Level_Parallism = 2.205545
Bank_Level_Parallism_Col = 1.856029
Bank_Level_Parallism_Ready = 1.492262
write_to_read_ratio_blp_rw_average = 0.085700
GrpLevelPara = 1.429705 

BW Util details:
bwutil = 0.068028 
total_CMD = 248867 
util_bw = 16930 
Wasted_Col = 57112 
Wasted_Row = 35107 
Idle = 139718 

BW Util Bottlenecks: 
RCDc_limit = 65666 
RCDWRc_limit = 2726 
WTRc_limit = 4421 
RTWc_limit = 11781 
CCDLc_limit = 6432 
rwq = 0 
CCDLc_limit_alone = 5178 
WTRc_limit_alone = 3861 
RTWc_limit_alone = 11087 

Commands details: 
total_CMD = 248867 
n_nop = 220080 
Read = 14197 
Write = 0 
L2_Alloc = 0 
L2_WB = 2733 
n_act = 6890 
n_pre = 6874 
n_ref = 0 
n_req = 14881 
total_req = 16930 

Dual Bus Interface Util: 
issued_total_row = 13764 
issued_total_col = 16930 
Row_Bus_Util =  0.055307 
CoL_Bus_Util = 0.068028 
Either_Row_CoL_Bus_Util = 0.115672 
Issued_on_Two_Bus_Simul_Util = 0.007663 
issued_two_Eff = 0.066245 
queue_avg = 1.102983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10298
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219602 n_act=7108 n_pre=7092 n_ref_event=0 n_req=14908 n_rd=14215 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06826
n_activity=153152 dram_eff=0.1109
bk0: 904a 236203i bk1: 900a 234983i bk2: 908a 234692i bk3: 921a 234645i bk4: 948a 235076i bk5: 944a 234681i bk6: 908a 235116i bk7: 916a 234742i bk8: 840a 233448i bk9: 829a 233756i bk10: 848a 233889i bk11: 848a 234246i bk12: 895a 234811i bk13: 897a 233794i bk14: 856a 235373i bk15: 853a 235022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523209
Row_Buffer_Locality_read = 0.537038
Row_Buffer_Locality_write = 0.239538
Bank_Level_Parallism = 2.166960
Bank_Level_Parallism_Col = 1.790372
Bank_Level_Parallism_Ready = 1.369518
write_to_read_ratio_blp_rw_average = 0.091491
GrpLevelPara = 1.433974 

BW Util details:
bwutil = 0.068257 
total_CMD = 248867 
util_bw = 16987 
Wasted_Col = 59008 
Wasted_Row = 35822 
Idle = 137050 

BW Util Bottlenecks: 
RCDc_limit = 67944 
RCDWRc_limit = 2898 
WTRc_limit = 4835 
RTWc_limit = 11869 
CCDLc_limit = 6515 
rwq = 0 
CCDLc_limit_alone = 5248 
WTRc_limit_alone = 4365 
RTWc_limit_alone = 11072 

Commands details: 
total_CMD = 248867 
n_nop = 219602 
Read = 14215 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7108 
n_pre = 7092 
n_ref = 0 
n_req = 14908 
total_req = 16987 

Dual Bus Interface Util: 
issued_total_row = 14200 
issued_total_col = 16987 
Row_Bus_Util =  0.057059 
CoL_Bus_Util = 0.068257 
Either_Row_CoL_Bus_Util = 0.117593 
Issued_on_Two_Bus_Simul_Util = 0.007723 
issued_two_Eff = 0.065676 
queue_avg = 0.880647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880647
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219892 n_act=6962 n_pre=6946 n_ref_event=0 n_req=14829 n_rd=14140 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06789
n_activity=152183 dram_eff=0.111
bk0: 888a 236491i bk1: 896a 235852i bk2: 924a 235160i bk3: 912a 235638i bk4: 944a 235021i bk5: 944a 235644i bk6: 916a 234579i bk7: 916a 234712i bk8: 828a 234105i bk9: 828a 233744i bk10: 844a 234368i bk11: 840a 233675i bk12: 873a 233425i bk13: 870a 234095i bk14: 865a 234886i bk15: 852a 234567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530515
Row_Buffer_Locality_read = 0.542928
Row_Buffer_Locality_write = 0.275762
Bank_Level_Parallism = 2.179995
Bank_Level_Parallism_Col = 1.819174
Bank_Level_Parallism_Ready = 1.428859
write_to_read_ratio_blp_rw_average = 0.089570
GrpLevelPara = 1.427162 

BW Util details:
bwutil = 0.067892 
total_CMD = 248867 
util_bw = 16896 
Wasted_Col = 57951 
Wasted_Row = 35584 
Idle = 138436 

BW Util Bottlenecks: 
RCDc_limit = 66710 
RCDWRc_limit = 2854 
WTRc_limit = 4599 
RTWc_limit = 12061 
CCDLc_limit = 6658 
rwq = 0 
CCDLc_limit_alone = 5303 
WTRc_limit_alone = 4036 
RTWc_limit_alone = 11269 

Commands details: 
total_CMD = 248867 
n_nop = 219892 
Read = 14140 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6962 
n_pre = 6946 
n_ref = 0 
n_req = 14829 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 13908 
issued_total_col = 16896 
Row_Bus_Util =  0.055885 
CoL_Bus_Util = 0.067892 
Either_Row_CoL_Bus_Util = 0.116428 
Issued_on_Two_Bus_Simul_Util = 0.007349 
issued_two_Eff = 0.063123 
queue_avg = 0.991417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.991417
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220384 n_act=6796 n_pre=6780 n_ref_event=0 n_req=14764 n_rd=14091 n_rd_L2_A=0 n_write=0 n_wr_bk=2689 bw_util=0.06743
n_activity=150610 dram_eff=0.1114
bk0: 894a 237025i bk1: 900a 235365i bk2: 892a 235935i bk3: 912a 236311i bk4: 937a 234874i bk5: 936a 234443i bk6: 908a 234967i bk7: 905a 234860i bk8: 836a 234697i bk9: 837a 234696i bk10: 840a 234244i bk11: 840a 233811i bk12: 880a 233481i bk13: 874a 234629i bk14: 848a 235792i bk15: 852a 235547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539691
Row_Buffer_Locality_read = 0.553119
Row_Buffer_Locality_write = 0.258544
Bank_Level_Parallism = 2.189306
Bank_Level_Parallism_Col = 1.820940
Bank_Level_Parallism_Ready = 1.443325
write_to_read_ratio_blp_rw_average = 0.093039
GrpLevelPara = 1.430175 

BW Util details:
bwutil = 0.067426 
total_CMD = 248867 
util_bw = 16780 
Wasted_Col = 56684 
Wasted_Row = 34314 
Idle = 141089 

BW Util Bottlenecks: 
RCDc_limit = 64887 
RCDWRc_limit = 2841 
WTRc_limit = 4730 
RTWc_limit = 11984 
CCDLc_limit = 6499 
rwq = 0 
CCDLc_limit_alone = 5161 
WTRc_limit_alone = 4187 
RTWc_limit_alone = 11189 

Commands details: 
total_CMD = 248867 
n_nop = 220384 
Read = 14091 
Write = 0 
L2_Alloc = 0 
L2_WB = 2689 
n_act = 6796 
n_pre = 6780 
n_ref = 0 
n_req = 14764 
total_req = 16780 

Dual Bus Interface Util: 
issued_total_row = 13576 
issued_total_col = 16780 
Row_Bus_Util =  0.054551 
CoL_Bus_Util = 0.067426 
Either_Row_CoL_Bus_Util = 0.114451 
Issued_on_Two_Bus_Simul_Util = 0.007526 
issued_two_Eff = 0.065759 
queue_avg = 0.936030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.93603
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220086 n_act=6926 n_pre=6910 n_ref_event=0 n_req=14805 n_rd=14128 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.06765
n_activity=153122 dram_eff=0.11
bk0: 905a 235181i bk1: 900a 235444i bk2: 904a 235884i bk3: 904a 236518i bk4: 920a 235190i bk5: 940a 234424i bk6: 912a 234442i bk7: 899a 235078i bk8: 828a 234472i bk9: 840a 234291i bk10: 836a 234765i bk11: 840a 234348i bk12: 888a 233567i bk13: 898a 234640i bk14: 862a 235637i bk15: 852a 235185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532185
Row_Buffer_Locality_read = 0.545088
Row_Buffer_Locality_write = 0.262925
Bank_Level_Parallism = 2.142338
Bank_Level_Parallism_Col = 1.783827
Bank_Level_Parallism_Ready = 1.405619
write_to_read_ratio_blp_rw_average = 0.089585
GrpLevelPara = 1.410340 

BW Util details:
bwutil = 0.067651 
total_CMD = 248867 
util_bw = 16836 
Wasted_Col = 58107 
Wasted_Row = 35969 
Idle = 137955 

BW Util Bottlenecks: 
RCDc_limit = 66386 
RCDWRc_limit = 2772 
WTRc_limit = 4687 
RTWc_limit = 11363 
CCDLc_limit = 6628 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 4104 
RTWc_limit_alone = 10664 

Commands details: 
total_CMD = 248867 
n_nop = 220086 
Read = 14128 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 6926 
n_pre = 6910 
n_ref = 0 
n_req = 14805 
total_req = 16836 

Dual Bus Interface Util: 
issued_total_row = 13836 
issued_total_col = 16836 
Row_Bus_Util =  0.055596 
CoL_Bus_Util = 0.067651 
Either_Row_CoL_Bus_Util = 0.115648 
Issued_on_Two_Bus_Simul_Util = 0.007598 
issued_two_Eff = 0.065703 
queue_avg = 0.932518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932518
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219809 n_act=7026 n_pre=7010 n_ref_event=0 n_req=14844 n_rd=14160 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06789
n_activity=151155 dram_eff=0.1118
bk0: 904a 235126i bk1: 896a 235324i bk2: 908a 236119i bk3: 900a 236215i bk4: 940a 233605i bk5: 944a 234273i bk6: 916a 234323i bk7: 908a 233644i bk8: 836a 234295i bk9: 824a 235763i bk10: 848a 234669i bk11: 848a 235013i bk12: 894a 233513i bk13: 881a 234604i bk14: 865a 234562i bk15: 848a 235500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526677
Row_Buffer_Locality_read = 0.540607
Row_Buffer_Locality_write = 0.238304
Bank_Level_Parallism = 2.182512
Bank_Level_Parallism_Col = 1.790992
Bank_Level_Parallism_Ready = 1.400923
write_to_read_ratio_blp_rw_average = 0.091748
GrpLevelPara = 1.421364 

BW Util details:
bwutil = 0.067892 
total_CMD = 248867 
util_bw = 16896 
Wasted_Col = 58190 
Wasted_Row = 34956 
Idle = 138825 

BW Util Bottlenecks: 
RCDc_limit = 67054 
RCDWRc_limit = 2967 
WTRc_limit = 4857 
RTWc_limit = 11747 
CCDLc_limit = 6580 
rwq = 0 
CCDLc_limit_alone = 5269 
WTRc_limit_alone = 4289 
RTWc_limit_alone = 11004 

Commands details: 
total_CMD = 248867 
n_nop = 219809 
Read = 14160 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7026 
n_pre = 7010 
n_ref = 0 
n_req = 14844 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 14036 
issued_total_col = 16896 
Row_Bus_Util =  0.056400 
CoL_Bus_Util = 0.067892 
Either_Row_CoL_Bus_Util = 0.116761 
Issued_on_Two_Bus_Simul_Util = 0.007530 
issued_two_Eff = 0.064492 
queue_avg = 0.876376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876376
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219983 n_act=6932 n_pre=6916 n_ref_event=0 n_req=14815 n_rd=14126 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06784
n_activity=152562 dram_eff=0.1107
bk0: 892a 234836i bk1: 896a 235494i bk2: 908a 235642i bk3: 920a 235655i bk4: 944a 234252i bk5: 948a 233884i bk6: 920a 234292i bk7: 892a 235014i bk8: 832a 234452i bk9: 832a 234416i bk10: 848a 234708i bk11: 840a 234894i bk12: 868a 233035i bk13: 882a 234333i bk14: 852a 235535i bk15: 852a 235718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532096
Row_Buffer_Locality_read = 0.544882
Row_Buffer_Locality_write = 0.269956
Bank_Level_Parallism = 2.171488
Bank_Level_Parallism_Col = 1.813484
Bank_Level_Parallism_Ready = 1.419441
write_to_read_ratio_blp_rw_average = 0.091100
GrpLevelPara = 1.422554 

BW Util details:
bwutil = 0.067835 
total_CMD = 248867 
util_bw = 16882 
Wasted_Col = 58116 
Wasted_Row = 35768 
Idle = 138101 

BW Util Bottlenecks: 
RCDc_limit = 66313 
RCDWRc_limit = 2828 
WTRc_limit = 4812 
RTWc_limit = 12153 
CCDLc_limit = 6622 
rwq = 0 
CCDLc_limit_alone = 5353 
WTRc_limit_alone = 4332 
RTWc_limit_alone = 11364 

Commands details: 
total_CMD = 248867 
n_nop = 219983 
Read = 14126 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6932 
n_pre = 6916 
n_ref = 0 
n_req = 14815 
total_req = 16882 

Dual Bus Interface Util: 
issued_total_row = 13848 
issued_total_col = 16882 
Row_Bus_Util =  0.055644 
CoL_Bus_Util = 0.067835 
Either_Row_CoL_Bus_Util = 0.116062 
Issued_on_Two_Bus_Simul_Util = 0.007418 
issued_two_Eff = 0.063911 
queue_avg = 1.083607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08361
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220333 n_act=6770 n_pre=6754 n_ref_event=0 n_req=14874 n_rd=14182 n_rd_L2_A=0 n_write=0 n_wr_bk=2768 bw_util=0.06811
n_activity=151779 dram_eff=0.1117
bk0: 889a 235399i bk1: 892a 235620i bk2: 912a 235936i bk3: 900a 236036i bk4: 952a 235145i bk5: 944a 234465i bk6: 920a 234308i bk7: 908a 234392i bk8: 843a 234411i bk9: 847a 234843i bk10: 848a 234970i bk11: 837a 234333i bk12: 881a 234722i bk13: 888a 234455i bk14: 865a 236019i bk15: 856a 234686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544843
Row_Buffer_Locality_read = 0.556480
Row_Buffer_Locality_write = 0.306358
Bank_Level_Parallism = 2.171220
Bank_Level_Parallism_Col = 1.839478
Bank_Level_Parallism_Ready = 1.525310
write_to_read_ratio_blp_rw_average = 0.086414
GrpLevelPara = 1.416115 

BW Util details:
bwutil = 0.068109 
total_CMD = 248867 
util_bw = 16950 
Wasted_Col = 56758 
Wasted_Row = 35450 
Idle = 139709 

BW Util Bottlenecks: 
RCDc_limit = 64827 
RCDWRc_limit = 2478 
WTRc_limit = 4165 
RTWc_limit = 10611 
CCDLc_limit = 5945 
rwq = 0 
CCDLc_limit_alone = 4924 
WTRc_limit_alone = 3732 
RTWc_limit_alone = 10023 

Commands details: 
total_CMD = 248867 
n_nop = 220333 
Read = 14182 
Write = 0 
L2_Alloc = 0 
L2_WB = 2768 
n_act = 6770 
n_pre = 6754 
n_ref = 0 
n_req = 14874 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 13524 
issued_total_col = 16950 
Row_Bus_Util =  0.054342 
CoL_Bus_Util = 0.068109 
Either_Row_CoL_Bus_Util = 0.114656 
Issued_on_Two_Bus_Simul_Util = 0.007795 
issued_two_Eff = 0.067989 
queue_avg = 1.164357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16436
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220230 n_act=6799 n_pre=6783 n_ref_event=0 n_req=14858 n_rd=14174 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06795
n_activity=152795 dram_eff=0.1107
bk0: 888a 235585i bk1: 900a 235799i bk2: 916a 235915i bk3: 908a 235423i bk4: 928a 235851i bk5: 940a 235167i bk6: 920a 234531i bk7: 908a 234309i bk8: 832a 234246i bk9: 832a 235046i bk10: 864a 233788i bk11: 844a 234521i bk12: 892a 234561i bk13: 893a 235245i bk14: 861a 235223i bk15: 848a 235604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542401
Row_Buffer_Locality_read = 0.555030
Row_Buffer_Locality_write = 0.280702
Bank_Level_Parallism = 2.153619
Bank_Level_Parallism_Col = 1.820124
Bank_Level_Parallism_Ready = 1.524009
write_to_read_ratio_blp_rw_average = 0.085422
GrpLevelPara = 1.410175 

BW Util details:
bwutil = 0.067948 
total_CMD = 248867 
util_bw = 16910 
Wasted_Col = 57016 
Wasted_Row = 35618 
Idle = 139323 

BW Util Bottlenecks: 
RCDc_limit = 64894 
RCDWRc_limit = 2687 
WTRc_limit = 4505 
RTWc_limit = 10014 
CCDLc_limit = 6268 
rwq = 0 
CCDLc_limit_alone = 5138 
WTRc_limit_alone = 3970 
RTWc_limit_alone = 9419 

Commands details: 
total_CMD = 248867 
n_nop = 220230 
Read = 14174 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6799 
n_pre = 6783 
n_ref = 0 
n_req = 14858 
total_req = 16910 

Dual Bus Interface Util: 
issued_total_row = 13582 
issued_total_col = 16910 
Row_Bus_Util =  0.054575 
CoL_Bus_Util = 0.067948 
Either_Row_CoL_Bus_Util = 0.115069 
Issued_on_Two_Bus_Simul_Util = 0.007454 
issued_two_Eff = 0.064776 
queue_avg = 1.126333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12633
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=219990 n_act=6933 n_pre=6917 n_ref_event=0 n_req=14856 n_rd=14172 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06794
n_activity=152213 dram_eff=0.1111
bk0: 900a 235254i bk1: 892a 235663i bk2: 908a 235751i bk3: 905a 236695i bk4: 948a 234616i bk5: 944a 233971i bk6: 908a 234587i bk7: 900a 234966i bk8: 840a 233656i bk9: 836a 234832i bk10: 848a 234239i bk11: 860a 233748i bk12: 893a 234221i bk13: 890a 234415i bk14: 860a 235080i bk15: 840a 236196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533320
Row_Buffer_Locality_read = 0.548194
Row_Buffer_Locality_write = 0.225146
Bank_Level_Parallism = 2.157194
Bank_Level_Parallism_Col = 1.797599
Bank_Level_Parallism_Ready = 1.421043
write_to_read_ratio_blp_rw_average = 0.092126
GrpLevelPara = 1.422470 

BW Util details:
bwutil = 0.067940 
total_CMD = 248867 
util_bw = 16908 
Wasted_Col = 57962 
Wasted_Row = 35847 
Idle = 138150 

BW Util Bottlenecks: 
RCDc_limit = 66101 
RCDWRc_limit = 3173 
WTRc_limit = 4955 
RTWc_limit = 12189 
CCDLc_limit = 6456 
rwq = 0 
CCDLc_limit_alone = 5117 
WTRc_limit_alone = 4350 
RTWc_limit_alone = 11455 

Commands details: 
total_CMD = 248867 
n_nop = 219990 
Read = 14172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6933 
n_pre = 6917 
n_ref = 0 
n_req = 14856 
total_req = 16908 

Dual Bus Interface Util: 
issued_total_row = 13850 
issued_total_col = 16908 
Row_Bus_Util =  0.055652 
CoL_Bus_Util = 0.067940 
Either_Row_CoL_Bus_Util = 0.116034 
Issued_on_Two_Bus_Simul_Util = 0.007558 
issued_two_Eff = 0.065138 
queue_avg = 0.848658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.848658
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248867 n_nop=220054 n_act=6939 n_pre=6923 n_ref_event=0 n_req=14758 n_rd=14079 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.06749
n_activity=152473 dram_eff=0.1102
bk0: 900a 236060i bk1: 893a 236421i bk2: 908a 236082i bk3: 896a 236378i bk4: 932a 235248i bk5: 944a 234948i bk6: 920a 233987i bk7: 904a 234939i bk8: 832a 234832i bk9: 832a 235056i bk10: 848a 234809i bk11: 840a 234890i bk12: 857a 234744i bk13: 857a 234351i bk14: 864a 235507i bk15: 852a 235181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529814
Row_Buffer_Locality_read = 0.543860
Row_Buffer_Locality_write = 0.238586
Bank_Level_Parallism = 2.112923
Bank_Level_Parallism_Col = 1.726202
Bank_Level_Parallism_Ready = 1.317118
write_to_read_ratio_blp_rw_average = 0.088746
GrpLevelPara = 1.402561 

BW Util details:
bwutil = 0.067486 
total_CMD = 248867 
util_bw = 16795 
Wasted_Col = 58051 
Wasted_Row = 35521 
Idle = 138500 

BW Util Bottlenecks: 
RCDc_limit = 66362 
RCDWRc_limit = 2970 
WTRc_limit = 5313 
RTWc_limit = 10148 
CCDLc_limit = 6621 
rwq = 0 
CCDLc_limit_alone = 5350 
WTRc_limit_alone = 4689 
RTWc_limit_alone = 9501 

Commands details: 
total_CMD = 248867 
n_nop = 220054 
Read = 14079 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 6939 
n_pre = 6923 
n_ref = 0 
n_req = 14758 
total_req = 16795 

Dual Bus Interface Util: 
issued_total_row = 13862 
issued_total_col = 16795 
Row_Bus_Util =  0.055700 
CoL_Bus_Util = 0.067486 
Either_Row_CoL_Bus_Util = 0.115777 
Issued_on_Two_Bus_Simul_Util = 0.007410 
issued_two_Eff = 0.063999 
queue_avg = 0.764211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.764211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43730, Miss = 8629, Miss_rate = 0.197, Pending_hits = 63, Reservation_fails = 383
L2_cache_bank[1]: Access = 42157, Miss = 8608, Miss_rate = 0.204, Pending_hits = 31, Reservation_fails = 174
L2_cache_bank[2]: Access = 44294, Miss = 8650, Miss_rate = 0.195, Pending_hits = 54, Reservation_fails = 846
L2_cache_bank[3]: Access = 42139, Miss = 8642, Miss_rate = 0.205, Pending_hits = 45, Reservation_fails = 582
L2_cache_bank[4]: Access = 42822, Miss = 8670, Miss_rate = 0.202, Pending_hits = 39, Reservation_fails = 506
L2_cache_bank[5]: Access = 44806, Miss = 8638, Miss_rate = 0.193, Pending_hits = 34, Reservation_fails = 89
L2_cache_bank[6]: Access = 44504, Miss = 8617, Miss_rate = 0.194, Pending_hits = 49, Reservation_fails = 603
L2_cache_bank[7]: Access = 42210, Miss = 8605, Miss_rate = 0.204, Pending_hits = 34, Reservation_fails = 248
L2_cache_bank[8]: Access = 43690, Miss = 8644, Miss_rate = 0.198, Pending_hits = 50, Reservation_fails = 129
L2_cache_bank[9]: Access = 42000, Miss = 8607, Miss_rate = 0.205, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[10]: Access = 43101, Miss = 8648, Miss_rate = 0.201, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 42304, Miss = 8659, Miss_rate = 0.205, Pending_hits = 31, Reservation_fails = 171
L2_cache_bank[12]: Access = 44756, Miss = 8654, Miss_rate = 0.193, Pending_hits = 39, Reservation_fails = 92
L2_cache_bank[13]: Access = 42352, Miss = 8609, Miss_rate = 0.203, Pending_hits = 35, Reservation_fails = 362
L2_cache_bank[14]: Access = 47795, Miss = 8636, Miss_rate = 0.181, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 41245, Miss = 8626, Miss_rate = 0.209, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[16]: Access = 43980, Miss = 8619, Miss_rate = 0.196, Pending_hits = 55, Reservation_fails = 989
L2_cache_bank[17]: Access = 44588, Miss = 8633, Miss_rate = 0.194, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[18]: Access = 43620, Miss = 8640, Miss_rate = 0.198, Pending_hits = 51, Reservation_fails = 1024
L2_cache_bank[19]: Access = 46999, Miss = 8694, Miss_rate = 0.185, Pending_hits = 52, Reservation_fails = 405
L2_cache_bank[20]: Access = 41413, Miss = 8640, Miss_rate = 0.209, Pending_hits = 41, Reservation_fails = 145
L2_cache_bank[21]: Access = 45665, Miss = 8683, Miss_rate = 0.190, Pending_hits = 48, Reservation_fails = 804
L2_cache_bank[22]: Access = 43144, Miss = 8626, Miss_rate = 0.200, Pending_hits = 37, Reservation_fails = 156
L2_cache_bank[23]: Access = 41830, Miss = 8590, Miss_rate = 0.205, Pending_hits = 35, Reservation_fails = 390
L2_cache_bank[24]: Access = 42995, Miss = 8607, Miss_rate = 0.200, Pending_hits = 32, Reservation_fails = 150
L2_cache_bank[25]: Access = 42363, Miss = 8704, Miss_rate = 0.205, Pending_hits = 51, Reservation_fails = 1129
L2_cache_bank[26]: Access = 42899, Miss = 8636, Miss_rate = 0.201, Pending_hits = 31, Reservation_fails = 269
L2_cache_bank[27]: Access = 44390, Miss = 8673, Miss_rate = 0.195, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[28]: Access = 42647, Miss = 8659, Miss_rate = 0.203, Pending_hits = 32, Reservation_fails = 38
L2_cache_bank[29]: Access = 43954, Miss = 8668, Miss_rate = 0.197, Pending_hits = 40, Reservation_fails = 291
L2_cache_bank[30]: Access = 41629, Miss = 8634, Miss_rate = 0.207, Pending_hits = 39, Reservation_fails = 152
L2_cache_bank[31]: Access = 42807, Miss = 8618, Miss_rate = 0.201, Pending_hits = 45, Reservation_fails = 612
L2_cache_bank[32]: Access = 42404, Miss = 8587, Miss_rate = 0.203, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[33]: Access = 43732, Miss = 8616, Miss_rate = 0.197, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[34]: Access = 42252, Miss = 8607, Miss_rate = 0.204, Pending_hits = 44, Reservation_fails = 1315
L2_cache_bank[35]: Access = 42840, Miss = 8633, Miss_rate = 0.202, Pending_hits = 38, Reservation_fails = 457
L2_cache_bank[36]: Access = 42327, Miss = 8663, Miss_rate = 0.205, Pending_hits = 53, Reservation_fails = 153
L2_cache_bank[37]: Access = 41986, Miss = 8609, Miss_rate = 0.205, Pending_hits = 38, Reservation_fails = 409
L2_cache_bank[38]: Access = 42708, Miss = 8624, Miss_rate = 0.202, Pending_hits = 34, Reservation_fails = 153
L2_cache_bank[39]: Access = 43727, Miss = 8622, Miss_rate = 0.197, Pending_hits = 47, Reservation_fails = 556
L2_cache_bank[40]: Access = 45199, Miss = 8670, Miss_rate = 0.192, Pending_hits = 47, Reservation_fails = 152
L2_cache_bank[41]: Access = 43292, Miss = 8632, Miss_rate = 0.199, Pending_hits = 33, Reservation_fails = 143
L2_cache_bank[42]: Access = 42234, Miss = 8661, Miss_rate = 0.205, Pending_hits = 33, Reservation_fails = 233
L2_cache_bank[43]: Access = 43292, Miss = 8633, Miss_rate = 0.199, Pending_hits = 47, Reservation_fails = 586
L2_cache_bank[44]: Access = 42499, Miss = 8665, Miss_rate = 0.204, Pending_hits = 37, Reservation_fails = 426
L2_cache_bank[45]: Access = 44277, Miss = 8627, Miss_rate = 0.195, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[46]: Access = 42458, Miss = 8621, Miss_rate = 0.203, Pending_hits = 38, Reservation_fails = 152
L2_cache_bank[47]: Access = 42161, Miss = 8578, Miss_rate = 0.203, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 2076216
L2_total_cache_misses = 414514
L2_total_cache_miss_rate = 0.1996
L2_total_cache_pending_hits = 1899
L2_total_cache_reservation_fails = 15474
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1657199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247915
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 811
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1998728
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14536
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 811
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2076216
icnt_total_pkts_simt_to_mem=2074216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.42314
	minimum = 5
	maximum = 83
Network latency average = 5.21942
	minimum = 5
	maximum = 83
Slowest packet = 150629
Flit latency average = 5.21942
	minimum = 5
	maximum = 83
Slowest flit = 150629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132053
	minimum = 0.115296 (at node 55)
	maximum = 0.158857 (at node 4)
Accepted packet rate average = 0.132053
	minimum = 0.115296 (at node 55)
	maximum = 0.158962 (at node 4)
Injected flit rate average = 0.132053
	minimum = 0.115296 (at node 55)
	maximum = 0.158857 (at node 4)
Accepted flit rate average= 0.132053
	minimum = 0.115296 (at node 55)
	maximum = 0.158962 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.30118 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Network latency average = 5.18196 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Flit latency average = 5.18196 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.185851 (2 samples)
	minimum = 0.166331 (2 samples)
	maximum = 0.218784 (2 samples)
Accepted packet rate average = 0.185851 (2 samples)
	minimum = 0.166331 (2 samples)
	maximum = 0.219817 (2 samples)
Injected flit rate average = 0.185851 (2 samples)
	minimum = 0.166331 (2 samples)
	maximum = 0.218784 (2 samples)
Accepted flit rate average = 0.185851 (2 samples)
	minimum = 0.166331 (2 samples)
	maximum = 0.219817 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 10 min, 2 sec (15002 sec)
gpgpu_simulation_rate = 1995 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank2PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x338 (pagerank.1.sm_70.ptx:173) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (pagerank.1.sm_70.ptx:193) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank2PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9539
gpu_sim_insn = 7478645
gpu_ipc =     784.0073
gpu_tot_sim_cycle = 360881
gpu_tot_sim_insn = 37415136
gpu_tot_ipc =     103.6772
gpu_tot_issued_cta = 3507
gpu_occupancy = 77.7779% 
gpu_tot_occupancy = 77.1153% 
max_total_param_size = 0
gpu_stall_dramfull = 5495
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7656
partiton_level_parallism_total  =       6.0586
partiton_level_parallism_util =      13.5187
partiton_level_parallism_util_total  =       7.7284
L2_BW  =     452.7649 GB/Sec
L2_BW_total  =     232.8901 GB/Sec
gpu_total_sim_rate=2401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1397078
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 64624, Miss = 12003, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64482, Miss = 11576, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 65983, Miss = 12377, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64688, Miss = 11434, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74216, Miss = 12495, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64639, Miss = 11392, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65255, Miss = 11447, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64481, Miss = 11688, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64257, Miss = 11398, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64896, Miss = 11766, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 65262, Miss = 11987, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65792, Miss = 12027, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66307, Miss = 12132, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 66214, Miss = 12494, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64691, Miss = 11868, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 64916, Miss = 11739, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 67190, Miss = 12500, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 64546, Miss = 11954, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64290, Miss = 11759, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 63911, Miss = 11828, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65453, Miss = 12183, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65818, Miss = 12247, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 68007, Miss = 12590, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65849, Miss = 12373, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 63401, Miss = 11683, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65464, Miss = 12119, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65318, Miss = 12007, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65282, Miss = 12157, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 67559, Miss = 11759, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 64045, Miss = 11217, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65624, Miss = 11625, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 66178, Miss = 11664, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 63565, Miss = 11596, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 66575, Miss = 12040, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 64869, Miss = 11677, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 64325, Miss = 11583, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66182, Miss = 11306, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65695, Miss = 11989, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 63794, Miss = 11412, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 75308, Miss = 12553, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2628951
	L1D_total_cache_misses = 475644
	L1D_total_cache_miss_rate = 0.1809
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 112224
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2115923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1376282
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2479415
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1397078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
478, 758, 618, 758, 786, 478, 562, 1066, 523, 562, 588, 786, 747, 672, 1064, 504, 450, 758, 450, 702, 786, 478, 646, 730, 562, 590, 618, 450, 590, 478, 702, 478, 422, 422, 562, 590, 450, 338, 422, 590, 366, 338, 534, 450, 506, 450, 450, 478, 368, 480, 368, 368, 368, 312, 424, 368, 312, 284, 340, 368, 338, 368, 480, 340, 
gpgpu_n_tot_thrd_icount = 85954880
gpgpu_n_tot_w_icount = 2686090
gpgpu_n_stall_shd_mem = 82645836
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2036112
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6763256
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3591168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78460872	W0_Idle:3447896	W0_Scoreboard:4335078	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23772	W28:18095	W29:15805	W30:12304	W31:6504	W32:755595
single_issue_nums: WS0:668925	WS1:672237	WS2:669491	WS3:675437	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2870440 {8:358805,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14352200 {40:358805,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 1837 
max_icnt2mem_latency = 745 
maxmrqlatency = 1474 
max_icnt2sh_latency = 53 
averagemflatency = 164 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:144247 	82623 	5244 	7672 	50655 	32926 	16064 	10758 	5239 	736 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1842536 	334066 	8756 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1167032 	955675 	61515 	1149 	266 	373 	367 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2015047 	166712 	3656 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	702 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        16        16        18        46        21        13        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        15        31        60 
dram[2]:        64        64        64        64        61        56        17        17        15        10        33        39        40        28        22        18 
dram[3]:        64        64        64        64        60        60        32        44        15        25        13        13        24        12        26        19 
dram[4]:        64        64        64        64        64        64        38        35        18        14        15        15        20        20        39        51 
dram[5]:        64        64        64        64        64        64        38        35        16        16        18        13        15        17        25        26 
dram[6]:        64        64        64        64        55        49        24        22        21        11        24        11        37        24        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        14        19        15        17        22        17        18 
dram[8]:        64        64        64        64        64        60        44        33        17        15        18        11        15        21        15        12 
dram[9]:        64        64        64        64        64        60        28        20        17        20        14        24        14        12        12        29 
dram[10]:        64        64        64        64        61        57        20        23        18        15        18        18        36        32        14        32 
dram[11]:        64        64        64        64        64        60        24        28        25        12        13        15        20        13        20        19 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        12        21        19        23        22 
dram[13]:        64        64        64        64        64        64        39        24        16        21        21        21        24        23        21        30 
dram[14]:        64        64        64        64        61        51        18        17        14        25        12        13        32        32        13        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        16        15        15        20        15        21 
dram[16]:        64        64        64        64        64        64        44        36        29        22        15        14        11        20        28        55 
dram[17]:        64        64        64        64        64        63        52        36        20        21        12        15        20        32        34        18 
dram[18]:        64        64        64        64        52        46        28        29        12        36        15        22        36        28        45        40 
dram[19]:        64        64        64        64        62        60        32        35        15        22        20        16        15        21        46        19 
dram[20]:        64        64        64        64        64        59        28        29        14        24        15        16        31        20        51        13 
dram[21]:        64        64        64        64        64        64        32        37        17        34        30        19        23        16        37        54 
dram[22]:        64        64        64        64        50        54        16        23        18        15        24        17        42        28        34        15 
dram[23]:        64        64        64        64        52        64        28        19        16        19        21        30        12        19        45        18 
maximum service time to same row:
dram[0]:     16789      6592     13596      4995      7495     23875      4043      5925      5925      6028      5843      9637     29870      7437     10389     62443 
dram[1]:      5310     13507     12779      5405      6483      3951      4786      5772      9886     14652      8727      7196      5307      4649     14198     15905 
dram[2]:     15165      4352     25344      5866     10247     16594      5877      4052      6785      4272      5690     12367      5539      7269      9300      8129 
dram[3]:      6583      7493      7764      4700      5960      6915      4135      7970     10836     11802      4406      5991      7191      7865     10351     11411 
dram[4]:      7784      9487      7969      8859      4831      7275      5155      6424     11653     13050      6671     17378      9646     19248     12131     17060 
dram[5]:      5631     10894      5252      3687      5989      6230      6739      6494      4715     10389      6502     11946      6425     10855     11453      8936 
dram[6]:     12662      7090      3713      7869      5741      7883      5195      5548     10782      8190      7179      8306     13082     31394     10147      7661 
dram[7]:     13997     15442      5136      6757      7766     11582      7203      7339     51624     10005      4913      6958      6244      5338     11131      9182 
dram[8]:      5307     31960      6888      5277      7845     14647      5377      7569      7872     19116      8688      5192     18787      5131     12359     10652 
dram[9]:      4617     11153      5794      7284      6552      5565      4457      4848     12701      8489      5196     11284      9441      5113      8184     10529 
dram[10]:      4489     81734      5767     11546     11868      9849      5552      7398      8094      5521     10537     11771      6316      5265      6335     13127 
dram[11]:      6384     80889      5119      7087      5342      7992      4675     12295      8994      4128      8311      4240     54776      5888      8157     10706 
dram[12]:     15120     10445      5722     12638     12067      8027      6127      5805     17174      4954      7529      5516      4801     14224     15415      6631 
dram[13]:      5757     16100      7653      5516      6330      7557      9483      7694      8806     11020      5821      7879      9435     14563      9974      8989 
dram[14]:     15816     15332      4193      6093      7226      5250      7392      7298      6494      9729     11498      6711      6052      6365     10325      7362 
dram[15]:     12662      9977      4552      8215      6889     10378      6161      8886      8521     12322      4139      7435      7711     12295     12808      7648 
dram[16]:     16735      9872      8260      6894      8531      7568      5551      9753     10144      8774     10119      6710     18149      7337     11608     16378 
dram[17]:     15645      8227     11849      5633      8045      4953      4717      6444      6553     13165      5252      6298      6639      9429     32725      6352 
dram[18]:     38276     34898      8531      6383      6077      4025      6135      6233      4914     16100      8098      6741      5083     30461     12511     33878 
dram[19]:     10726     10130     23654      5566      6783      8845      6561     10159     10009     15333      8479     10090      3837     12354     17795     13913 
dram[20]:     20994      7159      5001      8157      4207      8962     12864     11753     45483      6826     10855      4353     19102     11002     17751      6797 
dram[21]:     11795      6835     21980     12686      7847      5777      6078      4952      7553     10118      9877      8112      8206      5336     15314     11653 
dram[22]:     21819     10480      4309      8499      9281     18199     10362      5382      8474      5292     10131      8983     38663      8224     10313      5729 
dram[23]:      8078     16986      5199     13298      6390      5798      6796      6611      6933      6732      9463      6108      4910      6686     32693      7684 
average row accesses per activate:
dram[0]:  2.306173  2.336709  2.257908  2.442708  2.552699  2.383085  2.347826  2.216092  2.015945  1.895745  1.917570  2.036364  2.070455  1.942431  2.045249  2.159904 
dram[1]:  2.332494  2.317848  2.303704  2.211905  2.488491  2.356627  2.116379  2.213457  2.177340  1.990991  2.011389  2.004474  2.174713  1.891784  2.204878  2.230769 
dram[2]:  2.160093  2.252427  2.223278  2.100877  2.438903  2.135965  2.149780  2.112335  2.009050  1.786720  1.966960  2.141148  2.104677  1.929019  1.963124  2.123515 
dram[3]:  2.235154  2.193853  2.205674  2.184332  2.208989  2.149451  2.082251  2.200913  2.100239  1.966292  2.018182  1.938731  2.176190  1.866530  2.043182  2.047836 
dram[4]:  2.184149  2.301746  2.404639  2.268116  2.527273  2.176734  2.124183  2.231308  2.089623  2.089202  2.004515  2.004515  2.166667  1.910417  2.100467  2.127660 
dram[5]:  2.368557  2.238554  2.096629  2.201878  2.430318  2.353081  2.285036  2.172646  2.051282  2.141119  2.078161  2.059497  1.970833  2.122449  2.161058  2.093023 
dram[6]:  2.286765  2.318182  2.167816  2.264563  2.309302  2.226457  2.101545  2.034115  1.947368  2.042253  1.982379  2.036952  2.112867  2.068584  2.233251  1.967177 
dram[7]:  2.298030  2.274510  2.072527  2.227907  2.247748  2.415233  2.254079  2.173815  2.129496  2.150851  2.011442  1.941304  2.072072  2.072727  2.082949  2.264631 
dram[8]:  2.261501  2.348601  2.174825  2.335821  2.507732  2.285047  2.364303  2.057325  1.995516  2.052995  1.942857  1.990950  2.080537  1.943750  2.088785  2.107226 
dram[9]:  2.107306  2.340741  2.066079  2.430052  2.324706  2.322430  2.105494  2.133772  2.199005  2.094787  1.966887  2.083141  2.070485  2.043478  2.149289  2.040632 
dram[10]:  2.291770  2.508108  2.217494  2.372500  2.349882  2.337995  1.981367  2.210046  1.993197  1.866525  1.969095  2.106729  2.140271  2.080000  2.049887  2.187348 
dram[11]:  2.276808  2.226277  2.143182  2.288835  2.267123  2.223982  2.131004  2.198157  2.105263  1.944444  1.938865  1.906383  1.978723  1.895398  2.149039  2.013514 
dram[12]:  2.382051  2.468254  2.190141  2.297362  2.453401  2.317865  2.194954  2.149451  1.982103  2.050691  1.932314  1.940299  2.145497  2.169767  2.078522  2.143541 
dram[13]:  2.266827  2.230769  2.197619  2.274463  2.338942  2.191442  2.317191  2.177528  2.074766  2.190709  1.980132  2.068965  2.047619  2.081498  2.093458  2.069444 
dram[14]:  2.423773  2.096629  2.050000  2.230232  2.358670  2.230248  2.278571  2.217391  1.853862  1.904348  1.894292  1.956332  2.152968  2.036638  2.004484  1.991051 
dram[15]:  2.347826  2.268949  2.320482  2.406091  2.380723  2.451613  2.264637  2.197279  1.935841  1.902174  2.041190  1.891258  1.866126  1.967811  2.038288  1.993273 
dram[16]:  2.486559  2.135011  2.360614  2.418367  2.314421  2.217687  2.225581  2.247059  2.051044  2.055814  2.018182  1.958057  1.929314  2.053452  2.278351  2.152542 
dram[17]:  2.193925  2.159722  2.430052  2.417526  2.365432  2.200445  2.114286  2.360697  1.923077  1.955947  2.018307  1.962389  1.978858  2.130631  2.145238  1.988814 
dram[18]:  2.171296  2.188679  2.430412  2.338346  2.104925  2.181015  2.139380  2.066667  1.936404  2.083933  2.015766  2.050343  1.983158  2.106576  2.033708  2.051044 
dram[19]:  2.141531  2.225420  2.375315  2.481865  2.210291  2.206667  2.188764  2.229858  2.013730  1.977528  2.078886  2.046083  1.808300  2.048458  2.163017  2.121718 
dram[20]:  2.132251  2.284653  2.494737  2.326683  2.416465  2.303030  2.286385  2.145089  2.029613  2.115839  2.164251  1.921739  2.170561  2.136986  2.291139  2.027211 
dram[21]:  2.196172  2.356061  2.424936  2.261391  2.432161  2.362981  2.211364  2.145089  1.955556  2.112981  1.957082  1.991071  2.129252  2.191142  2.168675  2.166667 
dram[22]:  2.185012  2.262255  2.322660  2.464567  2.433824  2.133909  2.112335  2.280576  1.853862  2.004535  2.045662  1.936034  2.095768  2.124717  2.029345  2.136919 
dram[23]:  2.253623  2.248175  2.277778  2.230769  2.294811  2.235294  2.145695  2.228438  1.977528  2.022989  2.020316  1.949450  2.029213  1.950324  2.199513  2.025057 
average row locality = 356189/166028 = 2.145355
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       903       892       896       904       948       920       920       912       838       843       836       848       864       864       864       865 
dram[1]:       896       912       900       897       932       936       928       904       836       836       836       848       898       896       864       860 
dram[2]:       900       896       903       920       936       933       924       908       840       840       845       848       897       877       865       856 
dram[3]:       908       896       900       912       940       936       912       912       832       828       840       840       869       861       860       860 
dram[4]:       904       892       900       905       932       932       922       905       838       842       840       840       888       870       860       861 
dram[5]:       889       897       900       904       949       948       912       916       832       832       856       852       898       889       860       861 
dram[6]:       900       888       908       900       948       948       904       904       840       824       852       836       889       889       861       860 
dram[7]:       900       896       908       920       952       940       916       912       840       836       832       845       872       865       864       852 
dram[8]:       901       892       900       905       932       936       916       916       842       843       837       832       883       885       856       864 
dram[9]:       892       912       904       904       944       949       909       920       836       836       844       856       893       893       866       864 
dram[10]:       889       896       904       913       949       956       908       916       832       833       844       860       898       889       864       860 
dram[11]:       884       886       908       908       948       940       924       904       832       828       840       848       882       860       856       856 
dram[12]:       897       900       900       920       933       953       908       924       838       842       837       862       881       885       861       858 
dram[13]:       908       896       892       916       932       932       908       916       840       848       849       852       898       897       857       856 
dram[14]:       904       900       908       921       948       944       908       916       840       829       848       848       895       897       856       853 
dram[15]:       888       896       924       912       944       944       916       916       828       828       844       840       873       870       865       852 
dram[16]:       894       900       892       912       937       936       908       905       836       837       840       840       880       874       848       852 
dram[17]:       905       900       904       904       920       944       912       899       828       840       836       840       888       898       862       852 
dram[18]:       904       896       908       900       940       944       916       908       836       824       848       848       894       881       865       848 
dram[19]:       892       896       908       920       944       948       920       892       832       832       848       840       868       882       852       852 
dram[20]:       889       892       912       900       952       944       920       908       843       847       848       837       881       888       865       856 
dram[21]:       888       900       916       908       928       940       920       908       832       832       864       844       892       893       861       848 
dram[22]:       900       892       908       905       948       944       908       900       840       836       848       860       893       890       860       840 
dram[23]:       900       893       908       896       932       944       920       904       832       832       848       840       857       857       864       852 
total dram reads = 339761
bank skew: 956/824 = 1.16
chip skew: 14222/14079 = 1.01
number of total write accesses:
dram[0]:        31        31        32        34        45        38        52        52        47        48        48        48        47        47        40        40 
dram[1]:        30        36        33        32        41        42        54        50        48        48        47        48        48        48        40        39 
dram[2]:        31        32        33        38        42        41        52        51        48        48        48        47        48        47        40        38 
dram[3]:        33        32        33        36        43        42        50        52        48        47        48        46        45        48        39        39 
dram[4]:        33        31        33        34        41        41        53        50        48        48        48        48        48        47        39        39 
dram[5]:        30        32        33        34        45        45        50        53        48        48        48        48        48        47        39        39 
dram[6]:        33        30        35        33        45        45        48        50        48        46        48        46        47        46        39        39 
dram[7]:        33        32        35        38        46        43        51        51        48        48        47        48        48        47        40        38 
dram[8]:        33        31        33        34        41        42        51        53        48        48        47        48        47        48        38        40 
dram[9]:        31        36        34        34        44        45        49        53        48        48        47        46        47        47        41        40 
dram[10]:        30        32        34        36        45        47        49        52        47        48        48        48        48        47        40        39 
dram[11]:        29        29        35        35        45        43        52        50        48        47        48        48        48        46        38        38 
dram[12]:        32        33        33        38        41        46        49        54        48        48        48        48        48        48        39        38 
dram[13]:        35        32        31        37        41        41        49        53        48        48        48        48        48        48        39        38 
dram[14]:        34        33        35        38        45        44        49        53        48        47        48        48        48        48        38        37 
dram[15]:        30        32        39        36        44        44        51        53        47        47        48        47        47        47        40        37 
dram[16]:        31        33        31        36        42        42        49        50        48        47        48        47        48        48        36        37 
dram[17]:        34        33        34        34        38        44        50        50        47        48        46        47        48        48        39        37 
dram[18]:        34        32        35        33        43        44        51        53        47        45        47        48        48        48        40        36 
dram[19]:        31        32        35        38        44        45        54        49        48        48        48        48        47        48        37        37 
dram[20]:        30        31        36        33        46        44        54        53        48        48        48        47        48        48        40        38 
dram[21]:        30        33        37        35        40        43        53        53        48        47        48        48        47        47        39        36 
dram[22]:        33        31        35        34        45        44        51        51        48        48        48        48        48        47        39        34 
dram[23]:        33        31        35        32        41        44        52        52        48        48        47        47        46        46        40        37 
total dram writes = 16428
bank skew: 54/29 = 1.86
chip skew: 693/673 = 1.03
average mf latency per bank:
dram[0]:       1398      1433      1173      1222      1058      1061       893       924       845       754       747       709       690       685      1219      1114
dram[1]:       1605      1489      1309      1216      1036       977       867       916       867       784       748       718       665       668      1156      1191
dram[2]:       1387      1523      1175      1197       944      1147       928       924       862       851       748       772       653       681      1166      1147
dram[3]:       1482      1489      1336      1141      1022      1043       838       895       772       777       679       718       661       690      1403      1111
dram[4]:       1391      1371      1301      1271       993      1014       942       872       806       777       748       748       647       673      1270      1184
dram[5]:       1706      1385      1216      1223       927      1020       944       898       759       744       714       722       646       658      1115      1216
dram[6]:       1403      1573      1333      1214      1087      1016       863       855       875       769       679       709       649       653      1369      1161
dram[7]:       1479      1450      1322      1259      1020       969      1037       846       797       755       701       683       633       655      1747      1087
dram[8]:       1579      1580      1176      1173      1055      1041       848       938       838       872       749       708       680       681      1361      1281
dram[9]:       1636      1421      1197      1404      1077      1010       896       988       862       817       739       737       651       658      1218      1631
dram[10]:       1278      1527      1155      1375      1151       961       905       906       785       796       708       713       657       676      1118      1470
dram[11]:       1475      1488      1242      1212      1029      1044       903       869       797       780       763       684       665       616      1171      1196
dram[12]:       1334      1548      1244      1180      1047      1015       887       916       802       838       698       755       695       672      1386      1253
dram[13]:       1443      1541      1282      1130      1045      1150       872       878       780       758       719       707       640       649      1249      1415
dram[14]:       1448      1410      1113      1199       985       985       859       882       801       847       706       737       661       648      1344      1428
dram[15]:       1362      1383      1156      1328       955      1022       921       886       827       823       706       725       675       669      1220      1167
dram[16]:       1484      1382      1184      1248       968      1033       897       849       833       835       719       670       651       665      1251      1460
dram[17]:       1458      1434      1211      1133      1052      1071       897       894       813       839       725       730       648       628      1226      1261
dram[18]:       1429      1459      1218      1135      1047      1056       895       814       788       829       713       700       638       686      1137      1206
dram[19]:       1392      1593      1176      1207      1013      1087       969       880       866       797       725       751       664       637      1196      1244
dram[20]:       1664      1600      1211      1265      1063       995       928       891       807       818       764       739       685       659      1270      1188
dram[21]:       1338      1416      1144      1232      1110      1043       896       892       816       825       711       714       639       688      1275      1374
dram[22]:       1412      1564      1223      1437       984       978       913       862       793       727       717       700       654       645      1216      1299
dram[23]:       1333      1441      1256      1265      1161      1004       885       896       778       803       700       696       642       624      1136      1164
maximum mf latency per bank:
dram[0]:        643       897       745       860       985       869       579       676       866       911       609       674       993       801       693       562
dram[1]:        857      1122       863       914      1278       985      1066      1255      1151       853       949       747       898       905      1057       740
dram[2]:        654       562       574       670       676       710       734       577       828       529       652       836       703       577       595       606
dram[3]:        606       666       531       735       663       582       756       739       621       687       661       732      1501       545       811       545
dram[4]:        909       897       751       596      1099      1160       754       819      1186       871       744       689       874      1240       871       619
dram[5]:        720       817      1135       761       763       760      1014       877       933       935       992      1206       652       670       733       688
dram[6]:        745       626       760       808       802       743       750       788       779       662       638       618       727       881       965       817
dram[7]:        845       540       821       608       851       647       620       731       740       535       553       561       724       723       637       586
dram[8]:       1091      1114      1050      1032      1640       707      1041       719      1216       890       878       633      1200       991      1078       664
dram[9]:       1074       870      1069       785      1439      1121      1166       996      1056      1191      1148       876      1053       863      1105       657
dram[10]:        756       549       510       751       683       759       634       841       760       872       963       902       728      1045       773       643
dram[11]:        771       900       750       752       841       978       771       681       700       653       800       826      1183       684       578       667
dram[12]:       1214      1155       800      1262      1127      1317       746      1437      1337      1446       797      1425      1161      1283       729      1176
dram[13]:        929       937       857      1272       926       974       829       813       998       952       628       764       999       987       824       794
dram[14]:        809       664       611      1023       634       819       629       760       833       869       621       780       789       589       687       665
dram[15]:        638       745       605      1250       949      1444      1126       926      1155       890       665       670       946       840       676      1028
dram[16]:        941       892       836       671       736      1043       670       783      1036       900       839       693      1018       948      1015       824
dram[17]:        717       674       949       784       997       823       873       879      1078       648       785       734      1131       780       880       502
dram[18]:        805       643       853       693       620       590       685       871       690       581       618       579       657       753       604       636
dram[19]:        687       689       883      1837       862       906       813      1116       934       771       829       953      1158       891       746       648
dram[20]:       1025       941      1062       882       946      1123      1274      1066      1076      1013       892       801       942      1087       828       949
dram[21]:       1025       937       704       815       753      1167       668       883      1079      1162       655       892      1003      1111       667       917
dram[22]:        733       749       885       680       621       643       630      1059       569       681       563       727       734       647       571       607
dram[23]:        730       594       546       558       535       621       970       637       632       710       640       539       688       736       634       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=227038 n_act=6816 n_pre=6800 n_ref_event=0 n_req=14797 n_rd=14117 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06587
n_activity=152789 dram_eff=0.1102
bk0: 903a 243111i bk1: 892a 243294i bk2: 896a 243013i bk3: 904a 243109i bk4: 948a 242711i bk5: 920a 242446i bk6: 920a 242283i bk7: 912a 241999i bk8: 838a 241873i bk9: 843a 240570i bk10: 836a 241016i bk11: 848a 241555i bk12: 864a 241004i bk13: 864a 240509i bk14: 864a 241456i bk15: 865a 242333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539434
Row_Buffer_Locality_read = 0.553092
Row_Buffer_Locality_write = 0.255882
Bank_Level_Parallism = 2.109638
Bank_Level_Parallism_Col = 1.756320
Bank_Level_Parallism_Ready = 1.399180
write_to_read_ratio_blp_rw_average = 0.089163
GrpLevelPara = 1.399935 

BW Util details:
bwutil = 0.065866 
total_CMD = 255624 
util_bw = 16837 
Wasted_Col = 57616 
Wasted_Row = 35755 
Idle = 145416 

BW Util Bottlenecks: 
RCDc_limit = 65227 
RCDWRc_limit = 2951 
WTRc_limit = 4868 
RTWc_limit = 10228 
CCDLc_limit = 6180 
rwq = 0 
CCDLc_limit_alone = 5039 
WTRc_limit_alone = 4320 
RTWc_limit_alone = 9635 

Commands details: 
total_CMD = 255624 
n_nop = 227038 
Read = 14117 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 6816 
n_pre = 6800 
n_ref = 0 
n_req = 14797 
total_req = 16837 

Dual Bus Interface Util: 
issued_total_row = 13616 
issued_total_col = 16837 
Row_Bus_Util =  0.053266 
CoL_Bus_Util = 0.065866 
Either_Row_CoL_Bus_Util = 0.111828 
Issued_on_Two_Bus_Simul_Util = 0.007304 
issued_two_Eff = 0.065312 
queue_avg = 0.908131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226950 n_act=6815 n_pre=6799 n_ref_event=0 n_req=14863 n_rd=14179 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06617
n_activity=152277 dram_eff=0.1111
bk0: 896a 242595i bk1: 912a 242201i bk2: 900a 242413i bk3: 897a 241661i bk4: 932a 242432i bk5: 936a 241725i bk6: 928a 240719i bk7: 904a 241187i bk8: 836a 241855i bk9: 836a 241006i bk10: 836a 241472i bk11: 848a 241069i bk12: 898a 241586i bk13: 896a 239754i bk14: 864a 241847i bk15: 860a 242352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541479
Row_Buffer_Locality_read = 0.552155
Row_Buffer_Locality_write = 0.320175
Bank_Level_Parallism = 2.168224
Bank_Level_Parallism_Col = 1.841316
Bank_Level_Parallism_Ready = 1.496542
write_to_read_ratio_blp_rw_average = 0.086393
GrpLevelPara = 1.414889 

BW Util details:
bwutil = 0.066171 
total_CMD = 255624 
util_bw = 16915 
Wasted_Col = 57561 
Wasted_Row = 35740 
Idle = 145408 

BW Util Bottlenecks: 
RCDc_limit = 65601 
RCDWRc_limit = 2524 
WTRc_limit = 5175 
RTWc_limit = 10444 
CCDLc_limit = 6390 
rwq = 0 
CCDLc_limit_alone = 5066 
WTRc_limit_alone = 4544 
RTWc_limit_alone = 9751 

Commands details: 
total_CMD = 255624 
n_nop = 226950 
Read = 14179 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6815 
n_pre = 6799 
n_ref = 0 
n_req = 14863 
total_req = 16915 

Dual Bus Interface Util: 
issued_total_row = 13614 
issued_total_col = 16915 
Row_Bus_Util =  0.053258 
CoL_Bus_Util = 0.066171 
Either_Row_CoL_Bus_Util = 0.112173 
Issued_on_Two_Bus_Simul_Util = 0.007257 
issued_two_Eff = 0.064693 
queue_avg = 1.145292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226440 n_act=7106 n_pre=7090 n_ref_event=0 n_req=14872 n_rd=14188 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06621
n_activity=153017 dram_eff=0.1106
bk0: 900a 242564i bk1: 896a 242980i bk2: 903a 242354i bk3: 920a 241177i bk4: 936a 242809i bk5: 933a 240605i bk6: 924a 240795i bk7: 908a 241041i bk8: 840a 241479i bk9: 840a 240140i bk10: 845a 241041i bk11: 848a 241887i bk12: 897a 240610i bk13: 877a 240837i bk14: 865a 241293i bk15: 856a 242528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522189
Row_Buffer_Locality_read = 0.537778
Row_Buffer_Locality_write = 0.198830
Bank_Level_Parallism = 2.153557
Bank_Level_Parallism_Col = 1.760716
Bank_Level_Parallism_Ready = 1.355058
write_to_read_ratio_blp_rw_average = 0.093283
GrpLevelPara = 1.414495 

BW Util details:
bwutil = 0.066207 
total_CMD = 255624 
util_bw = 16924 
Wasted_Col = 59366 
Wasted_Row = 35486 
Idle = 143848 

BW Util Bottlenecks: 
RCDc_limit = 67997 
RCDWRc_limit = 2994 
WTRc_limit = 4954 
RTWc_limit = 12012 
CCDLc_limit = 6480 
rwq = 0 
CCDLc_limit_alone = 5170 
WTRc_limit_alone = 4342 
RTWc_limit_alone = 11314 

Commands details: 
total_CMD = 255624 
n_nop = 226440 
Read = 14188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7106 
n_pre = 7090 
n_ref = 0 
n_req = 14872 
total_req = 16924 

Dual Bus Interface Util: 
issued_total_row = 14196 
issued_total_col = 16924 
Row_Bus_Util =  0.055535 
CoL_Bus_Util = 0.066207 
Either_Row_CoL_Bus_Util = 0.114168 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.066338 
queue_avg = 0.797319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.797319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226546 n_act=7048 n_pre=7032 n_ref_event=0 n_req=14787 n_rd=14106 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.06584
n_activity=153578 dram_eff=0.1096
bk0: 908a 242407i bk1: 896a 242159i bk2: 900a 242599i bk3: 912a 242115i bk4: 940a 241400i bk5: 936a 241699i bk6: 912a 240855i bk7: 912a 241759i bk8: 832a 242150i bk9: 828a 241602i bk10: 840a 241879i bk11: 840a 241743i bk12: 869a 241672i bk13: 861a 240848i bk14: 860a 241837i bk15: 860a 242172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523365
Row_Buffer_Locality_read = 0.536935
Row_Buffer_Locality_write = 0.242291
Bank_Level_Parallism = 2.105068
Bank_Level_Parallism_Col = 1.729583
Bank_Level_Parallism_Ready = 1.348544
write_to_read_ratio_blp_rw_average = 0.088862
GrpLevelPara = 1.408428 

BW Util details:
bwutil = 0.065839 
total_CMD = 255624 
util_bw = 16830 
Wasted_Col = 59079 
Wasted_Row = 36142 
Idle = 143573 

BW Util Bottlenecks: 
RCDc_limit = 67646 
RCDWRc_limit = 3033 
WTRc_limit = 4919 
RTWc_limit = 10531 
CCDLc_limit = 6470 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4316 
RTWc_limit_alone = 9896 

Commands details: 
total_CMD = 255624 
n_nop = 226546 
Read = 14106 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 14787 
total_req = 16830 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 16830 
Row_Bus_Util =  0.055081 
CoL_Bus_Util = 0.065839 
Either_Row_CoL_Bus_Util = 0.113753 
Issued_on_Two_Bus_Simul_Util = 0.007167 
issued_two_Eff = 0.063003 
queue_avg = 0.763297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.763297
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226958 n_act=6850 n_pre=6834 n_ref_event=0 n_req=14812 n_rd=14131 n_rd_L2_A=0 n_write=0 n_wr_bk=2721 bw_util=0.06592
n_activity=151386 dram_eff=0.1113
bk0: 904a 241973i bk1: 892a 242870i bk2: 900a 242967i bk3: 905a 242453i bk4: 932a 242836i bk5: 932a 241122i bk6: 922a 240709i bk7: 905a 241409i bk8: 838a 240980i bk9: 842a 241617i bk10: 840a 240861i bk11: 840a 241163i bk12: 888a 242024i bk13: 870a 240387i bk14: 860a 242053i bk15: 861a 241830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537537
Row_Buffer_Locality_read = 0.551058
Row_Buffer_Locality_write = 0.256975
Bank_Level_Parallism = 2.167750
Bank_Level_Parallism_Col = 1.815280
Bank_Level_Parallism_Ready = 1.453893
write_to_read_ratio_blp_rw_average = 0.090204
GrpLevelPara = 1.413604 

BW Util details:
bwutil = 0.065925 
total_CMD = 255624 
util_bw = 16852 
Wasted_Col = 57255 
Wasted_Row = 35473 
Idle = 146044 

BW Util Bottlenecks: 
RCDc_limit = 65517 
RCDWRc_limit = 2801 
WTRc_limit = 5086 
RTWc_limit = 10969 
CCDLc_limit = 6637 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 4464 
RTWc_limit_alone = 10269 

Commands details: 
total_CMD = 255624 
n_nop = 226958 
Read = 14131 
Write = 0 
L2_Alloc = 0 
L2_WB = 2721 
n_act = 6850 
n_pre = 6834 
n_ref = 0 
n_req = 14812 
total_req = 16852 

Dual Bus Interface Util: 
issued_total_row = 13684 
issued_total_col = 16852 
Row_Bus_Util =  0.053532 
CoL_Bus_Util = 0.065925 
Either_Row_CoL_Bus_Util = 0.112141 
Issued_on_Two_Bus_Simul_Util = 0.007315 
issued_two_Eff = 0.065234 
queue_avg = 1.039601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226816 n_act=6851 n_pre=6835 n_ref_event=0 n_req=14882 n_rd=14195 n_rd_L2_A=0 n_write=0 n_wr_bk=2748 bw_util=0.06628
n_activity=151063 dram_eff=0.1122
bk0: 889a 243599i bk1: 897a 242549i bk2: 900a 241204i bk3: 904a 242037i bk4: 949a 242134i bk5: 948a 242076i bk6: 912a 241986i bk7: 916a 241047i bk8: 832a 241781i bk9: 832a 242245i bk10: 856a 241273i bk11: 852a 241325i bk12: 898a 240294i bk13: 889a 241356i bk14: 860a 242283i bk15: 861a 241929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539645
Row_Buffer_Locality_read = 0.553153
Row_Buffer_Locality_write = 0.260553
Bank_Level_Parallism = 2.149181
Bank_Level_Parallism_Col = 1.793171
Bank_Level_Parallism_Ready = 1.409904
write_to_read_ratio_blp_rw_average = 0.094877
GrpLevelPara = 1.413840 

BW Util details:
bwutil = 0.066281 
total_CMD = 255624 
util_bw = 16943 
Wasted_Col = 57504 
Wasted_Row = 35245 
Idle = 145932 

BW Util Bottlenecks: 
RCDc_limit = 65420 
RCDWRc_limit = 2868 
WTRc_limit = 4813 
RTWc_limit = 11626 
CCDLc_limit = 6675 
rwq = 0 
CCDLc_limit_alone = 5343 
WTRc_limit_alone = 4303 
RTWc_limit_alone = 10804 

Commands details: 
total_CMD = 255624 
n_nop = 226816 
Read = 14195 
Write = 0 
L2_Alloc = 0 
L2_WB = 2748 
n_act = 6851 
n_pre = 6835 
n_ref = 0 
n_req = 14882 
total_req = 16943 

Dual Bus Interface Util: 
issued_total_row = 13686 
issued_total_col = 16943 
Row_Bus_Util =  0.053540 
CoL_Bus_Util = 0.066281 
Either_Row_CoL_Bus_Util = 0.112697 
Issued_on_Two_Bus_Simul_Util = 0.007124 
issued_two_Eff = 0.063212 
queue_avg = 0.931571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226676 n_act=6973 n_pre=6957 n_ref_event=0 n_req=14829 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06597
n_activity=151866 dram_eff=0.111
bk0: 900a 242575i bk1: 888a 243020i bk2: 908a 241329i bk3: 900a 242321i bk4: 948a 241330i bk5: 948a 241087i bk6: 904a 240800i bk7: 904a 240275i bk8: 840a 240805i bk9: 824a 242077i bk10: 852a 241081i bk11: 836a 241814i bk12: 889a 241498i bk13: 889a 241160i bk14: 861a 242652i bk15: 860a 240853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529773
Row_Buffer_Locality_read = 0.543495
Row_Buffer_Locality_write = 0.243363
Bank_Level_Parallism = 2.167723
Bank_Level_Parallism_Col = 1.798120
Bank_Level_Parallism_Ready = 1.416533
write_to_read_ratio_blp_rw_average = 0.089054
GrpLevelPara = 1.420571 

BW Util details:
bwutil = 0.065968 
total_CMD = 255624 
util_bw = 16863 
Wasted_Col = 58354 
Wasted_Row = 35561 
Idle = 144846 

BW Util Bottlenecks: 
RCDc_limit = 66786 
RCDWRc_limit = 2931 
WTRc_limit = 4492 
RTWc_limit = 12377 
CCDLc_limit = 6550 
rwq = 0 
CCDLc_limit_alone = 5304 
WTRc_limit_alone = 3953 
RTWc_limit_alone = 11670 

Commands details: 
total_CMD = 255624 
n_nop = 226676 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6973 
n_pre = 6957 
n_ref = 0 
n_req = 14829 
total_req = 16863 

Dual Bus Interface Util: 
issued_total_row = 13930 
issued_total_col = 16863 
Row_Bus_Util =  0.054494 
CoL_Bus_Util = 0.065968 
Either_Row_CoL_Bus_Util = 0.113244 
Issued_on_Two_Bus_Simul_Util = 0.007218 
issued_two_Eff = 0.063735 
queue_avg = 0.911651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=227015 n_act=6858 n_pre=6842 n_ref_event=0 n_req=14843 n_rd=14150 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.0662
n_activity=151320 dram_eff=0.1118
bk0: 900a 242355i bk1: 896a 242790i bk2: 908a 241154i bk3: 920a 241997i bk4: 952a 241078i bk5: 940a 242377i bk6: 916a 241371i bk7: 912a 241067i bk8: 840a 241858i bk9: 836a 242256i bk10: 832a 241554i bk11: 845a 240905i bk12: 872a 241373i bk13: 865a 241588i bk14: 864a 241834i bk15: 852a 243057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537964
Row_Buffer_Locality_read = 0.552085
Row_Buffer_Locality_write = 0.249639
Bank_Level_Parallism = 2.166198
Bank_Level_Parallism_Col = 1.807332
Bank_Level_Parallism_Ready = 1.418863
write_to_read_ratio_blp_rw_average = 0.093859
GrpLevelPara = 1.429012 

BW Util details:
bwutil = 0.066199 
total_CMD = 255624 
util_bw = 16922 
Wasted_Col = 56832 
Wasted_Row = 35291 
Idle = 146579 

BW Util Bottlenecks: 
RCDc_limit = 64834 
RCDWRc_limit = 2955 
WTRc_limit = 4697 
RTWc_limit = 11758 
CCDLc_limit = 6543 
rwq = 0 
CCDLc_limit_alone = 5329 
WTRc_limit_alone = 4174 
RTWc_limit_alone = 11067 

Commands details: 
total_CMD = 255624 
n_nop = 227015 
Read = 14150 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6858 
n_pre = 6842 
n_ref = 0 
n_req = 14843 
total_req = 16922 

Dual Bus Interface Util: 
issued_total_row = 13700 
issued_total_col = 16922 
Row_Bus_Util =  0.053594 
CoL_Bus_Util = 0.066199 
Either_Row_CoL_Bus_Util = 0.111918 
Issued_on_Two_Bus_Simul_Util = 0.007875 
issued_two_Eff = 0.070362 
queue_avg = 0.867536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.867536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226923 n_act=6894 n_pre=6878 n_ref_event=0 n_req=14822 n_rd=14140 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.06599
n_activity=150967 dram_eff=0.1117
bk0: 901a 242299i bk1: 892a 242816i bk2: 900a 242550i bk3: 905a 243041i bk4: 932a 242703i bk5: 936a 241591i bk6: 916a 241919i bk7: 916a 240602i bk8: 842a 240844i bk9: 843a 240966i bk10: 837a 240776i bk11: 832a 241488i bk12: 883a 241129i bk13: 885a 240365i bk14: 856a 242185i bk15: 864a 242314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534881
Row_Buffer_Locality_read = 0.547949
Row_Buffer_Locality_write = 0.263930
Bank_Level_Parallism = 2.171133
Bank_Level_Parallism_Col = 1.808637
Bank_Level_Parallism_Ready = 1.419789
write_to_read_ratio_blp_rw_average = 0.090440
GrpLevelPara = 1.425969 

BW Util details:
bwutil = 0.065988 
total_CMD = 255624 
util_bw = 16868 
Wasted_Col = 57253 
Wasted_Row = 35139 
Idle = 146364 

BW Util Bottlenecks: 
RCDc_limit = 65676 
RCDWRc_limit = 2797 
WTRc_limit = 5083 
RTWc_limit = 11011 
CCDLc_limit = 6593 
rwq = 0 
CCDLc_limit_alone = 5249 
WTRc_limit_alone = 4470 
RTWc_limit_alone = 10280 

Commands details: 
total_CMD = 255624 
n_nop = 226923 
Read = 14140 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 6894 
n_pre = 6878 
n_ref = 0 
n_req = 14822 
total_req = 16868 

Dual Bus Interface Util: 
issued_total_row = 13772 
issued_total_col = 16868 
Row_Bus_Util =  0.053876 
CoL_Bus_Util = 0.065988 
Either_Row_CoL_Bus_Util = 0.112278 
Issued_on_Two_Bus_Simul_Util = 0.007585 
issued_two_Eff = 0.067559 
queue_avg = 0.966013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.966013
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226725 n_act=6936 n_pre=6920 n_ref_event=0 n_req=14912 n_rd=14222 n_rd_L2_A=0 n_write=0 n_wr_bk=2757 bw_util=0.06642
n_activity=152942 dram_eff=0.111
bk0: 892a 241769i bk1: 912a 242101i bk2: 904a 241112i bk3: 904a 242886i bk4: 944a 241267i bk5: 949a 241401i bk6: 909a 241277i bk7: 920a 240687i bk8: 836a 241853i bk9: 836a 241430i bk10: 844a 240708i bk11: 856a 241086i bk12: 893a 241070i bk13: 893a 241184i bk14: 866a 242077i bk15: 864a 241430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534871
Row_Buffer_Locality_read = 0.546337
Row_Buffer_Locality_write = 0.298551
Bank_Level_Parallism = 2.168287
Bank_Level_Parallism_Col = 1.825169
Bank_Level_Parallism_Ready = 1.485070
write_to_read_ratio_blp_rw_average = 0.086709
GrpLevelPara = 1.412849 

BW Util details:
bwutil = 0.066422 
total_CMD = 255624 
util_bw = 16979 
Wasted_Col = 58168 
Wasted_Row = 36258 
Idle = 144219 

BW Util Bottlenecks: 
RCDc_limit = 66302 
RCDWRc_limit = 2593 
WTRc_limit = 4287 
RTWc_limit = 10852 
CCDLc_limit = 6462 
rwq = 0 
CCDLc_limit_alone = 5275 
WTRc_limit_alone = 3805 
RTWc_limit_alone = 10147 

Commands details: 
total_CMD = 255624 
n_nop = 226725 
Read = 14222 
Write = 0 
L2_Alloc = 0 
L2_WB = 2757 
n_act = 6936 
n_pre = 6920 
n_ref = 0 
n_req = 14912 
total_req = 16979 

Dual Bus Interface Util: 
issued_total_row = 13856 
issued_total_col = 16979 
Row_Bus_Util =  0.054205 
CoL_Bus_Util = 0.066422 
Either_Row_CoL_Bus_Util = 0.113053 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.066992 
queue_avg = 1.129953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12995
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226827 n_act=6908 n_pre=6892 n_ref_event=0 n_req=14901 n_rd=14211 n_rd_L2_A=0 n_write=0 n_wr_bk=2757 bw_util=0.06638
n_activity=152609 dram_eff=0.1112
bk0: 889a 242850i bk1: 896a 243666i bk2: 904a 242061i bk3: 913a 242452i bk4: 949a 241529i bk5: 956a 240938i bk6: 908a 239742i bk7: 916a 241135i bk8: 832a 241283i bk9: 833a 240371i bk10: 844a 240891i bk11: 860a 241292i bk12: 898a 241057i bk13: 889a 240947i bk14: 864a 241400i bk15: 860a 242320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536407
Row_Buffer_Locality_read = 0.550067
Row_Buffer_Locality_write = 0.255072
Bank_Level_Parallism = 2.184367
Bank_Level_Parallism_Col = 1.838305
Bank_Level_Parallism_Ready = 1.492103
write_to_read_ratio_blp_rw_average = 0.086223
GrpLevelPara = 1.426755 

BW Util details:
bwutil = 0.066379 
total_CMD = 255624 
util_bw = 16968 
Wasted_Col = 57579 
Wasted_Row = 35760 
Idle = 145317 

BW Util Bottlenecks: 
RCDc_limit = 65807 
RCDWRc_limit = 2762 
WTRc_limit = 4737 
RTWc_limit = 11333 
CCDLc_limit = 6495 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4198 
RTWc_limit_alone = 10609 

Commands details: 
total_CMD = 255624 
n_nop = 226827 
Read = 14211 
Write = 0 
L2_Alloc = 0 
L2_WB = 2757 
n_act = 6908 
n_pre = 6892 
n_ref = 0 
n_req = 14901 
total_req = 16968 

Dual Bus Interface Util: 
issued_total_row = 13800 
issued_total_col = 16968 
Row_Bus_Util =  0.053986 
CoL_Bus_Util = 0.066379 
Either_Row_CoL_Bus_Util = 0.112654 
Issued_on_Two_Bus_Simul_Util = 0.007711 
issued_two_Eff = 0.068445 
queue_avg = 0.975984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.975984
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226682 n_act=7040 n_pre=7024 n_ref_event=0 n_req=14783 n_rd=14104 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.0658
n_activity=153073 dram_eff=0.1099
bk0: 884a 243161i bk1: 886a 242762i bk2: 908a 241239i bk3: 908a 242669i bk4: 948a 241686i bk5: 940a 241485i bk6: 924a 240697i bk7: 904a 241481i bk8: 832a 241759i bk9: 828a 241066i bk10: 840a 240703i bk11: 848a 240726i bk12: 882a 240369i bk13: 860a 240656i bk14: 856a 242532i bk15: 856a 241399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523777
Row_Buffer_Locality_read = 0.536869
Row_Buffer_Locality_write = 0.251841
Bank_Level_Parallism = 2.156389
Bank_Level_Parallism_Col = 1.781678
Bank_Level_Parallism_Ready = 1.382699
write_to_read_ratio_blp_rw_average = 0.087050
GrpLevelPara = 1.410668 

BW Util details:
bwutil = 0.065800 
total_CMD = 255624 
util_bw = 16820 
Wasted_Col = 58793 
Wasted_Row = 35859 
Idle = 144152 

BW Util Bottlenecks: 
RCDc_limit = 67497 
RCDWRc_limit = 2840 
WTRc_limit = 4864 
RTWc_limit = 11249 
CCDLc_limit = 6522 
rwq = 0 
CCDLc_limit_alone = 5245 
WTRc_limit_alone = 4291 
RTWc_limit_alone = 10545 

Commands details: 
total_CMD = 255624 
n_nop = 226682 
Read = 14104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 7040 
n_pre = 7024 
n_ref = 0 
n_req = 14783 
total_req = 16820 

Dual Bus Interface Util: 
issued_total_row = 14064 
issued_total_col = 16820 
Row_Bus_Util =  0.055018 
CoL_Bus_Util = 0.065800 
Either_Row_CoL_Bus_Util = 0.113221 
Issued_on_Two_Bus_Simul_Util = 0.007597 
issued_two_Eff = 0.067100 
queue_avg = 0.896403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896403
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226929 n_act=6852 n_pre=6836 n_ref_event=0 n_req=14890 n_rd=14199 n_rd_L2_A=0 n_write=0 n_wr_bk=2761 bw_util=0.06635
n_activity=151739 dram_eff=0.1118
bk0: 897a 242952i bk1: 900a 243347i bk2: 900a 241753i bk3: 920a 242062i bk4: 933a 242231i bk5: 953a 241063i bk6: 908a 241377i bk7: 924a 240392i bk8: 838a 241068i bk9: 842a 241209i bk10: 837a 240832i bk11: 862a 240446i bk12: 881a 241093i bk13: 885a 241534i bk14: 861a 241597i bk15: 858a 242028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539825
Row_Buffer_Locality_read = 0.550743
Row_Buffer_Locality_write = 0.315485
Bank_Level_Parallism = 2.189677
Bank_Level_Parallism_Col = 1.843297
Bank_Level_Parallism_Ready = 1.469104
write_to_read_ratio_blp_rw_average = 0.085112
GrpLevelPara = 1.427610 

BW Util details:
bwutil = 0.066347 
total_CMD = 255624 
util_bw = 16960 
Wasted_Col = 57105 
Wasted_Row = 35490 
Idle = 146069 

BW Util Bottlenecks: 
RCDc_limit = 65401 
RCDWRc_limit = 2605 
WTRc_limit = 4814 
RTWc_limit = 11170 
CCDLc_limit = 6369 
rwq = 0 
CCDLc_limit_alone = 5109 
WTRc_limit_alone = 4255 
RTWc_limit_alone = 10469 

Commands details: 
total_CMD = 255624 
n_nop = 226929 
Read = 14199 
Write = 0 
L2_Alloc = 0 
L2_WB = 2761 
n_act = 6852 
n_pre = 6836 
n_ref = 0 
n_req = 14890 
total_req = 16960 

Dual Bus Interface Util: 
issued_total_row = 13688 
issued_total_col = 16960 
Row_Bus_Util =  0.053547 
CoL_Bus_Util = 0.066347 
Either_Row_CoL_Bus_Util = 0.112255 
Issued_on_Two_Bus_Simul_Util = 0.007640 
issued_two_Eff = 0.068061 
queue_avg = 1.163365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16336
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226837 n_act=6890 n_pre=6874 n_ref_event=0 n_req=14881 n_rd=14197 n_rd_L2_A=0 n_write=0 n_wr_bk=2733 bw_util=0.06623
n_activity=150666 dram_eff=0.1124
bk0: 908a 241929i bk1: 896a 241952i bk2: 892a 241964i bk3: 916a 242038i bk4: 932a 241781i bk5: 932a 241308i bk6: 908a 242092i bk7: 916a 240928i bk8: 840a 241364i bk9: 848a 241812i bk10: 849a 241311i bk11: 852a 241199i bk12: 898a 240171i bk13: 897a 240495i bk14: 857a 241998i bk15: 856a 241790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536994
Row_Buffer_Locality_read = 0.549694
Row_Buffer_Locality_write = 0.273392
Bank_Level_Parallism = 2.205545
Bank_Level_Parallism_Col = 1.856029
Bank_Level_Parallism_Ready = 1.492262
write_to_read_ratio_blp_rw_average = 0.085700
GrpLevelPara = 1.429705 

BW Util details:
bwutil = 0.066230 
total_CMD = 255624 
util_bw = 16930 
Wasted_Col = 57112 
Wasted_Row = 35107 
Idle = 146475 

BW Util Bottlenecks: 
RCDc_limit = 65666 
RCDWRc_limit = 2726 
WTRc_limit = 4421 
RTWc_limit = 11781 
CCDLc_limit = 6432 
rwq = 0 
CCDLc_limit_alone = 5178 
WTRc_limit_alone = 3861 
RTWc_limit_alone = 11087 

Commands details: 
total_CMD = 255624 
n_nop = 226837 
Read = 14197 
Write = 0 
L2_Alloc = 0 
L2_WB = 2733 
n_act = 6890 
n_pre = 6874 
n_ref = 0 
n_req = 14881 
total_req = 16930 

Dual Bus Interface Util: 
issued_total_row = 13764 
issued_total_col = 16930 
Row_Bus_Util =  0.053845 
CoL_Bus_Util = 0.066230 
Either_Row_CoL_Bus_Util = 0.112615 
Issued_on_Two_Bus_Simul_Util = 0.007460 
issued_two_Eff = 0.066245 
queue_avg = 1.073827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07383
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226359 n_act=7108 n_pre=7092 n_ref_event=0 n_req=14908 n_rd=14215 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06645
n_activity=153152 dram_eff=0.1109
bk0: 904a 242960i bk1: 900a 241740i bk2: 908a 241449i bk3: 921a 241402i bk4: 948a 241833i bk5: 944a 241438i bk6: 908a 241873i bk7: 916a 241499i bk8: 840a 240205i bk9: 829a 240513i bk10: 848a 240646i bk11: 848a 241003i bk12: 895a 241568i bk13: 897a 240551i bk14: 856a 242130i bk15: 853a 241779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523209
Row_Buffer_Locality_read = 0.537038
Row_Buffer_Locality_write = 0.239538
Bank_Level_Parallism = 2.166960
Bank_Level_Parallism_Col = 1.790372
Bank_Level_Parallism_Ready = 1.369518
write_to_read_ratio_blp_rw_average = 0.091491
GrpLevelPara = 1.433974 

BW Util details:
bwutil = 0.066453 
total_CMD = 255624 
util_bw = 16987 
Wasted_Col = 59008 
Wasted_Row = 35822 
Idle = 143807 

BW Util Bottlenecks: 
RCDc_limit = 67944 
RCDWRc_limit = 2898 
WTRc_limit = 4835 
RTWc_limit = 11869 
CCDLc_limit = 6515 
rwq = 0 
CCDLc_limit_alone = 5248 
WTRc_limit_alone = 4365 
RTWc_limit_alone = 11072 

Commands details: 
total_CMD = 255624 
n_nop = 226359 
Read = 14215 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 7108 
n_pre = 7092 
n_ref = 0 
n_req = 14908 
total_req = 16987 

Dual Bus Interface Util: 
issued_total_row = 14200 
issued_total_col = 16987 
Row_Bus_Util =  0.055550 
CoL_Bus_Util = 0.066453 
Either_Row_CoL_Bus_Util = 0.114485 
Issued_on_Two_Bus_Simul_Util = 0.007519 
issued_two_Eff = 0.065676 
queue_avg = 0.857369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.857369
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226649 n_act=6962 n_pre=6946 n_ref_event=0 n_req=14829 n_rd=14140 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.0661
n_activity=152183 dram_eff=0.111
bk0: 888a 243248i bk1: 896a 242609i bk2: 924a 241917i bk3: 912a 242395i bk4: 944a 241778i bk5: 944a 242401i bk6: 916a 241336i bk7: 916a 241469i bk8: 828a 240862i bk9: 828a 240501i bk10: 844a 241125i bk11: 840a 240432i bk12: 873a 240182i bk13: 870a 240852i bk14: 865a 241643i bk15: 852a 241324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530515
Row_Buffer_Locality_read = 0.542928
Row_Buffer_Locality_write = 0.275762
Bank_Level_Parallism = 2.179995
Bank_Level_Parallism_Col = 1.819174
Bank_Level_Parallism_Ready = 1.428859
write_to_read_ratio_blp_rw_average = 0.089570
GrpLevelPara = 1.427162 

BW Util details:
bwutil = 0.066097 
total_CMD = 255624 
util_bw = 16896 
Wasted_Col = 57951 
Wasted_Row = 35584 
Idle = 145193 

BW Util Bottlenecks: 
RCDc_limit = 66710 
RCDWRc_limit = 2854 
WTRc_limit = 4599 
RTWc_limit = 12061 
CCDLc_limit = 6658 
rwq = 0 
CCDLc_limit_alone = 5303 
WTRc_limit_alone = 4036 
RTWc_limit_alone = 11269 

Commands details: 
total_CMD = 255624 
n_nop = 226649 
Read = 14140 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6962 
n_pre = 6946 
n_ref = 0 
n_req = 14829 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 13908 
issued_total_col = 16896 
Row_Bus_Util =  0.054408 
CoL_Bus_Util = 0.066097 
Either_Row_CoL_Bus_Util = 0.113350 
Issued_on_Two_Bus_Simul_Util = 0.007155 
issued_two_Eff = 0.063123 
queue_avg = 0.965211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965211
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=227141 n_act=6796 n_pre=6780 n_ref_event=0 n_req=14764 n_rd=14091 n_rd_L2_A=0 n_write=0 n_wr_bk=2689 bw_util=0.06564
n_activity=150610 dram_eff=0.1114
bk0: 894a 243782i bk1: 900a 242122i bk2: 892a 242692i bk3: 912a 243068i bk4: 937a 241631i bk5: 936a 241200i bk6: 908a 241724i bk7: 905a 241617i bk8: 836a 241454i bk9: 837a 241453i bk10: 840a 241001i bk11: 840a 240568i bk12: 880a 240238i bk13: 874a 241386i bk14: 848a 242549i bk15: 852a 242304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539691
Row_Buffer_Locality_read = 0.553119
Row_Buffer_Locality_write = 0.258544
Bank_Level_Parallism = 2.189306
Bank_Level_Parallism_Col = 1.820940
Bank_Level_Parallism_Ready = 1.443325
write_to_read_ratio_blp_rw_average = 0.093039
GrpLevelPara = 1.430175 

BW Util details:
bwutil = 0.065643 
total_CMD = 255624 
util_bw = 16780 
Wasted_Col = 56684 
Wasted_Row = 34314 
Idle = 147846 

BW Util Bottlenecks: 
RCDc_limit = 64887 
RCDWRc_limit = 2841 
WTRc_limit = 4730 
RTWc_limit = 11984 
CCDLc_limit = 6499 
rwq = 0 
CCDLc_limit_alone = 5161 
WTRc_limit_alone = 4187 
RTWc_limit_alone = 11189 

Commands details: 
total_CMD = 255624 
n_nop = 227141 
Read = 14091 
Write = 0 
L2_Alloc = 0 
L2_WB = 2689 
n_act = 6796 
n_pre = 6780 
n_ref = 0 
n_req = 14764 
total_req = 16780 

Dual Bus Interface Util: 
issued_total_row = 13576 
issued_total_col = 16780 
Row_Bus_Util =  0.053109 
CoL_Bus_Util = 0.065643 
Either_Row_CoL_Bus_Util = 0.111425 
Issued_on_Two_Bus_Simul_Util = 0.007327 
issued_two_Eff = 0.065759 
queue_avg = 0.911288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911288
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226837 n_act=6927 n_pre=6911 n_ref_event=0 n_req=14809 n_rd=14132 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.06588
n_activity=153174 dram_eff=0.1099
bk0: 905a 241938i bk1: 900a 242201i bk2: 904a 242641i bk3: 904a 243275i bk4: 920a 241947i bk5: 944a 241154i bk6: 912a 241199i bk7: 899a 241835i bk8: 828a 241229i bk9: 840a 241048i bk10: 836a 241522i bk11: 840a 241105i bk12: 888a 240324i bk13: 898a 241397i bk14: 862a 242394i bk15: 852a 241942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532244
Row_Buffer_Locality_read = 0.545146
Row_Buffer_Locality_write = 0.262925
Bank_Level_Parallism = 2.142019
Bank_Level_Parallism_Col = 1.783630
Bank_Level_Parallism_Ready = 1.405523
write_to_read_ratio_blp_rw_average = 0.089562
GrpLevelPara = 1.410237 

BW Util details:
bwutil = 0.065878 
total_CMD = 255624 
util_bw = 16840 
Wasted_Col = 58122 
Wasted_Row = 35981 
Idle = 144681 

BW Util Bottlenecks: 
RCDc_limit = 66398 
RCDWRc_limit = 2772 
WTRc_limit = 4687 
RTWc_limit = 11363 
CCDLc_limit = 6631 
rwq = 0 
CCDLc_limit_alone = 5349 
WTRc_limit_alone = 4104 
RTWc_limit_alone = 10664 

Commands details: 
total_CMD = 255624 
n_nop = 226837 
Read = 14132 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 6927 
n_pre = 6911 
n_ref = 0 
n_req = 14809 
total_req = 16840 

Dual Bus Interface Util: 
issued_total_row = 13838 
issued_total_col = 16840 
Row_Bus_Util =  0.054134 
CoL_Bus_Util = 0.065878 
Either_Row_CoL_Bus_Util = 0.112615 
Issued_on_Two_Bus_Simul_Util = 0.007398 
issued_two_Eff = 0.065689 
queue_avg = 0.908107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908107
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226566 n_act=7026 n_pre=7010 n_ref_event=0 n_req=14844 n_rd=14160 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.0661
n_activity=151155 dram_eff=0.1118
bk0: 904a 241883i bk1: 896a 242081i bk2: 908a 242876i bk3: 900a 242972i bk4: 940a 240362i bk5: 944a 241030i bk6: 916a 241080i bk7: 908a 240401i bk8: 836a 241052i bk9: 824a 242520i bk10: 848a 241426i bk11: 848a 241770i bk12: 894a 240270i bk13: 881a 241361i bk14: 865a 241319i bk15: 848a 242257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526677
Row_Buffer_Locality_read = 0.540607
Row_Buffer_Locality_write = 0.238304
Bank_Level_Parallism = 2.182512
Bank_Level_Parallism_Col = 1.790992
Bank_Level_Parallism_Ready = 1.400923
write_to_read_ratio_blp_rw_average = 0.091748
GrpLevelPara = 1.421364 

BW Util details:
bwutil = 0.066097 
total_CMD = 255624 
util_bw = 16896 
Wasted_Col = 58190 
Wasted_Row = 34956 
Idle = 145582 

BW Util Bottlenecks: 
RCDc_limit = 67054 
RCDWRc_limit = 2967 
WTRc_limit = 4857 
RTWc_limit = 11747 
CCDLc_limit = 6580 
rwq = 0 
CCDLc_limit_alone = 5269 
WTRc_limit_alone = 4289 
RTWc_limit_alone = 11004 

Commands details: 
total_CMD = 255624 
n_nop = 226566 
Read = 14160 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7026 
n_pre = 7010 
n_ref = 0 
n_req = 14844 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 14036 
issued_total_col = 16896 
Row_Bus_Util =  0.054909 
CoL_Bus_Util = 0.066097 
Either_Row_CoL_Bus_Util = 0.113675 
Issued_on_Two_Bus_Simul_Util = 0.007331 
issued_two_Eff = 0.064492 
queue_avg = 0.853210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.85321
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226740 n_act=6932 n_pre=6916 n_ref_event=0 n_req=14815 n_rd=14126 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06604
n_activity=152562 dram_eff=0.1107
bk0: 892a 241593i bk1: 896a 242251i bk2: 908a 242399i bk3: 920a 242412i bk4: 944a 241009i bk5: 948a 240641i bk6: 920a 241049i bk7: 892a 241771i bk8: 832a 241209i bk9: 832a 241173i bk10: 848a 241465i bk11: 840a 241651i bk12: 868a 239792i bk13: 882a 241090i bk14: 852a 242292i bk15: 852a 242475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532096
Row_Buffer_Locality_read = 0.544882
Row_Buffer_Locality_write = 0.269956
Bank_Level_Parallism = 2.171488
Bank_Level_Parallism_Col = 1.813484
Bank_Level_Parallism_Ready = 1.419441
write_to_read_ratio_blp_rw_average = 0.091100
GrpLevelPara = 1.422554 

BW Util details:
bwutil = 0.066042 
total_CMD = 255624 
util_bw = 16882 
Wasted_Col = 58116 
Wasted_Row = 35768 
Idle = 144858 

BW Util Bottlenecks: 
RCDc_limit = 66313 
RCDWRc_limit = 2828 
WTRc_limit = 4812 
RTWc_limit = 12153 
CCDLc_limit = 6622 
rwq = 0 
CCDLc_limit_alone = 5353 
WTRc_limit_alone = 4332 
RTWc_limit_alone = 11364 

Commands details: 
total_CMD = 255624 
n_nop = 226740 
Read = 14126 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6932 
n_pre = 6916 
n_ref = 0 
n_req = 14815 
total_req = 16882 

Dual Bus Interface Util: 
issued_total_row = 13848 
issued_total_col = 16882 
Row_Bus_Util =  0.054173 
CoL_Bus_Util = 0.066042 
Either_Row_CoL_Bus_Util = 0.112994 
Issued_on_Two_Bus_Simul_Util = 0.007222 
issued_two_Eff = 0.063911 
queue_avg = 1.054964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05496
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=227090 n_act=6770 n_pre=6754 n_ref_event=0 n_req=14874 n_rd=14182 n_rd_L2_A=0 n_write=0 n_wr_bk=2768 bw_util=0.06631
n_activity=151779 dram_eff=0.1117
bk0: 889a 242156i bk1: 892a 242377i bk2: 912a 242693i bk3: 900a 242793i bk4: 952a 241902i bk5: 944a 241222i bk6: 920a 241065i bk7: 908a 241149i bk8: 843a 241168i bk9: 847a 241600i bk10: 848a 241727i bk11: 837a 241090i bk12: 881a 241479i bk13: 888a 241212i bk14: 865a 242776i bk15: 856a 241443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544843
Row_Buffer_Locality_read = 0.556480
Row_Buffer_Locality_write = 0.306358
Bank_Level_Parallism = 2.171220
Bank_Level_Parallism_Col = 1.839478
Bank_Level_Parallism_Ready = 1.525310
write_to_read_ratio_blp_rw_average = 0.086414
GrpLevelPara = 1.416115 

BW Util details:
bwutil = 0.066308 
total_CMD = 255624 
util_bw = 16950 
Wasted_Col = 56758 
Wasted_Row = 35450 
Idle = 146466 

BW Util Bottlenecks: 
RCDc_limit = 64827 
RCDWRc_limit = 2478 
WTRc_limit = 4165 
RTWc_limit = 10611 
CCDLc_limit = 5945 
rwq = 0 
CCDLc_limit_alone = 4924 
WTRc_limit_alone = 3732 
RTWc_limit_alone = 10023 

Commands details: 
total_CMD = 255624 
n_nop = 227090 
Read = 14182 
Write = 0 
L2_Alloc = 0 
L2_WB = 2768 
n_act = 6770 
n_pre = 6754 
n_ref = 0 
n_req = 14874 
total_req = 16950 

Dual Bus Interface Util: 
issued_total_row = 13524 
issued_total_col = 16950 
Row_Bus_Util =  0.052906 
CoL_Bus_Util = 0.066308 
Either_Row_CoL_Bus_Util = 0.111625 
Issued_on_Two_Bus_Simul_Util = 0.007589 
issued_two_Eff = 0.067989 
queue_avg = 1.133579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13358
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226987 n_act=6799 n_pre=6783 n_ref_event=0 n_req=14858 n_rd=14174 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06615
n_activity=152795 dram_eff=0.1107
bk0: 888a 242342i bk1: 900a 242556i bk2: 916a 242672i bk3: 908a 242180i bk4: 928a 242608i bk5: 940a 241924i bk6: 920a 241288i bk7: 908a 241066i bk8: 832a 241003i bk9: 832a 241803i bk10: 864a 240545i bk11: 844a 241278i bk12: 892a 241318i bk13: 893a 242002i bk14: 861a 241980i bk15: 848a 242361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542401
Row_Buffer_Locality_read = 0.555030
Row_Buffer_Locality_write = 0.280702
Bank_Level_Parallism = 2.153619
Bank_Level_Parallism_Col = 1.820124
Bank_Level_Parallism_Ready = 1.524009
write_to_read_ratio_blp_rw_average = 0.085422
GrpLevelPara = 1.410175 

BW Util details:
bwutil = 0.066152 
total_CMD = 255624 
util_bw = 16910 
Wasted_Col = 57016 
Wasted_Row = 35618 
Idle = 146080 

BW Util Bottlenecks: 
RCDc_limit = 64894 
RCDWRc_limit = 2687 
WTRc_limit = 4505 
RTWc_limit = 10014 
CCDLc_limit = 6268 
rwq = 0 
CCDLc_limit_alone = 5138 
WTRc_limit_alone = 3970 
RTWc_limit_alone = 9419 

Commands details: 
total_CMD = 255624 
n_nop = 226987 
Read = 14174 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6799 
n_pre = 6783 
n_ref = 0 
n_req = 14858 
total_req = 16910 

Dual Bus Interface Util: 
issued_total_row = 13582 
issued_total_col = 16910 
Row_Bus_Util =  0.053133 
CoL_Bus_Util = 0.066152 
Either_Row_CoL_Bus_Util = 0.112028 
Issued_on_Two_Bus_Simul_Util = 0.007257 
issued_two_Eff = 0.064776 
queue_avg = 1.096560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09656
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226747 n_act=6933 n_pre=6917 n_ref_event=0 n_req=14856 n_rd=14172 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06614
n_activity=152213 dram_eff=0.1111
bk0: 900a 242011i bk1: 892a 242420i bk2: 908a 242508i bk3: 905a 243452i bk4: 948a 241373i bk5: 944a 240728i bk6: 908a 241344i bk7: 900a 241723i bk8: 840a 240413i bk9: 836a 241589i bk10: 848a 240996i bk11: 860a 240505i bk12: 893a 240978i bk13: 890a 241172i bk14: 860a 241837i bk15: 840a 242953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533320
Row_Buffer_Locality_read = 0.548194
Row_Buffer_Locality_write = 0.225146
Bank_Level_Parallism = 2.157194
Bank_Level_Parallism_Col = 1.797599
Bank_Level_Parallism_Ready = 1.421043
write_to_read_ratio_blp_rw_average = 0.092126
GrpLevelPara = 1.422470 

BW Util details:
bwutil = 0.066144 
total_CMD = 255624 
util_bw = 16908 
Wasted_Col = 57962 
Wasted_Row = 35847 
Idle = 144907 

BW Util Bottlenecks: 
RCDc_limit = 66101 
RCDWRc_limit = 3173 
WTRc_limit = 4955 
RTWc_limit = 12189 
CCDLc_limit = 6456 
rwq = 0 
CCDLc_limit_alone = 5117 
WTRc_limit_alone = 4350 
RTWc_limit_alone = 11455 

Commands details: 
total_CMD = 255624 
n_nop = 226747 
Read = 14172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 6933 
n_pre = 6917 
n_ref = 0 
n_req = 14856 
total_req = 16908 

Dual Bus Interface Util: 
issued_total_row = 13850 
issued_total_col = 16908 
Row_Bus_Util =  0.054181 
CoL_Bus_Util = 0.066144 
Either_Row_CoL_Bus_Util = 0.112967 
Issued_on_Two_Bus_Simul_Util = 0.007358 
issued_two_Eff = 0.065138 
queue_avg = 0.826225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826225
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255624 n_nop=226811 n_act=6939 n_pre=6923 n_ref_event=0 n_req=14758 n_rd=14079 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.0657
n_activity=152473 dram_eff=0.1102
bk0: 900a 242817i bk1: 893a 243178i bk2: 908a 242839i bk3: 896a 243135i bk4: 932a 242005i bk5: 944a 241705i bk6: 920a 240744i bk7: 904a 241696i bk8: 832a 241589i bk9: 832a 241813i bk10: 848a 241566i bk11: 840a 241647i bk12: 857a 241501i bk13: 857a 241108i bk14: 864a 242264i bk15: 852a 241938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529814
Row_Buffer_Locality_read = 0.543860
Row_Buffer_Locality_write = 0.238586
Bank_Level_Parallism = 2.112923
Bank_Level_Parallism_Col = 1.726202
Bank_Level_Parallism_Ready = 1.317118
write_to_read_ratio_blp_rw_average = 0.088746
GrpLevelPara = 1.402561 

BW Util details:
bwutil = 0.065702 
total_CMD = 255624 
util_bw = 16795 
Wasted_Col = 58051 
Wasted_Row = 35521 
Idle = 145257 

BW Util Bottlenecks: 
RCDc_limit = 66362 
RCDWRc_limit = 2970 
WTRc_limit = 5313 
RTWc_limit = 10148 
CCDLc_limit = 6621 
rwq = 0 
CCDLc_limit_alone = 5350 
WTRc_limit_alone = 4689 
RTWc_limit_alone = 9501 

Commands details: 
total_CMD = 255624 
n_nop = 226811 
Read = 14079 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 6939 
n_pre = 6923 
n_ref = 0 
n_req = 14758 
total_req = 16795 

Dual Bus Interface Util: 
issued_total_row = 13862 
issued_total_col = 16795 
Row_Bus_Util =  0.054228 
CoL_Bus_Util = 0.065702 
Either_Row_CoL_Bus_Util = 0.112716 
Issued_on_Two_Bus_Simul_Util = 0.007214 
issued_two_Eff = 0.063999 
queue_avg = 0.744011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.744011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46074, Miss = 9077, Miss_rate = 0.197, Pending_hits = 63, Reservation_fails = 383
L2_cache_bank[1]: Access = 44493, Miss = 9064, Miss_rate = 0.204, Pending_hits = 31, Reservation_fails = 174
L2_cache_bank[2]: Access = 46638, Miss = 9110, Miss_rate = 0.195, Pending_hits = 54, Reservation_fails = 846
L2_cache_bank[3]: Access = 44475, Miss = 9113, Miss_rate = 0.205, Pending_hits = 45, Reservation_fails = 582
L2_cache_bank[4]: Access = 45166, Miss = 9114, Miss_rate = 0.202, Pending_hits = 39, Reservation_fails = 506
L2_cache_bank[5]: Access = 47142, Miss = 9070, Miss_rate = 0.192, Pending_hits = 34, Reservation_fails = 89
L2_cache_bank[6]: Access = 47168, Miss = 9065, Miss_rate = 0.192, Pending_hits = 61, Reservation_fails = 748
L2_cache_bank[7]: Access = 44546, Miss = 9081, Miss_rate = 0.204, Pending_hits = 34, Reservation_fails = 248
L2_cache_bank[8]: Access = 46034, Miss = 9088, Miss_rate = 0.197, Pending_hits = 50, Reservation_fails = 129
L2_cache_bank[9]: Access = 44336, Miss = 9071, Miss_rate = 0.205, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[10]: Access = 45429, Miss = 9076, Miss_rate = 0.200, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 44640, Miss = 9107, Miss_rate = 0.204, Pending_hits = 31, Reservation_fails = 171
L2_cache_bank[12]: Access = 47084, Miss = 9074, Miss_rate = 0.193, Pending_hits = 39, Reservation_fails = 92
L2_cache_bank[13]: Access = 44688, Miss = 9045, Miss_rate = 0.202, Pending_hits = 35, Reservation_fails = 362
L2_cache_bank[14]: Access = 50123, Miss = 9116, Miss_rate = 0.182, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 43581, Miss = 9086, Miss_rate = 0.208, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[16]: Access = 46308, Miss = 9079, Miss_rate = 0.196, Pending_hits = 55, Reservation_fails = 989
L2_cache_bank[17]: Access = 46924, Miss = 9085, Miss_rate = 0.194, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[18]: Access = 45948, Miss = 9112, Miss_rate = 0.198, Pending_hits = 51, Reservation_fails = 1024
L2_cache_bank[19]: Access = 49335, Miss = 9146, Miss_rate = 0.185, Pending_hits = 52, Reservation_fails = 405
L2_cache_bank[20]: Access = 43741, Miss = 9100, Miss_rate = 0.208, Pending_hits = 41, Reservation_fails = 145
L2_cache_bank[21]: Access = 48001, Miss = 9123, Miss_rate = 0.190, Pending_hits = 48, Reservation_fails = 804
L2_cache_bank[22]: Access = 45472, Miss = 9106, Miss_rate = 0.200, Pending_hits = 37, Reservation_fails = 156
L2_cache_bank[23]: Access = 44166, Miss = 9066, Miss_rate = 0.205, Pending_hits = 35, Reservation_fails = 390
L2_cache_bank[24]: Access = 45323, Miss = 9079, Miss_rate = 0.200, Pending_hits = 32, Reservation_fails = 150
L2_cache_bank[25]: Access = 44707, Miss = 9172, Miss_rate = 0.205, Pending_hits = 51, Reservation_fails = 1129
L2_cache_bank[26]: Access = 45227, Miss = 9108, Miss_rate = 0.201, Pending_hits = 31, Reservation_fails = 269
L2_cache_bank[27]: Access = 46734, Miss = 9105, Miss_rate = 0.195, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[28]: Access = 44975, Miss = 9127, Miss_rate = 0.203, Pending_hits = 32, Reservation_fails = 38
L2_cache_bank[29]: Access = 46298, Miss = 9124, Miss_rate = 0.197, Pending_hits = 40, Reservation_fails = 291
L2_cache_bank[30]: Access = 43957, Miss = 9074, Miss_rate = 0.206, Pending_hits = 39, Reservation_fails = 152
L2_cache_bank[31]: Access = 45151, Miss = 9082, Miss_rate = 0.201, Pending_hits = 45, Reservation_fails = 612
L2_cache_bank[32]: Access = 44732, Miss = 9027, Miss_rate = 0.202, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[33]: Access = 46076, Miss = 9092, Miss_rate = 0.197, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[34]: Access = 44580, Miss = 9031, Miss_rate = 0.203, Pending_hits = 44, Reservation_fails = 1315
L2_cache_bank[35]: Access = 45184, Miss = 9081, Miss_rate = 0.201, Pending_hits = 38, Reservation_fails = 457
L2_cache_bank[36]: Access = 44655, Miss = 9091, Miss_rate = 0.204, Pending_hits = 53, Reservation_fails = 153
L2_cache_bank[37]: Access = 44330, Miss = 9037, Miss_rate = 0.204, Pending_hits = 38, Reservation_fails = 409
L2_cache_bank[38]: Access = 45044, Miss = 9080, Miss_rate = 0.202, Pending_hits = 34, Reservation_fails = 153
L2_cache_bank[39]: Access = 46071, Miss = 9102, Miss_rate = 0.198, Pending_hits = 47, Reservation_fails = 556
L2_cache_bank[40]: Access = 47535, Miss = 9130, Miss_rate = 0.192, Pending_hits = 47, Reservation_fails = 152
L2_cache_bank[41]: Access = 45636, Miss = 9108, Miss_rate = 0.200, Pending_hits = 33, Reservation_fails = 143
L2_cache_bank[42]: Access = 44570, Miss = 9105, Miss_rate = 0.204, Pending_hits = 33, Reservation_fails = 233
L2_cache_bank[43]: Access = 45636, Miss = 9093, Miss_rate = 0.199, Pending_hits = 47, Reservation_fails = 586
L2_cache_bank[44]: Access = 44835, Miss = 9097, Miss_rate = 0.203, Pending_hits = 37, Reservation_fails = 426
L2_cache_bank[45]: Access = 46621, Miss = 9075, Miss_rate = 0.195, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[46]: Access = 44794, Miss = 9089, Miss_rate = 0.203, Pending_hits = 38, Reservation_fails = 152
L2_cache_bank[47]: Access = 44505, Miss = 9050, Miss_rate = 0.203, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 2188688
L2_total_cache_misses = 436333
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 1911
L2_total_cache_reservation_fails = 15619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1694572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247924
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72429
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2036112
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14536
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2188688
icnt_total_pkts_simt_to_mem=2186448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.19508
	minimum = 5
	maximum = 78
Network latency average = 5.1544
	minimum = 5
	maximum = 78
Slowest packet = 4150484
Flit latency average = 5.1544
	minimum = 5
	maximum = 78
Slowest flit = 4150484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.267686
	minimum = 0.244051 (at node 50)
	maximum = 0.312192 (at node 13)
Accepted packet rate average = 0.267686
	minimum = 0.244051 (at node 50)
	maximum = 0.312821 (at node 13)
Injected flit rate average = 0.267686
	minimum = 0.244051 (at node 50)
	maximum = 0.312192 (at node 13)
Accepted flit rate average= 0.267686
	minimum = 0.244051 (at node 50)
	maximum = 0.312821 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.26582 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Network latency average = 5.17277 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Flit latency average = 5.17277 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.213129 (3 samples)
	minimum = 0.192238 (3 samples)
	maximum = 0.24992 (3 samples)
Accepted packet rate average = 0.213129 (3 samples)
	minimum = 0.192238 (3 samples)
	maximum = 0.250818 (3 samples)
Injected flit rate average = 0.213129 (3 samples)
	minimum = 0.192238 (3 samples)
	maximum = 0.24992 (3 samples)
Accepted flit rate average = 0.213129 (3 samples)
	minimum = 0.192238 (3 samples)
	maximum = 0.250818 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 19 min, 37 sec (15577 sec)
gpgpu_simulation_rate = 2401 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 346161
gpu_sim_insn = 24252248
gpu_ipc =      70.0606
gpu_tot_sim_cycle = 707042
gpu_tot_sim_insn = 61667384
gpu_tot_ipc =      87.2188
gpu_tot_issued_cta = 4676
gpu_occupancy = 76.9483% 
gpu_tot_occupancy = 77.0343% 
max_total_param_size = 0
gpu_stall_dramfull = 9743
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7740
partiton_level_parallism_total  =       5.9193
partiton_level_parallism_util =       7.4300
partiton_level_parallism_util_total  =       7.5829
L2_BW  =     221.7220 GB/Sec
L2_BW_total  =     227.4223 GB/Sec
gpu_total_sim_rate=2016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2579126
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 124080, Miss = 19526, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 124280, Miss = 19384, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 126406, Miss = 20623, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 124418, Miss = 19319, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 135896, Miss = 20745, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 124621, Miss = 19718, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 125870, Miss = 19636, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 123937, Miss = 19346, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 126834, Miss = 19988, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 124381, Miss = 19873, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 124969, Miss = 19989, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 125517, Miss = 20248, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 127215, Miss = 20522, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 126670, Miss = 20741, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 127099, Miss = 20313, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 126290, Miss = 20266, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 125236, Miss = 20212, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 126550, Miss = 20552, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 126082, Miss = 20480, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 123568, Miss = 20162, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 128495, Miss = 20220, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 124259, Miss = 19575, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128874, Miss = 20433, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 127317, Miss = 20227, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 122119, Miss = 19302, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 127754, Miss = 20518, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 125773, Miss = 19874, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 125407, Miss = 20159, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 130079, Miss = 19566, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 125450, Miss = 19523, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 124877, Miss = 19504, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 137092, Miss = 20568, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 123453, Miss = 19682, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 126433, Miss = 19916, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 126590, Miss = 20405, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 125203, Miss = 19417, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 136241, Miss = 20118, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 125734, Miss = 19566, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 124895, Miss = 19305, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 135018, Miss = 20294, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5070982
	L1D_total_cache_misses = 799815
	L1D_total_cache_miss_rate = 0.1577
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 168336
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 336012
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 163216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4921446
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 168336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2579126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1021, 1581, 1245, 2225, 1217, 825, 1105, 1525, 1077, 1032, 1226, 1172, 1161, 1226, 1814, 1058, 920, 1396, 920, 1256, 1256, 1032, 1284, 1368, 1032, 1116, 920, 892, 976, 724, 1200, 1116, 1004, 808, 836, 948, 780, 584, 696, 948, 545, 545, 909, 741, 713, 881, 657, 657, 575, 687, 547, 547, 547, 687, 743, 603, 463, 491, 547, 603, 685, 547, 659, 491, 
gpgpu_n_tot_thrd_icount = 158148608
gpgpu_n_tot_w_icount = 4942144
gpgpu_n_stall_shd_mem = 161412810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4034849
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13227445
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5386752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153283478	W0_Idle:5938142	W0_Scoreboard:8509008	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47518	W28:36190	W29:31610	W30:24608	W31:13008	W32:1081180
single_issue_nums: WS0:1230328	WS1:1236952	WS2:1231486	WS3:1243378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5441880 {8:680235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27209400 {40:680235,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 59 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:286989 	164023 	9748 	14298 	103393 	69368 	32806 	21349 	9841 	1303 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3496592 	670742 	16541 	667 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2336061 	1737060 	106717 	3384 	631 	761 	500 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3843593 	333482 	6712 	758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1379 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        21        13        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        16        31        60 
dram[2]:        64        64        64        64        61        56        17        22        17        17        39        39        40        32        26        19 
dram[3]:        64        64        64        64        60        60        32        44        15        25        28        13        24        12        29        20 
dram[4]:        64        64        64        64        64        64        38        35        21        14        15        15        21        20        42        51 
dram[5]:        64        64        64        64        64        64        38        35        20        16        38        15        15        17        25        26 
dram[6]:        64        64        64        64        55        49        24        22        21        14        24        13        40        36        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        31        19        15        18        22        17        18 
dram[8]:        64        64        64        64        64        64        44        33        19        21        18        13        28        21        35        21 
dram[9]:        64        64        64        64        64        61        28        24        17        20        39        24        16        13        18        38 
dram[10]:        64        64        64        64        61        57        20        23        18        15        42        18        36        32        17        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        14        20        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        26        29        32        22 
dram[13]:        64        64        64        64        64        64        39        24        16        21        21        21        45        23        41        30 
dram[14]:        64        64        64        64        61        61        18        21        14        25        18        13        35        36        20        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        17        21        15        22        23        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        15        34        20        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        21        12        17        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        14        36        16        22        36        36        45        40 
dram[19]:        64        64        64        64        62        60        32        35        15        22        20        16        15        21        46        21 
dram[20]:        64        64        64        64        64        64        28        29        20        24        17        50        31        20        51        19 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        18        37        54 
dram[22]:        64        64        64        64        50        54        16        23        18        17        29        25        42        32        34        18 
dram[23]:        64        64        64        64        52        64        28        19        22        25        21        30        12        19        45        18 
maximum service time to same row:
dram[0]:     16789      6592     13954     11999      7495     23875      6395     10557      8138      6028      9798      9637     29870      7596     10389     72518 
dram[1]:      6575     15570     21796      5405      8144      7626      5983      5772      9886     14834      8727      7196      6493      4649     14198     15905 
dram[2]:     15165      4774     25344      7978     10247     16594      5877      4639      6848      5231     19133     12367      8200     10399     13083      8129 
dram[3]:      6583     15249      7764     16152      5996      6915      5347      7970     10836     11802      7351      7951      9937      7865     11348     11411 
dram[4]:      9140     10732      9594      8859      8994      8139      5662      6424     11653     13050      6671     24264      9646     19248     17551     17060 
dram[5]:      5631     10894      8165      8085      6366      7502      7622      7720      7849     10841      6502     11946      7619     10855     11453      8936 
dram[6]:     12662     14609      5144      7869      7322      7883      5195      8784     10782      8190     11271      8306     13082     34331     10147      7661 
dram[7]:     13997     15486      9809      7978      8196     14085      8015      7339     52639     10005      4913      6958      6450      5338     11131      9182 
dram[8]:     10067     34237      6888      5277     10777     14647      8508      7569      7872     19116      8688      5192     22187      8823     15094     13378 
dram[9]:     14964     11153      5866      9883      8878      7921      6532      7073     12701      8489      8647     11284      9441      5113     10563     10529 
dram[10]:      5372     85584      5767     19987     11868     15784      5747      7398      8094      6737     11058     11771      6316     11461      9344     13127 
dram[11]:      6384     84580      7053     12082     16832      7992      5976     12295      8994      4128      8311      5502     54776      6785     10015     10706 
dram[12]:     15120     10716      7127     12638     12067      8113      6327      6189     17174      5004      8572      5963      5726     19263     15415     11626 
dram[13]:      8170     22420     11015      5516      7543      7557      9483      7694      8806     11020      5821      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808      6093      7226     12576      8409      8093      9871     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     12662      9977      4552      8215      6889     10491     10297      8886      8521     13272      8054      7435      7711     12295     12808      8959 
dram[16]:     23934      9872      8260      7987      8531      7568     11141      9753     10144     11568     10119     15413     20101     11696     13594     16378 
dram[17]:     16085     15859     11849      5633      8321      5845      6451     10421      6553     13165      6588      6684      9135      9429     32725      8813 
dram[18]:     39904     37498      8531      8986      7300      5878     10549      6233      4914     16100     11351     16932      5951     33911     12511     33878 
dram[19]:     10726     15214     27823      8511      6783      8845      6561     11503     10009     15333     11511     10090      7692     12354     17795     13913 
dram[20]:     28638      7159      7497      8157      4207     17427     12864     11753     51514     10100     10855     10301     19102     11002     17751      6797 
dram[21]:     11795      6835     23328     12854      7847     11001      6648      5715     17985     10643      9877      8112      8206      5336     15314     11653 
dram[22]:     21819     10480      4776     13781     12115     18199     10362      7303     16772      7405     12945      9866     38663      8224     13043      7452 
dram[23]:      8078     16986      8996     13798      6390      5798      6796      9005     13758     10661      9463      6438      4910      6686     32693      7735 
average row accesses per activate:
dram[0]:  2.241505  2.298879  2.234094  2.427284  2.467081  2.363525  2.269006  2.178531  1.989842  1.856394  1.951435  2.012387  2.065463  1.938689  2.047673  2.181490 
dram[1]:  2.307885  2.273165  2.282767  2.254854  2.400000  2.327037  2.099679  2.195627  2.145985  1.900862  1.979955  1.991131  2.145125  1.921668  2.166069  2.198044 
dram[2]:  2.167442  2.180653  2.247031  2.158427  2.357314  2.154616  2.075212  2.058887  1.982103  1.797160  1.986681  2.034091  2.098434  1.902564  1.969532  2.141317 
dram[3]:  2.212515  2.220096  2.179157  2.169126  2.184124  2.170403  2.061834  2.153073  2.068155  1.950000  2.002265  1.959206  2.141026  1.867482  2.036240  2.052452 
dram[4]:  2.180974  2.305106  2.402299  2.313725  2.415233  2.194601  2.183856  2.146369  2.076202  2.057937  1.975474  2.012458  2.160735  1.932079  2.122786  2.113583 
dram[5]:  2.322825  2.230492  2.148106  2.156214  2.287687  2.373365  2.242424  2.187359  2.020666  2.085308  2.077367  2.061574  1.938525  2.074197  2.135392  2.076389 
dram[6]:  2.315136  2.272840  2.170091  2.282238  2.244645  2.161396  2.129754  2.054780  1.953333  2.032634  1.973626  2.015964  2.091620  2.065121  2.171291  1.952226 
dram[7]:  2.246706  2.247585  2.140766  2.192220  2.137045  2.334917  2.212815  2.196368  2.083924  2.167076  2.023068  1.944201  2.071588  2.048045  2.059226  2.268107 
dram[8]:  2.317618  2.249089  2.239905  2.319853  2.476071  2.293567  2.435768  2.000000  2.001127  2.066279  2.004535  1.977528  2.138921  1.972574  2.083916  2.167866 
dram[9]:  2.139884  2.323529  2.108744  2.418159  2.309302  2.337223  2.157303  2.073326  2.166667  2.115108  1.988814  2.072165  2.061404  2.106502  2.189843  2.095017 
dram[10]:  2.291770  2.461539  2.224057  2.347985  2.306264  2.300459  1.996878  2.174944  1.993182  1.872204  2.011223  2.038549  2.152794  2.105500  2.052213  2.240396 
dram[11]:  2.302648  2.222491  2.162069  2.296117  2.225843  2.269676  2.078975  2.165721  2.092747  1.937086  1.958104  1.916219  1.993597  1.912226  2.123515  2.056193 
dram[12]:  2.400517  2.423177  2.218787  2.268551  2.347255  2.311342  2.200000  2.126362  1.967778  2.065116  1.953745  1.923404  2.117714  2.169767  2.129870  2.124260 
dram[13]:  2.247312  2.267315  2.217443  2.181507  2.307512  2.181313  2.297719  2.167785  2.087367  2.115976  1.940476  2.096963  2.068928  2.042208  2.104338  2.051487 
dram[14]:  2.359039  2.137457  2.073993  2.240893  2.326698  2.269714  2.222996  2.214204  1.843587  1.892973  1.877101  1.958379  2.183815  2.013889  2.014607  2.012472 
dram[15]:  2.317722  2.263990  2.329312  2.362175  2.279632  2.377858  2.245635  2.171171  1.908397  1.881720  2.045871  1.913886  1.906929  1.982814  2.057823  1.975556 
dram[16]:  2.465333  2.178114  2.340076  2.425317  2.260023  2.299415  2.222996  2.249115  2.047454  2.015873  1.996622  1.979866  1.969377  2.060134  2.207970  2.155152 
dram[17]:  2.172854  2.224586  2.366038  2.365700  2.352369  2.213886  2.155307  2.323133  1.942286  1.943771  1.957731  1.995521  2.048035  2.052117  2.204406  1.991041 
dram[18]:  2.169942  2.207390  2.396178  2.268440  2.110278  2.211473  2.129139  2.056867  1.951274  2.035211  1.975664  2.052452  1.953222  2.116648  2.014477  2.017065 
dram[19]:  2.157462  2.199052  2.380531  2.444162  2.198668  2.209767  2.193002  2.229858  1.977528  1.988726  2.069284  2.050926  1.849038  2.059867  2.100703  2.081967 
dram[20]:  2.200717  2.260073  2.443299  2.292892  2.359338  2.312428  2.295642  2.134744  2.054335  2.019231  2.062140  1.932388  2.188679  2.113379  2.195388  2.002240 
dram[21]:  2.209386  2.291872  2.394737  2.239105  2.376671  2.407273  2.242494  2.168552  1.977528  2.100119  1.934113  1.983315  2.105618  2.174164  2.142349  2.169325 
dram[22]:  2.198590  2.159860  2.258294  2.375469  2.421760  2.199336  2.114664  2.283832  1.913607  1.985360  2.027027  1.923567  2.061336  2.140909  2.027057  2.074118 
dram[23]:  2.237410  2.196663  2.323529  2.218160  2.276546  2.252571  2.142384  2.225844  1.993205  2.047841  1.995531  1.948124  2.021018  1.953714  2.126179  1.959116 
average row locality = 713177/333876 = 2.136054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1787      1784      1796      1816      1896      1852      1837      1824      1669      1676      1672      1692      1736      1740      1725      1734 
dram[1]:      1784      1817      1812      1794      1872      1884      1852      1808      1668      1668      1684      1700      1796      1793      1732      1720 
dram[2]:      1800      1804      1822      1844      1880      1857      1853      1820      1676      1676      1694      1696      1781      1761      1730      1712 
dram[3]:      1808      1792      1796      1836      1892      1856      1832      1824      1664      1660      1672      1684      1746      1737      1720      1721 
dram[4]:      1812      1788      1812      1818      1880      1868      1843      1819      1675      1680      1676      1681      1786      1754      1720      1726 
dram[5]:      1781      1794      1804      1820      1898      1904      1824      1832      1664      1664      1704      1712      1796      1779      1720      1717 
dram[6]:      1800      1780      1828      1808      1900      1893      1808      1812      1664      1652      1700      1676      1778      1778      1722      1720 
dram[7]:      1808      1796      1828      1840      1904      1880      1832      1832      1668      1668      1660      1682      1756      1738      1728      1708 
dram[8]:      1802      1788      1816      1822      1880      1876      1832      1832      1679      1681      1674      1664      1769      1774      1712      1728 
dram[9]:      1788      1824      1812      1820      1896      1910      1821      1844      1672      1668      1684      1716      1786      1785      1730      1728 
dram[10]:      1778      1792      1816      1846      1898      1912      1820      1824      1660      1662      1696      1704      1792      1782      1728      1728 
dram[11]:      1768      1778      1812      1821      1892      1876      1844      1808      1664      1660      1680      1688      1772      1736      1712      1716 
dram[12]:      1794      1796      1800      1848      1881      1905      1816      1844      1675      1680      1678      1712      1757      1771      1725      1718 
dram[13]:      1812      1800      1792      1836      1880      1876      1816      1832      1672      1692      1697      1700      1795      1791      1717      1716 
dram[14]:      1800      1800      1832      1833      1897      1896      1816      1828      1672      1657      1692      1692      1793      1790      1716      1702 
dram[15]:      1772      1796      1852      1836      1892      1888      1828      1824      1656      1656      1688      1684      1750      1752      1734      1704 
dram[16]:      1787      1804      1788      1840      1886      1880      1816      1806      1673      1683      1677      1676      1769      1755      1700      1704 
dram[17]:      1806      1813      1812      1808      1856      1888      1828      1798      1656      1668      1668      1688      1780      1794      1723      1704 
dram[18]:      1809      1789      1812      1808      1884      1880      1828      1812      1668      1644      1692      1704      1783      1773      1729      1700 
dram[19]:      1776      1792      1813      1848      1892      1900      1836      1784      1664      1668      1696      1676      1732      1762      1717      1704 
dram[20]:      1781      1788      1824      1804      1904      1900      1841      1812      1681      1689      1696      1678      1761      1768      1729      1712 
dram[21]:      1776      1796      1836      1828      1872      1896      1836      1812      1664      1668      1724      1688      1780      1790      1727      1696 
dram[22]:      1804      1788      1832      1826      1892      1896      1816      1804      1676      1668      1704      1716      1786      1789      1720      1692 
dram[23]:      1800      1782      1824      1812      1868      1884      1836      1808      1664      1660      1692      1672      1734      1722      1724      1700 
total dram reads = 680151
bank skew: 1912/1644 = 1.16
chip skew: 28484/28182 = 1.01
number of total write accesses:
dram[0]:        60        62        65        70        90        79       103       104        94        95        96        95        94        94        79        81 
dram[1]:        60        72        69        64        84        87       107       100        96        96        94        96        96        96        81        78 
dram[2]:        64        67        70        77        86        80       106       103        96        96        96        94        95        94        80        76 
dram[3]:        66        64        65        75        89        80       102       103        96        95        96        93        91        95        78        79 
dram[4]:        68        63        69        70        86        83       105       102        96        96        96        96        96        95        78        79 
dram[5]:        61        64        67        71        90        92       100       106        96        96        95        96        96        94        78        77 
dram[6]:        66        61        73        68        91        89        96       101        94        92        96        92        94        93        78        78 
dram[7]:        68        65        73        76        92        86       102       103        95        96        94        95        96        95        80        77 
dram[8]:        66        63        70        71        86        85       102       106        96        96        94        96        94        96        76        80 
dram[9]:        63        72        69        71        90        93        99       107        96        96        94        93        94        94        81        80 
dram[10]:        60        64        70        77        90        94        99       103        94        96        96        94        96        94        80        80 
dram[11]:        58        60        69        71        89        85       104       100        96        95        96        96        96        94        76        77 
dram[12]:        64        65        66        78        86        92        98       108        96        96        96        96        96        95        79        77 
dram[13]:        69        66        64        75        86        85        98       106        96        96        96        95        96        96        78        77 
dram[14]:        66        66        74        74        90        90        98       105        96        94        95        96        96        95        77        73 
dram[15]:        59        65        79        75        89        88       101       104        94        94        96        94        94        94        81        74 
dram[16]:        62        67        63        76        87        86        98        99        96        95        96        94        96        95        73        74 
dram[17]:        67        69        69        68        80        89       101       100        94        95        92        94        96        96        78        74 
dram[18]:        68        63        69        68        87        86       101       105        94        90        94        96        96        96        80        73 
dram[19]:        60        64        70        78        89        91       107        98        96        96        96        96        93        96        77        74 
dram[20]:        61        63        72        67        92        91       108       105        96        96        96        94        95        96        80        76 
dram[21]:        60        65        75        73        84        90       106       105        96        94        96        95        94        95        79        72 
dram[22]:        67        63        74        72        89        90       102       103        96        95        96        96        96        95        78        71 
dram[23]:        66        61        72        69        83        87       105       104        96        95        94        93        93        93        79        73 
total dram writes = 33026
bank skew: 108/58 = 1.86
chip skew: 1393/1357 = 1.03
average mf latency per bank:
dram[0]:       1356      1394      1134      1181      1024      1019       856       889       805       716       709       675       651       649      1181      1075
dram[1]:       1567      1454      1254      1178       985       937       825       874       819       743       706       678       624       627      1110      1156
dram[2]:       1348      1481      1131      1160       909      1114       886       886       825       816       710       735       621       646      1130      1108
dram[3]:       1448      1447      1305      1101       980      1017       797       863       736       740       644       681       620       652      1360      1070
dram[4]:       1348      1342      1259      1233       952       971       905       827       760       746       710       715       614       633      1229      1151
dram[5]:       1665      1349      1172      1181       895       986       905       861       726       715       679       685       613       623      1074      1183
dram[6]:       1364      1531      1293      1168      1054       981       823       811       842       732       643       667       617       618      1329      1120
dram[7]:       1434      1408      1275      1228       986       933       998       807       760       722       663       649       595       616      1708      1044
dram[8]:       1545      1540      1136      1131      1009      1006       806       899       799       826       711       670       643       648      1319      1245
dram[9]:       1583      1382      1156      1359      1032       967       849       945       818       772       698       703       610       619      1162      1592
dram[10]:       1242      1500      1124      1340      1123       930       867       875       749       763       669       685       628       642      1081      1441
dram[11]:       1435      1447      1207      1170       995      1010       866       829       760       740       724       650       624       577      1134      1151
dram[12]:       1293      1495      1209      1136      1007       976       850       869       765       796       663       719       656       637      1354      1178
dram[13]:       1407      1491      1234      1088      1003      1102       834       836       739       713       685       669       601       615      1204      1373
dram[14]:       1415      1374      1069      1169       953       944       823       846       765       808       673       702       625       619      1301      1395
dram[15]:       1327      1341      1126      1282       914       986       878       851       783       786       670       687       635       635      1176      1127
dram[16]:       1447      1345      1144      1229       931      1003       861       820       797       796       683       641       614       643      1206      1426
dram[17]:       1409      1389      1164      1100      1003      1036       856       855       766       807       682       689       607       595      1174      1224
dram[18]:       1390      1427      1179      1098      1007      1027       860       773       751       795       682       665       604       650      1100      1165
dram[19]:       1361      1558      1140      1158       976      1046       933       840       825       756       688       711       626       603      1146      1200
dram[20]:       1621      1554      1173      1228      1028       952       886       848       773       780       725       700       659       632      1230      1145
dram[21]:       1299      1376      1106      1191      1067      1001       858       855       774       778       676       676       601       651      1230      1320
dram[22]:       1380      1528      1179      1396       955       942       880       820       760       691       681       665       621       608      1188      1254
dram[23]:       1295      1405      1213      1213      1121       971       845       856       741       764       663       662       602       584      1100      1126
maximum mf latency per bank:
dram[0]:        734       897       745       860      1247       869       579       785       866       911       609       674       993       801       802       697
dram[1]:        857      1122       863       923      1278      1095      1066      1255      1151       853       949       859       898       905      1057       842
dram[2]:        654       749       725       732       809       710       734       807       828       529       652       836       705       633       715       653
dram[3]:        606       666       648       742       663       582       756       739       679       734       661       732      1501       545       811       648
dram[4]:        909       925      1054       798      1099      1160       925       819      1186      1062       744       890      1334      1240       871       848
dram[5]:        720       817      1135       761       763       855      1014       877       933       935       992      1206       849       765       733      1221
dram[6]:        745       743       774      1000       912       743       750       788       779       662       638       618       727       881       965       817
dram[7]:        845       556      1073       861       851       647       624       887       740       535       559       568       784       723       637       586
dram[8]:       1091      1114      1050      1032      1640      1033      1041       719      1216       890       878       633      1200       991      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1166      1043      1056      1191      1148      1240      1053       863      1105       827
dram[10]:        972      1274       843       927      1249       968       886      1478       760      1186       963       958       742      1181       830      1059
dram[11]:        771       900       925       752       841       978       883       681       700       657       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1400       924      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926       974       829       813       998       952       676       767       999       987       824       794
dram[14]:        809       664       730      1023       754       819       636       760       833       869       676       780       789       647       687       751
dram[15]:        822       745      1040      1250       949      1444      1126       926      1155       890       665       717       946       946       676      1028
dram[16]:        941       892       836      2030       950      1429       878      1090      1036       900       869       795      1018      2165      1015      1068
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       708
dram[18]:        805       643       853       693       918       661       738       871       690       611       781       616       657       753       604       650
dram[19]:        687       689       883      1837      1051       906      1129      1116       934       771       829       953      1158       895       746       648
dram[20]:       1025       941      1062       882      1072      1123      1274      1066      1076      1013       892       812      1415      1719       828       949
dram[21]:       1025       937       769      1007       929      1334       881       883      1079      1162       829       892      1003      1111       667       998
dram[22]:       1004       749       885       680       805       772       689      1059       787       681       690       814       734      1072       655       956
dram[23]:        730       594       577       579       651       654       970       637       632       710       640       539       741       736       634       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443203 n_act=13779 n_pre=13763 n_ref_event=0 n_req=29597 n_rd=28236 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.06725
n_activity=305258 dram_eff=0.1103
bk0: 1787a 475506i bk1: 1784a 475912i bk2: 1796a 475153i bk3: 1816a 475528i bk4: 1896a 474148i bk5: 1852a 473854i bk6: 1837a 473338i bk7: 1824a 472673i bk8: 1669a 473239i bk9: 1676a 470342i bk10: 1672a 472315i bk11: 1692a 472539i bk12: 1736a 471869i bk13: 1740a 470339i bk14: 1725a 473297i bk15: 1734a 474337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534480
Row_Buffer_Locality_read = 0.548024
Row_Buffer_Locality_write = 0.253490
Bank_Level_Parallism = 2.114429
Bank_Level_Parallism_Col = 1.748258
Bank_Level_Parallism_Ready = 1.384858
write_to_read_ratio_blp_rw_average = 0.090876
GrpLevelPara = 1.400721 

BW Util details:
bwutil = 0.067250 
total_CMD = 500821 
util_bw = 33680 
Wasted_Col = 116369 
Wasted_Row = 71450 
Idle = 279322 

BW Util Bottlenecks: 
RCDc_limit = 132167 
RCDWRc_limit = 6014 
WTRc_limit = 9743 
RTWc_limit = 20801 
CCDLc_limit = 12894 
rwq = 0 
CCDLc_limit_alone = 10510 
WTRc_limit_alone = 8611 
RTWc_limit_alone = 19549 

Commands details: 
total_CMD = 500821 
n_nop = 443203 
Read = 28236 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 13779 
n_pre = 13763 
n_ref = 0 
n_req = 29597 
total_req = 33680 

Dual Bus Interface Util: 
issued_total_row = 27542 
issued_total_col = 33680 
Row_Bus_Util =  0.054994 
CoL_Bus_Util = 0.067250 
Either_Row_CoL_Bus_Util = 0.115047 
Issued_on_Two_Bus_Simul_Util = 0.007196 
issued_two_Eff = 0.062550 
queue_avg = 0.890869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443066 n_act=13812 n_pre=13796 n_ref_event=0 n_req=29760 n_rd=28384 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06766
n_activity=305290 dram_eff=0.111
bk0: 1784a 475340i bk1: 1817a 474190i bk2: 1812a 474182i bk3: 1794a 473521i bk4: 1872a 474030i bk5: 1884a 472417i bk6: 1852a 470859i bk7: 1808a 471868i bk8: 1668a 473075i bk9: 1668a 471040i bk10: 1684a 471922i bk11: 1700a 471848i bk12: 1796a 472562i bk13: 1793a 469892i bk14: 1732a 473450i bk15: 1720a 474121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535887
Row_Buffer_Locality_read = 0.547280
Row_Buffer_Locality_write = 0.300872
Bank_Level_Parallism = 2.157841
Bank_Level_Parallism_Col = 1.810500
Bank_Level_Parallism_Ready = 1.452461
write_to_read_ratio_blp_rw_average = 0.086859
GrpLevelPara = 1.414179 

BW Util details:
bwutil = 0.067665 
total_CMD = 500821 
util_bw = 33888 
Wasted_Col = 116149 
Wasted_Row = 71749 
Idle = 279035 

BW Util Bottlenecks: 
RCDc_limit = 132462 
RCDWRc_limit = 5334 
WTRc_limit = 10088 
RTWc_limit = 20357 
CCDLc_limit = 13084 
rwq = 0 
CCDLc_limit_alone = 10620 
WTRc_limit_alone = 8879 
RTWc_limit_alone = 19102 

Commands details: 
total_CMD = 500821 
n_nop = 443066 
Read = 28384 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13812 
n_pre = 13796 
n_ref = 0 
n_req = 29760 
total_req = 33888 

Dual Bus Interface Util: 
issued_total_row = 27608 
issued_total_col = 33888 
Row_Bus_Util =  0.055125 
CoL_Bus_Util = 0.067665 
Either_Row_CoL_Bus_Util = 0.115321 
Issued_on_Two_Bus_Simul_Util = 0.007470 
issued_two_Eff = 0.064774 
queue_avg = 1.047306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04731
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442085 n_act=14345 n_pre=14329 n_ref_event=0 n_req=29786 n_rd=28406 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.06774
n_activity=307042 dram_eff=0.1105
bk0: 1800a 474403i bk1: 1804a 474108i bk2: 1822a 474011i bk3: 1844a 472165i bk4: 1880a 473685i bk5: 1857a 471717i bk6: 1853a 470358i bk7: 1820a 470895i bk8: 1676a 472153i bk9: 1676a 470156i bk10: 1694a 471795i bk11: 1696a 472314i bk12: 1781a 471456i bk13: 1761a 470528i bk14: 1730a 472223i bk15: 1712a 474911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518398
Row_Buffer_Locality_read = 0.533303
Row_Buffer_Locality_write = 0.211594
Bank_Level_Parallism = 2.158632
Bank_Level_Parallism_Col = 1.763313
Bank_Level_Parallism_Ready = 1.361817
write_to_read_ratio_blp_rw_average = 0.093558
GrpLevelPara = 1.420368 

BW Util details:
bwutil = 0.067741 
total_CMD = 500821 
util_bw = 33926 
Wasted_Col = 119474 
Wasted_Row = 71763 
Idle = 275658 

BW Util Bottlenecks: 
RCDc_limit = 137106 
RCDWRc_limit = 6038 
WTRc_limit = 10471 
RTWc_limit = 23458 
CCDLc_limit = 13269 
rwq = 0 
CCDLc_limit_alone = 10645 
WTRc_limit_alone = 9243 
RTWc_limit_alone = 22062 

Commands details: 
total_CMD = 500821 
n_nop = 442085 
Read = 28406 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 14345 
n_pre = 14329 
n_ref = 0 
n_req = 29786 
total_req = 33926 

Dual Bus Interface Util: 
issued_total_row = 28674 
issued_total_col = 33926 
Row_Bus_Util =  0.057254 
CoL_Bus_Util = 0.067741 
Either_Row_CoL_Bus_Util = 0.117279 
Issued_on_Two_Bus_Simul_Util = 0.007715 
issued_two_Eff = 0.065786 
queue_avg = 0.818288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.818288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442465 n_act=14190 n_pre=14174 n_ref_event=0 n_req=29607 n_rd=28240 n_rd_L2_A=0 n_write=0 n_wr_bk=5465 bw_util=0.0673
n_activity=308789 dram_eff=0.1092
bk0: 1808a 474055i bk1: 1792a 474575i bk2: 1796a 474638i bk3: 1836a 473056i bk4: 1892a 471792i bk5: 1856a 472962i bk6: 1832a 470406i bk7: 1824a 472121i bk8: 1664a 473404i bk9: 1660a 472356i bk10: 1672a 473357i bk11: 1684a 472344i bk12: 1746a 472564i bk13: 1737a 470774i bk14: 1720a 473521i bk15: 1721a 473651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520721
Row_Buffer_Locality_read = 0.534171
Row_Buffer_Locality_write = 0.242868
Bank_Level_Parallism = 2.109902
Bank_Level_Parallism_Col = 1.733017
Bank_Level_Parallism_Ready = 1.343006
write_to_read_ratio_blp_rw_average = 0.091947
GrpLevelPara = 1.404872 

BW Util details:
bwutil = 0.067299 
total_CMD = 500821 
util_bw = 33705 
Wasted_Col = 119607 
Wasted_Row = 72844 
Idle = 274665 

BW Util Bottlenecks: 
RCDc_limit = 136257 
RCDWRc_limit = 6058 
WTRc_limit = 10476 
RTWc_limit = 21873 
CCDLc_limit = 13365 
rwq = 0 
CCDLc_limit_alone = 10735 
WTRc_limit_alone = 9189 
RTWc_limit_alone = 20530 

Commands details: 
total_CMD = 500821 
n_nop = 442465 
Read = 28240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5465 
n_act = 14190 
n_pre = 14174 
n_ref = 0 
n_req = 29607 
total_req = 33705 

Dual Bus Interface Util: 
issued_total_row = 28364 
issued_total_col = 33705 
Row_Bus_Util =  0.056635 
CoL_Bus_Util = 0.067299 
Either_Row_CoL_Bus_Util = 0.116521 
Issued_on_Two_Bus_Simul_Util = 0.007414 
issued_two_Eff = 0.063627 
queue_avg = 0.814095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.814095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443223 n_act=13779 n_pre=13763 n_ref_event=0 n_req=29716 n_rd=28338 n_rd_L2_A=0 n_write=0 n_wr_bk=5509 bw_util=0.06758
n_activity=303758 dram_eff=0.1114
bk0: 1812a 473272i bk1: 1788a 474936i bk2: 1812a 475102i bk3: 1818a 474236i bk4: 1880a 473610i bk5: 1868a 471863i bk6: 1843a 471118i bk7: 1819a 471411i bk8: 1675a 471938i bk9: 1680a 472421i bk10: 1676a 471911i bk11: 1681a 472112i bk12: 1786a 472777i bk13: 1754a 470319i bk14: 1720a 474014i bk15: 1726a 473481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536310
Row_Buffer_Locality_read = 0.549580
Row_Buffer_Locality_write = 0.263425
Bank_Level_Parallism = 2.165638
Bank_Level_Parallism_Col = 1.813381
Bank_Level_Parallism_Ready = 1.450143
write_to_read_ratio_blp_rw_average = 0.088756
GrpLevelPara = 1.413105 

BW Util details:
bwutil = 0.067583 
total_CMD = 500821 
util_bw = 33847 
Wasted_Col = 115507 
Wasted_Row = 71519 
Idle = 279948 

BW Util Bottlenecks: 
RCDc_limit = 131754 
RCDWRc_limit = 5551 
WTRc_limit = 10150 
RTWc_limit = 21918 
CCDLc_limit = 13240 
rwq = 0 
CCDLc_limit_alone = 10557 
WTRc_limit_alone = 8924 
RTWc_limit_alone = 20461 

Commands details: 
total_CMD = 500821 
n_nop = 443223 
Read = 28338 
Write = 0 
L2_Alloc = 0 
L2_WB = 5509 
n_act = 13779 
n_pre = 13763 
n_ref = 0 
n_req = 29716 
total_req = 33847 

Dual Bus Interface Util: 
issued_total_row = 27542 
issued_total_col = 33847 
Row_Bus_Util =  0.054994 
CoL_Bus_Util = 0.067583 
Either_Row_CoL_Bus_Util = 0.115007 
Issued_on_Two_Bus_Simul_Util = 0.007570 
issued_two_Eff = 0.065818 
queue_avg = 1.071087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442889 n_act=13871 n_pre=13855 n_ref_event=0 n_req=29792 n_rd=28413 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.06775
n_activity=303722 dram_eff=0.1117
bk0: 1781a 476170i bk1: 1794a 474976i bk2: 1804a 472922i bk3: 1820a 472792i bk4: 1898a 472476i bk5: 1904a 473685i bk6: 1824a 472723i bk7: 1832a 471785i bk8: 1664a 472469i bk9: 1664a 473605i bk10: 1704a 472785i bk11: 1712a 472209i bk12: 1796a 469695i bk13: 1779a 472440i bk14: 1720a 474092i bk15: 1717a 473986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534405
Row_Buffer_Locality_read = 0.548235
Row_Buffer_Locality_write = 0.249456
Bank_Level_Parallism = 2.143846
Bank_Level_Parallism_Col = 1.769728
Bank_Level_Parallism_Ready = 1.375461
write_to_read_ratio_blp_rw_average = 0.093349
GrpLevelPara = 1.411537 

BW Util details:
bwutil = 0.067747 
total_CMD = 500821 
util_bw = 33929 
Wasted_Col = 116484 
Wasted_Row = 70740 
Idle = 279668 

BW Util Bottlenecks: 
RCDc_limit = 132374 
RCDWRc_limit = 5880 
WTRc_limit = 10420 
RTWc_limit = 22446 
CCDLc_limit = 13422 
rwq = 0 
CCDLc_limit_alone = 10882 
WTRc_limit_alone = 9291 
RTWc_limit_alone = 21035 

Commands details: 
total_CMD = 500821 
n_nop = 442889 
Read = 28413 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13871 
n_pre = 13855 
n_ref = 0 
n_req = 29792 
total_req = 33929 

Dual Bus Interface Util: 
issued_total_row = 27726 
issued_total_col = 33929 
Row_Bus_Util =  0.055361 
CoL_Bus_Util = 0.067747 
Either_Row_CoL_Bus_Util = 0.115674 
Issued_on_Two_Bus_Simul_Util = 0.007434 
issued_two_Eff = 0.064265 
queue_avg = 0.934108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934108
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442815 n_act=14039 n_pre=14023 n_ref_event=0 n_req=29681 n_rd=28319 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06742
n_activity=304297 dram_eff=0.111
bk0: 1800a 475476i bk1: 1780a 475049i bk2: 1828a 471976i bk3: 1808a 474129i bk4: 1900a 471233i bk5: 1893a 471190i bk6: 1808a 471871i bk7: 1812a 470540i bk8: 1664a 472133i bk9: 1652a 473525i bk10: 1700a 471309i bk11: 1676a 473113i bk12: 1778a 472050i bk13: 1778a 472179i bk14: 1722a 474300i bk15: 1720a 471838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527004
Row_Buffer_Locality_read = 0.541191
Row_Buffer_Locality_write = 0.232012
Bank_Level_Parallism = 2.169762
Bank_Level_Parallism_Col = 1.793905
Bank_Level_Parallism_Ready = 1.394675
write_to_read_ratio_blp_rw_average = 0.090698
GrpLevelPara = 1.426036 

BW Util details:
bwutil = 0.067423 
total_CMD = 500821 
util_bw = 33767 
Wasted_Col = 116614 
Wasted_Row = 71259 
Idle = 279181 

BW Util Bottlenecks: 
RCDc_limit = 133902 
RCDWRc_limit = 5936 
WTRc_limit = 9504 
RTWc_limit = 23832 
CCDLc_limit = 13290 
rwq = 0 
CCDLc_limit_alone = 10725 
WTRc_limit_alone = 8395 
RTWc_limit_alone = 22376 

Commands details: 
total_CMD = 500821 
n_nop = 442815 
Read = 28319 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14039 
n_pre = 14023 
n_ref = 0 
n_req = 29681 
total_req = 33767 

Dual Bus Interface Util: 
issued_total_row = 28062 
issued_total_col = 33767 
Row_Bus_Util =  0.056032 
CoL_Bus_Util = 0.067423 
Either_Row_CoL_Bus_Util = 0.115822 
Issued_on_Two_Bus_Simul_Util = 0.007633 
issued_two_Eff = 0.065907 
queue_avg = 0.905144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443175 n_act=13851 n_pre=13835 n_ref_event=0 n_req=29721 n_rd=28328 n_rd_L2_A=0 n_write=0 n_wr_bk=5572 bw_util=0.06769
n_activity=304947 dram_eff=0.1112
bk0: 1808a 474102i bk1: 1796a 475014i bk2: 1828a 472212i bk3: 1840a 472676i bk4: 1904a 470156i bk5: 1880a 473583i bk6: 1832a 472295i bk7: 1832a 471458i bk8: 1668a 473288i bk9: 1668a 474347i bk10: 1660a 472944i bk11: 1682a 471685i bk12: 1756a 472108i bk13: 1738a 472568i bk14: 1728a 472974i bk15: 1708a 475780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533966
Row_Buffer_Locality_read = 0.548539
Row_Buffer_Locality_write = 0.237617
Bank_Level_Parallism = 2.158130
Bank_Level_Parallism_Col = 1.791256
Bank_Level_Parallism_Ready = 1.395457
write_to_read_ratio_blp_rw_average = 0.094961
GrpLevelPara = 1.419842 

BW Util details:
bwutil = 0.067689 
total_CMD = 500821 
util_bw = 33900 
Wasted_Col = 115545 
Wasted_Row = 70962 
Idle = 280414 

BW Util Bottlenecks: 
RCDc_limit = 131073 
RCDWRc_limit = 6072 
WTRc_limit = 10410 
RTWc_limit = 23260 
CCDLc_limit = 13394 
rwq = 0 
CCDLc_limit_alone = 10753 
WTRc_limit_alone = 9180 
RTWc_limit_alone = 21849 

Commands details: 
total_CMD = 500821 
n_nop = 443175 
Read = 28328 
Write = 0 
L2_Alloc = 0 
L2_WB = 5572 
n_act = 13851 
n_pre = 13835 
n_ref = 0 
n_req = 29721 
total_req = 33900 

Dual Bus Interface Util: 
issued_total_row = 27686 
issued_total_col = 33900 
Row_Bus_Util =  0.055281 
CoL_Bus_Util = 0.067689 
Either_Row_CoL_Bus_Util = 0.115103 
Issued_on_Two_Bus_Simul_Util = 0.007867 
issued_two_Eff = 0.068348 
queue_avg = 0.889336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889336
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443369 n_act=13729 n_pre=13713 n_ref_event=0 n_req=29706 n_rd=28329 n_rd_L2_A=0 n_write=0 n_wr_bk=5508 bw_util=0.06756
n_activity=303052 dram_eff=0.1117
bk0: 1802a 474933i bk1: 1788a 473916i bk2: 1816a 474509i bk3: 1822a 474642i bk4: 1880a 474010i bk5: 1876a 472796i bk6: 1832a 474464i bk7: 1832a 469498i bk8: 1679a 471655i bk9: 1681a 472119i bk10: 1674a 472253i bk11: 1664a 472822i bk12: 1769a 472265i bk13: 1774a 469883i bk14: 1712a 473188i bk15: 1728a 474669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537837
Row_Buffer_Locality_read = 0.551308
Row_Buffer_Locality_write = 0.260712
Bank_Level_Parallism = 2.170450
Bank_Level_Parallism_Col = 1.813023
Bank_Level_Parallism_Ready = 1.410645
write_to_read_ratio_blp_rw_average = 0.093532
GrpLevelPara = 1.426538 

BW Util details:
bwutil = 0.067563 
total_CMD = 500821 
util_bw = 33837 
Wasted_Col = 114698 
Wasted_Row = 70415 
Idle = 281871 

BW Util Bottlenecks: 
RCDc_limit = 130807 
RCDWRc_limit = 5732 
WTRc_limit = 10369 
RTWc_limit = 23432 
CCDLc_limit = 13220 
rwq = 0 
CCDLc_limit_alone = 10471 
WTRc_limit_alone = 9151 
RTWc_limit_alone = 21901 

Commands details: 
total_CMD = 500821 
n_nop = 443369 
Read = 28329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5508 
n_act = 13729 
n_pre = 13713 
n_ref = 0 
n_req = 29706 
total_req = 33837 

Dual Bus Interface Util: 
issued_total_row = 27442 
issued_total_col = 33837 
Row_Bus_Util =  0.054794 
CoL_Bus_Util = 0.067563 
Either_Row_CoL_Bus_Util = 0.114716 
Issued_on_Two_Bus_Simul_Util = 0.007641 
issued_two_Eff = 0.066612 
queue_avg = 1.007098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443073 n_act=13814 n_pre=13798 n_ref_event=0 n_req=29876 n_rd=28484 n_rd_L2_A=0 n_write=0 n_wr_bk=5565 bw_util=0.06799
n_activity=305290 dram_eff=0.1115
bk0: 1788a 473526i bk1: 1824a 473926i bk2: 1812a 472232i bk3: 1820a 474597i bk4: 1896a 471693i bk5: 1910a 472169i bk6: 1821a 472668i bk7: 1844a 470011i bk8: 1672a 473119i bk9: 1668a 472534i bk10: 1684a 471339i bk11: 1716a 471765i bk12: 1786a 471440i bk13: 1785a 472597i bk14: 1730a 474077i bk15: 1728a 472886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537622
Row_Buffer_Locality_read = 0.549361
Row_Buffer_Locality_write = 0.297414
Bank_Level_Parallism = 2.178253
Bank_Level_Parallism_Col = 1.834168
Bank_Level_Parallism_Ready = 1.480161
write_to_read_ratio_blp_rw_average = 0.087614
GrpLevelPara = 1.415956 

BW Util details:
bwutil = 0.067986 
total_CMD = 500821 
util_bw = 34049 
Wasted_Col = 115582 
Wasted_Row = 71846 
Idle = 279344 

BW Util Bottlenecks: 
RCDc_limit = 131933 
RCDWRc_limit = 5309 
WTRc_limit = 9679 
RTWc_limit = 21678 
CCDLc_limit = 13225 
rwq = 0 
CCDLc_limit_alone = 10641 
WTRc_limit_alone = 8571 
RTWc_limit_alone = 20202 

Commands details: 
total_CMD = 500821 
n_nop = 443073 
Read = 28484 
Write = 0 
L2_Alloc = 0 
L2_WB = 5565 
n_act = 13814 
n_pre = 13798 
n_ref = 0 
n_req = 29876 
total_req = 34049 

Dual Bus Interface Util: 
issued_total_row = 27612 
issued_total_col = 34049 
Row_Bus_Util =  0.055133 
CoL_Bus_Util = 0.067986 
Either_Row_CoL_Bus_Util = 0.115307 
Issued_on_Two_Bus_Simul_Util = 0.007813 
issued_two_Eff = 0.067760 
queue_avg = 1.135931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13593
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443063 n_act=13852 n_pre=13836 n_ref_event=0 n_req=29825 n_rd=28438 n_rd_L2_A=0 n_write=0 n_wr_bk=5542 bw_util=0.06785
n_activity=303941 dram_eff=0.1118
bk0: 1778a 475382i bk1: 1792a 476185i bk2: 1816a 473522i bk3: 1846a 473899i bk4: 1898a 472164i bk5: 1912a 471658i bk6: 1820a 469554i bk7: 1824a 471495i bk8: 1660a 472716i bk9: 1662a 470649i bk10: 1696a 471754i bk11: 1704a 471879i bk12: 1792a 471610i bk13: 1782a 472226i bk14: 1728a 472786i bk15: 1728a 474593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535557
Row_Buffer_Locality_read = 0.548491
Row_Buffer_Locality_write = 0.270368
Bank_Level_Parallism = 2.185174
Bank_Level_Parallism_Col = 1.826154
Bank_Level_Parallism_Ready = 1.471513
write_to_read_ratio_blp_rw_average = 0.086265
GrpLevelPara = 1.428768 

BW Util details:
bwutil = 0.067849 
total_CMD = 500821 
util_bw = 33980 
Wasted_Col = 115182 
Wasted_Row = 70907 
Idle = 280752 

BW Util Bottlenecks: 
RCDc_limit = 132305 
RCDWRc_limit = 5542 
WTRc_limit = 9354 
RTWc_limit = 22085 
CCDLc_limit = 12837 
rwq = 0 
CCDLc_limit_alone = 10352 
WTRc_limit_alone = 8242 
RTWc_limit_alone = 20712 

Commands details: 
total_CMD = 500821 
n_nop = 443063 
Read = 28438 
Write = 0 
L2_Alloc = 0 
L2_WB = 5542 
n_act = 13852 
n_pre = 13836 
n_ref = 0 
n_req = 29825 
total_req = 33980 

Dual Bus Interface Util: 
issued_total_row = 27688 
issued_total_col = 33980 
Row_Bus_Util =  0.055285 
CoL_Bus_Util = 0.067849 
Either_Row_CoL_Bus_Util = 0.115327 
Issued_on_Two_Bus_Simul_Util = 0.007807 
issued_two_Eff = 0.067696 
queue_avg = 1.051989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05199
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442787 n_act=14079 n_pre=14063 n_ref_event=0 n_req=29589 n_rd=28227 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06724
n_activity=306846 dram_eff=0.1097
bk0: 1768a 476061i bk1: 1778a 474791i bk2: 1812a 472896i bk3: 1821a 474712i bk4: 1892a 472037i bk5: 1876a 472964i bk6: 1844a 470508i bk7: 1808a 472498i bk8: 1664a 473454i bk9: 1660a 471998i bk10: 1680a 471600i bk11: 1688a 471232i bk12: 1772a 470584i bk13: 1736a 470519i bk14: 1712a 474179i bk15: 1716a 473342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524181
Row_Buffer_Locality_read = 0.537145
Row_Buffer_Locality_write = 0.255507
Bank_Level_Parallism = 2.138342
Bank_Level_Parallism_Col = 1.760402
Bank_Level_Parallism_Ready = 1.374373
write_to_read_ratio_blp_rw_average = 0.090308
GrpLevelPara = 1.405252 

BW Util details:
bwutil = 0.067240 
total_CMD = 500821 
util_bw = 33675 
Wasted_Col = 118530 
Wasted_Row = 71964 
Idle = 276652 

BW Util Bottlenecks: 
RCDc_limit = 135335 
RCDWRc_limit = 5781 
WTRc_limit = 9810 
RTWc_limit = 22469 
CCDLc_limit = 13251 
rwq = 0 
CCDLc_limit_alone = 10582 
WTRc_limit_alone = 8556 
RTWc_limit_alone = 21054 

Commands details: 
total_CMD = 500821 
n_nop = 442787 
Read = 28227 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14079 
n_pre = 14063 
n_ref = 0 
n_req = 29589 
total_req = 33675 

Dual Bus Interface Util: 
issued_total_row = 28142 
issued_total_col = 33675 
Row_Bus_Util =  0.056192 
CoL_Bus_Util = 0.067240 
Either_Row_CoL_Bus_Util = 0.115878 
Issued_on_Two_Bus_Simul_Util = 0.007554 
issued_two_Eff = 0.065186 
queue_avg = 0.901983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.901983
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443264 n_act=13757 n_pre=13741 n_ref_event=0 n_req=29788 n_rd=28400 n_rd_L2_A=0 n_write=0 n_wr_bk=5549 bw_util=0.06779
n_activity=303376 dram_eff=0.1119
bk0: 1794a 475831i bk1: 1796a 476241i bk2: 1800a 473360i bk3: 1848a 473346i bk4: 1881a 473329i bk5: 1905a 471774i bk6: 1816a 472741i bk7: 1844a 470548i bk8: 1675a 471114i bk9: 1680a 472046i bk10: 1678a 471381i bk11: 1712a 470203i bk12: 1757a 471918i bk13: 1771a 472892i bk14: 1725a 473485i bk15: 1718a 473391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538170
Row_Buffer_Locality_read = 0.549296
Row_Buffer_Locality_write = 0.310519
Bank_Level_Parallism = 2.186937
Bank_Level_Parallism_Col = 1.832720
Bank_Level_Parallism_Ready = 1.476303
write_to_read_ratio_blp_rw_average = 0.085973
GrpLevelPara = 1.422625 

BW Util details:
bwutil = 0.067787 
total_CMD = 500821 
util_bw = 33949 
Wasted_Col = 114507 
Wasted_Row = 70720 
Idle = 281645 

BW Util Bottlenecks: 
RCDc_limit = 131420 
RCDWRc_limit = 5236 
WTRc_limit = 10180 
RTWc_limit = 21275 
CCDLc_limit = 12900 
rwq = 0 
CCDLc_limit_alone = 10329 
WTRc_limit_alone = 8924 
RTWc_limit_alone = 19960 

Commands details: 
total_CMD = 500821 
n_nop = 443264 
Read = 28400 
Write = 0 
L2_Alloc = 0 
L2_WB = 5549 
n_act = 13757 
n_pre = 13741 
n_ref = 0 
n_req = 29788 
total_req = 33949 

Dual Bus Interface Util: 
issued_total_row = 27498 
issued_total_col = 33949 
Row_Bus_Util =  0.054906 
CoL_Bus_Util = 0.067787 
Either_Row_CoL_Bus_Util = 0.114925 
Issued_on_Two_Bus_Simul_Util = 0.007767 
issued_two_Eff = 0.067585 
queue_avg = 1.150916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443052 n_act=13888 n_pre=13872 n_ref_event=0 n_req=29803 n_rd=28424 n_rd_L2_A=0 n_write=0 n_wr_bk=5513 bw_util=0.06776
n_activity=302808 dram_eff=0.1121
bk0: 1812a 473753i bk1: 1800a 474412i bk2: 1792a 473793i bk3: 1836a 472825i bk4: 1880a 472330i bk5: 1876a 471379i bk6: 1816a 473560i bk7: 1832a 471434i bk8: 1672a 472654i bk9: 1692a 472755i bk10: 1697a 471509i bk11: 1700a 472613i bk12: 1795a 470949i bk13: 1791a 470757i bk14: 1717a 474464i bk15: 1716a 472733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534007
Row_Buffer_Locality_read = 0.547460
Row_Buffer_Locality_write = 0.256708
Bank_Level_Parallism = 2.196725
Bank_Level_Parallism_Col = 1.829180
Bank_Level_Parallism_Ready = 1.433244
write_to_read_ratio_blp_rw_average = 0.088513
GrpLevelPara = 1.431406 

BW Util details:
bwutil = 0.067763 
total_CMD = 500821 
util_bw = 33937 
Wasted_Col = 114715 
Wasted_Row = 70319 
Idle = 281850 

BW Util Bottlenecks: 
RCDc_limit = 132160 
RCDWRc_limit = 5557 
WTRc_limit = 8835 
RTWc_limit = 23368 
CCDLc_limit = 13035 
rwq = 0 
CCDLc_limit_alone = 10443 
WTRc_limit_alone = 7734 
RTWc_limit_alone = 21877 

Commands details: 
total_CMD = 500821 
n_nop = 443052 
Read = 28424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5513 
n_act = 13888 
n_pre = 13872 
n_ref = 0 
n_req = 29803 
total_req = 33937 

Dual Bus Interface Util: 
issued_total_row = 27760 
issued_total_col = 33937 
Row_Bus_Util =  0.055429 
CoL_Bus_Util = 0.067763 
Either_Row_CoL_Bus_Util = 0.115349 
Issued_on_Two_Bus_Simul_Util = 0.007843 
issued_two_Eff = 0.067995 
queue_avg = 1.009976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00998
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442221 n_act=14219 n_pre=14203 n_ref_event=0 n_req=29801 n_rd=28416 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.0678
n_activity=306768 dram_eff=0.1107
bk0: 1800a 475667i bk1: 1800a 473805i bk2: 1832a 472351i bk3: 1833a 472977i bk4: 1897a 472608i bk5: 1896a 472385i bk6: 1816a 472515i bk7: 1828a 472541i bk8: 1672a 470022i bk9: 1657a 471190i bk10: 1692a 471161i bk11: 1692a 471599i bk12: 1793a 472905i bk13: 1790a 470765i bk14: 1716a 473913i bk15: 1702a 473467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522868
Row_Buffer_Locality_read = 0.537268
Row_Buffer_Locality_write = 0.227437
Bank_Level_Parallism = 2.157373
Bank_Level_Parallism_Col = 1.773227
Bank_Level_Parallism_Ready = 1.359730
write_to_read_ratio_blp_rw_average = 0.092362
GrpLevelPara = 1.423852 

BW Util details:
bwutil = 0.067801 
total_CMD = 500821 
util_bw = 33956 
Wasted_Col = 118425 
Wasted_Row = 71533 
Idle = 276907 

BW Util Bottlenecks: 
RCDc_limit = 135771 
RCDWRc_limit = 5987 
WTRc_limit = 10187 
RTWc_limit = 23192 
CCDLc_limit = 13127 
rwq = 0 
CCDLc_limit_alone = 10586 
WTRc_limit_alone = 9076 
RTWc_limit_alone = 21762 

Commands details: 
total_CMD = 500821 
n_nop = 442221 
Read = 28416 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 14219 
n_pre = 14203 
n_ref = 0 
n_req = 29801 
total_req = 33956 

Dual Bus Interface Util: 
issued_total_row = 28422 
issued_total_col = 33956 
Row_Bus_Util =  0.056751 
CoL_Bus_Util = 0.067801 
Either_Row_CoL_Bus_Util = 0.117008 
Issued_on_Two_Bus_Simul_Util = 0.007544 
issued_two_Eff = 0.064471 
queue_avg = 0.881531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.881531
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442648 n_act=14025 n_pre=14009 n_ref_event=0 n_req=29693 n_rd=28312 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.06756
n_activity=304469 dram_eff=0.1111
bk0: 1772a 475783i bk1: 1796a 474899i bk2: 1852a 473315i bk3: 1836a 473780i bk4: 1892a 472388i bk5: 1888a 473504i bk6: 1828a 472582i bk7: 1824a 472165i bk8: 1656a 471385i bk9: 1656a 470739i bk10: 1688a 472009i bk11: 1684a 470860i bk12: 1750a 470287i bk13: 1752a 471148i bk14: 1734a 472994i bk15: 1704a 472249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527666
Row_Buffer_Locality_read = 0.539559
Row_Buffer_Locality_write = 0.283852
Bank_Level_Parallism = 2.172302
Bank_Level_Parallism_Col = 1.807966
Bank_Level_Parallism_Ready = 1.413288
write_to_read_ratio_blp_rw_average = 0.090598
GrpLevelPara = 1.426112 

BW Util details:
bwutil = 0.067561 
total_CMD = 500821 
util_bw = 33836 
Wasted_Col = 117000 
Wasted_Row = 71390 
Idle = 278595 

BW Util Bottlenecks: 
RCDc_limit = 134406 
RCDWRc_limit = 5741 
WTRc_limit = 10215 
RTWc_limit = 23228 
CCDLc_limit = 13587 
rwq = 0 
CCDLc_limit_alone = 10766 
WTRc_limit_alone = 8887 
RTWc_limit_alone = 21735 

Commands details: 
total_CMD = 500821 
n_nop = 442648 
Read = 28312 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 14025 
n_pre = 14009 
n_ref = 0 
n_req = 29693 
total_req = 33836 

Dual Bus Interface Util: 
issued_total_row = 28034 
issued_total_col = 33836 
Row_Bus_Util =  0.055976 
CoL_Bus_Util = 0.067561 
Either_Row_CoL_Bus_Util = 0.116155 
Issued_on_Two_Bus_Simul_Util = 0.007382 
issued_two_Eff = 0.063552 
queue_avg = 0.964636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.964636
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443699 n_act=13627 n_pre=13611 n_ref_event=0 n_req=29601 n_rd=28244 n_rd_L2_A=0 n_write=0 n_wr_bk=5425 bw_util=0.06723
n_activity=300925 dram_eff=0.1119
bk0: 1787a 477181i bk1: 1804a 473835i bk2: 1788a 475378i bk3: 1840a 474434i bk4: 1886a 472306i bk5: 1880a 472208i bk6: 1816a 472788i bk7: 1806a 472809i bk8: 1673a 472729i bk9: 1683a 471892i bk10: 1677a 471730i bk11: 1676a 471632i bk12: 1769a 470275i bk13: 1755a 471933i bk14: 1700a 474230i bk15: 1704a 474404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539644
Row_Buffer_Locality_read = 0.552117
Row_Buffer_Locality_write = 0.280029
Bank_Level_Parallism = 2.186602
Bank_Level_Parallism_Col = 1.825415
Bank_Level_Parallism_Ready = 1.434316
write_to_read_ratio_blp_rw_average = 0.090510
GrpLevelPara = 1.428965 

BW Util details:
bwutil = 0.067228 
total_CMD = 500821 
util_bw = 33669 
Wasted_Col = 113695 
Wasted_Row = 68941 
Idle = 284516 

BW Util Bottlenecks: 
RCDc_limit = 130162 
RCDWRc_limit = 5543 
WTRc_limit = 10153 
RTWc_limit = 22995 
CCDLc_limit = 13239 
rwq = 0 
CCDLc_limit_alone = 10465 
WTRc_limit_alone = 8849 
RTWc_limit_alone = 21525 

Commands details: 
total_CMD = 500821 
n_nop = 443699 
Read = 28244 
Write = 0 
L2_Alloc = 0 
L2_WB = 5425 
n_act = 13627 
n_pre = 13611 
n_ref = 0 
n_req = 29601 
total_req = 33669 

Dual Bus Interface Util: 
issued_total_row = 27238 
issued_total_col = 33669 
Row_Bus_Util =  0.054387 
CoL_Bus_Util = 0.067228 
Either_Row_CoL_Bus_Util = 0.114057 
Issued_on_Two_Bus_Simul_Util = 0.007558 
issued_two_Eff = 0.066262 
queue_avg = 1.040995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04099
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443147 n_act=13871 n_pre=13855 n_ref_event=0 n_req=29652 n_rd=28290 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06737
n_activity=305231 dram_eff=0.1105
bk0: 1806a 473344i bk1: 1813a 474039i bk2: 1812a 474553i bk3: 1808a 475504i bk4: 1856a 473487i bk5: 1888a 471928i bk6: 1828a 471983i bk7: 1798a 473647i bk8: 1656a 472130i bk9: 1668a 471843i bk10: 1668a 472267i bk11: 1688a 472221i bk12: 1780a 471787i bk13: 1794a 471734i bk14: 1723a 475248i bk15: 1704a 473043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532207
Row_Buffer_Locality_read = 0.545564
Row_Buffer_Locality_write = 0.254772
Bank_Level_Parallism = 2.143972
Bank_Level_Parallism_Col = 1.778643
Bank_Level_Parallism_Ready = 1.401269
write_to_read_ratio_blp_rw_average = 0.090707
GrpLevelPara = 1.410135 

BW Util details:
bwutil = 0.067365 
total_CMD = 500821 
util_bw = 33738 
Wasted_Col = 116080 
Wasted_Row = 71281 
Idle = 279722 

BW Util Bottlenecks: 
RCDc_limit = 132658 
RCDWRc_limit = 5710 
WTRc_limit = 9888 
RTWc_limit = 21898 
CCDLc_limit = 13222 
rwq = 0 
CCDLc_limit_alone = 10667 
WTRc_limit_alone = 8680 
RTWc_limit_alone = 20551 

Commands details: 
total_CMD = 500821 
n_nop = 443147 
Read = 28290 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 13871 
n_pre = 13855 
n_ref = 0 
n_req = 29652 
total_req = 33738 

Dual Bus Interface Util: 
issued_total_row = 27726 
issued_total_col = 33738 
Row_Bus_Util =  0.055361 
CoL_Bus_Util = 0.067365 
Either_Row_CoL_Bus_Util = 0.115159 
Issued_on_Two_Bus_Simul_Util = 0.007568 
issued_two_Eff = 0.065714 
queue_avg = 0.898493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898493
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442559 n_act=14135 n_pre=14119 n_ref_event=0 n_req=29681 n_rd=28315 n_rd_L2_A=0 n_write=0 n_wr_bk=5464 bw_util=0.06745
n_activity=304465 dram_eff=0.1109
bk0: 1809a 473206i bk1: 1789a 474251i bk2: 1812a 475475i bk3: 1808a 474569i bk4: 1884a 470941i bk5: 1880a 472058i bk6: 1828a 471616i bk7: 1812a 471078i bk8: 1668a 471997i bk9: 1644a 473876i bk10: 1692a 471906i bk11: 1704a 472520i bk12: 1783a 470068i bk13: 1773a 472531i bk14: 1729a 472291i bk15: 1700a 473657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523769
Row_Buffer_Locality_read = 0.537736
Row_Buffer_Locality_write = 0.234261
Bank_Level_Parallism = 2.169229
Bank_Level_Parallism_Col = 1.772942
Bank_Level_Parallism_Ready = 1.380888
write_to_read_ratio_blp_rw_average = 0.090427
GrpLevelPara = 1.423030 

BW Util details:
bwutil = 0.067447 
total_CMD = 500821 
util_bw = 33779 
Wasted_Col = 117243 
Wasted_Row = 70613 
Idle = 279186 

BW Util Bottlenecks: 
RCDc_limit = 135025 
RCDWRc_limit = 5908 
WTRc_limit = 10080 
RTWc_limit = 22709 
CCDLc_limit = 12985 
rwq = 0 
CCDLc_limit_alone = 10374 
WTRc_limit_alone = 8900 
RTWc_limit_alone = 21278 

Commands details: 
total_CMD = 500821 
n_nop = 442559 
Read = 28315 
Write = 0 
L2_Alloc = 0 
L2_WB = 5464 
n_act = 14135 
n_pre = 14119 
n_ref = 0 
n_req = 29681 
total_req = 33779 

Dual Bus Interface Util: 
issued_total_row = 28254 
issued_total_col = 33779 
Row_Bus_Util =  0.056415 
CoL_Bus_Util = 0.067447 
Either_Row_CoL_Bus_Util = 0.116333 
Issued_on_Two_Bus_Simul_Util = 0.007530 
issued_two_Eff = 0.064725 
queue_avg = 0.855687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.855687
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443011 n_act=13910 n_pre=13894 n_ref_event=0 n_req=29641 n_rd=28260 n_rd_L2_A=0 n_write=0 n_wr_bk=5521 bw_util=0.06745
n_activity=304507 dram_eff=0.1109
bk0: 1776a 473792i bk1: 1792a 473923i bk2: 1813a 474738i bk3: 1848a 474137i bk4: 1892a 471505i bk5: 1900a 471366i bk6: 1836a 471545i bk7: 1784a 472747i bk8: 1664a 471619i bk9: 1668a 472044i bk10: 1696a 473014i bk11: 1676a 473343i bk12: 1732a 470287i bk13: 1762a 471937i bk14: 1717a 473911i bk15: 1704a 474281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530718
Row_Buffer_Locality_read = 0.543383
Row_Buffer_Locality_write = 0.271542
Bank_Level_Parallism = 2.154162
Bank_Level_Parallism_Col = 1.785121
Bank_Level_Parallism_Ready = 1.410260
write_to_read_ratio_blp_rw_average = 0.092040
GrpLevelPara = 1.414900 

BW Util details:
bwutil = 0.067451 
total_CMD = 500821 
util_bw = 33781 
Wasted_Col = 116893 
Wasted_Row = 71495 
Idle = 278652 

BW Util Bottlenecks: 
RCDc_limit = 132954 
RCDWRc_limit = 5860 
WTRc_limit = 10081 
RTWc_limit = 22581 
CCDLc_limit = 13387 
rwq = 0 
CCDLc_limit_alone = 10869 
WTRc_limit_alone = 8945 
RTWc_limit_alone = 21199 

Commands details: 
total_CMD = 500821 
n_nop = 443011 
Read = 28260 
Write = 0 
L2_Alloc = 0 
L2_WB = 5521 
n_act = 13910 
n_pre = 13894 
n_ref = 0 
n_req = 29641 
total_req = 33781 

Dual Bus Interface Util: 
issued_total_row = 27804 
issued_total_col = 33781 
Row_Bus_Util =  0.055517 
CoL_Bus_Util = 0.067451 
Either_Row_CoL_Bus_Util = 0.115430 
Issued_on_Two_Bus_Simul_Util = 0.007538 
issued_two_Eff = 0.065300 
queue_avg = 1.025023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02502
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443430 n_act=13684 n_pre=13668 n_ref_event=0 n_req=29756 n_rd=28368 n_rd_L2_A=0 n_write=0 n_wr_bk=5552 bw_util=0.06773
n_activity=303384 dram_eff=0.1118
bk0: 1781a 474128i bk1: 1788a 474198i bk2: 1824a 474498i bk3: 1804a 474335i bk4: 1904a 472986i bk5: 1900a 471886i bk6: 1841a 471884i bk7: 1812a 471614i bk8: 1681a 472071i bk9: 1689a 471781i bk10: 1696a 471888i bk11: 1678a 471572i bk12: 1761a 472635i bk13: 1768a 471826i bk14: 1729a 473927i bk15: 1712a 472903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540126
Row_Buffer_Locality_read = 0.552242
Row_Buffer_Locality_write = 0.292507
Bank_Level_Parallism = 2.179689
Bank_Level_Parallism_Col = 1.838566
Bank_Level_Parallism_Ready = 1.505041
write_to_read_ratio_blp_rw_average = 0.088873
GrpLevelPara = 1.417652 

BW Util details:
bwutil = 0.067729 
total_CMD = 500821 
util_bw = 33920 
Wasted_Col = 114714 
Wasted_Row = 71012 
Idle = 281175 

BW Util Bottlenecks: 
RCDc_limit = 130991 
RCDWRc_limit = 5269 
WTRc_limit = 8969 
RTWc_limit = 21823 
CCDLc_limit = 12483 
rwq = 0 
CCDLc_limit_alone = 10130 
WTRc_limit_alone = 7988 
RTWc_limit_alone = 20451 

Commands details: 
total_CMD = 500821 
n_nop = 443430 
Read = 28368 
Write = 0 
L2_Alloc = 0 
L2_WB = 5552 
n_act = 13684 
n_pre = 13668 
n_ref = 0 
n_req = 29756 
total_req = 33920 

Dual Bus Interface Util: 
issued_total_row = 27352 
issued_total_col = 33920 
Row_Bus_Util =  0.054614 
CoL_Bus_Util = 0.067729 
Either_Row_CoL_Bus_Util = 0.114594 
Issued_on_Two_Bus_Simul_Util = 0.007749 
issued_two_Eff = 0.067624 
queue_avg = 1.162635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16263
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=443315 n_act=13672 n_pre=13656 n_ref_event=0 n_req=29768 n_rd=28389 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.0677
n_activity=305802 dram_eff=0.1109
bk0: 1776a 474542i bk1: 1796a 474165i bk2: 1836a 474417i bk3: 1828a 473267i bk4: 1872a 473723i bk5: 1896a 472888i bk6: 1836a 471962i bk7: 1812a 472047i bk8: 1664a 471701i bk9: 1668a 472759i bk10: 1724a 470340i bk11: 1688a 471850i bk12: 1780a 472225i bk13: 1790a 472486i bk14: 1727a 473501i bk15: 1696a 474826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540715
Row_Buffer_Locality_read = 0.553278
Row_Buffer_Locality_write = 0.282088
Bank_Level_Parallism = 2.162700
Bank_Level_Parallism_Col = 1.825198
Bank_Level_Parallism_Ready = 1.491403
write_to_read_ratio_blp_rw_average = 0.087891
GrpLevelPara = 1.413071 

BW Util details:
bwutil = 0.067699 
total_CMD = 500821 
util_bw = 33905 
Wasted_Col = 114804 
Wasted_Row = 71481 
Idle = 280631 

BW Util Bottlenecks: 
RCDc_limit = 130572 
RCDWRc_limit = 5489 
WTRc_limit = 9765 
RTWc_limit = 21389 
CCDLc_limit = 12836 
rwq = 0 
CCDLc_limit_alone = 10345 
WTRc_limit_alone = 8652 
RTWc_limit_alone = 20011 

Commands details: 
total_CMD = 500821 
n_nop = 443315 
Read = 28389 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13672 
n_pre = 13656 
n_ref = 0 
n_req = 29768 
total_req = 33905 

Dual Bus Interface Util: 
issued_total_row = 27328 
issued_total_col = 33905 
Row_Bus_Util =  0.054566 
CoL_Bus_Util = 0.067699 
Either_Row_CoL_Bus_Util = 0.114823 
Issued_on_Two_Bus_Simul_Util = 0.007442 
issued_two_Eff = 0.064811 
queue_avg = 1.137358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13736
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442717 n_act=13988 n_pre=13972 n_ref_event=0 n_req=29792 n_rd=28409 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06777
n_activity=304532 dram_eff=0.1115
bk0: 1804a 473780i bk1: 1788a 473200i bk2: 1832a 473287i bk3: 1826a 475024i bk4: 1892a 472750i bk5: 1896a 471273i bk6: 1816a 471312i bk7: 1804a 473178i bk8: 1676a 471305i bk9: 1668a 472476i bk10: 1704a 472259i bk11: 1716a 470825i bk12: 1786a 471660i bk13: 1789a 472576i bk14: 1720a 473091i bk15: 1692a 473988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530478
Row_Buffer_Locality_read = 0.544722
Row_Buffer_Locality_write = 0.237889
Bank_Level_Parallism = 2.167332
Bank_Level_Parallism_Col = 1.792239
Bank_Level_Parallism_Ready = 1.404260
write_to_read_ratio_blp_rw_average = 0.094450
GrpLevelPara = 1.424769 

BW Util details:
bwutil = 0.067771 
total_CMD = 500821 
util_bw = 33941 
Wasted_Col = 116884 
Wasted_Row = 71081 
Idle = 278915 

BW Util Bottlenecks: 
RCDc_limit = 133412 
RCDWRc_limit = 6276 
WTRc_limit = 9958 
RTWc_limit = 24211 
CCDLc_limit = 13287 
rwq = 0 
CCDLc_limit_alone = 10589 
WTRc_limit_alone = 8772 
RTWc_limit_alone = 22699 

Commands details: 
total_CMD = 500821 
n_nop = 442717 
Read = 28409 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 13988 
n_pre = 13972 
n_ref = 0 
n_req = 29792 
total_req = 33941 

Dual Bus Interface Util: 
issued_total_row = 27960 
issued_total_col = 33941 
Row_Bus_Util =  0.055828 
CoL_Bus_Util = 0.067771 
Either_Row_CoL_Bus_Util = 0.116017 
Issued_on_Two_Bus_Simul_Util = 0.007582 
issued_two_Eff = 0.065348 
queue_avg = 0.888064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888064
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500821 n_nop=442948 n_act=13961 n_pre=13945 n_ref_event=0 n_req=29545 n_rd=28182 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.06716
n_activity=304149 dram_eff=0.1106
bk0: 1800a 475098i bk1: 1782a 475461i bk2: 1824a 475245i bk3: 1812a 474875i bk4: 1868a 473514i bk5: 1884a 473273i bk6: 1836a 471548i bk7: 1808a 473389i bk8: 1664a 473222i bk9: 1660a 473731i bk10: 1692a 472582i bk11: 1672a 473001i bk12: 1734a 471944i bk13: 1722a 472166i bk14: 1724a 473352i bk15: 1700a 472935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527467
Row_Buffer_Locality_read = 0.542474
Row_Buffer_Locality_write = 0.217168
Bank_Level_Parallism = 2.120681
Bank_Level_Parallism_Col = 1.717079
Bank_Level_Parallism_Ready = 1.304008
write_to_read_ratio_blp_rw_average = 0.093860
GrpLevelPara = 1.403853 

BW Util details:
bwutil = 0.067158 
total_CMD = 500821 
util_bw = 33634 
Wasted_Col = 117037 
Wasted_Row = 69704 
Idle = 280446 

BW Util Bottlenecks: 
RCDc_limit = 133486 
RCDWRc_limit = 6285 
WTRc_limit = 10990 
RTWc_limit = 21052 
CCDLc_limit = 13462 
rwq = 0 
CCDLc_limit_alone = 10882 
WTRc_limit_alone = 9664 
RTWc_limit_alone = 19798 

Commands details: 
total_CMD = 500821 
n_nop = 442948 
Read = 28182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 13961 
n_pre = 13945 
n_ref = 0 
n_req = 29545 
total_req = 33634 

Dual Bus Interface Util: 
issued_total_row = 27906 
issued_total_col = 33634 
Row_Bus_Util =  0.055721 
CoL_Bus_Util = 0.067158 
Either_Row_CoL_Bus_Util = 0.115556 
Issued_on_Two_Bus_Simul_Util = 0.007322 
issued_two_Eff = 0.063363 
queue_avg = 0.742016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.742016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87445, Miss = 16126, Miss_rate = 0.184, Pending_hits = 88, Reservation_fails = 383
L2_cache_bank[1]: Access = 85091, Miss = 16134, Miss_rate = 0.190, Pending_hits = 68, Reservation_fails = 750
L2_cache_bank[2]: Access = 88733, Miss = 16220, Miss_rate = 0.183, Pending_hits = 101, Reservation_fails = 1686
L2_cache_bank[3]: Access = 85055, Miss = 16208, Miss_rate = 0.191, Pending_hits = 95, Reservation_fails = 1519
L2_cache_bank[4]: Access = 85788, Miss = 16240, Miss_rate = 0.189, Pending_hits = 77, Reservation_fails = 994
L2_cache_bank[5]: Access = 90388, Miss = 16162, Miss_rate = 0.179, Pending_hits = 78, Reservation_fails = 246
L2_cache_bank[6]: Access = 89793, Miss = 16134, Miss_rate = 0.180, Pending_hits = 108, Reservation_fails = 1302
L2_cache_bank[7]: Access = 85196, Miss = 16146, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 526
L2_cache_bank[8]: Access = 87845, Miss = 16208, Miss_rate = 0.185, Pending_hits = 93, Reservation_fails = 129
L2_cache_bank[9]: Access = 84774, Miss = 16158, Miss_rate = 0.191, Pending_hits = 66, Reservation_fails = 637
L2_cache_bank[10]: Access = 86978, Miss = 16171, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 85384, Miss = 16230, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 930
L2_cache_bank[12]: Access = 90288, Miss = 16172, Miss_rate = 0.179, Pending_hits = 79, Reservation_fails = 291
L2_cache_bank[13]: Access = 85481, Miss = 16115, Miss_rate = 0.189, Pending_hits = 68, Reservation_fails = 521
L2_cache_bank[14]: Access = 96366, Miss = 16216, Miss_rate = 0.168, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[15]: Access = 83265, Miss = 16164, Miss_rate = 0.194, Pending_hits = 61, Reservation_fails = 186
L2_cache_bank[16]: Access = 88735, Miss = 16176, Miss_rate = 0.182, Pending_hits = 116, Reservation_fails = 1859
L2_cache_bank[17]: Access = 89951, Miss = 16177, Miss_rate = 0.180, Pending_hits = 69, Reservation_fails = 317
L2_cache_bank[18]: Access = 88016, Miss = 16213, Miss_rate = 0.184, Pending_hits = 100, Reservation_fails = 1712
L2_cache_bank[19]: Access = 94773, Miss = 16307, Miss_rate = 0.172, Pending_hits = 110, Reservation_fails = 950
L2_cache_bank[20]: Access = 83602, Miss = 16200, Miss_rate = 0.194, Pending_hits = 82, Reservation_fails = 705
L2_cache_bank[21]: Access = 92106, Miss = 16250, Miss_rate = 0.176, Pending_hits = 114, Reservation_fails = 2710
L2_cache_bank[22]: Access = 87064, Miss = 16176, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 610
L2_cache_bank[23]: Access = 84436, Miss = 16119, Miss_rate = 0.191, Pending_hits = 81, Reservation_fails = 735
L2_cache_bank[24]: Access = 86765, Miss = 16150, Miss_rate = 0.186, Pending_hits = 82, Reservation_fails = 998
L2_cache_bank[25]: Access = 85510, Miss = 16302, Miss_rate = 0.191, Pending_hits = 113, Reservation_fails = 2060
L2_cache_bank[26]: Access = 86574, Miss = 16205, Miss_rate = 0.187, Pending_hits = 82, Reservation_fails = 562
L2_cache_bank[27]: Access = 89564, Miss = 16235, Miss_rate = 0.181, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[28]: Access = 86070, Miss = 16238, Miss_rate = 0.189, Pending_hits = 71, Reservation_fails = 228
L2_cache_bank[29]: Access = 88692, Miss = 16214, Miss_rate = 0.183, Pending_hits = 77, Reservation_fails = 536
L2_cache_bank[30]: Access = 84034, Miss = 16164, Miss_rate = 0.192, Pending_hits = 74, Reservation_fails = 347
L2_cache_bank[31]: Access = 86398, Miss = 16164, Miss_rate = 0.187, Pending_hits = 103, Reservation_fails = 1188
L2_cache_bank[32]: Access = 85584, Miss = 16088, Miss_rate = 0.188, Pending_hits = 66, Reservation_fails = 68
L2_cache_bank[33]: Access = 88249, Miss = 16184, Miss_rate = 0.183, Pending_hits = 81, Reservation_fails = 946
L2_cache_bank[34]: Access = 85280, Miss = 16105, Miss_rate = 0.189, Pending_hits = 86, Reservation_fails = 1791
L2_cache_bank[35]: Access = 86465, Miss = 16165, Miss_rate = 0.187, Pending_hits = 97, Reservation_fails = 1008
L2_cache_bank[36]: Access = 85432, Miss = 16185, Miss_rate = 0.189, Pending_hits = 106, Reservation_fails = 285
L2_cache_bank[37]: Access = 84757, Miss = 16098, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 891
L2_cache_bank[38]: Access = 86192, Miss = 16142, Miss_rate = 0.187, Pending_hits = 72, Reservation_fails = 452
L2_cache_bank[39]: Access = 88238, Miss = 16174, Miss_rate = 0.183, Pending_hits = 89, Reservation_fails = 1236
L2_cache_bank[40]: Access = 91174, Miss = 16237, Miss_rate = 0.178, Pending_hits = 87, Reservation_fails = 302
L2_cache_bank[41]: Access = 87370, Miss = 16187, Miss_rate = 0.185, Pending_hits = 69, Reservation_fails = 419
L2_cache_bank[42]: Access = 85245, Miss = 16219, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 384
L2_cache_bank[43]: Access = 87368, Miss = 16194, Miss_rate = 0.185, Pending_hits = 102, Reservation_fails = 1094
L2_cache_bank[44]: Access = 85774, Miss = 16222, Miss_rate = 0.189, Pending_hits = 83, Reservation_fails = 1451
L2_cache_bank[45]: Access = 89339, Miss = 16187, Miss_rate = 0.181, Pending_hits = 67, Reservation_fails = 266
L2_cache_bank[46]: Access = 85692, Miss = 16170, Miss_rate = 0.189, Pending_hits = 77, Reservation_fails = 308
L2_cache_bank[47]: Access = 85106, Miss = 16072, Miss_rate = 0.189, Pending_hits = 73, Reservation_fails = 0
L2_total_cache_accesses = 4187425
L2_total_cache_misses = 776723
L2_total_cache_miss_rate = 0.1855
L2_total_cache_pending_hits = 4036
L2_total_cache_reservation_fails = 36518
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3350794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497346
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72429
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4034849
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35435
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4187425
icnt_total_pkts_simt_to_mem=4185185
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43096
	minimum = 5
	maximum = 64
Network latency average = 5.2284
	minimum = 5
	maximum = 64
Slowest packet = 4378517
Flit latency average = 5.2284
	minimum = 5
	maximum = 64
Slowest flit = 4378517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131227
	minimum = 0.11464 (at node 55)
	maximum = 0.158912 (at node 36)
Accepted packet rate average = 0.131227
	minimum = 0.11464 (at node 55)
	maximum = 0.158912 (at node 36)
Injected flit rate average = 0.131227
	minimum = 0.11464 (at node 55)
	maximum = 0.158912 (at node 36)
Accepted flit rate average= 0.131227
	minimum = 0.11464 (at node 55)
	maximum = 0.158912 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3071 (4 samples)
	minimum = 5 (4 samples)
	maximum = 77 (4 samples)
Network latency average = 5.18668 (4 samples)
	minimum = 5 (4 samples)
	maximum = 77 (4 samples)
Flit latency average = 5.18668 (4 samples)
	minimum = 5 (4 samples)
	maximum = 77 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.192654 (4 samples)
	minimum = 0.172838 (4 samples)
	maximum = 0.227168 (4 samples)
Accepted packet rate average = 0.192654 (4 samples)
	minimum = 0.172838 (4 samples)
	maximum = 0.227842 (4 samples)
Injected flit rate average = 0.192654 (4 samples)
	minimum = 0.172838 (4 samples)
	maximum = 0.227168 (4 samples)
Accepted flit rate average = 0.192654 (4 samples)
	minimum = 0.172838 (4 samples)
	maximum = 0.227842 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 29 min, 39 sec (30579 sec)
gpgpu_simulation_rate = 2016 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9029
gpu_sim_insn = 7478645
gpu_ipc =     828.2916
gpu_tot_sim_cycle = 716071
gpu_tot_sim_insn = 69146029
gpu_tot_ipc =      96.5631
gpu_tot_issued_cta = 5845
gpu_occupancy = 77.0975% 
gpu_tot_occupancy = 77.0353% 
max_total_param_size = 0
gpu_stall_dramfull = 9743
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4213
partiton_level_parallism_total  =       6.0013
partiton_level_parallism_util =      13.8442
partiton_level_parallism_util_total  =       7.6735
L2_BW  =     476.9783 GB/Sec
L2_BW_total  =     230.5690 GB/Sec
gpu_total_sim_rate=2220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2700660
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 126960, Miss = 21446, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127064, Miss = 21240, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129190, Miss = 22479, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 127202, Miss = 21175, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 138680, Miss = 22601, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 127405, Miss = 21574, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128558, Miss = 21428, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 126721, Miss = 21202, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 129522, Miss = 21780, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 127261, Miss = 21793, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 127849, Miss = 21909, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128397, Miss = 22168, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 130095, Miss = 22442, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 129358, Miss = 22533, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 129811, Miss = 22121, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 129074, Miss = 22122, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128116, Miss = 22132, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 129334, Miss = 22408, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 128866, Miss = 22336, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 126352, Miss = 22018, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 131375, Miss = 22140, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 126947, Miss = 21367, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 131658, Miss = 22289, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 130005, Miss = 22019, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 124999, Miss = 21222, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 130634, Miss = 22438, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 128461, Miss = 21666, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 128095, Miss = 21951, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132863, Miss = 21422, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 128330, Miss = 21443, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 127757, Miss = 21424, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 139876, Miss = 22424, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 126333, Miss = 21602, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 129217, Miss = 21772, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 129470, Miss = 22325, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 128083, Miss = 21337, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 139025, Miss = 21974, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 128518, Miss = 21422, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 127775, Miss = 21225, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 137898, Miss = 22214, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5183134
	L1D_total_cache_misses = 874583
	L1D_total_cache_miss_rate = 0.1687
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 196392
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 336012
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2679864
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4958830
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2700660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1073, 1633, 1297, 2277, 1269, 877, 1157, 1577, 1129, 1084, 1278, 1224, 1213, 1278, 1866, 1110, 972, 1448, 972, 1308, 1308, 1084, 1336, 1420, 1084, 1168, 972, 944, 1028, 776, 1252, 1168, 1056, 860, 888, 1000, 832, 636, 748, 1000, 597, 597, 961, 793, 765, 933, 709, 709, 627, 739, 599, 599, 599, 739, 795, 655, 489, 517, 573, 629, 711, 573, 685, 517, 
gpgpu_n_tot_thrd_icount = 165926400
gpgpu_n_tot_w_icount = 5185200
gpgpu_n_stall_shd_mem = 163739964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4072233
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13526512
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6284544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155471370	W0_Idle:6113968	W0_Scoreboard:8639906	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47534	W28:36190	W29:31610	W30:24608	W31:13008	W32:1324220
single_issue_nums: WS0:1291100	WS1:1297724	WS2:1292242	WS3:1304134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5740952 {8:717619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28704760 {40:717619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 59 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:286989 	164025 	9748 	14298 	103396 	69374 	32806 	21349 	9841 	1303 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3608733 	670753 	16541 	667 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2336061 	1830516 	125303 	3494 	631 	761 	500 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3955643 	333584 	6712 	758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1397 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        21        13        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        16        31        60 
dram[2]:        64        64        64        64        61        56        17        22        17        17        39        39        40        32        26        19 
dram[3]:        64        64        64        64        60        60        32        44        15        25        28        13        24        12        29        20 
dram[4]:        64        64        64        64        64        64        38        35        21        14        15        15        21        20        42        51 
dram[5]:        64        64        64        64        64        64        38        35        20        16        38        15        15        17        25        26 
dram[6]:        64        64        64        64        55        49        24        22        21        14        24        13        40        36        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        31        19        15        18        22        17        18 
dram[8]:        64        64        64        64        64        64        44        33        19        21        18        13        28        21        35        21 
dram[9]:        64        64        64        64        64        61        28        24        17        20        39        24        16        13        18        38 
dram[10]:        64        64        64        64        61        57        20        23        18        15        42        18        36        32        17        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        14        20        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        26        29        32        22 
dram[13]:        64        64        64        64        64        64        39        24        16        21        21        21        45        23        41        30 
dram[14]:        64        64        64        64        61        61        18        21        14        25        18        13        35        36        20        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        17        21        15        22        23        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        15        34        20        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        21        12        17        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        14        36        16        22        36        36        45        40 
dram[19]:        64        64        64        64        62        60        32        35        15        22        20        16        15        21        46        21 
dram[20]:        64        64        64        64        64        64        28        29        20        24        17        50        31        20        51        19 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        18        37        54 
dram[22]:        64        64        64        64        50        54        16        23        18        17        29        25        42        32        34        18 
dram[23]:        64        64        64        64        52        64        28        19        22        25        21        30        12        19        45        18 
maximum service time to same row:
dram[0]:     16789      6592     13954     11999      7495     23875      6395     10557      8138      6028      9798      9637     29870      7596     10389     72518 
dram[1]:      6575     15570     21796      5405      8144      7626      5983      5772      9886     14834      8727      7196      6493      4649     14198     15905 
dram[2]:     15165      4774     25344      7978     10247     16594      5877      4639      6848      5231     19133     12367      8200     10399     13083      8129 
dram[3]:      6583     15249      7764     16152      5996      6915      5347      7970     10836     11802      7351      7951      9937      7865     11348     11411 
dram[4]:      9140     10732      9594      8859      8994      8139      5662      6424     11653     13050      6671     24264      9646     19248     17551     17060 
dram[5]:      5631     10894      8165      8085      6366      7502      7622      7720      7849     10841      6502     11946      7619     10855     11453      8936 
dram[6]:     12662     14609      5144      7869      7322      7883      5195      8784     10782      8190     11271      8306     13082     34331     10147      7661 
dram[7]:     13997     15486      9809      7978      8196     14085      8015      7339     52639     10005      4913      6958      6450      5338     11131      9182 
dram[8]:     10067     34237      6888      5277     10777     14647      8508      7569      7872     19116      8688      5192     22187      8823     15094     13378 
dram[9]:     14964     11153      5866      9883      8878      7921      6532      7073     12701      8489      8647     11284      9441      5113     10563     10529 
dram[10]:      5372     85584      5767     19987     11868     15784      5747      7398      8094      6737     11058     11771      6316     11461      9344     13127 
dram[11]:      6384     84580      7053     12082     16832      7992      5976     12295      8994      4128      8311      5502     54776      6785     10015     10706 
dram[12]:     15120     10716      7127     12638     12067      8113      6327      6189     17174      5004      8572      5963      5726     19263     15415     11626 
dram[13]:      8170     22420     11015      5516      7543      7557      9483      7694      8806     11020      5821      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808      6093      7226     12576      8409      8093      9871     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     12662      9977      4552      8215      6889     10491     10297      8886      8521     13272      8054      7435      7711     12295     12808      8959 
dram[16]:     23934      9872      8260      7987      8531      7568     11141      9753     10144     11568     10119     15413     20101     11696     13594     16378 
dram[17]:     16085     15859     11849      5633      8321      5845      6451     10421      6553     13165      6588      6684      9135      9429     32725      8813 
dram[18]:     39904     37498      8531      8986      7300      5878     10549      6233      4914     16100     11351     16932      5951     33911     12511     33878 
dram[19]:     10726     15214     27823      8511      6783      8845      6561     11503     10009     15333     11511     10090      7692     12354     17795     13913 
dram[20]:     28638      7159      7497      8157      4207     17427     12864     11753     51514     10100     10855     10301     19102     11002     17751      6797 
dram[21]:     11795      6835     23328     12854      7847     11001      6648      5715     17985     10643      9877      8112      8206      5336     15314     11653 
dram[22]:     21819     10480      4776     13781     12115     18199     10362      7303     16772      7405     12945      9866     38663      8224     13043      7452 
dram[23]:      8078     16986      8996     13798      6390      5798      6796      9005     13758     10661      9463      6438      4910      6686     32693      7735 
average row accesses per activate:
dram[0]:  2.241505  2.298879  2.234094  2.427284  2.467081  2.363525  2.269006  2.178531  1.989842  1.856394  1.951435  2.012387  2.065463  1.938689  2.047673  2.181490 
dram[1]:  2.307885  2.278846  2.282767  2.254854  2.400000  2.327037  2.099679  2.195627  2.145985  1.900862  1.979955  1.991131  2.145125  1.921668  2.166069  2.198044 
dram[2]:  2.167442  2.180653  2.247031  2.158427  2.357314  2.154616  2.075212  2.058887  1.982103  1.797160  1.986681  2.034091  2.098434  1.902564  1.969532  2.141317 
dram[3]:  2.212515  2.220096  2.179157  2.169126  2.184124  2.170403  2.061834  2.153073  2.068155  1.950000  2.002265  1.959206  2.141026  1.867482  2.036240  2.052452 
dram[4]:  2.180974  2.305106  2.402299  2.313725  2.415233  2.194601  2.183856  2.146369  2.076202  2.057937  1.975474  2.012458  2.160735  1.932079  2.122786  2.113583 
dram[5]:  2.322825  2.230492  2.148106  2.156214  2.287687  2.373365  2.242424  2.187359  2.020666  2.085308  2.077367  2.061574  1.938525  2.074197  2.135392  2.076389 
dram[6]:  2.315136  2.272840  2.170091  2.282238  2.244645  2.161396  2.129754  2.054780  1.953333  2.032634  1.973626  2.015964  2.091620  2.065121  2.171291  1.952226 
dram[7]:  2.246706  2.247585  2.140766  2.192220  2.137045  2.334917  2.212815  2.196368  2.083924  2.167076  2.023068  1.944201  2.071588  2.048045  2.059226  2.268107 
dram[8]:  2.317618  2.249089  2.239905  2.319853  2.476071  2.293567  2.435768  2.000000  2.001127  2.066279  2.004535  1.977528  2.138921  1.972574  2.083916  2.167866 
dram[9]:  2.139884  2.323529  2.108744  2.418159  2.309302  2.337223  2.157303  2.073326  2.166667  2.115108  1.988814  2.072165  2.061404  2.106502  2.189843  2.095017 
dram[10]:  2.291770  2.461539  2.224057  2.347985  2.306264  2.300459  1.996878  2.174944  1.993182  1.872204  2.011223  2.038549  2.152794  2.105500  2.052213  2.240396 
dram[11]:  2.302648  2.222491  2.162069  2.296117  2.225843  2.269676  2.078975  2.165721  2.092747  1.937086  1.958104  1.916219  1.993597  1.912226  2.123515  2.056193 
dram[12]:  2.400517  2.423177  2.218787  2.268551  2.347255  2.311342  2.200000  2.126362  1.967778  2.065116  1.953745  1.923404  2.117714  2.169767  2.129870  2.124260 
dram[13]:  2.247312  2.267315  2.217443  2.181507  2.307512  2.181313  2.297719  2.167785  2.087367  2.115976  1.940476  2.096963  2.068928  2.042208  2.104338  2.051487 
dram[14]:  2.359039  2.137457  2.073993  2.240893  2.326698  2.269714  2.222996  2.214204  1.843587  1.892973  1.877101  1.958379  2.183815  2.013889  2.014607  2.012472 
dram[15]:  2.317722  2.263990  2.329312  2.362175  2.279632  2.377858  2.245635  2.171171  1.908397  1.881720  2.045871  1.913886  1.906929  1.982814  2.057823  1.975556 
dram[16]:  2.465333  2.178114  2.340076  2.425317  2.260023  2.299415  2.222996  2.249115  2.047454  2.015873  1.996622  1.979866  1.969377  2.060134  2.207970  2.155152 
dram[17]:  2.172854  2.224586  2.366038  2.365700  2.352369  2.215884  2.155307  2.323133  1.942286  1.943771  1.957731  1.995521  2.048035  2.052117  2.204406  1.991041 
dram[18]:  2.169942  2.207390  2.396178  2.268440  2.110278  2.211473  2.129139  2.056867  1.951274  2.035211  1.975664  2.052452  1.953222  2.116648  2.014477  2.017065 
dram[19]:  2.157462  2.199052  2.380531  2.444162  2.198668  2.209767  2.193002  2.229858  1.977528  1.988726  2.069284  2.050926  1.849038  2.059867  2.100703  2.081967 
dram[20]:  2.200717  2.260073  2.443299  2.292892  2.359338  2.312428  2.295642  2.134744  2.054335  2.019231  2.062140  1.932388  2.188679  2.113379  2.195388  2.002240 
dram[21]:  2.209386  2.291872  2.394737  2.239105  2.376671  2.407273  2.242494  2.168552  1.977528  2.100119  1.934113  1.983315  2.105618  2.174164  2.142349  2.169325 
dram[22]:  2.198590  2.159860  2.258294  2.375469  2.421760  2.199336  2.114664  2.283832  1.913607  1.985360  2.027027  1.923567  2.061336  2.140909  2.027057  2.074118 
dram[23]:  2.237410  2.196663  2.323529  2.218160  2.276546  2.252571  2.142384  2.225844  1.993205  2.047841  1.995531  1.948124  2.021018  1.953714  2.126179  1.959116 
average row locality = 713188/333878 = 2.136074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1787      1784      1796      1816      1896      1852      1837      1824      1669      1676      1672      1692      1736      1740      1725      1734 
dram[1]:      1784      1824      1812      1794      1872      1884      1852      1808      1668      1668      1684      1700      1796      1793      1732      1720 
dram[2]:      1800      1804      1822      1844      1880      1857      1853      1820      1676      1676      1694      1696      1781      1761      1730      1712 
dram[3]:      1808      1792      1796      1836      1892      1856      1832      1824      1664      1660      1672      1684      1746      1737      1720      1721 
dram[4]:      1812      1788      1812      1818      1880      1868      1843      1819      1675      1680      1676      1681      1786      1754      1720      1726 
dram[5]:      1781      1794      1804      1820      1898      1904      1824      1832      1664      1664      1704      1712      1796      1779      1720      1717 
dram[6]:      1800      1780      1828      1808      1900      1893      1808      1812      1664      1652      1700      1676      1778      1778      1722      1720 
dram[7]:      1808      1796      1828      1840      1904      1880      1832      1832      1668      1668      1660      1682      1756      1738      1728      1708 
dram[8]:      1802      1788      1816      1822      1880      1876      1832      1832      1679      1681      1674      1664      1769      1774      1712      1728 
dram[9]:      1788      1824      1812      1820      1896      1910      1821      1844      1672      1668      1684      1716      1786      1785      1730      1728 
dram[10]:      1778      1792      1816      1846      1898      1912      1820      1824      1660      1662      1696      1704      1792      1782      1728      1728 
dram[11]:      1768      1778      1812      1821      1892      1876      1844      1808      1664      1660      1680      1688      1772      1736      1712      1716 
dram[12]:      1794      1796      1800      1848      1881      1905      1816      1844      1675      1680      1678      1712      1757      1771      1725      1718 
dram[13]:      1812      1800      1792      1836      1880      1876      1816      1832      1672      1692      1697      1700      1795      1791      1717      1716 
dram[14]:      1800      1800      1832      1833      1897      1896      1816      1828      1672      1657      1692      1692      1793      1790      1716      1702 
dram[15]:      1772      1796      1852      1836      1892      1888      1828      1824      1656      1656      1688      1684      1750      1752      1734      1704 
dram[16]:      1787      1804      1788      1840      1886      1880      1816      1806      1673      1683      1677      1676      1769      1755      1700      1704 
dram[17]:      1806      1813      1812      1808      1856      1892      1828      1798      1656      1668      1668      1688      1780      1794      1723      1704 
dram[18]:      1809      1789      1812      1808      1884      1880      1828      1812      1668      1644      1692      1704      1783      1773      1729      1700 
dram[19]:      1776      1792      1813      1848      1892      1900      1836      1784      1664      1668      1696      1676      1732      1762      1717      1704 
dram[20]:      1781      1788      1824      1804      1904      1900      1841      1812      1681      1689      1696      1678      1761      1768      1729      1712 
dram[21]:      1776      1796      1836      1828      1872      1896      1836      1812      1664      1668      1724      1688      1780      1790      1727      1696 
dram[22]:      1804      1788      1832      1826      1892      1896      1816      1804      1676      1668      1704      1716      1786      1789      1720      1692 
dram[23]:      1800      1782      1824      1812      1868      1884      1836      1808      1664      1660      1692      1672      1734      1722      1724      1700 
total dram reads = 680162
bank skew: 1912/1644 = 1.16
chip skew: 28484/28182 = 1.01
number of total write accesses:
dram[0]:        60        62        65        70        90        79       103       104        94        95        96        95        94        94        79        81 
dram[1]:        60        72        69        64        84        87       107       100        96        96        94        96        96        96        81        78 
dram[2]:        64        67        70        77        86        80       106       103        96        96        96        94        95        94        80        76 
dram[3]:        66        64        65        75        89        80       102       103        96        95        96        93        91        95        78        79 
dram[4]:        68        63        69        70        86        83       105       102        96        96        96        96        96        95        78        79 
dram[5]:        61        64        67        71        90        92       100       106        96        96        95        96        96        94        78        77 
dram[6]:        66        61        73        68        91        89        96       101        94        92        96        92        94        93        78        78 
dram[7]:        68        65        73        76        92        86       102       103        95        96        94        95        96        95        80        77 
dram[8]:        66        63        70        71        86        85       102       106        96        96        94        96        94        96        76        80 
dram[9]:        63        72        69        71        90        93        99       107        96        96        94        93        94        94        81        80 
dram[10]:        60        64        70        77        90        94        99       103        94        96        96        94        96        94        80        80 
dram[11]:        58        60        69        71        89        85       104       100        96        95        96        96        96        94        76        77 
dram[12]:        64        65        66        78        86        92        98       108        96        96        96        96        96        95        79        77 
dram[13]:        69        66        64        75        86        85        98       106        96        96        96        95        96        96        78        77 
dram[14]:        66        66        74        74        90        90        98       105        96        94        95        96        96        95        77        73 
dram[15]:        59        65        79        75        89        88       101       104        94        94        96        94        94        94        81        74 
dram[16]:        62        67        63        76        87        86        98        99        96        95        96        94        96        95        73        74 
dram[17]:        67        69        69        68        80        89       101       100        94        95        92        94        96        96        78        74 
dram[18]:        68        63        69        68        87        86       101       105        94        90        94        96        96        96        80        73 
dram[19]:        60        64        70        78        89        91       107        98        96        96        96        96        93        96        77        74 
dram[20]:        61        63        72        67        92        91       108       105        96        96        96        94        95        96        80        76 
dram[21]:        60        65        75        73        84        90       106       105        96        94        96        95        94        95        79        72 
dram[22]:        67        63        74        72        89        90       102       103        96        95        96        96        96        95        78        71 
dram[23]:        66        61        72        69        83        87       105       104        96        95        94        93        93        93        79        73 
total dram writes = 33026
bank skew: 108/58 = 1.86
chip skew: 1393/1357 = 1.03
average mf latency per bank:
dram[0]:       1381      1419      1158      1205      1047      1042       880       913       826       737       730       695       671       669      1204      1098
dram[1]:       1592      1473      1278      1202      1008       960       849       898       840       764       727       699       644       646      1133      1179
dram[2]:       1372      1505      1155      1184       932      1138       910       910       846       837       731       756       641       666      1152      1131
dram[3]:       1472      1472      1330      1126      1003      1041       821       887       757       761       665       702       640       672      1383      1093
dram[4]:       1373      1367      1284      1258       975       995       929       851       781       767       731       736       634       653      1252      1174
dram[5]:       1690      1374      1196      1205       918      1009       929       885       746       736       699       706       632       643      1097      1206
dram[6]:       1388      1556      1317      1193      1077      1004       847       835       863       753       663       688       637       637      1352      1143
dram[7]:       1458      1432      1300      1252      1009       956      1021       831       781       743       684       670       615       636      1731      1067
dram[8]:       1569      1565      1161      1156      1032      1029       830       923       820       847       732       691       663       668      1343      1268
dram[9]:       1608      1406      1181      1383      1056       989       872       969       839       793       718       723       630       639      1184      1615
dram[10]:       1267      1525      1148      1364      1146       953       890       899       770       784       690       706       647       661      1104      1464
dram[11]:       1460      1472      1231      1194      1018      1034       889       853       781       761       744       671       644       597      1157      1174
dram[12]:       1318      1520      1234      1160      1030       999       874       893       786       817       684       739       676       657      1377      1201
dram[13]:       1431      1515      1259      1112      1027      1125       857       859       759       733       705       689       621       635      1228      1397
dram[14]:       1440      1398      1094      1193       976       967       847       870       785       829       693       722       644       639      1324      1419
dram[15]:       1352      1365      1150      1306       937      1009       901       874       804       807       691       708       655       655      1199      1151
dram[16]:       1472      1370      1169      1253       954      1026       884       844       818       817       704       662       634       663      1230      1450
dram[17]:       1434      1413      1188      1125      1027      1057       879       879       787       828       703       709       627       615      1197      1248
dram[18]:       1415      1452      1203      1123      1031      1051       883       797       772       816       702       686       624       669      1123      1189
dram[19]:       1387      1583      1164      1182       999      1069       956       864       846       777       709       732       647       623      1169      1224
dram[20]:       1646      1579      1197      1253      1051       975       910       872       794       801       746       720       679       652      1253      1169
dram[21]:       1324      1400      1130      1215      1091      1024       881       879       795       799       696       697       621       671      1253      1344
dram[22]:       1405      1553      1203      1420       979       965       904       844       781       712       702       685       641       628      1211      1278
dram[23]:       1319      1430      1237      1238      1145       994       869       880       762       784       684       683       623       604      1123      1150
maximum mf latency per bank:
dram[0]:        734       897       745       860      1247       869       579       785       866       911       609       674       993       801       802       697
dram[1]:        857      1122       863       923      1278      1095      1066      1255      1151       853       949       859       898       905      1057       842
dram[2]:        654       749       725       732       809       710       734       807       828       529       652       836       705       633       715       653
dram[3]:        606       666       648       742       663       582       756       739       679       734       661       732      1501       545       811       648
dram[4]:        909       925      1054       798      1099      1160       925       819      1186      1062       744       890      1334      1240       871       848
dram[5]:        720       817      1135       761       763       855      1014       877       933       935       992      1206       849       765       733      1221
dram[6]:        745       743       774      1000       912       743       750       788       779       662       638       618       727       881       965       817
dram[7]:        845       556      1073       861       851       647       624       887       740       535       559       568       784       723       637       586
dram[8]:       1091      1114      1050      1032      1640      1033      1041       719      1216       890       878       633      1200       991      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1166      1043      1056      1191      1148      1240      1053       863      1105       827
dram[10]:        972      1274       843       927      1249       968       886      1478       760      1186       963       958       742      1181       830      1059
dram[11]:        771       900       925       752       841       978       883       681       700       657       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1400       924      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926       974       829       813       998       952       676       767       999       987       824       794
dram[14]:        809       664       730      1023       754       819       636       760       833       869       676       780       789       647       687       751
dram[15]:        822       745      1040      1250       949      1444      1126       926      1155       890       665       717       946       946       676      1028
dram[16]:        941       892       836      2030       950      1429       878      1090      1036       900       869       795      1018      2165      1015      1068
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       708
dram[18]:        805       643       853       693       918       661       738       871       690       611       781       616       657       753       604       650
dram[19]:        687       689       883      1837      1051       906      1129      1116       934       771       829       953      1158       895       746       648
dram[20]:       1025       941      1062       882      1072      1123      1274      1066      1076      1013       892       812      1415      1719       828       949
dram[21]:       1025       937       769      1007       929      1334       881       883      1079      1162       829       892      1003      1111       667       998
dram[22]:       1004       749       885       680       805       772       689      1059       787       681       690       814       734      1072       655       956
dram[23]:        730       594       577       579       651       654       970       637       632       710       640       539       741       736       634       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449598 n_act=13779 n_pre=13763 n_ref_event=0 n_req=29597 n_rd=28236 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.0664
n_activity=305258 dram_eff=0.1103
bk0: 1787a 481901i bk1: 1784a 482307i bk2: 1796a 481548i bk3: 1816a 481923i bk4: 1896a 480543i bk5: 1852a 480249i bk6: 1837a 479733i bk7: 1824a 479068i bk8: 1669a 479634i bk9: 1676a 476737i bk10: 1672a 478710i bk11: 1692a 478934i bk12: 1736a 478264i bk13: 1740a 476734i bk14: 1725a 479692i bk15: 1734a 480732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534480
Row_Buffer_Locality_read = 0.548024
Row_Buffer_Locality_write = 0.253490
Bank_Level_Parallism = 2.114429
Bank_Level_Parallism_Col = 1.748258
Bank_Level_Parallism_Ready = 1.384858
write_to_read_ratio_blp_rw_average = 0.090876
GrpLevelPara = 1.400721 

BW Util details:
bwutil = 0.066402 
total_CMD = 507216 
util_bw = 33680 
Wasted_Col = 116369 
Wasted_Row = 71450 
Idle = 285717 

BW Util Bottlenecks: 
RCDc_limit = 132167 
RCDWRc_limit = 6014 
WTRc_limit = 9743 
RTWc_limit = 20801 
CCDLc_limit = 12894 
rwq = 0 
CCDLc_limit_alone = 10510 
WTRc_limit_alone = 8611 
RTWc_limit_alone = 19549 

Commands details: 
total_CMD = 507216 
n_nop = 449598 
Read = 28236 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 13779 
n_pre = 13763 
n_ref = 0 
n_req = 29597 
total_req = 33680 

Dual Bus Interface Util: 
issued_total_row = 27542 
issued_total_col = 33680 
Row_Bus_Util =  0.054300 
CoL_Bus_Util = 0.066402 
Either_Row_CoL_Bus_Util = 0.113597 
Issued_on_Two_Bus_Simul_Util = 0.007105 
issued_two_Eff = 0.062550 
queue_avg = 0.879637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449452 n_act=13813 n_pre=13797 n_ref_event=0 n_req=29767 n_rd=28391 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06683
n_activity=305342 dram_eff=0.111
bk0: 1784a 481735i bk1: 1824a 480555i bk2: 1812a 480577i bk3: 1794a 479916i bk4: 1872a 480425i bk5: 1884a 478812i bk6: 1852a 477254i bk7: 1808a 478263i bk8: 1668a 479470i bk9: 1668a 477435i bk10: 1684a 478317i bk11: 1700a 478243i bk12: 1796a 478957i bk13: 1793a 476287i bk14: 1732a 479845i bk15: 1720a 480516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535963
Row_Buffer_Locality_read = 0.547357
Row_Buffer_Locality_write = 0.300872
Bank_Level_Parallism = 2.157648
Bank_Level_Parallism_Col = 1.810364
Bank_Level_Parallism_Ready = 1.452368
write_to_read_ratio_blp_rw_average = 0.086844
GrpLevelPara = 1.414110 

BW Util details:
bwutil = 0.066826 
total_CMD = 507216 
util_bw = 33895 
Wasted_Col = 116167 
Wasted_Row = 71761 
Idle = 285393 

BW Util Bottlenecks: 
RCDc_limit = 132474 
RCDWRc_limit = 5334 
WTRc_limit = 10088 
RTWc_limit = 20357 
CCDLc_limit = 13090 
rwq = 0 
CCDLc_limit_alone = 10626 
WTRc_limit_alone = 8879 
RTWc_limit_alone = 19102 

Commands details: 
total_CMD = 507216 
n_nop = 449452 
Read = 28391 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13813 
n_pre = 13797 
n_ref = 0 
n_req = 29767 
total_req = 33895 

Dual Bus Interface Util: 
issued_total_row = 27610 
issued_total_col = 33895 
Row_Bus_Util =  0.054434 
CoL_Bus_Util = 0.066826 
Either_Row_CoL_Bus_Util = 0.113884 
Issued_on_Two_Bus_Simul_Util = 0.007376 
issued_two_Eff = 0.064764 
queue_avg = 1.034370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=448480 n_act=14345 n_pre=14329 n_ref_event=0 n_req=29786 n_rd=28406 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.06689
n_activity=307042 dram_eff=0.1105
bk0: 1800a 480798i bk1: 1804a 480503i bk2: 1822a 480406i bk3: 1844a 478560i bk4: 1880a 480080i bk5: 1857a 478112i bk6: 1853a 476753i bk7: 1820a 477290i bk8: 1676a 478548i bk9: 1676a 476551i bk10: 1694a 478190i bk11: 1696a 478709i bk12: 1781a 477851i bk13: 1761a 476923i bk14: 1730a 478618i bk15: 1712a 481306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518398
Row_Buffer_Locality_read = 0.533303
Row_Buffer_Locality_write = 0.211594
Bank_Level_Parallism = 2.158632
Bank_Level_Parallism_Col = 1.763313
Bank_Level_Parallism_Ready = 1.361817
write_to_read_ratio_blp_rw_average = 0.093558
GrpLevelPara = 1.420368 

BW Util details:
bwutil = 0.066887 
total_CMD = 507216 
util_bw = 33926 
Wasted_Col = 119474 
Wasted_Row = 71763 
Idle = 282053 

BW Util Bottlenecks: 
RCDc_limit = 137106 
RCDWRc_limit = 6038 
WTRc_limit = 10471 
RTWc_limit = 23458 
CCDLc_limit = 13269 
rwq = 0 
CCDLc_limit_alone = 10645 
WTRc_limit_alone = 9243 
RTWc_limit_alone = 22062 

Commands details: 
total_CMD = 507216 
n_nop = 448480 
Read = 28406 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 14345 
n_pre = 14329 
n_ref = 0 
n_req = 29786 
total_req = 33926 

Dual Bus Interface Util: 
issued_total_row = 28674 
issued_total_col = 33926 
Row_Bus_Util =  0.056532 
CoL_Bus_Util = 0.066887 
Either_Row_CoL_Bus_Util = 0.115801 
Issued_on_Two_Bus_Simul_Util = 0.007618 
issued_two_Eff = 0.065786 
queue_avg = 0.807971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807971
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=448860 n_act=14190 n_pre=14174 n_ref_event=0 n_req=29607 n_rd=28240 n_rd_L2_A=0 n_write=0 n_wr_bk=5465 bw_util=0.06645
n_activity=308789 dram_eff=0.1092
bk0: 1808a 480450i bk1: 1792a 480970i bk2: 1796a 481033i bk3: 1836a 479451i bk4: 1892a 478187i bk5: 1856a 479357i bk6: 1832a 476801i bk7: 1824a 478516i bk8: 1664a 479799i bk9: 1660a 478751i bk10: 1672a 479752i bk11: 1684a 478739i bk12: 1746a 478959i bk13: 1737a 477169i bk14: 1720a 479916i bk15: 1721a 480046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520721
Row_Buffer_Locality_read = 0.534171
Row_Buffer_Locality_write = 0.242868
Bank_Level_Parallism = 2.109902
Bank_Level_Parallism_Col = 1.733017
Bank_Level_Parallism_Ready = 1.343006
write_to_read_ratio_blp_rw_average = 0.091947
GrpLevelPara = 1.404872 

BW Util details:
bwutil = 0.066451 
total_CMD = 507216 
util_bw = 33705 
Wasted_Col = 119607 
Wasted_Row = 72844 
Idle = 281060 

BW Util Bottlenecks: 
RCDc_limit = 136257 
RCDWRc_limit = 6058 
WTRc_limit = 10476 
RTWc_limit = 21873 
CCDLc_limit = 13365 
rwq = 0 
CCDLc_limit_alone = 10735 
WTRc_limit_alone = 9189 
RTWc_limit_alone = 20530 

Commands details: 
total_CMD = 507216 
n_nop = 448860 
Read = 28240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5465 
n_act = 14190 
n_pre = 14174 
n_ref = 0 
n_req = 29607 
total_req = 33705 

Dual Bus Interface Util: 
issued_total_row = 28364 
issued_total_col = 33705 
Row_Bus_Util =  0.055921 
CoL_Bus_Util = 0.066451 
Either_Row_CoL_Bus_Util = 0.115052 
Issued_on_Two_Bus_Simul_Util = 0.007320 
issued_two_Eff = 0.063627 
queue_avg = 0.803831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.803831
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449618 n_act=13779 n_pre=13763 n_ref_event=0 n_req=29716 n_rd=28338 n_rd_L2_A=0 n_write=0 n_wr_bk=5509 bw_util=0.06673
n_activity=303758 dram_eff=0.1114
bk0: 1812a 479667i bk1: 1788a 481331i bk2: 1812a 481497i bk3: 1818a 480631i bk4: 1880a 480005i bk5: 1868a 478258i bk6: 1843a 477513i bk7: 1819a 477806i bk8: 1675a 478333i bk9: 1680a 478816i bk10: 1676a 478306i bk11: 1681a 478507i bk12: 1786a 479172i bk13: 1754a 476714i bk14: 1720a 480409i bk15: 1726a 479876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536310
Row_Buffer_Locality_read = 0.549580
Row_Buffer_Locality_write = 0.263425
Bank_Level_Parallism = 2.165638
Bank_Level_Parallism_Col = 1.813381
Bank_Level_Parallism_Ready = 1.450143
write_to_read_ratio_blp_rw_average = 0.088756
GrpLevelPara = 1.413105 

BW Util details:
bwutil = 0.066731 
total_CMD = 507216 
util_bw = 33847 
Wasted_Col = 115507 
Wasted_Row = 71519 
Idle = 286343 

BW Util Bottlenecks: 
RCDc_limit = 131754 
RCDWRc_limit = 5551 
WTRc_limit = 10150 
RTWc_limit = 21918 
CCDLc_limit = 13240 
rwq = 0 
CCDLc_limit_alone = 10557 
WTRc_limit_alone = 8924 
RTWc_limit_alone = 20461 

Commands details: 
total_CMD = 507216 
n_nop = 449618 
Read = 28338 
Write = 0 
L2_Alloc = 0 
L2_WB = 5509 
n_act = 13779 
n_pre = 13763 
n_ref = 0 
n_req = 29716 
total_req = 33847 

Dual Bus Interface Util: 
issued_total_row = 27542 
issued_total_col = 33847 
Row_Bus_Util =  0.054300 
CoL_Bus_Util = 0.066731 
Either_Row_CoL_Bus_Util = 0.113557 
Issued_on_Two_Bus_Simul_Util = 0.007474 
issued_two_Eff = 0.065818 
queue_avg = 1.057583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449284 n_act=13871 n_pre=13855 n_ref_event=0 n_req=29792 n_rd=28413 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.06689
n_activity=303722 dram_eff=0.1117
bk0: 1781a 482565i bk1: 1794a 481371i bk2: 1804a 479317i bk3: 1820a 479187i bk4: 1898a 478871i bk5: 1904a 480080i bk6: 1824a 479118i bk7: 1832a 478180i bk8: 1664a 478864i bk9: 1664a 480000i bk10: 1704a 479180i bk11: 1712a 478604i bk12: 1796a 476090i bk13: 1779a 478835i bk14: 1720a 480487i bk15: 1717a 480381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534405
Row_Buffer_Locality_read = 0.548235
Row_Buffer_Locality_write = 0.249456
Bank_Level_Parallism = 2.143846
Bank_Level_Parallism_Col = 1.769728
Bank_Level_Parallism_Ready = 1.375461
write_to_read_ratio_blp_rw_average = 0.093349
GrpLevelPara = 1.411537 

BW Util details:
bwutil = 0.066893 
total_CMD = 507216 
util_bw = 33929 
Wasted_Col = 116484 
Wasted_Row = 70740 
Idle = 286063 

BW Util Bottlenecks: 
RCDc_limit = 132374 
RCDWRc_limit = 5880 
WTRc_limit = 10420 
RTWc_limit = 22446 
CCDLc_limit = 13422 
rwq = 0 
CCDLc_limit_alone = 10882 
WTRc_limit_alone = 9291 
RTWc_limit_alone = 21035 

Commands details: 
total_CMD = 507216 
n_nop = 449284 
Read = 28413 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13871 
n_pre = 13855 
n_ref = 0 
n_req = 29792 
total_req = 33929 

Dual Bus Interface Util: 
issued_total_row = 27726 
issued_total_col = 33929 
Row_Bus_Util =  0.054663 
CoL_Bus_Util = 0.066893 
Either_Row_CoL_Bus_Util = 0.114216 
Issued_on_Two_Bus_Simul_Util = 0.007340 
issued_two_Eff = 0.064265 
queue_avg = 0.922331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922331
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449210 n_act=14039 n_pre=14023 n_ref_event=0 n_req=29681 n_rd=28319 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06657
n_activity=304297 dram_eff=0.111
bk0: 1800a 481871i bk1: 1780a 481444i bk2: 1828a 478371i bk3: 1808a 480524i bk4: 1900a 477628i bk5: 1893a 477585i bk6: 1808a 478266i bk7: 1812a 476935i bk8: 1664a 478528i bk9: 1652a 479920i bk10: 1700a 477704i bk11: 1676a 479508i bk12: 1778a 478445i bk13: 1778a 478574i bk14: 1722a 480695i bk15: 1720a 478233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527004
Row_Buffer_Locality_read = 0.541191
Row_Buffer_Locality_write = 0.232012
Bank_Level_Parallism = 2.169762
Bank_Level_Parallism_Col = 1.793905
Bank_Level_Parallism_Ready = 1.394675
write_to_read_ratio_blp_rw_average = 0.090698
GrpLevelPara = 1.426036 

BW Util details:
bwutil = 0.066573 
total_CMD = 507216 
util_bw = 33767 
Wasted_Col = 116614 
Wasted_Row = 71259 
Idle = 285576 

BW Util Bottlenecks: 
RCDc_limit = 133902 
RCDWRc_limit = 5936 
WTRc_limit = 9504 
RTWc_limit = 23832 
CCDLc_limit = 13290 
rwq = 0 
CCDLc_limit_alone = 10725 
WTRc_limit_alone = 8395 
RTWc_limit_alone = 22376 

Commands details: 
total_CMD = 507216 
n_nop = 449210 
Read = 28319 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14039 
n_pre = 14023 
n_ref = 0 
n_req = 29681 
total_req = 33767 

Dual Bus Interface Util: 
issued_total_row = 28062 
issued_total_col = 33767 
Row_Bus_Util =  0.055326 
CoL_Bus_Util = 0.066573 
Either_Row_CoL_Bus_Util = 0.114362 
Issued_on_Two_Bus_Simul_Util = 0.007537 
issued_two_Eff = 0.065907 
queue_avg = 0.893732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893732
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449570 n_act=13851 n_pre=13835 n_ref_event=0 n_req=29721 n_rd=28328 n_rd_L2_A=0 n_write=0 n_wr_bk=5572 bw_util=0.06684
n_activity=304947 dram_eff=0.1112
bk0: 1808a 480497i bk1: 1796a 481409i bk2: 1828a 478607i bk3: 1840a 479071i bk4: 1904a 476551i bk5: 1880a 479978i bk6: 1832a 478690i bk7: 1832a 477853i bk8: 1668a 479683i bk9: 1668a 480742i bk10: 1660a 479339i bk11: 1682a 478080i bk12: 1756a 478503i bk13: 1738a 478963i bk14: 1728a 479369i bk15: 1708a 482175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533966
Row_Buffer_Locality_read = 0.548539
Row_Buffer_Locality_write = 0.237617
Bank_Level_Parallism = 2.158130
Bank_Level_Parallism_Col = 1.791256
Bank_Level_Parallism_Ready = 1.395457
write_to_read_ratio_blp_rw_average = 0.094961
GrpLevelPara = 1.419842 

BW Util details:
bwutil = 0.066835 
total_CMD = 507216 
util_bw = 33900 
Wasted_Col = 115545 
Wasted_Row = 70962 
Idle = 286809 

BW Util Bottlenecks: 
RCDc_limit = 131073 
RCDWRc_limit = 6072 
WTRc_limit = 10410 
RTWc_limit = 23260 
CCDLc_limit = 13394 
rwq = 0 
CCDLc_limit_alone = 10753 
WTRc_limit_alone = 9180 
RTWc_limit_alone = 21849 

Commands details: 
total_CMD = 507216 
n_nop = 449570 
Read = 28328 
Write = 0 
L2_Alloc = 0 
L2_WB = 5572 
n_act = 13851 
n_pre = 13835 
n_ref = 0 
n_req = 29721 
total_req = 33900 

Dual Bus Interface Util: 
issued_total_row = 27686 
issued_total_col = 33900 
Row_Bus_Util =  0.054584 
CoL_Bus_Util = 0.066835 
Either_Row_CoL_Bus_Util = 0.113652 
Issued_on_Two_Bus_Simul_Util = 0.007768 
issued_two_Eff = 0.068348 
queue_avg = 0.878123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.878123
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449764 n_act=13729 n_pre=13713 n_ref_event=0 n_req=29706 n_rd=28329 n_rd_L2_A=0 n_write=0 n_wr_bk=5508 bw_util=0.06671
n_activity=303052 dram_eff=0.1117
bk0: 1802a 481328i bk1: 1788a 480311i bk2: 1816a 480904i bk3: 1822a 481037i bk4: 1880a 480405i bk5: 1876a 479191i bk6: 1832a 480859i bk7: 1832a 475893i bk8: 1679a 478050i bk9: 1681a 478514i bk10: 1674a 478648i bk11: 1664a 479217i bk12: 1769a 478660i bk13: 1774a 476278i bk14: 1712a 479583i bk15: 1728a 481064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537837
Row_Buffer_Locality_read = 0.551308
Row_Buffer_Locality_write = 0.260712
Bank_Level_Parallism = 2.170450
Bank_Level_Parallism_Col = 1.813023
Bank_Level_Parallism_Ready = 1.410645
write_to_read_ratio_blp_rw_average = 0.093532
GrpLevelPara = 1.426538 

BW Util details:
bwutil = 0.066711 
total_CMD = 507216 
util_bw = 33837 
Wasted_Col = 114698 
Wasted_Row = 70415 
Idle = 288266 

BW Util Bottlenecks: 
RCDc_limit = 130807 
RCDWRc_limit = 5732 
WTRc_limit = 10369 
RTWc_limit = 23432 
CCDLc_limit = 13220 
rwq = 0 
CCDLc_limit_alone = 10471 
WTRc_limit_alone = 9151 
RTWc_limit_alone = 21901 

Commands details: 
total_CMD = 507216 
n_nop = 449764 
Read = 28329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5508 
n_act = 13729 
n_pre = 13713 
n_ref = 0 
n_req = 29706 
total_req = 33837 

Dual Bus Interface Util: 
issued_total_row = 27442 
issued_total_col = 33837 
Row_Bus_Util =  0.054103 
CoL_Bus_Util = 0.066711 
Either_Row_CoL_Bus_Util = 0.113269 
Issued_on_Two_Bus_Simul_Util = 0.007545 
issued_two_Eff = 0.066612 
queue_avg = 0.994401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.994401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449468 n_act=13814 n_pre=13798 n_ref_event=0 n_req=29876 n_rd=28484 n_rd_L2_A=0 n_write=0 n_wr_bk=5565 bw_util=0.06713
n_activity=305290 dram_eff=0.1115
bk0: 1788a 479921i bk1: 1824a 480321i bk2: 1812a 478627i bk3: 1820a 480992i bk4: 1896a 478088i bk5: 1910a 478564i bk6: 1821a 479063i bk7: 1844a 476406i bk8: 1672a 479514i bk9: 1668a 478929i bk10: 1684a 477734i bk11: 1716a 478160i bk12: 1786a 477835i bk13: 1785a 478992i bk14: 1730a 480472i bk15: 1728a 479281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537622
Row_Buffer_Locality_read = 0.549361
Row_Buffer_Locality_write = 0.297414
Bank_Level_Parallism = 2.178253
Bank_Level_Parallism_Col = 1.834168
Bank_Level_Parallism_Ready = 1.480161
write_to_read_ratio_blp_rw_average = 0.087614
GrpLevelPara = 1.415956 

BW Util details:
bwutil = 0.067129 
total_CMD = 507216 
util_bw = 34049 
Wasted_Col = 115582 
Wasted_Row = 71846 
Idle = 285739 

BW Util Bottlenecks: 
RCDc_limit = 131933 
RCDWRc_limit = 5309 
WTRc_limit = 9679 
RTWc_limit = 21678 
CCDLc_limit = 13225 
rwq = 0 
CCDLc_limit_alone = 10641 
WTRc_limit_alone = 8571 
RTWc_limit_alone = 20202 

Commands details: 
total_CMD = 507216 
n_nop = 449468 
Read = 28484 
Write = 0 
L2_Alloc = 0 
L2_WB = 5565 
n_act = 13814 
n_pre = 13798 
n_ref = 0 
n_req = 29876 
total_req = 34049 

Dual Bus Interface Util: 
issued_total_row = 27612 
issued_total_col = 34049 
Row_Bus_Util =  0.054438 
CoL_Bus_Util = 0.067129 
Either_Row_CoL_Bus_Util = 0.113853 
Issued_on_Two_Bus_Simul_Util = 0.007715 
issued_two_Eff = 0.067760 
queue_avg = 1.121609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449458 n_act=13852 n_pre=13836 n_ref_event=0 n_req=29825 n_rd=28438 n_rd_L2_A=0 n_write=0 n_wr_bk=5542 bw_util=0.06699
n_activity=303941 dram_eff=0.1118
bk0: 1778a 481777i bk1: 1792a 482580i bk2: 1816a 479917i bk3: 1846a 480294i bk4: 1898a 478559i bk5: 1912a 478053i bk6: 1820a 475949i bk7: 1824a 477890i bk8: 1660a 479111i bk9: 1662a 477044i bk10: 1696a 478149i bk11: 1704a 478274i bk12: 1792a 478005i bk13: 1782a 478621i bk14: 1728a 479181i bk15: 1728a 480988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535557
Row_Buffer_Locality_read = 0.548491
Row_Buffer_Locality_write = 0.270368
Bank_Level_Parallism = 2.185174
Bank_Level_Parallism_Col = 1.826154
Bank_Level_Parallism_Ready = 1.471513
write_to_read_ratio_blp_rw_average = 0.086265
GrpLevelPara = 1.428768 

BW Util details:
bwutil = 0.066993 
total_CMD = 507216 
util_bw = 33980 
Wasted_Col = 115182 
Wasted_Row = 70907 
Idle = 287147 

BW Util Bottlenecks: 
RCDc_limit = 132305 
RCDWRc_limit = 5542 
WTRc_limit = 9354 
RTWc_limit = 22085 
CCDLc_limit = 12837 
rwq = 0 
CCDLc_limit_alone = 10352 
WTRc_limit_alone = 8242 
RTWc_limit_alone = 20712 

Commands details: 
total_CMD = 507216 
n_nop = 449458 
Read = 28438 
Write = 0 
L2_Alloc = 0 
L2_WB = 5542 
n_act = 13852 
n_pre = 13836 
n_ref = 0 
n_req = 29825 
total_req = 33980 

Dual Bus Interface Util: 
issued_total_row = 27688 
issued_total_col = 33980 
Row_Bus_Util =  0.054588 
CoL_Bus_Util = 0.066993 
Either_Row_CoL_Bus_Util = 0.113873 
Issued_on_Two_Bus_Simul_Util = 0.007709 
issued_two_Eff = 0.067696 
queue_avg = 1.038725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03873
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449182 n_act=14079 n_pre=14063 n_ref_event=0 n_req=29589 n_rd=28227 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06639
n_activity=306846 dram_eff=0.1097
bk0: 1768a 482456i bk1: 1778a 481186i bk2: 1812a 479291i bk3: 1821a 481107i bk4: 1892a 478432i bk5: 1876a 479359i bk6: 1844a 476903i bk7: 1808a 478893i bk8: 1664a 479849i bk9: 1660a 478393i bk10: 1680a 477995i bk11: 1688a 477627i bk12: 1772a 476979i bk13: 1736a 476914i bk14: 1712a 480574i bk15: 1716a 479737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524181
Row_Buffer_Locality_read = 0.537145
Row_Buffer_Locality_write = 0.255507
Bank_Level_Parallism = 2.138342
Bank_Level_Parallism_Col = 1.760402
Bank_Level_Parallism_Ready = 1.374373
write_to_read_ratio_blp_rw_average = 0.090308
GrpLevelPara = 1.405252 

BW Util details:
bwutil = 0.066392 
total_CMD = 507216 
util_bw = 33675 
Wasted_Col = 118530 
Wasted_Row = 71964 
Idle = 283047 

BW Util Bottlenecks: 
RCDc_limit = 135335 
RCDWRc_limit = 5781 
WTRc_limit = 9810 
RTWc_limit = 22469 
CCDLc_limit = 13251 
rwq = 0 
CCDLc_limit_alone = 10582 
WTRc_limit_alone = 8556 
RTWc_limit_alone = 21054 

Commands details: 
total_CMD = 507216 
n_nop = 449182 
Read = 28227 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14079 
n_pre = 14063 
n_ref = 0 
n_req = 29589 
total_req = 33675 

Dual Bus Interface Util: 
issued_total_row = 28142 
issued_total_col = 33675 
Row_Bus_Util =  0.055483 
CoL_Bus_Util = 0.066392 
Either_Row_CoL_Bus_Util = 0.114417 
Issued_on_Two_Bus_Simul_Util = 0.007458 
issued_two_Eff = 0.065186 
queue_avg = 0.890611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890611
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449659 n_act=13757 n_pre=13741 n_ref_event=0 n_req=29788 n_rd=28400 n_rd_L2_A=0 n_write=0 n_wr_bk=5549 bw_util=0.06693
n_activity=303376 dram_eff=0.1119
bk0: 1794a 482226i bk1: 1796a 482636i bk2: 1800a 479755i bk3: 1848a 479741i bk4: 1881a 479724i bk5: 1905a 478169i bk6: 1816a 479136i bk7: 1844a 476943i bk8: 1675a 477509i bk9: 1680a 478441i bk10: 1678a 477776i bk11: 1712a 476598i bk12: 1757a 478313i bk13: 1771a 479287i bk14: 1725a 479880i bk15: 1718a 479786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538170
Row_Buffer_Locality_read = 0.549296
Row_Buffer_Locality_write = 0.310519
Bank_Level_Parallism = 2.186937
Bank_Level_Parallism_Col = 1.832720
Bank_Level_Parallism_Ready = 1.476303
write_to_read_ratio_blp_rw_average = 0.085973
GrpLevelPara = 1.422625 

BW Util details:
bwutil = 0.066932 
total_CMD = 507216 
util_bw = 33949 
Wasted_Col = 114507 
Wasted_Row = 70720 
Idle = 288040 

BW Util Bottlenecks: 
RCDc_limit = 131420 
RCDWRc_limit = 5236 
WTRc_limit = 10180 
RTWc_limit = 21275 
CCDLc_limit = 12900 
rwq = 0 
CCDLc_limit_alone = 10329 
WTRc_limit_alone = 8924 
RTWc_limit_alone = 19960 

Commands details: 
total_CMD = 507216 
n_nop = 449659 
Read = 28400 
Write = 0 
L2_Alloc = 0 
L2_WB = 5549 
n_act = 13757 
n_pre = 13741 
n_ref = 0 
n_req = 29788 
total_req = 33949 

Dual Bus Interface Util: 
issued_total_row = 27498 
issued_total_col = 33949 
Row_Bus_Util =  0.054214 
CoL_Bus_Util = 0.066932 
Either_Row_CoL_Bus_Util = 0.113476 
Issued_on_Two_Bus_Simul_Util = 0.007669 
issued_two_Eff = 0.067585 
queue_avg = 1.136405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13641
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449447 n_act=13888 n_pre=13872 n_ref_event=0 n_req=29803 n_rd=28424 n_rd_L2_A=0 n_write=0 n_wr_bk=5513 bw_util=0.06691
n_activity=302808 dram_eff=0.1121
bk0: 1812a 480148i bk1: 1800a 480807i bk2: 1792a 480188i bk3: 1836a 479220i bk4: 1880a 478725i bk5: 1876a 477774i bk6: 1816a 479955i bk7: 1832a 477829i bk8: 1672a 479049i bk9: 1692a 479150i bk10: 1697a 477904i bk11: 1700a 479008i bk12: 1795a 477344i bk13: 1791a 477152i bk14: 1717a 480859i bk15: 1716a 479128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534007
Row_Buffer_Locality_read = 0.547460
Row_Buffer_Locality_write = 0.256708
Bank_Level_Parallism = 2.196725
Bank_Level_Parallism_Col = 1.829180
Bank_Level_Parallism_Ready = 1.433244
write_to_read_ratio_blp_rw_average = 0.088513
GrpLevelPara = 1.431406 

BW Util details:
bwutil = 0.066908 
total_CMD = 507216 
util_bw = 33937 
Wasted_Col = 114715 
Wasted_Row = 70319 
Idle = 288245 

BW Util Bottlenecks: 
RCDc_limit = 132160 
RCDWRc_limit = 5557 
WTRc_limit = 8835 
RTWc_limit = 23368 
CCDLc_limit = 13035 
rwq = 0 
CCDLc_limit_alone = 10443 
WTRc_limit_alone = 7734 
RTWc_limit_alone = 21877 

Commands details: 
total_CMD = 507216 
n_nop = 449447 
Read = 28424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5513 
n_act = 13888 
n_pre = 13872 
n_ref = 0 
n_req = 29803 
total_req = 33937 

Dual Bus Interface Util: 
issued_total_row = 27760 
issued_total_col = 33937 
Row_Bus_Util =  0.054730 
CoL_Bus_Util = 0.066908 
Either_Row_CoL_Bus_Util = 0.113894 
Issued_on_Two_Bus_Simul_Util = 0.007744 
issued_two_Eff = 0.067995 
queue_avg = 0.997242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.997242
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=448616 n_act=14219 n_pre=14203 n_ref_event=0 n_req=29801 n_rd=28416 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.06695
n_activity=306768 dram_eff=0.1107
bk0: 1800a 482062i bk1: 1800a 480200i bk2: 1832a 478746i bk3: 1833a 479372i bk4: 1897a 479003i bk5: 1896a 478780i bk6: 1816a 478910i bk7: 1828a 478936i bk8: 1672a 476417i bk9: 1657a 477585i bk10: 1692a 477556i bk11: 1692a 477994i bk12: 1793a 479300i bk13: 1790a 477160i bk14: 1716a 480308i bk15: 1702a 479862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522868
Row_Buffer_Locality_read = 0.537268
Row_Buffer_Locality_write = 0.227437
Bank_Level_Parallism = 2.157373
Bank_Level_Parallism_Col = 1.773227
Bank_Level_Parallism_Ready = 1.359730
write_to_read_ratio_blp_rw_average = 0.092362
GrpLevelPara = 1.423852 

BW Util details:
bwutil = 0.066946 
total_CMD = 507216 
util_bw = 33956 
Wasted_Col = 118425 
Wasted_Row = 71533 
Idle = 283302 

BW Util Bottlenecks: 
RCDc_limit = 135771 
RCDWRc_limit = 5987 
WTRc_limit = 10187 
RTWc_limit = 23192 
CCDLc_limit = 13127 
rwq = 0 
CCDLc_limit_alone = 10586 
WTRc_limit_alone = 9076 
RTWc_limit_alone = 21762 

Commands details: 
total_CMD = 507216 
n_nop = 448616 
Read = 28416 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 14219 
n_pre = 14203 
n_ref = 0 
n_req = 29801 
total_req = 33956 

Dual Bus Interface Util: 
issued_total_row = 28422 
issued_total_col = 33956 
Row_Bus_Util =  0.056035 
CoL_Bus_Util = 0.066946 
Either_Row_CoL_Bus_Util = 0.115533 
Issued_on_Two_Bus_Simul_Util = 0.007449 
issued_two_Eff = 0.064471 
queue_avg = 0.870416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870416
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449043 n_act=14025 n_pre=14009 n_ref_event=0 n_req=29693 n_rd=28312 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.06671
n_activity=304469 dram_eff=0.1111
bk0: 1772a 482178i bk1: 1796a 481294i bk2: 1852a 479710i bk3: 1836a 480175i bk4: 1892a 478783i bk5: 1888a 479899i bk6: 1828a 478977i bk7: 1824a 478560i bk8: 1656a 477780i bk9: 1656a 477134i bk10: 1688a 478404i bk11: 1684a 477255i bk12: 1750a 476682i bk13: 1752a 477543i bk14: 1734a 479389i bk15: 1704a 478644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527666
Row_Buffer_Locality_read = 0.539559
Row_Buffer_Locality_write = 0.283852
Bank_Level_Parallism = 2.172302
Bank_Level_Parallism_Col = 1.807966
Bank_Level_Parallism_Ready = 1.413288
write_to_read_ratio_blp_rw_average = 0.090598
GrpLevelPara = 1.426112 

BW Util details:
bwutil = 0.066709 
total_CMD = 507216 
util_bw = 33836 
Wasted_Col = 117000 
Wasted_Row = 71390 
Idle = 284990 

BW Util Bottlenecks: 
RCDc_limit = 134406 
RCDWRc_limit = 5741 
WTRc_limit = 10215 
RTWc_limit = 23228 
CCDLc_limit = 13587 
rwq = 0 
CCDLc_limit_alone = 10766 
WTRc_limit_alone = 8887 
RTWc_limit_alone = 21735 

Commands details: 
total_CMD = 507216 
n_nop = 449043 
Read = 28312 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 14025 
n_pre = 14009 
n_ref = 0 
n_req = 29693 
total_req = 33836 

Dual Bus Interface Util: 
issued_total_row = 28034 
issued_total_col = 33836 
Row_Bus_Util =  0.055270 
CoL_Bus_Util = 0.066709 
Either_Row_CoL_Bus_Util = 0.114691 
Issued_on_Two_Bus_Simul_Util = 0.007289 
issued_two_Eff = 0.063552 
queue_avg = 0.952474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952474
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=450094 n_act=13627 n_pre=13611 n_ref_event=0 n_req=29601 n_rd=28244 n_rd_L2_A=0 n_write=0 n_wr_bk=5425 bw_util=0.06638
n_activity=300925 dram_eff=0.1119
bk0: 1787a 483576i bk1: 1804a 480230i bk2: 1788a 481773i bk3: 1840a 480829i bk4: 1886a 478701i bk5: 1880a 478603i bk6: 1816a 479183i bk7: 1806a 479204i bk8: 1673a 479124i bk9: 1683a 478287i bk10: 1677a 478125i bk11: 1676a 478027i bk12: 1769a 476670i bk13: 1755a 478328i bk14: 1700a 480625i bk15: 1704a 480799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539644
Row_Buffer_Locality_read = 0.552117
Row_Buffer_Locality_write = 0.280029
Bank_Level_Parallism = 2.186602
Bank_Level_Parallism_Col = 1.825415
Bank_Level_Parallism_Ready = 1.434316
write_to_read_ratio_blp_rw_average = 0.090510
GrpLevelPara = 1.428965 

BW Util details:
bwutil = 0.066380 
total_CMD = 507216 
util_bw = 33669 
Wasted_Col = 113695 
Wasted_Row = 68941 
Idle = 290911 

BW Util Bottlenecks: 
RCDc_limit = 130162 
RCDWRc_limit = 5543 
WTRc_limit = 10153 
RTWc_limit = 22995 
CCDLc_limit = 13239 
rwq = 0 
CCDLc_limit_alone = 10465 
WTRc_limit_alone = 8849 
RTWc_limit_alone = 21525 

Commands details: 
total_CMD = 507216 
n_nop = 450094 
Read = 28244 
Write = 0 
L2_Alloc = 0 
L2_WB = 5425 
n_act = 13627 
n_pre = 13611 
n_ref = 0 
n_req = 29601 
total_req = 33669 

Dual Bus Interface Util: 
issued_total_row = 27238 
issued_total_col = 33669 
Row_Bus_Util =  0.053701 
CoL_Bus_Util = 0.066380 
Either_Row_CoL_Bus_Util = 0.112619 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.066262 
queue_avg = 1.027870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02787
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449536 n_act=13872 n_pre=13856 n_ref_event=0 n_req=29656 n_rd=28294 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06652
n_activity=305283 dram_eff=0.1105
bk0: 1806a 479739i bk1: 1813a 480434i bk2: 1812a 480948i bk3: 1808a 481899i bk4: 1856a 479882i bk5: 1892a 478296i bk6: 1828a 478378i bk7: 1798a 480042i bk8: 1656a 478525i bk9: 1668a 478238i bk10: 1668a 478662i bk11: 1688a 478616i bk12: 1780a 478182i bk13: 1794a 478129i bk14: 1723a 481643i bk15: 1704a 479438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532236
Row_Buffer_Locality_read = 0.545593
Row_Buffer_Locality_write = 0.254772
Bank_Level_Parallism = 2.143811
Bank_Level_Parallism_Col = 1.778545
Bank_Level_Parallism_Ready = 1.401221
write_to_read_ratio_blp_rw_average = 0.090696
GrpLevelPara = 1.410084 

BW Util details:
bwutil = 0.066524 
total_CMD = 507216 
util_bw = 33742 
Wasted_Col = 116095 
Wasted_Row = 71293 
Idle = 286086 

BW Util Bottlenecks: 
RCDc_limit = 132670 
RCDWRc_limit = 5710 
WTRc_limit = 9888 
RTWc_limit = 21898 
CCDLc_limit = 13225 
rwq = 0 
CCDLc_limit_alone = 10670 
WTRc_limit_alone = 8680 
RTWc_limit_alone = 20551 

Commands details: 
total_CMD = 507216 
n_nop = 449536 
Read = 28294 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 13872 
n_pre = 13856 
n_ref = 0 
n_req = 29656 
total_req = 33742 

Dual Bus Interface Util: 
issued_total_row = 27728 
issued_total_col = 33742 
Row_Bus_Util =  0.054667 
CoL_Bus_Util = 0.066524 
Either_Row_CoL_Bus_Util = 0.113719 
Issued_on_Two_Bus_Simul_Util = 0.007472 
issued_two_Eff = 0.065707 
queue_avg = 0.887283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887283
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=448954 n_act=14135 n_pre=14119 n_ref_event=0 n_req=29681 n_rd=28315 n_rd_L2_A=0 n_write=0 n_wr_bk=5464 bw_util=0.0666
n_activity=304465 dram_eff=0.1109
bk0: 1809a 479601i bk1: 1789a 480646i bk2: 1812a 481870i bk3: 1808a 480964i bk4: 1884a 477336i bk5: 1880a 478453i bk6: 1828a 478011i bk7: 1812a 477473i bk8: 1668a 478392i bk9: 1644a 480271i bk10: 1692a 478301i bk11: 1704a 478915i bk12: 1783a 476463i bk13: 1773a 478926i bk14: 1729a 478686i bk15: 1700a 480052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523769
Row_Buffer_Locality_read = 0.537736
Row_Buffer_Locality_write = 0.234261
Bank_Level_Parallism = 2.169229
Bank_Level_Parallism_Col = 1.772942
Bank_Level_Parallism_Ready = 1.380888
write_to_read_ratio_blp_rw_average = 0.090427
GrpLevelPara = 1.423030 

BW Util details:
bwutil = 0.066597 
total_CMD = 507216 
util_bw = 33779 
Wasted_Col = 117243 
Wasted_Row = 70613 
Idle = 285581 

BW Util Bottlenecks: 
RCDc_limit = 135025 
RCDWRc_limit = 5908 
WTRc_limit = 10080 
RTWc_limit = 22709 
CCDLc_limit = 12985 
rwq = 0 
CCDLc_limit_alone = 10374 
WTRc_limit_alone = 8900 
RTWc_limit_alone = 21278 

Commands details: 
total_CMD = 507216 
n_nop = 448954 
Read = 28315 
Write = 0 
L2_Alloc = 0 
L2_WB = 5464 
n_act = 14135 
n_pre = 14119 
n_ref = 0 
n_req = 29681 
total_req = 33779 

Dual Bus Interface Util: 
issued_total_row = 28254 
issued_total_col = 33779 
Row_Bus_Util =  0.055704 
CoL_Bus_Util = 0.066597 
Either_Row_CoL_Bus_Util = 0.114866 
Issued_on_Two_Bus_Simul_Util = 0.007435 
issued_two_Eff = 0.064725 
queue_avg = 0.844898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844898
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449406 n_act=13910 n_pre=13894 n_ref_event=0 n_req=29641 n_rd=28260 n_rd_L2_A=0 n_write=0 n_wr_bk=5521 bw_util=0.0666
n_activity=304507 dram_eff=0.1109
bk0: 1776a 480187i bk1: 1792a 480318i bk2: 1813a 481133i bk3: 1848a 480532i bk4: 1892a 477900i bk5: 1900a 477761i bk6: 1836a 477940i bk7: 1784a 479142i bk8: 1664a 478014i bk9: 1668a 478439i bk10: 1696a 479409i bk11: 1676a 479738i bk12: 1732a 476682i bk13: 1762a 478332i bk14: 1717a 480306i bk15: 1704a 480676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530718
Row_Buffer_Locality_read = 0.543383
Row_Buffer_Locality_write = 0.271542
Bank_Level_Parallism = 2.154162
Bank_Level_Parallism_Col = 1.785121
Bank_Level_Parallism_Ready = 1.410260
write_to_read_ratio_blp_rw_average = 0.092040
GrpLevelPara = 1.414900 

BW Util details:
bwutil = 0.066601 
total_CMD = 507216 
util_bw = 33781 
Wasted_Col = 116893 
Wasted_Row = 71495 
Idle = 285047 

BW Util Bottlenecks: 
RCDc_limit = 132954 
RCDWRc_limit = 5860 
WTRc_limit = 10081 
RTWc_limit = 22581 
CCDLc_limit = 13387 
rwq = 0 
CCDLc_limit_alone = 10869 
WTRc_limit_alone = 8945 
RTWc_limit_alone = 21199 

Commands details: 
total_CMD = 507216 
n_nop = 449406 
Read = 28260 
Write = 0 
L2_Alloc = 0 
L2_WB = 5521 
n_act = 13910 
n_pre = 13894 
n_ref = 0 
n_req = 29641 
total_req = 33781 

Dual Bus Interface Util: 
issued_total_row = 27804 
issued_total_col = 33781 
Row_Bus_Util =  0.054817 
CoL_Bus_Util = 0.066601 
Either_Row_CoL_Bus_Util = 0.113975 
Issued_on_Two_Bus_Simul_Util = 0.007443 
issued_two_Eff = 0.065300 
queue_avg = 1.012099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0121
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449825 n_act=13684 n_pre=13668 n_ref_event=0 n_req=29756 n_rd=28368 n_rd_L2_A=0 n_write=0 n_wr_bk=5552 bw_util=0.06687
n_activity=303384 dram_eff=0.1118
bk0: 1781a 480523i bk1: 1788a 480593i bk2: 1824a 480893i bk3: 1804a 480730i bk4: 1904a 479381i bk5: 1900a 478281i bk6: 1841a 478279i bk7: 1812a 478009i bk8: 1681a 478466i bk9: 1689a 478176i bk10: 1696a 478283i bk11: 1678a 477967i bk12: 1761a 479030i bk13: 1768a 478221i bk14: 1729a 480322i bk15: 1712a 479298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540126
Row_Buffer_Locality_read = 0.552242
Row_Buffer_Locality_write = 0.292507
Bank_Level_Parallism = 2.179689
Bank_Level_Parallism_Col = 1.838566
Bank_Level_Parallism_Ready = 1.505041
write_to_read_ratio_blp_rw_average = 0.088873
GrpLevelPara = 1.417652 

BW Util details:
bwutil = 0.066875 
total_CMD = 507216 
util_bw = 33920 
Wasted_Col = 114714 
Wasted_Row = 71012 
Idle = 287570 

BW Util Bottlenecks: 
RCDc_limit = 130991 
RCDWRc_limit = 5269 
WTRc_limit = 8969 
RTWc_limit = 21823 
CCDLc_limit = 12483 
rwq = 0 
CCDLc_limit_alone = 10130 
WTRc_limit_alone = 7988 
RTWc_limit_alone = 20451 

Commands details: 
total_CMD = 507216 
n_nop = 449825 
Read = 28368 
Write = 0 
L2_Alloc = 0 
L2_WB = 5552 
n_act = 13684 
n_pre = 13668 
n_ref = 0 
n_req = 29756 
total_req = 33920 

Dual Bus Interface Util: 
issued_total_row = 27352 
issued_total_col = 33920 
Row_Bus_Util =  0.053926 
CoL_Bus_Util = 0.066875 
Either_Row_CoL_Bus_Util = 0.113149 
Issued_on_Two_Bus_Simul_Util = 0.007652 
issued_two_Eff = 0.067624 
queue_avg = 1.147976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14798
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449710 n_act=13672 n_pre=13656 n_ref_event=0 n_req=29768 n_rd=28389 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.06685
n_activity=305802 dram_eff=0.1109
bk0: 1776a 480937i bk1: 1796a 480560i bk2: 1836a 480812i bk3: 1828a 479662i bk4: 1872a 480118i bk5: 1896a 479283i bk6: 1836a 478357i bk7: 1812a 478442i bk8: 1664a 478096i bk9: 1668a 479154i bk10: 1724a 476735i bk11: 1688a 478245i bk12: 1780a 478620i bk13: 1790a 478881i bk14: 1727a 479896i bk15: 1696a 481221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540715
Row_Buffer_Locality_read = 0.553278
Row_Buffer_Locality_write = 0.282088
Bank_Level_Parallism = 2.162700
Bank_Level_Parallism_Col = 1.825198
Bank_Level_Parallism_Ready = 1.491403
write_to_read_ratio_blp_rw_average = 0.087891
GrpLevelPara = 1.413071 

BW Util details:
bwutil = 0.066845 
total_CMD = 507216 
util_bw = 33905 
Wasted_Col = 114804 
Wasted_Row = 71481 
Idle = 287026 

BW Util Bottlenecks: 
RCDc_limit = 130572 
RCDWRc_limit = 5489 
WTRc_limit = 9765 
RTWc_limit = 21389 
CCDLc_limit = 12836 
rwq = 0 
CCDLc_limit_alone = 10345 
WTRc_limit_alone = 8652 
RTWc_limit_alone = 20011 

Commands details: 
total_CMD = 507216 
n_nop = 449710 
Read = 28389 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13672 
n_pre = 13656 
n_ref = 0 
n_req = 29768 
total_req = 33905 

Dual Bus Interface Util: 
issued_total_row = 27328 
issued_total_col = 33905 
Row_Bus_Util =  0.053878 
CoL_Bus_Util = 0.066845 
Either_Row_CoL_Bus_Util = 0.113376 
Issued_on_Two_Bus_Simul_Util = 0.007348 
issued_two_Eff = 0.064811 
queue_avg = 1.123019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12302
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449112 n_act=13988 n_pre=13972 n_ref_event=0 n_req=29792 n_rd=28409 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06692
n_activity=304532 dram_eff=0.1115
bk0: 1804a 480175i bk1: 1788a 479595i bk2: 1832a 479682i bk3: 1826a 481419i bk4: 1892a 479145i bk5: 1896a 477668i bk6: 1816a 477707i bk7: 1804a 479573i bk8: 1676a 477700i bk9: 1668a 478871i bk10: 1704a 478654i bk11: 1716a 477220i bk12: 1786a 478055i bk13: 1789a 478971i bk14: 1720a 479486i bk15: 1692a 480383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530478
Row_Buffer_Locality_read = 0.544722
Row_Buffer_Locality_write = 0.237889
Bank_Level_Parallism = 2.167332
Bank_Level_Parallism_Col = 1.792239
Bank_Level_Parallism_Ready = 1.404260
write_to_read_ratio_blp_rw_average = 0.094450
GrpLevelPara = 1.424769 

BW Util details:
bwutil = 0.066916 
total_CMD = 507216 
util_bw = 33941 
Wasted_Col = 116884 
Wasted_Row = 71081 
Idle = 285310 

BW Util Bottlenecks: 
RCDc_limit = 133412 
RCDWRc_limit = 6276 
WTRc_limit = 9958 
RTWc_limit = 24211 
CCDLc_limit = 13287 
rwq = 0 
CCDLc_limit_alone = 10589 
WTRc_limit_alone = 8772 
RTWc_limit_alone = 22699 

Commands details: 
total_CMD = 507216 
n_nop = 449112 
Read = 28409 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 13988 
n_pre = 13972 
n_ref = 0 
n_req = 29792 
total_req = 33941 

Dual Bus Interface Util: 
issued_total_row = 27960 
issued_total_col = 33941 
Row_Bus_Util =  0.055124 
CoL_Bus_Util = 0.066916 
Either_Row_CoL_Bus_Util = 0.114555 
Issued_on_Two_Bus_Simul_Util = 0.007486 
issued_two_Eff = 0.065348 
queue_avg = 0.876867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876867
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507216 n_nop=449343 n_act=13961 n_pre=13945 n_ref_event=0 n_req=29545 n_rd=28182 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.06631
n_activity=304149 dram_eff=0.1106
bk0: 1800a 481493i bk1: 1782a 481856i bk2: 1824a 481640i bk3: 1812a 481270i bk4: 1868a 479909i bk5: 1884a 479668i bk6: 1836a 477943i bk7: 1808a 479784i bk8: 1664a 479617i bk9: 1660a 480126i bk10: 1692a 478977i bk11: 1672a 479396i bk12: 1734a 478339i bk13: 1722a 478561i bk14: 1724a 479747i bk15: 1700a 479330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527467
Row_Buffer_Locality_read = 0.542474
Row_Buffer_Locality_write = 0.217168
Bank_Level_Parallism = 2.120681
Bank_Level_Parallism_Col = 1.717079
Bank_Level_Parallism_Ready = 1.304008
write_to_read_ratio_blp_rw_average = 0.093860
GrpLevelPara = 1.403853 

BW Util details:
bwutil = 0.066311 
total_CMD = 507216 
util_bw = 33634 
Wasted_Col = 117037 
Wasted_Row = 69704 
Idle = 286841 

BW Util Bottlenecks: 
RCDc_limit = 133486 
RCDWRc_limit = 6285 
WTRc_limit = 10990 
RTWc_limit = 21052 
CCDLc_limit = 13462 
rwq = 0 
CCDLc_limit_alone = 10882 
WTRc_limit_alone = 9664 
RTWc_limit_alone = 19798 

Commands details: 
total_CMD = 507216 
n_nop = 449343 
Read = 28182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 13961 
n_pre = 13945 
n_ref = 0 
n_req = 29545 
total_req = 33634 

Dual Bus Interface Util: 
issued_total_row = 27906 
issued_total_col = 33634 
Row_Bus_Util =  0.055018 
CoL_Bus_Util = 0.066311 
Either_Row_CoL_Bus_Util = 0.114099 
Issued_on_Two_Bus_Simul_Util = 0.007230 
issued_two_Eff = 0.063363 
queue_avg = 0.732660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.73266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89789, Miss = 16566, Miss_rate = 0.184, Pending_hits = 88, Reservation_fails = 383
L2_cache_bank[1]: Access = 87427, Miss = 16602, Miss_rate = 0.190, Pending_hits = 68, Reservation_fails = 750
L2_cache_bank[2]: Access = 91077, Miss = 16664, Miss_rate = 0.183, Pending_hits = 101, Reservation_fails = 1686
L2_cache_bank[3]: Access = 87391, Miss = 16687, Miss_rate = 0.191, Pending_hits = 95, Reservation_fails = 1519
L2_cache_bank[4]: Access = 88132, Miss = 16680, Miss_rate = 0.189, Pending_hits = 77, Reservation_fails = 994
L2_cache_bank[5]: Access = 92724, Miss = 16602, Miss_rate = 0.179, Pending_hits = 78, Reservation_fails = 246
L2_cache_bank[6]: Access = 92137, Miss = 16602, Miss_rate = 0.180, Pending_hits = 108, Reservation_fails = 1302
L2_cache_bank[7]: Access = 87532, Miss = 16618, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 526
L2_cache_bank[8]: Access = 90189, Miss = 16668, Miss_rate = 0.185, Pending_hits = 93, Reservation_fails = 129
L2_cache_bank[9]: Access = 87110, Miss = 16626, Miss_rate = 0.191, Pending_hits = 66, Reservation_fails = 637
L2_cache_bank[10]: Access = 89306, Miss = 16607, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 87720, Miss = 16694, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 930
L2_cache_bank[12]: Access = 92616, Miss = 16616, Miss_rate = 0.179, Pending_hits = 79, Reservation_fails = 291
L2_cache_bank[13]: Access = 87817, Miss = 16555, Miss_rate = 0.189, Pending_hits = 68, Reservation_fails = 521
L2_cache_bank[14]: Access = 98694, Miss = 16680, Miss_rate = 0.169, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[15]: Access = 85601, Miss = 16660, Miss_rate = 0.195, Pending_hits = 61, Reservation_fails = 186
L2_cache_bank[16]: Access = 91063, Miss = 16620, Miss_rate = 0.183, Pending_hits = 116, Reservation_fails = 1859
L2_cache_bank[17]: Access = 92287, Miss = 16661, Miss_rate = 0.181, Pending_hits = 69, Reservation_fails = 317
L2_cache_bank[18]: Access = 90344, Miss = 16661, Miss_rate = 0.184, Pending_hits = 100, Reservation_fails = 1712
L2_cache_bank[19]: Access = 97109, Miss = 16795, Miss_rate = 0.173, Pending_hits = 110, Reservation_fails = 950
L2_cache_bank[20]: Access = 85930, Miss = 16640, Miss_rate = 0.194, Pending_hits = 82, Reservation_fails = 705
L2_cache_bank[21]: Access = 94442, Miss = 16718, Miss_rate = 0.177, Pending_hits = 114, Reservation_fails = 2710
L2_cache_bank[22]: Access = 89392, Miss = 16632, Miss_rate = 0.186, Pending_hits = 74, Reservation_fails = 610
L2_cache_bank[23]: Access = 86772, Miss = 16579, Miss_rate = 0.191, Pending_hits = 81, Reservation_fails = 735
L2_cache_bank[24]: Access = 89093, Miss = 16614, Miss_rate = 0.186, Pending_hits = 82, Reservation_fails = 998
L2_cache_bank[25]: Access = 87854, Miss = 16754, Miss_rate = 0.191, Pending_hits = 113, Reservation_fails = 2060
L2_cache_bank[26]: Access = 88902, Miss = 16657, Miss_rate = 0.187, Pending_hits = 82, Reservation_fails = 562
L2_cache_bank[27]: Access = 91908, Miss = 16663, Miss_rate = 0.181, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[28]: Access = 88398, Miss = 16678, Miss_rate = 0.189, Pending_hits = 71, Reservation_fails = 228
L2_cache_bank[29]: Access = 91036, Miss = 16634, Miss_rate = 0.183, Pending_hits = 77, Reservation_fails = 536
L2_cache_bank[30]: Access = 86362, Miss = 16616, Miss_rate = 0.192, Pending_hits = 74, Reservation_fails = 347
L2_cache_bank[31]: Access = 88742, Miss = 16636, Miss_rate = 0.187, Pending_hits = 103, Reservation_fails = 1188
L2_cache_bank[32]: Access = 87912, Miss = 16520, Miss_rate = 0.188, Pending_hits = 66, Reservation_fails = 68
L2_cache_bank[33]: Access = 90593, Miss = 16656, Miss_rate = 0.184, Pending_hits = 81, Reservation_fails = 946
L2_cache_bank[34]: Access = 87608, Miss = 16525, Miss_rate = 0.189, Pending_hits = 86, Reservation_fails = 1791
L2_cache_bank[35]: Access = 88809, Miss = 16625, Miss_rate = 0.187, Pending_hits = 97, Reservation_fails = 1008
L2_cache_bank[36]: Access = 87760, Miss = 16621, Miss_rate = 0.189, Pending_hits = 106, Reservation_fails = 285
L2_cache_bank[37]: Access = 87101, Miss = 16538, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 891
L2_cache_bank[38]: Access = 88528, Miss = 16606, Miss_rate = 0.188, Pending_hits = 72, Reservation_fails = 452
L2_cache_bank[39]: Access = 90582, Miss = 16646, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 1236
L2_cache_bank[40]: Access = 93510, Miss = 16697, Miss_rate = 0.179, Pending_hits = 87, Reservation_fails = 302
L2_cache_bank[41]: Access = 89714, Miss = 16667, Miss_rate = 0.186, Pending_hits = 69, Reservation_fails = 419
L2_cache_bank[42]: Access = 87581, Miss = 16643, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 384
L2_cache_bank[43]: Access = 89712, Miss = 16662, Miss_rate = 0.186, Pending_hits = 102, Reservation_fails = 1094
L2_cache_bank[44]: Access = 88110, Miss = 16646, Miss_rate = 0.189, Pending_hits = 83, Reservation_fails = 1451
L2_cache_bank[45]: Access = 91683, Miss = 16663, Miss_rate = 0.182, Pending_hits = 67, Reservation_fails = 266
L2_cache_bank[46]: Access = 88028, Miss = 16658, Miss_rate = 0.189, Pending_hits = 77, Reservation_fails = 308
L2_cache_bank[47]: Access = 87450, Miss = 16528, Miss_rate = 0.189, Pending_hits = 73, Reservation_fails = 0
L2_total_cache_accesses = 4299577
L2_total_cache_misses = 798586
L2_total_cache_miss_rate = 0.1857
L2_total_cache_pending_hits = 4036
L2_total_cache_reservation_fails = 36518
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3388167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497355
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88818
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4072233
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35435
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4299577
icnt_total_pkts_simt_to_mem=4297337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.296
	minimum = 5
	maximum = 37
Network latency average = 5.24095
	minimum = 5
	maximum = 36
Slowest packet = 8546268
Flit latency average = 5.24095
	minimum = 5
	maximum = 36
Slowest flit = 8546268
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 0)
Accepted packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 0)
Injected flit rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 0)
Accepted flit rate average= 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.30488 (5 samples)
	minimum = 5 (5 samples)
	maximum = 69 (5 samples)
Network latency average = 5.19753 (5 samples)
	minimum = 5 (5 samples)
	maximum = 68.8 (5 samples)
Flit latency average = 5.19753 (5 samples)
	minimum = 5 (5 samples)
	maximum = 68.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.210583 (5 samples)
	minimum = 0.189838 (5 samples)
	maximum = 0.245529 (5 samples)
Accepted packet rate average = 0.210583 (5 samples)
	minimum = 0.189838 (5 samples)
	maximum = 0.246068 (5 samples)
Injected flit rate average = 0.210583 (5 samples)
	minimum = 0.189838 (5 samples)
	maximum = 0.245529 (5 samples)
Accepted flit rate average = 0.210583 (5 samples)
	minimum = 0.189838 (5 samples)
	maximum = 0.246068 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 38 min, 57 sec (31137 sec)
gpgpu_simulation_rate = 2220 (inst/sec)
gpgpu_simulation_rate = 22 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 343460
gpu_sim_insn = 24252248
gpu_ipc =      70.6116
gpu_tot_sim_cycle = 1059531
gpu_tot_sim_insn = 93398277
gpu_tot_ipc =      88.1506
gpu_tot_issued_cta = 7014
gpu_occupancy = 76.9295% 
gpu_tot_occupancy = 77.0011% 
max_total_param_size = 0
gpu_stall_dramfull = 11239
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8194
partiton_level_parallism_total  =       5.9423
partiton_level_parallism_util =       7.4382
partiton_level_parallism_util_total  =       7.5972
L2_BW  =     223.4645 GB/Sec
L2_BW_total  =     228.2660 GB/Sec
gpu_total_sim_rate=2040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3882708
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 186978, Miss = 29620, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 187805, Miss = 29333, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 189698, Miss = 30420, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 189171, Miss = 29742, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 197957, Miss = 30620, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 186548, Miss = 29400, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 189368, Miss = 29923, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 188177, Miss = 29656, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 190242, Miss = 30202, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 190741, Miss = 30553, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 189179, Miss = 30345, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 187316, Miss = 30120, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 191527, Miss = 30706, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 189523, Miss = 30759, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 189660, Miss = 30383, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 191812, Miss = 30152, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 187331, Miss = 29671, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 190787, Miss = 30439, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 190368, Miss = 30304, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 185135, Miss = 29699, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 193073, Miss = 30358, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 187836, Miss = 29184, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 190701, Miss = 29947, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 191783, Miss = 29771, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 186134, Miss = 29508, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 189758, Miss = 30315, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 198789, Miss = 30398, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 188535, Miss = 30081, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 193344, Miss = 29406, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 189924, Miss = 30017, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 187943, Miss = 29202, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 209703, Miss = 31197, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 186253, Miss = 29272, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 190222, Miss = 29663, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 189439, Miss = 30244, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 187243, Miss = 28852, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 199087, Miss = 29962, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 188248, Miss = 29500, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 187993, Miss = 29245, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 199834, Miss = 30584, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7625165
	L1D_total_cache_misses = 1198753
	L1D_total_cache_miss_rate = 0.1572
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 252504
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6351644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 546296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502921
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3861912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7400861
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3882708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1532, 2260, 2260, 2960, 1560, 1224, 1448, 2232, 1655, 1778, 2028, 1694, 1823, 1944, 2280, 1720, 1470, 1918, 1470, 1806, 1890, 1470, 1946, 1862, 1750, 1498, 1442, 1470, 1442, 1190, 1778, 1806, 1358, 1330, 1442, 1414, 1218, 910, 1302, 1330, 1123, 871, 1459, 1151, 1179, 1235, 983, 1011, 1097, 1293, 957, 985, 957, 957, 1041, 985, 791, 763, 931, 875, 957, 847, 987, 791, 
gpgpu_n_tot_thrd_icount = 238120128
gpgpu_n_tot_w_icount = 7441254
gpgpu_n_stall_shd_mem = 242507158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6070960
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 19990701
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8080128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230283540	W0_Idle:8603562	W0_Scoreboard:12809796	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71280	W28:54285	W29:47415	W30:36912	W31:19512	W32:1649805
single_issue_nums: WS0:1852503	WS1:1862439	WS2:1854237	WS3:1872075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8312312 {8:1039039,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41561560 {40:1039039,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 71 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:430311 	245938 	14202 	20684 	156069 	105929 	49481 	31432 	13967 	1801 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5264078 	1007543 	22969 	831 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3503461 	2613767 	171420 	5159 	844 	825 	517 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5786875 	497849 	9670 	1016 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2072 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        40        17        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        21        35        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        32        26        19 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        13        24        15        29        20 
dram[4]:        64        64        64        64        64        64        38        35        22        18        15        15        21        26        51        51 
dram[5]:        64        64        64        64        64        64        38        35        20        17        38        16        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        22        21        16        24        13        40        36        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        31        19        15        25        22        30        22 
dram[8]:        64        64        64        64        64        64        44        33        19        21        18        23        28        21        36        41 
dram[9]:        64        64        64        64        64        64        28        28        22        20        39        24        20        13        26        38 
dram[10]:        64        64        64        64        61        57        20        23        18        15        42        19        36        39        28        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        26        29        34        22 
dram[13]:        64        64        64        64        64        64        39        28        22        31        21        22        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        14        25        18        15        36        40        20        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        24        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        20        23        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        20        36        21        24        36        36        45        40 
dram[19]:        64        64        64        64        62        60        32        35        22        22        26        16        15        23        46        21 
dram[20]:        64        64        64        64        64        64        28        29        20        24        20        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        18        37        54 
dram[22]:        64        64        64        64        50        54        28        32        18        22        29        25        42        36        34        33 
dram[23]:        64        64        64        64        52        64        28        19        22        25        21        30        17        21        45        27 
maximum service time to same row:
dram[0]:     16789      8665     13954     11999      7495     23875      6395     10557      8733     14184      9798      9637     29870     19026     10389     72518 
dram[1]:      7580     15570     21796      5405      8144      7626      5983      8223     11571     15076      8727      7196     10212      4649     16980     15905 
dram[2]:     15165      6169     25855      7978     12176     17780      5877      9351      9596      9425     19133     12367      8200     17064     13083      8129 
dram[3]:      6583     15249      7764     16152      5996      6915      7186      7970     13320     11802      7351      8530      9937      9840     11348     11411 
dram[4]:      9140     13820      9594      8859      8994      8139      5662      6424     12809     14492      7753     24264     11542     19248     17551     17060 
dram[5]:      5631     13175      8165      8085      7298     14764      7622      7720      8213     10841      6502     11946      8298     10855     11453     10251 
dram[6]:     12662     14621      7892     10651      8030      9168      5195      8784     10827      8190     11271      8306     13082     34331     13591      8679 
dram[7]:     13997     15486      9809      7978      8196     17545      8015      7339     52639     10005      5901      6958      6450      5623     14062     11112 
dram[8]:     10067     34237      6984      6393     14807     14647      8508      8703      9846     26909      8688      6730     22187      8823     15533     15241 
dram[9]:     14964     17281     11268      9883      8878     10499      6532      7073     13968     11974      8647     11284      9441      5113     10824     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      7398      8094      6737     12584     11771      7923     11461     11209     13127 
dram[11]:      6384     86393      7053     12082     16832      7992      7939     12295      8994     12729      8311      5920     54776     11646     11061     10706 
dram[12]:     15120     10716      7127     12638     12067      8113      6327      6189     18933      5004      8572      6826      7036     19263     15415     11626 
dram[13]:      9504     22420     11952      5516      7543      7557     10075      7694     14583     11762      6762      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808      6865      7226     12576      9483      9326     11270     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     12662      9977      4563      8215      6889     10491     10297      8886      8521     13272      8054      7435      7711     12295     12844      8959 
dram[16]:     23934      9872      8260      7987     10409     16876     11141      9753     10144     11568     10119     15413     23861     11696     13594     16378 
dram[17]:     16085     15859     11849      5633      8321      5845      6451     10421      8418     13165     13216     10875      9135      9429     32725      8813 
dram[18]:     39904     37498      8531      8986      7300      8737     10549      6620      5856     16100     11351     16932      5951     33911     12511     33878 
dram[19]:     13580     15214     27823      8511      9086      8845      9045     11503     12814     25273     11511     10090      7692     14535     17795     13913 
dram[20]:     28638      9590      7497     12398      5628     17427     12864     11753     51514     10100     12255     10301     19102     11002     17751      9510 
dram[21]:     11795      9198     23328     21364      7847     11001      8802      6250     17985     10695      9877      9047      8206      5336     15314     14674 
dram[22]:     22337     10480      5667     13781     12115     18199     10362      9096     16772      7405     12945     12929     38663      8224     13043     10038 
dram[23]:      8078     16986      8996     13798      7634      6856      7732      9005     13758     12741      9463      8499      5842      6686     32693      8416 
average row accesses per activate:
dram[0]:  2.236629  2.328559  2.245981  2.404058  2.392599  2.372340  2.278560  2.174436  2.012948  1.886913  1.960799  1.999255  2.088906  1.945506  2.055387  2.154150 
dram[1]:  2.326874  2.304630  2.271555  2.242156  2.368675  2.339384  2.125453  2.153443  2.144363  1.909025  1.966790  1.977892  2.136295  1.947079  2.156894  2.152988 
dram[2]:  2.148233  2.200156  2.258347  2.185801  2.298519  2.173751  2.107681  2.047518  1.961595  1.801900  1.966226  2.021805  2.131718  1.915978  1.980306  2.137052 
dram[3]:  2.191257  2.211279  2.169914  2.180091  2.160844  2.197418  2.067712  2.129698  2.057677  1.948964  1.991723  1.944526  2.140187  1.900553  2.017203  2.042296 
dram[4]:  2.189588  2.298594  2.442907  2.277912  2.425287  2.248276  2.178971  2.114706  2.066096  2.035141  1.963100  2.004511  2.185902  1.929019  2.143879  2.108949 
dram[5]:  2.333052  2.254045  2.166667  2.166540  2.248489  2.354003  2.230710  2.174271  2.010663  2.054475  2.085648  2.073282  1.945816  2.087667  2.121951  2.069018 
dram[6]:  2.307502  2.274897  2.196608  2.263878  2.276125  2.182219  2.128167  2.038980  1.952628  2.014615  1.950653  2.007564  2.092262  2.057833  2.180937  1.979412 
dram[7]:  2.204402  2.243765  2.128816  2.164157  2.121363  2.320503  2.206084  2.217292  2.054517  2.160131  2.014537  1.968242  2.086957  2.076576  2.082308  2.274576 
dram[8]:  2.336675  2.246564  2.261772  2.270335  2.447477  2.281832  2.443976  1.993146  1.991011  2.048499  2.035303  1.971642  2.131499  1.976761  2.096951  2.160956 
dram[9]:  2.149265  2.269753  2.134543  2.383906  2.301857  2.278030  2.144345  2.099642  2.144130  2.060700  2.012763  2.077395  2.064422  2.098287  2.173739  2.103956 
dram[10]:  2.319797  2.427202  2.238133  2.367948  2.267681  2.287234  2.009783  2.188493  1.985650  1.864731  2.016529  2.054962  2.161438  2.127740  2.056103  2.203899 
dram[11]:  2.303946  2.226171  2.160153  2.282958  2.208734  2.244444  2.087081  2.153499  2.091918  1.924763  1.955882  1.911429  1.988644  1.906750  2.130262  2.077161 
dram[12]:  2.427700  2.416811  2.192338  2.246703  2.336227  2.327894  2.163774  2.092209  1.955114  2.043011  1.965314  1.929387  2.090361  2.185214  2.107393  2.102264 
dram[13]:  2.255591  2.292723  2.196063  2.191749  2.307812  2.172540  2.272799  2.185241  2.071875  2.102121  1.952796  2.079475  2.032304  2.046965  2.134127  2.081980 
dram[14]:  2.348154  2.154202  2.053879  2.228303  2.323461  2.270928  2.205069  2.231895  1.835066  1.886494  1.877365  1.959124  2.185813  2.011372  2.007457  2.013626 
dram[15]:  2.329372  2.259080  2.305976  2.332520  2.287037  2.367412  2.237209  2.187595  1.898917  1.864347  2.039695  1.924188  1.922222  2.002161  2.069096  1.974777 
dram[16]:  2.407279  2.155794  2.335294  2.437659  2.255903  2.252280  2.250000  2.236122  2.002259  2.006024  2.012840  2.012057  1.987225  2.060966  2.202658  2.166531 
dram[17]:  2.206761  2.201878  2.324569  2.329187  2.318507  2.189808  2.143597  2.316518  1.912727  1.952628  1.967237  2.003748  2.034682  2.037383  2.154705  2.000750 
dram[18]:  2.141006  2.194136  2.405612  2.280389  2.109052  2.166299  2.180241  2.033922  1.943424  2.047170  1.996271  2.031603  1.926712  2.129644  2.000000  2.033613 
dram[19]:  2.190438  2.200317  2.372796  2.389395  2.216518  2.209941  2.211524  2.244038  1.974570  1.964392  2.110236  2.068323  1.842636  2.058346  2.065850  2.069046 
dram[20]:  2.176656  2.258564  2.462338  2.263497  2.359559  2.309892  2.318002  2.142963  2.052510  1.990306  2.055130  1.914079  2.185973  2.131098  2.168665  2.030280 
dram[21]:  2.199200  2.297697  2.392648  2.216718  2.324324  2.381485  2.238863  2.209839  1.976048  2.059969  1.958303  1.956172  2.097688  2.153729  2.129412  2.154346 
dram[22]:  2.179209  2.158139  2.256270  2.339885  2.414100  2.188374  2.124815  2.278754  1.883688  1.959941  2.071374  1.949749  2.051599  2.141123  2.005204  2.075117 
dram[23]:  2.221429  2.177026  2.260350  2.190846  2.266667  2.237879  2.123358  2.224981  1.977528  2.027756  2.002244  1.946165  2.021371  1.962428  2.128145  1.986517 
average row locality = 1069891/501683 = 2.132604
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2671      2672      2696      2736      2840      2780      2757      2736      2502      2511      2508      2540      2608      2608      2590      2603 
dram[1]:      2672      2729      2716      2691      2820      2832      2772      2724      2500      2500      2524      2540      2693      2689      2600      2584 
dram[2]:      2700      2712      2735      2776      2820      2793      2777      2732      2512      2512      2534      2548      2674      2641      2595      2568 
dram[3]:      2708      2688      2688      2756      2836      2776      2748      2736      2496      2492      2504      2524      2611      2609      2580      2585 
dram[4]:      2716      2684      2720      2730      2824      2808      2764      2724      2513      2520      2516      2522      2678      2629      2580      2591 
dram[5]:      2669      2690      2697      2740      2843      2860      2740      2748      2496      2496      2560      2572      2693      2669      2580      2581 
dram[6]:      2700      2672      2740      2712      2848      2837      2712      2724      2496      2480      2544      2516      2671      2671      2583      2576 
dram[7]:      2704      2692      2748      2760      2852      2824      2748      2744      2496      2500      2492      2523      2640      2623      2588      2568 
dram[8]:      2699      2684      2728      2739      2828      2812      2748      2749      2514      2517      2511      2497      2647      2663      2568      2592 
dram[9]:      2684      2736      2720      2736      2840      2867      2733      2768      2504      2504      2540      2572      2678      2677      2594      2592 
dram[10]:      2655      2688      2724      2778      2847      2869      2728      2736      2488      2490      2540      2552      2681      2674      2592      2593 
dram[11]:      2656      2666      2716      2733      2848      2804      2768      2712      2496      2492      2516      2532      2658      2600      2568      2576 
dram[12]:      2691      2692      2704      2777      2829      2858      2721      2765      2513      2516      2519      2561      2632      2665      2589      2577 
dram[13]:      2720      2704      2692      2756      2824      2828      2720      2744      2508      2532      2545      2552      2688      2689      2573      2576 
dram[14]:      2700      2696      2748      2741      2846      2848      2724      2740      2504      2485      2536      2540      2691      2687      2576      2551 
dram[15]:      2656      2700      2776      2756      2832      2832      2736      2736      2488      2484      2528      2524      2627      2638      2603      2552 
dram[16]:      2684      2708      2684      2760      2831      2832      2724      2711      2515      2522      2521      2528      2656      2631      2544      2556 
dram[17]:      2707      2712      2724      2708      2796      2832      2744      2697      2488      2496      2504      2532      2672      2690      2585      2556 
dram[18]:      2708      2676      2724      2712      2828      2816      2740      2720      2504      2468      2536      2556      2669      2665      2594      2552 
dram[19]:      2660      2684      2721      2768      2844      2844      2756      2676      2496      2504      2536      2520      2600      2643      2581      2556 
dram[20]:      2669      2676      2736      2708      2860      2852      2761      2720      2515      2525      2540      2511      2633      2652      2593      2568 
dram[21]:      2660      2696      2752      2752      2800      2848      2756      2717      2496      2504      2580      2536      2672      2687      2595      2544 
dram[22]:      2708      2688      2764      2747      2844      2840      2724      2700      2512      2500      2556      2572      2679      2680      2580      2544 
dram[23]:      2700      2675      2732      2720      2800      2824      2752      2712      2496      2488      2536      2500      2603      2578      2588      2544 
total dram reads = 1020312
bank skew: 2869/2468 = 1.16
chip skew: 42745/42248 = 1.01
number of total write accesses:
dram[0]:        89        92        98       108       134       119       155       156       141       142       143       143       141       141       119       122 
dram[1]:        90       108       103        96       129       132       159       153       144       144       141       144       144       144       122       118 
dram[2]:        97       102       106       118       129       122       159       155       144       144       144       141       142       141       120       114 
dram[3]:        99        96        96       113       133       118       153       154       144       143       143       140       137       143       117       119 
dram[4]:       102        95       104       106       130       126       158       152       144       144       144       144       144       143       117       119 
dram[5]:        91        96        98       109       134       139       151       159       144       144       143       144       144       141       117       117 
dram[6]:        99        92       109       102       136       133       144       153       142       139       144       138       141       140       117       116 
dram[7]:       100        97       111       114       137       130       153       154       142       144       141       142       144       143       119       116 
dram[8]:        98        95       106       108       131       127       153       159       144       144       141       145       141       144       114       120 
dram[9]:        95       108       104       108       134       140       149       161       144       144       141       139       142       141       121       120 
dram[10]:        87        96       105       118       135       141       148       155       141       143       144       140       144       141       120       120 
dram[11]:        88        90       103       107       136       125       156       150       144       143       144       144       144       140       114       116 
dram[12]:        96        97       100       119       131       138       146       162       144       144       144       144       144       143       119       116 
dram[13]:       104       100        97       113       130       131       146       158       144       144       144       143       143       144       116       116 
dram[14]:        99        98       111       109       135       136       147       157       144       141       143       144       144       143       116       109 
dram[15]:        88        99       118       113       132       132       150       156       142       141       144       141       141       141       122       110 
dram[16]:        94       101        95       114       131       132       147       149       144       142       144       142       144       141       108       111 
dram[17]:       100       102       105       101       123       133       152       150       142       142       138       141       144       144       117       111 
dram[18]:       101        93       105       102       131       128       151       158       141       136       141       144       144       144       120       110 
dram[19]:        89        95       105       116       135       135       161       147       144       144       144       144       140       144       117       111 
dram[20]:        91        93       108       101       139       137       162       158       143       144       144       140       141       144       120       114 
dram[21]:        89        98       112       112       124       136       159       158       144       141       144       142       141       143       120       108 
dram[22]:       101        96       115       110       135       134       153       153       144       142       143       144       144       142       117       108 
dram[23]:        99        92       107       104       124       130       157       156       144       142       141       139       140       138       119       108 
total dram writes = 49579
bank skew: 162/87 = 1.86
chip skew: 2091/2039 = 1.03
average mf latency per bank:
dram[0]:       1358      1398      1137      1183      1028      1021       859       893       808       716       711       676       652       649      1181      1078
dram[1]:       1567      1454      1254      1178       986       937       828       872       819       744       705       681       624       628      1107      1155
dram[2]:       1351      1481      1134      1160       914      1114       890       887       828       819       715       736       622       647      1130      1110
dram[3]:       1452      1452      1311      1104       985      1024       800       869       738       741       647       682       621       654      1361      1071
dram[4]:       1354      1339      1264      1236       957       972       908       831       759       745       713       719       622       632      1232      1151
dram[5]:       1670      1354      1176      1183       900       988       908       865       727       718       680       688       613       623      1076      1185
dram[6]:       1367      1535      1298      1170      1060       985       827       814       843       737       645       669       623       619      1330      1123
dram[7]:       1442      1414      1277      1232       991       938      1000       808       762       725       663       651       597       615      1711      1043
dram[8]:       1548      1542      1137      1133      1006      1009       810       901       799       827       710       672       646       647      1318      1247
dram[9]:       1578      1387      1157      1359      1029       966       848       943       818       768       694       702       608       620      1156      1591
dram[10]:       1250      1501      1127      1344      1125       936       868       878       753       767       669       686       629       642      1083      1437
dram[11]:       1436      1451      1211      1175       993      1017       869       832       761       741       725       652       624       578      1136      1150
dram[12]:       1295      1490      1212      1136      1006       974       854       868       761       792       664       719       656       635      1354      1160
dram[13]:       1413      1492      1236      1092      1004      1102       841       841       743       716       688       671       604       616      1209      1376
dram[14]:       1419      1379      1073      1179       956       947       827       849       766       811       674       703       629       622      1303      1396
dram[15]:       1332      1339      1131      1284       918       991       883       853       783       785       673       688       637       635      1178      1131
dram[16]:       1449      1347      1146      1234       933      1003       863       819       796       797       684       642       615       638      1210      1430
dram[17]:       1408      1396      1163      1102       999      1039       856       859       764       807       682       689       608       597      1172      1226
dram[18]:       1396      1432      1180      1105      1010      1033       863       778       754       796       683       667       605       650      1102      1165
dram[19]:       1366      1562      1142      1156       975      1049       934       841       825       758       689       712       626       604      1146      1201
dram[20]:       1626      1560      1176      1231      1030       952       886       847       770       781       726       701       658       634      1234      1146
dram[21]:       1305      1375      1107      1189      1073       998       861       857       772       774       676       676       601       649      1231      1317
dram[22]:       1379      1528      1181      1399       960       948       882       826       763       696       683       666       623       611      1186      1252
dram[23]:       1297      1409      1219      1218      1126       975       849       859       744       765       665       665       602       585      1101      1130
maximum mf latency per bank:
dram[0]:        734       897       745       932      1247       869       582       785       866       911       609       713      1180       801       802       697
dram[1]:        857      1122       863       923      1278      1095      1066      1255      1151       853       949       859       898       905      1057       842
dram[2]:        752       749       727       732       809       745       734       807       828       625       652       836       705       789       715       653
dram[3]:        606       666       814       742       663       661       783       839       748       804       693       732      1501       913       811       648
dram[4]:        909       925      1054       798      1194      1160       925       819      1186      1062       782       900      1562      1240       871       848
dram[5]:        720       817      1135       970       763       855      1014       877       933       935       992      1253       849       765       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       618      1157       881       965       817
dram[7]:        845       605      1073       861      1023      1118       633       887       740       561       559       568       816       727       637       633
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216       890       987       633      1200       991      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1166      1043      1056      1191      1148      1240      1053       863      1105       827
dram[10]:        972      1274       843      1137      1249      1053       886      1478       853      1186       963       958       747      1181       830      1059
dram[11]:        771       900       925       812       841       978       883       740       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1400       924      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       813       998       952       756       845       999       987       895       888
dram[14]:        809       752       730      1023       754       819       802       760       833       869       676       780       916       828       687       751
dram[15]:        822       745      1040      1250       949      1444      1126       926      1155       890       793       717       946       946       816      1028
dram[16]:        941       892       836      2030       950      1429       878      1090      1036       900       907       916      1018      2165      1015      1068
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       708
dram[18]:        805       643       853       911       918       661       819       933       690       685       781       616       657       828       885       650
dram[19]:        687       752       883      1837      1051       906      1129      1116       934       908       830       953      1158       982       746       648
dram[20]:       1025       945      1062       925      1248      1123      1274      1066      1076      1013      1105       812      1415      1719       933       949
dram[21]:       1025       937       769      1007       929      1334       881       883      1079      1162       829       892      1003      1111       723       998
dram[22]:       1004       749      1331      1054      1036       928       689      1059       787       744       869       814       734      1072       711       956
dram[23]:        730       599       599       736       651       654       970       702       848       710       772       666       741       736       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664058 n_act=20647 n_pre=20631 n_ref_event=0 n_req=44401 n_rd=42358 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06733
n_activity=456191 dram_eff=0.1108
bk0: 2671a 712463i bk1: 2672a 714118i bk2: 2696a 711724i bk3: 2736a 711884i bk4: 2840a 709613i bk5: 2780a 710615i bk6: 2757a 709345i bk7: 2736a 707648i bk8: 2502a 709075i bk9: 2511a 705945i bk10: 2508a 707905i bk11: 2540a 708116i bk12: 2608a 707890i bk13: 2608a 705260i bk14: 2590a 709423i bk15: 2603a 710346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535010
Row_Buffer_Locality_read = 0.548964
Row_Buffer_Locality_write = 0.245717
Bank_Level_Parallism = 2.118430
Bank_Level_Parallism_Col = 1.741924
Bank_Level_Parallism_Ready = 1.372947
write_to_read_ratio_blp_rw_average = 0.092861
GrpLevelPara = 1.400372 

BW Util details:
bwutil = 0.067328 
total_CMD = 750500 
util_bw = 50530 
Wasted_Col = 174505 
Wasted_Row = 105885 
Idle = 419580 

BW Util Bottlenecks: 
RCDc_limit = 197996 
RCDWRc_limit = 9189 
WTRc_limit = 14591 
RTWc_limit = 31934 
CCDLc_limit = 19727 
rwq = 0 
CCDLc_limit_alone = 15999 
WTRc_limit_alone = 12821 
RTWc_limit_alone = 29976 

Commands details: 
total_CMD = 750500 
n_nop = 664058 
Read = 42358 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 20647 
n_pre = 20631 
n_ref = 0 
n_req = 44401 
total_req = 50530 

Dual Bus Interface Util: 
issued_total_row = 41278 
issued_total_col = 50530 
Row_Bus_Util =  0.055001 
CoL_Bus_Util = 0.067328 
Either_Row_CoL_Bus_Util = 0.115179 
Issued_on_Two_Bus_Simul_Util = 0.007150 
issued_two_Eff = 0.062076 
queue_avg = 0.875522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.875522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663732 n_act=20759 n_pre=20743 n_ref_event=0 n_req=44657 n_rd=42586 n_rd_L2_A=0 n_write=0 n_wr_bk=8284 bw_util=0.06778
n_activity=458386 dram_eff=0.111
bk0: 2672a 712858i bk1: 2729a 710569i bk2: 2716a 710911i bk3: 2691a 709886i bk4: 2820a 709368i bk5: 2832a 707917i bk6: 2772a 705987i bk7: 2724a 706599i bk8: 2500a 709159i bk9: 2500a 705991i bk10: 2524a 706677i bk11: 2540a 707070i bk12: 2693a 707742i bk13: 2689a 704338i bk14: 2600a 709641i bk15: 2584a 709846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535146
Row_Buffer_Locality_read = 0.546635
Row_Buffer_Locality_write = 0.298889
Bank_Level_Parallism = 2.149672
Bank_Level_Parallism_Col = 1.802688
Bank_Level_Parallism_Ready = 1.439670
write_to_read_ratio_blp_rw_average = 0.088710
GrpLevelPara = 1.411496 

BW Util details:
bwutil = 0.067781 
total_CMD = 750500 
util_bw = 50870 
Wasted_Col = 174797 
Wasted_Row = 108383 
Idle = 416450 

BW Util Bottlenecks: 
RCDc_limit = 199104 
RCDWRc_limit = 8157 
WTRc_limit = 15125 
RTWc_limit = 30808 
CCDLc_limit = 19622 
rwq = 0 
CCDLc_limit_alone = 15831 
WTRc_limit_alone = 13248 
RTWc_limit_alone = 28894 

Commands details: 
total_CMD = 750500 
n_nop = 663732 
Read = 42586 
Write = 0 
L2_Alloc = 0 
L2_WB = 8284 
n_act = 20759 
n_pre = 20743 
n_ref = 0 
n_req = 44657 
total_req = 50870 

Dual Bus Interface Util: 
issued_total_row = 41502 
issued_total_col = 50870 
Row_Bus_Util =  0.055299 
CoL_Bus_Util = 0.067781 
Either_Row_CoL_Bus_Util = 0.115614 
Issued_on_Two_Bus_Simul_Util = 0.007467 
issued_two_Eff = 0.064586 
queue_avg = 1.027539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=662263 n_act=21509 n_pre=21493 n_ref_event=0 n_req=44707 n_rd=42629 n_rd_L2_A=0 n_write=0 n_wr_bk=8312 bw_util=0.06788
n_activity=461297 dram_eff=0.1104
bk0: 2700a 710067i bk1: 2712a 710444i bk2: 2735a 710188i bk3: 2776a 707736i bk4: 2820a 709172i bk5: 2793a 707197i bk6: 2777a 705880i bk7: 2732a 705683i bk8: 2512a 706931i bk9: 2512a 704321i bk10: 2534a 706873i bk11: 2548a 707747i bk12: 2674a 707692i bk13: 2641a 705555i bk14: 2595a 708221i bk15: 2568a 711501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518890
Row_Buffer_Locality_read = 0.533815
Row_Buffer_Locality_write = 0.212705
Bank_Level_Parallism = 2.151778
Bank_Level_Parallism_Col = 1.753781
Bank_Level_Parallism_Ready = 1.360731
write_to_read_ratio_blp_rw_average = 0.093546
GrpLevelPara = 1.418167 

BW Util details:
bwutil = 0.067876 
total_CMD = 750500 
util_bw = 50941 
Wasted_Col = 179575 
Wasted_Row = 107576 
Idle = 412408 

BW Util Bottlenecks: 
RCDc_limit = 205638 
RCDWRc_limit = 9302 
WTRc_limit = 15386 
RTWc_limit = 34655 
CCDLc_limit = 19924 
rwq = 0 
CCDLc_limit_alone = 16080 
WTRc_limit_alone = 13607 
RTWc_limit_alone = 32590 

Commands details: 
total_CMD = 750500 
n_nop = 662263 
Read = 42629 
Write = 0 
L2_Alloc = 0 
L2_WB = 8312 
n_act = 21509 
n_pre = 21493 
n_ref = 0 
n_req = 44707 
total_req = 50941 

Dual Bus Interface Util: 
issued_total_row = 43002 
issued_total_col = 50941 
Row_Bus_Util =  0.057298 
CoL_Bus_Util = 0.067876 
Either_Row_CoL_Bus_Util = 0.117571 
Issued_on_Two_Bus_Simul_Util = 0.007603 
issued_two_Eff = 0.064667 
queue_avg = 0.823015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.823015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=662867 n_act=21317 n_pre=21301 n_ref_event=0 n_req=44385 n_rd=42337 n_rd_L2_A=0 n_write=0 n_wr_bk=8189 bw_util=0.06732
n_activity=463294 dram_eff=0.1091
bk0: 2708a 710226i bk1: 2688a 711509i bk2: 2688a 710943i bk3: 2756a 709195i bk4: 2836a 706403i bk5: 2776a 709348i bk6: 2748a 704867i bk7: 2736a 706880i bk8: 2496a 709386i bk9: 2492a 707909i bk10: 2504a 708967i bk11: 2524a 707464i bk12: 2611a 708700i bk13: 2609a 706098i bk14: 2580a 709488i bk15: 2585a 709582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519725
Row_Buffer_Locality_read = 0.533788
Row_Buffer_Locality_write = 0.229004
Bank_Level_Parallism = 2.108642
Bank_Level_Parallism_Col = 1.723780
Bank_Level_Parallism_Ready = 1.335273
write_to_read_ratio_blp_rw_average = 0.093467
GrpLevelPara = 1.401632 

BW Util details:
bwutil = 0.067323 
total_CMD = 750500 
util_bw = 50526 
Wasted_Col = 179794 
Wasted_Row = 108960 
Idle = 411220 

BW Util Bottlenecks: 
RCDc_limit = 204581 
RCDWRc_limit = 9361 
WTRc_limit = 15406 
RTWc_limit = 32943 
CCDLc_limit = 20100 
rwq = 0 
CCDLc_limit_alone = 16207 
WTRc_limit_alone = 13511 
RTWc_limit_alone = 30945 

Commands details: 
total_CMD = 750500 
n_nop = 662867 
Read = 42337 
Write = 0 
L2_Alloc = 0 
L2_WB = 8189 
n_act = 21317 
n_pre = 21301 
n_ref = 0 
n_req = 44385 
total_req = 50526 

Dual Bus Interface Util: 
issued_total_row = 42618 
issued_total_col = 50526 
Row_Bus_Util =  0.056786 
CoL_Bus_Util = 0.067323 
Either_Row_CoL_Bus_Util = 0.116766 
Issued_on_Two_Bus_Simul_Util = 0.007343 
issued_two_Eff = 0.062887 
queue_avg = 0.817332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.817332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664066 n_act=20672 n_pre=20656 n_ref_event=0 n_req=44591 n_rd=42519 n_rd_L2_A=0 n_write=0 n_wr_bk=8282 bw_util=0.06769
n_activity=454260 dram_eff=0.1118
bk0: 2716a 709271i bk1: 2684a 711899i bk2: 2720a 712040i bk3: 2730a 709897i bk4: 2824a 709383i bk5: 2808a 708002i bk6: 2764a 705775i bk7: 2724a 706017i bk8: 2513a 707147i bk9: 2520a 707126i bk10: 2516a 706410i bk11: 2522a 707400i bk12: 2678a 708300i bk13: 2629a 704432i bk14: 2580a 710598i bk15: 2591a 709164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536409
Row_Buffer_Locality_read = 0.549566
Row_Buffer_Locality_write = 0.266409
Bank_Level_Parallism = 2.177266
Bank_Level_Parallism_Col = 1.823808
Bank_Level_Parallism_Ready = 1.454794
write_to_read_ratio_blp_rw_average = 0.091954
GrpLevelPara = 1.418607 

BW Util details:
bwutil = 0.067690 
total_CMD = 750500 
util_bw = 50801 
Wasted_Col = 173174 
Wasted_Row = 106591 
Idle = 419934 

BW Util Bottlenecks: 
RCDc_limit = 197552 
RCDWRc_limit = 8337 
WTRc_limit = 15148 
RTWc_limit = 34615 
CCDLc_limit = 19998 
rwq = 0 
CCDLc_limit_alone = 15874 
WTRc_limit_alone = 13303 
RTWc_limit_alone = 32336 

Commands details: 
total_CMD = 750500 
n_nop = 664066 
Read = 42519 
Write = 0 
L2_Alloc = 0 
L2_WB = 8282 
n_act = 20672 
n_pre = 20656 
n_ref = 0 
n_req = 44591 
total_req = 50801 

Dual Bus Interface Util: 
issued_total_row = 41328 
issued_total_col = 50801 
Row_Bus_Util =  0.055067 
CoL_Bus_Util = 0.067690 
Either_Row_CoL_Bus_Util = 0.115169 
Issued_on_Two_Bus_Simul_Util = 0.007588 
issued_two_Eff = 0.065888 
queue_avg = 1.088881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663537 n_act=20838 n_pre=20822 n_ref_event=0 n_req=44705 n_rd=42634 n_rd_L2_A=0 n_write=0 n_wr_bk=8284 bw_util=0.06785
n_activity=455706 dram_eff=0.1117
bk0: 2669a 713672i bk1: 2690a 711934i bk2: 2697a 709667i bk3: 2740a 708294i bk4: 2843a 707618i bk5: 2860a 709576i bk6: 2740a 708475i bk7: 2748a 706798i bk8: 2496a 707729i bk9: 2496a 708657i bk10: 2560a 708280i bk11: 2572a 707916i bk12: 2693a 704127i bk13: 2669a 708066i bk14: 2580a 710417i bk15: 2581a 710075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533878
Row_Buffer_Locality_read = 0.548084
Row_Buffer_Locality_write = 0.241429
Bank_Level_Parallism = 2.139162
Bank_Level_Parallism_Col = 1.762087
Bank_Level_Parallism_Ready = 1.372540
write_to_read_ratio_blp_rw_average = 0.093377
GrpLevelPara = 1.408804 

BW Util details:
bwutil = 0.067845 
total_CMD = 750500 
util_bw = 50918 
Wasted_Col = 175156 
Wasted_Row = 106488 
Idle = 417938 

BW Util Bottlenecks: 
RCDc_limit = 198619 
RCDWRc_limit = 9149 
WTRc_limit = 16128 
RTWc_limit = 33087 
CCDLc_limit = 20428 
rwq = 0 
CCDLc_limit_alone = 16539 
WTRc_limit_alone = 14282 
RTWc_limit_alone = 31044 

Commands details: 
total_CMD = 750500 
n_nop = 663537 
Read = 42634 
Write = 0 
L2_Alloc = 0 
L2_WB = 8284 
n_act = 20838 
n_pre = 20822 
n_ref = 0 
n_req = 44705 
total_req = 50918 

Dual Bus Interface Util: 
issued_total_row = 41660 
issued_total_col = 50918 
Row_Bus_Util =  0.055510 
CoL_Bus_Util = 0.067845 
Either_Row_CoL_Bus_Util = 0.115873 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.064568 
queue_avg = 0.930545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.930545
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663427 n_act=21052 n_pre=21036 n_ref_event=0 n_req=44527 n_rd=42482 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.0675
n_activity=457612 dram_eff=0.1107
bk0: 2700a 712191i bk1: 2672a 712259i bk2: 2740a 707705i bk3: 2712a 710326i bk4: 2848a 706768i bk5: 2837a 706292i bk6: 2712a 707368i bk7: 2724a 704532i bk8: 2496a 707222i bk9: 2480a 708462i bk10: 2544a 706190i bk11: 2516a 708805i bk12: 2671a 707000i bk13: 2671a 706937i bk14: 2583a 710572i bk15: 2576a 707631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527208
Row_Buffer_Locality_read = 0.541453
Row_Buffer_Locality_write = 0.231296
Bank_Level_Parallism = 2.162975
Bank_Level_Parallism_Col = 1.793018
Bank_Level_Parallism_Ready = 1.387490
write_to_read_ratio_blp_rw_average = 0.091248
GrpLevelPara = 1.424546 

BW Util details:
bwutil = 0.067504 
total_CMD = 750500 
util_bw = 50662 
Wasted_Col = 175695 
Wasted_Row = 107566 
Idle = 416577 

BW Util Bottlenecks: 
RCDc_limit = 201296 
RCDWRc_limit = 8935 
WTRc_limit = 14414 
RTWc_limit = 36803 
CCDLc_limit = 20018 
rwq = 0 
CCDLc_limit_alone = 15983 
WTRc_limit_alone = 12705 
RTWc_limit_alone = 34477 

Commands details: 
total_CMD = 750500 
n_nop = 663427 
Read = 42482 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 21052 
n_pre = 21036 
n_ref = 0 
n_req = 44527 
total_req = 50662 

Dual Bus Interface Util: 
issued_total_row = 42088 
issued_total_col = 50662 
Row_Bus_Util =  0.056080 
CoL_Bus_Util = 0.067504 
Either_Row_CoL_Bus_Util = 0.116020 
Issued_on_Two_Bus_Simul_Util = 0.007564 
issued_two_Eff = 0.065198 
queue_avg = 0.932176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932176
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663994 n_act=20805 n_pre=20789 n_ref_event=0 n_req=44589 n_rd=42502 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.06775
n_activity=457823 dram_eff=0.1111
bk0: 2704a 709784i bk1: 2692a 711764i bk2: 2748a 707427i bk3: 2760a 707899i bk4: 2852a 703650i bk5: 2824a 709602i bk6: 2748a 707927i bk7: 2744a 707161i bk8: 2496a 708827i bk9: 2500a 710818i bk10: 2492a 708790i bk11: 2523a 707221i bk12: 2640a 707554i bk13: 2623a 708139i bk14: 2588a 709446i bk15: 2568a 713228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533405
Row_Buffer_Locality_read = 0.548327
Row_Buffer_Locality_write = 0.229516
Bank_Level_Parallism = 2.154927
Bank_Level_Parallism_Col = 1.788057
Bank_Level_Parallism_Ready = 1.376342
write_to_read_ratio_blp_rw_average = 0.096148
GrpLevelPara = 1.422811 

BW Util details:
bwutil = 0.067755 
total_CMD = 750500 
util_bw = 50850 
Wasted_Col = 173301 
Wasted_Row = 106882 
Idle = 419467 

BW Util Bottlenecks: 
RCDc_limit = 196834 
RCDWRc_limit = 9149 
WTRc_limit = 15728 
RTWc_limit = 35129 
CCDLc_limit = 20284 
rwq = 0 
CCDLc_limit_alone = 16288 
WTRc_limit_alone = 13868 
RTWc_limit_alone = 32993 

Commands details: 
total_CMD = 750500 
n_nop = 663994 
Read = 42502 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 20805 
n_pre = 20789 
n_ref = 0 
n_req = 44589 
total_req = 50850 

Dual Bus Interface Util: 
issued_total_row = 41594 
issued_total_col = 50850 
Row_Bus_Util =  0.055422 
CoL_Bus_Util = 0.067755 
Either_Row_CoL_Bus_Util = 0.115264 
Issued_on_Two_Bus_Simul_Util = 0.007912 
issued_two_Eff = 0.068643 
queue_avg = 0.885183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.885183
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664161 n_act=20623 n_pre=20607 n_ref_event=0 n_req=44566 n_rd=42496 n_rd_L2_A=0 n_write=0 n_wr_bk=8277 bw_util=0.06765
n_activity=453133 dram_eff=0.112
bk0: 2699a 712424i bk1: 2684a 710575i bk2: 2728a 711232i bk3: 2739a 710439i bk4: 2828a 709729i bk5: 2812a 708588i bk6: 2748a 711360i bk7: 2749a 703481i bk8: 2514a 707063i bk9: 2517a 707557i bk10: 2511a 708943i bk11: 2497a 708445i bk12: 2647a 707931i bk13: 2663a 704914i bk14: 2568a 709728i bk15: 2592a 711192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537248
Row_Buffer_Locality_read = 0.551299
Row_Buffer_Locality_write = 0.248792
Bank_Level_Parallism = 2.158498
Bank_Level_Parallism_Col = 1.791856
Bank_Level_Parallism_Ready = 1.396727
write_to_read_ratio_blp_rw_average = 0.094910
GrpLevelPara = 1.418595 

BW Util details:
bwutil = 0.067652 
total_CMD = 750500 
util_bw = 50773 
Wasted_Col = 172508 
Wasted_Row = 105172 
Idle = 422047 

BW Util Bottlenecks: 
RCDc_limit = 196309 
RCDWRc_limit = 8843 
WTRc_limit = 15314 
RTWc_limit = 33835 
CCDLc_limit = 19975 
rwq = 0 
CCDLc_limit_alone = 15951 
WTRc_limit_alone = 13506 
RTWc_limit_alone = 31619 

Commands details: 
total_CMD = 750500 
n_nop = 664161 
Read = 42496 
Write = 0 
L2_Alloc = 0 
L2_WB = 8277 
n_act = 20623 
n_pre = 20607 
n_ref = 0 
n_req = 44566 
total_req = 50773 

Dual Bus Interface Util: 
issued_total_row = 41230 
issued_total_col = 50773 
Row_Bus_Util =  0.054937 
CoL_Bus_Util = 0.067652 
Either_Row_CoL_Bus_Util = 0.115042 
Issued_on_Two_Bus_Simul_Util = 0.007547 
issued_two_Eff = 0.065602 
queue_avg = 0.961041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663616 n_act=20817 n_pre=20801 n_ref_event=0 n_req=44836 n_rd=42745 n_rd_L2_A=0 n_write=0 n_wr_bk=8361 bw_util=0.0681
n_activity=458146 dram_eff=0.1115
bk0: 2684a 710226i bk1: 2736a 709091i bk2: 2720a 708144i bk3: 2736a 710500i bk4: 2840a 707189i bk5: 2867a 707157i bk6: 2733a 708055i bk7: 2768a 705207i bk8: 2504a 708951i bk9: 2504a 707392i bk10: 2540a 706731i bk11: 2572a 707112i bk12: 2678a 706857i bk13: 2677a 708009i bk14: 2594a 710270i bk15: 2592a 709466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535708
Row_Buffer_Locality_read = 0.547854
Row_Buffer_Locality_write = 0.287422
Bank_Level_Parallism = 2.173386
Bank_Level_Parallism_Col = 1.816865
Bank_Level_Parallism_Ready = 1.452980
write_to_read_ratio_blp_rw_average = 0.087968
GrpLevelPara = 1.414758 

BW Util details:
bwutil = 0.068096 
total_CMD = 750500 
util_bw = 51106 
Wasted_Col = 173985 
Wasted_Row = 107330 
Idle = 418079 

BW Util Bottlenecks: 
RCDc_limit = 198817 
RCDWRc_limit = 8079 
WTRc_limit = 14718 
RTWc_limit = 32439 
CCDLc_limit = 19838 
rwq = 0 
CCDLc_limit_alone = 15967 
WTRc_limit_alone = 13030 
RTWc_limit_alone = 30256 

Commands details: 
total_CMD = 750500 
n_nop = 663616 
Read = 42745 
Write = 0 
L2_Alloc = 0 
L2_WB = 8361 
n_act = 20817 
n_pre = 20801 
n_ref = 0 
n_req = 44836 
total_req = 51106 

Dual Bus Interface Util: 
issued_total_row = 41618 
issued_total_col = 51106 
Row_Bus_Util =  0.055454 
CoL_Bus_Util = 0.068096 
Either_Row_CoL_Bus_Util = 0.115768 
Issued_on_Two_Bus_Simul_Util = 0.007781 
issued_two_Eff = 0.067216 
queue_avg = 1.070894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663893 n_act=20756 n_pre=20740 n_ref_event=0 n_req=44713 n_rd=42635 n_rd_L2_A=0 n_write=0 n_wr_bk=8306 bw_util=0.06788
n_activity=456494 dram_eff=0.1116
bk0: 2655a 713236i bk1: 2688a 713126i bk2: 2724a 709688i bk3: 2778a 710170i bk4: 2847a 707235i bk5: 2869a 706696i bk6: 2728a 704228i bk7: 2736a 706963i bk8: 2488a 708179i bk9: 2490a 705276i bk10: 2540a 707130i bk11: 2552a 707672i bk12: 2681a 707388i bk13: 2674a 708082i bk14: 2592a 708337i bk15: 2593a 711084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535795
Row_Buffer_Locality_read = 0.549173
Row_Buffer_Locality_write = 0.261309
Bank_Level_Parallism = 2.173621
Bank_Level_Parallism_Col = 1.810047
Bank_Level_Parallism_Ready = 1.450894
write_to_read_ratio_blp_rw_average = 0.088937
GrpLevelPara = 1.421872 

BW Util details:
bwutil = 0.067876 
total_CMD = 750500 
util_bw = 50941 
Wasted_Col = 173362 
Wasted_Row = 106124 
Idle = 420073 

BW Util Bottlenecks: 
RCDc_limit = 198084 
RCDWRc_limit = 8472 
WTRc_limit = 14827 
RTWc_limit = 32917 
CCDLc_limit = 19588 
rwq = 0 
CCDLc_limit_alone = 15781 
WTRc_limit_alone = 13034 
RTWc_limit_alone = 30903 

Commands details: 
total_CMD = 750500 
n_nop = 663893 
Read = 42635 
Write = 0 
L2_Alloc = 0 
L2_WB = 8306 
n_act = 20756 
n_pre = 20740 
n_ref = 0 
n_req = 44713 
total_req = 50941 

Dual Bus Interface Util: 
issued_total_row = 41496 
issued_total_col = 50941 
Row_Bus_Util =  0.055291 
CoL_Bus_Util = 0.067876 
Either_Row_CoL_Bus_Util = 0.115399 
Issued_on_Two_Bus_Simul_Util = 0.007768 
issued_two_Eff = 0.067316 
queue_avg = 1.038858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03886
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663383 n_act=21156 n_pre=21140 n_ref_event=0 n_req=44385 n_rd=42341 n_rd_L2_A=0 n_write=0 n_wr_bk=8176 bw_util=0.06731
n_activity=460906 dram_eff=0.1096
bk0: 2656a 713511i bk1: 2666a 711571i bk2: 2716a 708612i bk3: 2733a 710667i bk4: 2848a 706773i bk5: 2804a 708759i bk6: 2768a 705516i bk7: 2712a 707408i bk8: 2496a 709764i bk9: 2492a 707173i bk10: 2516a 706967i bk11: 2532a 705757i bk12: 2658a 705128i bk13: 2600a 705447i bk14: 2568a 710448i bk15: 2576a 710004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523353
Row_Buffer_Locality_read = 0.536619
Row_Buffer_Locality_write = 0.248532
Bank_Level_Parallism = 2.133701
Bank_Level_Parallism_Col = 1.757939
Bank_Level_Parallism_Ready = 1.362155
write_to_read_ratio_blp_rw_average = 0.091278
GrpLevelPara = 1.406407 

BW Util details:
bwutil = 0.067311 
total_CMD = 750500 
util_bw = 50517 
Wasted_Col = 177988 
Wasted_Row = 108412 
Idle = 413583 

BW Util Bottlenecks: 
RCDc_limit = 203005 
RCDWRc_limit = 8795 
WTRc_limit = 15316 
RTWc_limit = 33789 
CCDLc_limit = 20055 
rwq = 0 
CCDLc_limit_alone = 16043 
WTRc_limit_alone = 13379 
RTWc_limit_alone = 31714 

Commands details: 
total_CMD = 750500 
n_nop = 663383 
Read = 42341 
Write = 0 
L2_Alloc = 0 
L2_WB = 8176 
n_act = 21156 
n_pre = 21140 
n_ref = 0 
n_req = 44385 
total_req = 50517 

Dual Bus Interface Util: 
issued_total_row = 42296 
issued_total_col = 50517 
Row_Bus_Util =  0.056357 
CoL_Bus_Util = 0.067311 
Either_Row_CoL_Bus_Util = 0.116079 
Issued_on_Two_Bus_Simul_Util = 0.007590 
issued_two_Eff = 0.065383 
queue_avg = 0.876777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876777
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663880 n_act=20745 n_pre=20729 n_ref_event=0 n_req=44696 n_rd=42609 n_rd_L2_A=0 n_write=0 n_wr_bk=8342 bw_util=0.06789
n_activity=456083 dram_eff=0.1117
bk0: 2691a 713246i bk1: 2692a 713466i bk2: 2704a 709176i bk3: 2777a 708511i bk4: 2829a 708653i bk5: 2858a 707204i bk6: 2721a 707518i bk7: 2765a 704378i bk8: 2513a 705871i bk9: 2516a 706926i bk10: 2519a 706509i bk11: 2561a 705173i bk12: 2632a 706861i bk13: 2665a 708447i bk14: 2589a 709328i bk15: 2577a 709377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535865
Row_Buffer_Locality_read = 0.547091
Row_Buffer_Locality_write = 0.306660
Bank_Level_Parallism = 2.188673
Bank_Level_Parallism_Col = 1.831077
Bank_Level_Parallism_Ready = 1.481325
write_to_read_ratio_blp_rw_average = 0.087160
GrpLevelPara = 1.422424 

BW Util details:
bwutil = 0.067889 
total_CMD = 750500 
util_bw = 50951 
Wasted_Col = 172801 
Wasted_Row = 106152 
Idle = 420596 

BW Util Bottlenecks: 
RCDc_limit = 198450 
RCDWRc_limit = 7973 
WTRc_limit = 14938 
RTWc_limit = 32861 
CCDLc_limit = 19467 
rwq = 0 
CCDLc_limit_alone = 15552 
WTRc_limit_alone = 13058 
RTWc_limit_alone = 30826 

Commands details: 
total_CMD = 750500 
n_nop = 663880 
Read = 42609 
Write = 0 
L2_Alloc = 0 
L2_WB = 8342 
n_act = 20745 
n_pre = 20729 
n_ref = 0 
n_req = 44696 
total_req = 50951 

Dual Bus Interface Util: 
issued_total_row = 41474 
issued_total_col = 50951 
Row_Bus_Util =  0.055262 
CoL_Bus_Util = 0.067889 
Either_Row_CoL_Bus_Util = 0.115416 
Issued_on_Two_Bus_Simul_Util = 0.007735 
issued_two_Eff = 0.067017 
queue_avg = 1.130388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13039
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663716 n_act=20841 n_pre=20825 n_ref_event=0 n_req=44724 n_rd=42651 n_rd_L2_A=0 n_write=0 n_wr_bk=8289 bw_util=0.06787
n_activity=455356 dram_eff=0.1119
bk0: 2720a 709760i bk1: 2704a 710809i bk2: 2692a 710105i bk3: 2756a 708523i bk4: 2824a 707924i bk5: 2828a 705740i bk6: 2720a 709470i bk7: 2744a 706900i bk8: 2508a 708184i bk9: 2532a 708122i bk10: 2545a 706342i bk11: 2552a 708261i bk12: 2688a 705746i bk13: 2689a 705348i bk14: 2573a 711077i bk15: 2576a 709029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534009
Row_Buffer_Locality_read = 0.547279
Row_Buffer_Locality_write = 0.260974
Bank_Level_Parallism = 2.188041
Bank_Level_Parallism_Col = 1.823951
Bank_Level_Parallism_Ready = 1.423891
write_to_read_ratio_blp_rw_average = 0.089267
GrpLevelPara = 1.429286 

BW Util details:
bwutil = 0.067875 
total_CMD = 750500 
util_bw = 50940 
Wasted_Col = 172679 
Wasted_Row = 106075 
Idle = 420806 

BW Util Bottlenecks: 
RCDc_limit = 198520 
RCDWRc_limit = 8448 
WTRc_limit = 13487 
RTWc_limit = 35815 
CCDLc_limit = 19829 
rwq = 0 
CCDLc_limit_alone = 15871 
WTRc_limit_alone = 11794 
RTWc_limit_alone = 33550 

Commands details: 
total_CMD = 750500 
n_nop = 663716 
Read = 42651 
Write = 0 
L2_Alloc = 0 
L2_WB = 8289 
n_act = 20841 
n_pre = 20825 
n_ref = 0 
n_req = 44724 
total_req = 50940 

Dual Bus Interface Util: 
issued_total_row = 41666 
issued_total_col = 50940 
Row_Bus_Util =  0.055518 
CoL_Bus_Util = 0.067875 
Either_Row_CoL_Bus_Util = 0.115635 
Issued_on_Two_Bus_Simul_Util = 0.007757 
issued_two_Eff = 0.067086 
queue_avg = 1.015479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01548
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=662548 n_act=21355 n_pre=21339 n_ref_event=0 n_req=44689 n_rd=42613 n_rd_L2_A=0 n_write=0 n_wr_bk=8304 bw_util=0.06784
n_activity=460904 dram_eff=0.1105
bk0: 2700a 712311i bk1: 2696a 710189i bk2: 2748a 707456i bk3: 2741a 708794i bk4: 2846a 708451i bk5: 2848a 707384i bk6: 2724a 707968i bk7: 2740a 707910i bk8: 2504a 704510i bk9: 2485a 705773i bk10: 2536a 706599i bk11: 2540a 706759i bk12: 2691a 708446i bk13: 2687a 705612i bk14: 2576a 710092i bk15: 2551a 709642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522142
Row_Buffer_Locality_read = 0.536339
Row_Buffer_Locality_write = 0.230732
Bank_Level_Parallism = 2.150421
Bank_Level_Parallism_Col = 1.766544
Bank_Level_Parallism_Ready = 1.357012
write_to_read_ratio_blp_rw_average = 0.092525
GrpLevelPara = 1.420104 

BW Util details:
bwutil = 0.067844 
total_CMD = 750500 
util_bw = 50917 
Wasted_Col = 178147 
Wasted_Row = 107983 
Idle = 413453 

BW Util Bottlenecks: 
RCDc_limit = 204210 
RCDWRc_limit = 9000 
WTRc_limit = 15101 
RTWc_limit = 35199 
CCDLc_limit = 19935 
rwq = 0 
CCDLc_limit_alone = 16039 
WTRc_limit_alone = 13404 
RTWc_limit_alone = 33000 

Commands details: 
total_CMD = 750500 
n_nop = 662548 
Read = 42613 
Write = 0 
L2_Alloc = 0 
L2_WB = 8304 
n_act = 21355 
n_pre = 21339 
n_ref = 0 
n_req = 44689 
total_req = 50917 

Dual Bus Interface Util: 
issued_total_row = 42694 
issued_total_col = 50917 
Row_Bus_Util =  0.056887 
CoL_Bus_Util = 0.067844 
Either_Row_CoL_Bus_Util = 0.117191 
Issued_on_Two_Bus_Simul_Util = 0.007540 
issued_two_Eff = 0.064342 
queue_avg = 0.886693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.886693
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663230 n_act=21043 n_pre=21027 n_ref_event=0 n_req=44538 n_rd=42468 n_rd_L2_A=0 n_write=0 n_wr_bk=8280 bw_util=0.06762
n_activity=457492 dram_eff=0.1109
bk0: 2656a 713367i bk1: 2700a 711874i bk2: 2776a 709176i bk3: 2756a 709605i bk4: 2832a 708432i bk5: 2832a 709321i bk6: 2736a 708095i bk7: 2736a 707922i bk8: 2488a 706259i bk9: 2484a 705492i bk10: 2528a 707583i bk11: 2524a 706539i bk12: 2627a 705099i bk13: 2638a 706095i bk14: 2603a 708610i bk15: 2552a 707952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527527
Row_Buffer_Locality_read = 0.539983
Row_Buffer_Locality_write = 0.271981
Bank_Level_Parallism = 2.160223
Bank_Level_Parallism_Col = 1.791491
Bank_Level_Parallism_Ready = 1.403819
write_to_read_ratio_blp_rw_average = 0.091516
GrpLevelPara = 1.418607 

BW Util details:
bwutil = 0.067619 
total_CMD = 750500 
util_bw = 50748 
Wasted_Col = 176067 
Wasted_Row = 107001 
Idle = 416684 

BW Util Bottlenecks: 
RCDc_limit = 201583 
RCDWRc_limit = 8837 
WTRc_limit = 15086 
RTWc_limit = 34475 
CCDLc_limit = 20210 
rwq = 0 
CCDLc_limit_alone = 16151 
WTRc_limit_alone = 13156 
RTWc_limit_alone = 32346 

Commands details: 
total_CMD = 750500 
n_nop = 663230 
Read = 42468 
Write = 0 
L2_Alloc = 0 
L2_WB = 8280 
n_act = 21043 
n_pre = 21027 
n_ref = 0 
n_req = 44538 
total_req = 50748 

Dual Bus Interface Util: 
issued_total_row = 42070 
issued_total_col = 50748 
Row_Bus_Util =  0.056056 
CoL_Bus_Util = 0.067619 
Either_Row_CoL_Bus_Util = 0.116282 
Issued_on_Two_Bus_Simul_Util = 0.007392 
issued_two_Eff = 0.063573 
queue_avg = 0.946697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.946697
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664638 n_act=20506 n_pre=20490 n_ref_event=0 n_req=44446 n_rd=42407 n_rd_L2_A=0 n_write=0 n_wr_bk=8153 bw_util=0.06737
n_activity=452583 dram_eff=0.1117
bk0: 2684a 713866i bk1: 2708a 709799i bk2: 2684a 712449i bk3: 2760a 710822i bk4: 2831a 707773i bk5: 2832a 707084i bk6: 2724a 708764i bk7: 2711a 708831i bk8: 2515a 707579i bk9: 2522a 706829i bk10: 2521a 707000i bk11: 2528a 706911i bk12: 2656a 704976i bk13: 2631a 707576i bk14: 2544a 710765i bk15: 2556a 711183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538631
Row_Buffer_Locality_read = 0.551206
Row_Buffer_Locality_write = 0.277097
Bank_Level_Parallism = 2.177025
Bank_Level_Parallism_Col = 1.815249
Bank_Level_Parallism_Ready = 1.434909
write_to_read_ratio_blp_rw_average = 0.090744
GrpLevelPara = 1.423199 

BW Util details:
bwutil = 0.067368 
total_CMD = 750500 
util_bw = 50560 
Wasted_Col = 171316 
Wasted_Row = 104367 
Idle = 424257 

BW Util Bottlenecks: 
RCDc_limit = 195873 
RCDWRc_limit = 8361 
WTRc_limit = 15231 
RTWc_limit = 33713 
CCDLc_limit = 19918 
rwq = 0 
CCDLc_limit_alone = 15833 
WTRc_limit_alone = 13263 
RTWc_limit_alone = 31596 

Commands details: 
total_CMD = 750500 
n_nop = 664638 
Read = 42407 
Write = 0 
L2_Alloc = 0 
L2_WB = 8153 
n_act = 20506 
n_pre = 20490 
n_ref = 0 
n_req = 44446 
total_req = 50560 

Dual Bus Interface Util: 
issued_total_row = 40996 
issued_total_col = 50560 
Row_Bus_Util =  0.054625 
CoL_Bus_Util = 0.067368 
Either_Row_CoL_Bus_Util = 0.114406 
Issued_on_Two_Bus_Simul_Util = 0.007587 
issued_two_Eff = 0.066316 
queue_avg = 1.017137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01714
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663682 n_act=20931 n_pre=20915 n_ref_event=0 n_req=44488 n_rd=42443 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.06745
n_activity=457475 dram_eff=0.1107
bk0: 2707a 710267i bk1: 2712a 710434i bk2: 2724a 710629i bk3: 2708a 712215i bk4: 2796a 708942i bk5: 2832a 707060i bk6: 2744a 706741i bk7: 2697a 710343i bk8: 2488a 707015i bk9: 2496a 707641i bk10: 2504a 708177i bk11: 2532a 708040i bk12: 2672a 706950i bk13: 2690a 706593i bk14: 2585a 711440i bk15: 2556a 709264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529514
Row_Buffer_Locality_read = 0.543388
Row_Buffer_Locality_write = 0.241565
Bank_Level_Parallism = 2.139247
Bank_Level_Parallism_Col = 1.760734
Bank_Level_Parallism_Ready = 1.375363
write_to_read_ratio_blp_rw_average = 0.090475
GrpLevelPara = 1.409563 

BW Util details:
bwutil = 0.067452 
total_CMD = 750500 
util_bw = 50623 
Wasted_Col = 174649 
Wasted_Row = 106965 
Idle = 418263 

BW Util Bottlenecks: 
RCDc_limit = 199948 
RCDWRc_limit = 8812 
WTRc_limit = 14898 
RTWc_limit = 32256 
CCDLc_limit = 19781 
rwq = 0 
CCDLc_limit_alone = 15969 
WTRc_limit_alone = 13011 
RTWc_limit_alone = 30331 

Commands details: 
total_CMD = 750500 
n_nop = 663682 
Read = 42443 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 20931 
n_pre = 20915 
n_ref = 0 
n_req = 44488 
total_req = 50623 

Dual Bus Interface Util: 
issued_total_row = 41846 
issued_total_col = 50623 
Row_Bus_Util =  0.055757 
CoL_Bus_Util = 0.067452 
Either_Row_CoL_Bus_Util = 0.115680 
Issued_on_Two_Bus_Simul_Util = 0.007530 
issued_two_Eff = 0.065090 
queue_avg = 0.853598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.853598
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663013 n_act=21235 n_pre=21219 n_ref_event=0 n_req=44517 n_rd=42468 n_rd_L2_A=0 n_write=0 n_wr_bk=8196 bw_util=0.06751
n_activity=458393 dram_eff=0.1105
bk0: 2708a 709181i bk1: 2676a 710807i bk2: 2724a 712687i bk3: 2712a 711014i bk4: 2828a 705875i bk5: 2816a 706721i bk6: 2740a 707557i bk7: 2720a 705286i bk8: 2504a 707003i bk9: 2468a 710404i bk10: 2536a 707861i bk11: 2556a 707827i bk12: 2669a 703772i bk13: 2665a 708378i bk14: 2594a 708021i bk15: 2552a 709914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522991
Row_Buffer_Locality_read = 0.537252
Row_Buffer_Locality_write = 0.227428
Bank_Level_Parallism = 2.157406
Bank_Level_Parallism_Col = 1.763734
Bank_Level_Parallism_Ready = 1.372868
write_to_read_ratio_blp_rw_average = 0.090263
GrpLevelPara = 1.417575 

BW Util details:
bwutil = 0.067507 
total_CMD = 750500 
util_bw = 50664 
Wasted_Col = 176405 
Wasted_Row = 106762 
Idle = 416669 

BW Util Bottlenecks: 
RCDc_limit = 202858 
RCDWRc_limit = 8956 
WTRc_limit = 15826 
RTWc_limit = 32995 
CCDLc_limit = 19684 
rwq = 0 
CCDLc_limit_alone = 15768 
WTRc_limit_alone = 13914 
RTWc_limit_alone = 30991 

Commands details: 
total_CMD = 750500 
n_nop = 663013 
Read = 42468 
Write = 0 
L2_Alloc = 0 
L2_WB = 8196 
n_act = 21235 
n_pre = 21219 
n_ref = 0 
n_req = 44517 
total_req = 50664 

Dual Bus Interface Util: 
issued_total_row = 42454 
issued_total_col = 50664 
Row_Bus_Util =  0.056568 
CoL_Bus_Util = 0.067507 
Either_Row_CoL_Bus_Util = 0.116572 
Issued_on_Two_Bus_Simul_Util = 0.007503 
issued_two_Eff = 0.064364 
queue_avg = 0.858044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858044
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663737 n_act=20864 n_pre=20848 n_ref_event=0 n_req=44460 n_rd=42389 n_rd_L2_A=0 n_write=0 n_wr_bk=8281 bw_util=0.06751
n_activity=457621 dram_eff=0.1107
bk0: 2660a 710894i bk1: 2684a 710708i bk2: 2721a 711539i bk3: 2768a 710360i bk4: 2844a 707211i bk5: 2844a 706967i bk6: 2756a 706951i bk7: 2676a 708687i bk8: 2496a 707080i bk9: 2504a 706630i bk10: 2536a 709582i bk11: 2520a 709302i bk12: 2600a 704636i bk13: 2643a 707170i bk14: 2581a 709650i bk15: 2556a 710650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530724
Row_Buffer_Locality_read = 0.543891
Row_Buffer_Locality_write = 0.261226
Bank_Level_Parallism = 2.139941
Bank_Level_Parallism_Col = 1.772542
Bank_Level_Parallism_Ready = 1.397119
write_to_read_ratio_blp_rw_average = 0.092648
GrpLevelPara = 1.410038 

BW Util details:
bwutil = 0.067515 
total_CMD = 750500 
util_bw = 50670 
Wasted_Col = 175510 
Wasted_Row = 107681 
Idle = 416639 

BW Util Bottlenecks: 
RCDc_limit = 199366 
RCDWRc_limit = 8926 
WTRc_limit = 15482 
RTWc_limit = 33336 
CCDLc_limit = 20214 
rwq = 0 
CCDLc_limit_alone = 16336 
WTRc_limit_alone = 13664 
RTWc_limit_alone = 31276 

Commands details: 
total_CMD = 750500 
n_nop = 663737 
Read = 42389 
Write = 0 
L2_Alloc = 0 
L2_WB = 8281 
n_act = 20864 
n_pre = 20848 
n_ref = 0 
n_req = 44460 
total_req = 50670 

Dual Bus Interface Util: 
issued_total_row = 41712 
issued_total_col = 50670 
Row_Bus_Util =  0.055579 
CoL_Bus_Util = 0.067515 
Either_Row_CoL_Bus_Util = 0.115607 
Issued_on_Two_Bus_Simul_Util = 0.007487 
issued_two_Eff = 0.064763 
queue_avg = 0.978031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978031
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664334 n_act=20539 n_pre=20523 n_ref_event=0 n_req=44598 n_rd=42519 n_rd_L2_A=0 n_write=0 n_wr_bk=8316 bw_util=0.06773
n_activity=453765 dram_eff=0.112
bk0: 2669a 710497i bk1: 2676a 710843i bk2: 2736a 711614i bk3: 2708a 710366i bk4: 2860a 708295i bk5: 2852a 707561i bk6: 2761a 707793i bk7: 2720a 706694i bk8: 2515a 707658i bk9: 2525a 706781i bk10: 2540a 707525i bk11: 2511a 706728i bk12: 2633a 708194i bk13: 2652a 707452i bk14: 2593a 709432i bk15: 2568a 709421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539464
Row_Buffer_Locality_read = 0.551918
Row_Buffer_Locality_write = 0.284752
Bank_Level_Parallism = 2.173776
Bank_Level_Parallism_Col = 1.830043
Bank_Level_Parallism_Ready = 1.487007
write_to_read_ratio_blp_rw_average = 0.088553
GrpLevelPara = 1.416445 

BW Util details:
bwutil = 0.067735 
total_CMD = 750500 
util_bw = 50835 
Wasted_Col = 172068 
Wasted_Row = 106360 
Idle = 421237 

BW Util Bottlenecks: 
RCDc_limit = 196486 
RCDWRc_limit = 8143 
WTRc_limit = 14078 
RTWc_limit = 32381 
CCDLc_limit = 18901 
rwq = 0 
CCDLc_limit_alone = 15307 
WTRc_limit_alone = 12493 
RTWc_limit_alone = 30372 

Commands details: 
total_CMD = 750500 
n_nop = 664334 
Read = 42519 
Write = 0 
L2_Alloc = 0 
L2_WB = 8316 
n_act = 20539 
n_pre = 20523 
n_ref = 0 
n_req = 44598 
total_req = 50835 

Dual Bus Interface Util: 
issued_total_row = 41062 
issued_total_col = 50835 
Row_Bus_Util =  0.054713 
CoL_Bus_Util = 0.067735 
Either_Row_CoL_Bus_Util = 0.114811 
Issued_on_Two_Bus_Simul_Util = 0.007636 
issued_two_Eff = 0.066511 
queue_avg = 1.129410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12941
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=664003 n_act=20610 n_pre=20594 n_ref_event=0 n_req=44666 n_rd=42595 n_rd_L2_A=0 n_write=0 n_wr_bk=8281 bw_util=0.06779
n_activity=459880 dram_eff=0.1106
bk0: 2660a 710754i bk1: 2696a 710677i bk2: 2752a 711627i bk3: 2752a 708857i bk4: 2800a 709331i bk5: 2848a 708102i bk6: 2756a 707333i bk7: 2717a 707784i bk8: 2496a 707201i bk9: 2504a 707522i bk10: 2580a 705884i bk11: 2536a 706605i bk12: 2672a 707536i bk13: 2687a 707804i bk14: 2595a 709216i bk15: 2544a 711353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538575
Row_Buffer_Locality_read = 0.551144
Row_Buffer_Locality_write = 0.280058
Bank_Level_Parallism = 2.153784
Bank_Level_Parallism_Col = 1.813169
Bank_Level_Parallism_Ready = 1.467057
write_to_read_ratio_blp_rw_average = 0.089273
GrpLevelPara = 1.412810 

BW Util details:
bwutil = 0.067789 
total_CMD = 750500 
util_bw = 50876 
Wasted_Col = 173416 
Wasted_Row = 107719 
Idle = 418489 

BW Util Bottlenecks: 
RCDc_limit = 197053 
RCDWRc_limit = 8300 
WTRc_limit = 14799 
RTWc_limit = 32819 
CCDLc_limit = 19386 
rwq = 0 
CCDLc_limit_alone = 15523 
WTRc_limit_alone = 13057 
RTWc_limit_alone = 30698 

Commands details: 
total_CMD = 750500 
n_nop = 664003 
Read = 42595 
Write = 0 
L2_Alloc = 0 
L2_WB = 8281 
n_act = 20610 
n_pre = 20594 
n_ref = 0 
n_req = 44666 
total_req = 50876 

Dual Bus Interface Util: 
issued_total_row = 41204 
issued_total_col = 50876 
Row_Bus_Util =  0.054902 
CoL_Bus_Util = 0.067789 
Either_Row_CoL_Bus_Util = 0.115252 
Issued_on_Two_Bus_Simul_Util = 0.007439 
issued_two_Eff = 0.064546 
queue_avg = 1.086297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0863
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663226 n_act=21046 n_pre=21030 n_ref_event=0 n_req=44719 n_rd=42638 n_rd_L2_A=0 n_write=0 n_wr_bk=8324 bw_util=0.0679
n_activity=456763 dram_eff=0.1116
bk0: 2708a 709623i bk1: 2688a 709148i bk2: 2764a 708675i bk3: 2747a 710891i bk4: 2844a 708218i bk5: 2840a 706180i bk6: 2724a 706266i bk7: 2700a 708804i bk8: 2512a 705524i bk9: 2500a 707263i bk10: 2556a 708463i bk11: 2572a 706158i bk12: 2679a 706776i bk13: 2680a 708254i bk14: 2580a 708666i bk15: 2544a 710765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529372
Row_Buffer_Locality_read = 0.543506
Row_Buffer_Locality_write = 0.239789
Bank_Level_Parallism = 2.177682
Bank_Level_Parallism_Col = 1.798540
Bank_Level_Parallism_Ready = 1.393136
write_to_read_ratio_blp_rw_average = 0.094590
GrpLevelPara = 1.428185 

BW Util details:
bwutil = 0.067904 
total_CMD = 750500 
util_bw = 50962 
Wasted_Col = 174873 
Wasted_Row = 106190 
Idle = 418475 

BW Util Bottlenecks: 
RCDc_limit = 200585 
RCDWRc_limit = 9250 
WTRc_limit = 15041 
RTWc_limit = 35790 
CCDLc_limit = 20139 
rwq = 0 
CCDLc_limit_alone = 15993 
WTRc_limit_alone = 13183 
RTWc_limit_alone = 33502 

Commands details: 
total_CMD = 750500 
n_nop = 663226 
Read = 42638 
Write = 0 
L2_Alloc = 0 
L2_WB = 8324 
n_act = 21046 
n_pre = 21030 
n_ref = 0 
n_req = 44719 
total_req = 50962 

Dual Bus Interface Util: 
issued_total_row = 42076 
issued_total_col = 50962 
Row_Bus_Util =  0.056064 
CoL_Bus_Util = 0.067904 
Either_Row_CoL_Bus_Util = 0.116288 
Issued_on_Two_Bus_Simul_Util = 0.007680 
issued_two_Eff = 0.066045 
queue_avg = 0.914472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.914472
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=750500 n_nop=663540 n_act=21018 n_pre=21002 n_ref_event=0 n_req=44288 n_rd=42248 n_rd_L2_A=0 n_write=0 n_wr_bk=8160 bw_util=0.06717
n_activity=457405 dram_eff=0.1102
bk0: 2700a 711655i bk1: 2675a 711881i bk2: 2732a 711258i bk3: 2720a 710460i bk4: 2800a 709943i bk5: 2824a 708883i bk6: 2752a 706424i bk7: 2712a 709000i bk8: 2496a 708424i bk9: 2488a 709425i bk10: 2536a 708170i bk11: 2500a 709021i bk12: 2603a 707433i bk13: 2578a 707906i bk14: 2588a 709681i bk15: 2544a 709376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525424
Row_Buffer_Locality_read = 0.540381
Row_Buffer_Locality_write = 0.215686
Bank_Level_Parallism = 2.115612
Bank_Level_Parallism_Col = 1.713588
Bank_Level_Parallism_Ready = 1.298722
write_to_read_ratio_blp_rw_average = 0.094162
GrpLevelPara = 1.401191 

BW Util details:
bwutil = 0.067166 
total_CMD = 750500 
util_bw = 50408 
Wasted_Col = 176527 
Wasted_Row = 105521 
Idle = 418044 

BW Util Bottlenecks: 
RCDc_limit = 201073 
RCDWRc_limit = 9534 
WTRc_limit = 16507 
RTWc_limit = 31401 
CCDLc_limit = 20410 
rwq = 0 
CCDLc_limit_alone = 16498 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 29501 

Commands details: 
total_CMD = 750500 
n_nop = 663540 
Read = 42248 
Write = 0 
L2_Alloc = 0 
L2_WB = 8160 
n_act = 21018 
n_pre = 21002 
n_ref = 0 
n_req = 44288 
total_req = 50408 

Dual Bus Interface Util: 
issued_total_row = 42020 
issued_total_col = 50408 
Row_Bus_Util =  0.055989 
CoL_Bus_Util = 0.067166 
Either_Row_CoL_Bus_Util = 0.115869 
Issued_on_Two_Bus_Simul_Util = 0.007286 
issued_two_Eff = 0.062879 
queue_avg = 0.730177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.730177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131161, Miss = 23620, Miss_rate = 0.180, Pending_hits = 117, Reservation_fails = 383
L2_cache_bank[1]: Access = 128025, Miss = 23670, Miss_rate = 0.185, Pending_hits = 112, Reservation_fails = 1480
L2_cache_bank[2]: Access = 133172, Miss = 23761, Miss_rate = 0.178, Pending_hits = 152, Reservation_fails = 2232
L2_cache_bank[3]: Access = 127971, Miss = 23785, Miss_rate = 0.186, Pending_hits = 140, Reservation_fails = 1986
L2_cache_bank[4]: Access = 128754, Miss = 23791, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 1487
L2_cache_bank[5]: Access = 135969, Miss = 23714, Miss_rate = 0.174, Pending_hits = 118, Reservation_fails = 246
L2_cache_bank[6]: Access = 134762, Miss = 23643, Miss_rate = 0.175, Pending_hits = 144, Reservation_fails = 1491
L2_cache_bank[7]: Access = 128182, Miss = 23674, Miss_rate = 0.185, Pending_hits = 112, Reservation_fails = 892
L2_cache_bank[8]: Access = 132000, Miss = 23775, Miss_rate = 0.180, Pending_hits = 141, Reservation_fails = 129
L2_cache_bank[9]: Access = 127550, Miss = 23700, Miss_rate = 0.186, Pending_hits = 100, Reservation_fails = 637
L2_cache_bank[10]: Access = 130854, Miss = 23694, Miss_rate = 0.181, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[11]: Access = 128465, Miss = 23828, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 1824
L2_cache_bank[12]: Access = 135820, Miss = 23710, Miss_rate = 0.175, Pending_hits = 111, Reservation_fails = 291
L2_cache_bank[13]: Access = 128610, Miss = 23624, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 698
L2_cache_bank[14]: Access = 144937, Miss = 23764, Miss_rate = 0.164, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 125286, Miss = 23750, Miss_rate = 0.190, Pending_hits = 91, Reservation_fails = 282
L2_cache_bank[16]: Access = 133490, Miss = 23699, Miss_rate = 0.178, Pending_hits = 170, Reservation_fails = 2964
L2_cache_bank[17]: Access = 135315, Miss = 23749, Miss_rate = 0.176, Pending_hits = 118, Reservation_fails = 713
L2_cache_bank[18]: Access = 132412, Miss = 23765, Miss_rate = 0.179, Pending_hits = 145, Reservation_fails = 2210
L2_cache_bank[19]: Access = 142548, Miss = 23952, Miss_rate = 0.168, Pending_hits = 163, Reservation_fails = 1175
L2_cache_bank[20]: Access = 125791, Miss = 23707, Miss_rate = 0.188, Pending_hits = 119, Reservation_fails = 947
L2_cache_bank[21]: Access = 138548, Miss = 23848, Miss_rate = 0.172, Pending_hits = 178, Reservation_fails = 3852
L2_cache_bank[22]: Access = 130983, Miss = 23714, Miss_rate = 0.181, Pending_hits = 122, Reservation_fails = 908
L2_cache_bank[23]: Access = 127042, Miss = 23611, Miss_rate = 0.186, Pending_hits = 131, Reservation_fails = 1075
L2_cache_bank[24]: Access = 130535, Miss = 23686, Miss_rate = 0.181, Pending_hits = 132, Reservation_fails = 1539
L2_cache_bank[25]: Access = 128656, Miss = 23891, Miss_rate = 0.186, Pending_hits = 165, Reservation_fails = 2666
L2_cache_bank[26]: Access = 130249, Miss = 23746, Miss_rate = 0.182, Pending_hits = 128, Reservation_fails = 1066
L2_cache_bank[27]: Access = 134738, Miss = 23801, Miss_rate = 0.177, Pending_hits = 150, Reservation_fails = 288
L2_cache_bank[28]: Access = 129493, Miss = 23785, Miss_rate = 0.184, Pending_hits = 108, Reservation_fails = 388
L2_cache_bank[29]: Access = 133430, Miss = 23724, Miss_rate = 0.178, Pending_hits = 114, Reservation_fails = 689
L2_cache_bank[30]: Access = 126439, Miss = 23690, Miss_rate = 0.187, Pending_hits = 121, Reservation_fails = 464
L2_cache_bank[31]: Access = 129988, Miss = 23718, Miss_rate = 0.182, Pending_hits = 159, Reservation_fails = 1525
L2_cache_bank[32]: Access = 128764, Miss = 23583, Miss_rate = 0.183, Pending_hits = 95, Reservation_fails = 68
L2_cache_bank[33]: Access = 132764, Miss = 23756, Miss_rate = 0.179, Pending_hits = 133, Reservation_fails = 1653
L2_cache_bank[34]: Access = 128307, Miss = 23616, Miss_rate = 0.184, Pending_hits = 130, Reservation_fails = 2323
L2_cache_bank[35]: Access = 130089, Miss = 23683, Miss_rate = 0.182, Pending_hits = 149, Reservation_fails = 1480
L2_cache_bank[36]: Access = 128534, Miss = 23719, Miss_rate = 0.185, Pending_hits = 162, Reservation_fails = 409
L2_cache_bank[37]: Access = 127527, Miss = 23593, Miss_rate = 0.185, Pending_hits = 130, Reservation_fails = 1304
L2_cache_bank[38]: Access = 129676, Miss = 23674, Miss_rate = 0.183, Pending_hits = 113, Reservation_fails = 799
L2_cache_bank[39]: Access = 132749, Miss = 23707, Miss_rate = 0.179, Pending_hits = 139, Reservation_fails = 1657
L2_cache_bank[40]: Access = 137147, Miss = 23787, Miss_rate = 0.173, Pending_hits = 126, Reservation_fails = 455
L2_cache_bank[41]: Access = 131447, Miss = 23728, Miss_rate = 0.181, Pending_hits = 95, Reservation_fails = 596
L2_cache_bank[42]: Access = 128255, Miss = 23739, Miss_rate = 0.185, Pending_hits = 111, Reservation_fails = 693
L2_cache_bank[43]: Access = 131444, Miss = 23772, Miss_rate = 0.181, Pending_hits = 153, Reservation_fails = 1294
L2_cache_bank[44]: Access = 129049, Miss = 23783, Miss_rate = 0.184, Pending_hits = 130, Reservation_fails = 1931
L2_cache_bank[45]: Access = 134400, Miss = 23755, Miss_rate = 0.177, Pending_hits = 99, Reservation_fails = 266
L2_cache_bank[46]: Access = 128926, Miss = 23723, Miss_rate = 0.184, Pending_hits = 119, Reservation_fails = 456
L2_cache_bank[47]: Access = 128051, Miss = 23529, Miss_rate = 0.184, Pending_hits = 106, Reservation_fails = 0
L2_total_cache_accesses = 6298304
L2_total_cache_misses = 1138736
L2_total_cache_miss_rate = 0.1808
L2_total_cache_pending_hits = 6139
L2_total_cache_reservation_fails = 51911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5044641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 746909
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88818
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6070960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 50828
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6298304
icnt_total_pkts_simt_to_mem=6296064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.42723
	minimum = 5
	maximum = 69
Network latency average = 5.22342
	minimum = 5
	maximum = 69
Slowest packet = 8674892
Flit latency average = 5.22342
	minimum = 5
	maximum = 69
Slowest flit = 8674892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132259
	minimum = 0.115545 (at node 55)
	maximum = 0.159762 (at node 31)
Accepted packet rate average = 0.132259
	minimum = 0.115545 (at node 55)
	maximum = 0.159762 (at node 31)
Injected flit rate average = 0.132259
	minimum = 0.115545 (at node 55)
	maximum = 0.159762 (at node 31)
Accepted flit rate average= 0.132259
	minimum = 0.115545 (at node 55)
	maximum = 0.159762 (at node 31)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32527 (6 samples)
	minimum = 5 (6 samples)
	maximum = 69 (6 samples)
Network latency average = 5.20185 (6 samples)
	minimum = 5 (6 samples)
	maximum = 68.8333 (6 samples)
Flit latency average = 5.20185 (6 samples)
	minimum = 5 (6 samples)
	maximum = 68.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.197529 (6 samples)
	minimum = 0.177456 (6 samples)
	maximum = 0.231235 (6 samples)
Accepted packet rate average = 0.197529 (6 samples)
	minimum = 0.177456 (6 samples)
	maximum = 0.231684 (6 samples)
Injected flit rate average = 0.197529 (6 samples)
	minimum = 0.177456 (6 samples)
	maximum = 0.231235 (6 samples)
Accepted flit rate average = 0.197529 (6 samples)
	minimum = 0.177456 (6 samples)
	maximum = 0.231684 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 42 min, 52 sec (45772 sec)
gpgpu_simulation_rate = 2040 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 9029
gpu_sim_insn = 7478645
gpu_ipc =     828.2916
gpu_tot_sim_cycle = 1068560
gpu_tot_sim_insn = 100876922
gpu_tot_ipc =      94.4045
gpu_tot_issued_cta = 8183
gpu_occupancy = 77.0813% 
gpu_tot_occupancy = 77.0020% 
max_total_param_size = 0
gpu_stall_dramfull = 11239
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4213
partiton_level_parallism_total  =       5.9971
partiton_level_parallism_util =      13.9198
partiton_level_parallism_util_total  =       7.6581
L2_BW  =     476.9783 GB/Sec
L2_BW_total  =     230.3675 GB/Sec
gpu_total_sim_rate=2177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4004242
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 189762, Miss = 31476, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 190493, Miss = 31125, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192482, Miss = 32276, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192051, Miss = 31662, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 200837, Miss = 32540, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 189428, Miss = 31320, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 192152, Miss = 31779, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 190961, Miss = 31512, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 192930, Miss = 31994, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 193525, Miss = 32409, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 191963, Miss = 32201, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 190196, Miss = 32040, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 194407, Miss = 32626, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 192307, Miss = 32615, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 192444, Miss = 32239, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 194692, Miss = 32072, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 190211, Miss = 31591, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 193571, Miss = 32295, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 193176, Miss = 32176, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 187919, Miss = 31555, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 195953, Miss = 32278, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 190620, Miss = 31040, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 193485, Miss = 31803, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 194567, Miss = 31627, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 188918, Miss = 31364, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 192542, Miss = 32171, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 201669, Miss = 32318, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 191319, Miss = 31937, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 196128, Miss = 31262, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 192708, Miss = 31873, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 190727, Miss = 31058, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 212391, Miss = 32989, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 189133, Miss = 31192, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 193006, Miss = 31519, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 192223, Miss = 32100, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 190027, Miss = 30708, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 201871, Miss = 31818, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 191128, Miss = 31420, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 190777, Miss = 31101, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 202618, Miss = 32440, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7737317
	L1D_total_cache_misses = 1273521
	L1D_total_cache_miss_rate = 0.1646
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 280560
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6351644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 583680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502921
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 275440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3983446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7438245
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 280560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4004242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1584, 2312, 2312, 3012, 1612, 1276, 1500, 2284, 1707, 1830, 2080, 1746, 1875, 1996, 2332, 1772, 1522, 1970, 1522, 1858, 1942, 1522, 1998, 1914, 1802, 1550, 1494, 1522, 1494, 1242, 1830, 1858, 1410, 1382, 1494, 1466, 1270, 962, 1354, 1382, 1175, 923, 1511, 1203, 1231, 1287, 1035, 1063, 1149, 1345, 1009, 1037, 1009, 1009, 1093, 1037, 817, 789, 957, 901, 983, 873, 1013, 817, 
gpgpu_n_tot_thrd_icount = 245897920
gpgpu_n_tot_w_icount = 7684310
gpgpu_n_stall_shd_mem = 244834292
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6108344
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 20289768
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8977920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232477485	W0_Idle:8778235	W0_Scoreboard:12938394	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71296	W28:54285	W29:47415	W30:36912	W31:19512	W32:1892845
single_issue_nums: WS0:1913275	WS1:1923211	WS2:1914993	WS3:1932831	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8611384 {8:1076423,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43056920 {40:1076423,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 71 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:430315 	245939 	14202 	20684 	156075 	105929 	49481 	31432 	13967 	1801 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5376219 	1007554 	22969 	831 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3503461 	2708640 	188687 	5171 	844 	825 	517 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5899016 	497860 	9670 	1016 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2090 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        40        17        20        24 
dram[1]:        64        64        64        64        64        64        40        40        18        39        28        23        19        21        35        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        32        26        19 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        13        24        15        29        20 
dram[4]:        64        64        64        64        64        64        38        35        22        18        15        15        21        26        51        51 
dram[5]:        64        64        64        64        64        64        38        35        20        17        38        16        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        22        21        16        24        13        40        36        41        34 
dram[7]:        64        64        64        64        64        64        21        28        20        31        19        15        25        22        30        22 
dram[8]:        64        64        64        64        64        64        44        33        19        21        18        23        28        21        36        41 
dram[9]:        64        64        64        64        64        64        28        28        22        20        39        24        20        13        26        38 
dram[10]:        64        64        64        64        61        57        20        23        18        15        42        19        36        39        28        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        26        29        34        22 
dram[13]:        64        64        64        64        64        64        39        28        22        31        21        22        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        14        25        18        15        36        40        20        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        24        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        20        23        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        20        36        21        24        36        36        45        40 
dram[19]:        64        64        64        64        62        60        32        35        22        22        26        16        15        23        46        21 
dram[20]:        64        64        64        64        64        64        28        29        20        24        20        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        18        37        54 
dram[22]:        64        64        64        64        50        54        28        32        18        22        29        25        42        36        34        33 
dram[23]:        64        64        64        64        52        64        28        19        22        25        21        30        17        21        45        27 
maximum service time to same row:
dram[0]:     16789      8665     13954     11999      7495     23875      6395     10557      8733     14184      9798      9637     29870     19026     10389     72518 
dram[1]:      7580     15570     21796      5405      8144      7626      5983      8223     11571     15076      8727      7196     10212      4649     16980     15905 
dram[2]:     15165      6169     25855      7978     12176     17780      5877      9351      9596      9425     19133     12367      8200     17064     13083      8129 
dram[3]:      6583     15249      7764     16152      5996      6915      7186      7970     13320     11802      7351      8530      9937      9840     11348     11411 
dram[4]:      9140     13820      9594      8859      8994      8139      5662      6424     12809     14492      7753     24264     11542     19248     17551     17060 
dram[5]:      5631     13175      8165      8085      7298     14764      7622      7720      8213     10841      6502     11946      8298     10855     11453     10251 
dram[6]:     12662     14621      7892     10651      8030      9168      5195      8784     10827      8190     11271      8306     13082     34331     13591      8679 
dram[7]:     13997     15486      9809      7978      8196     17545      8015      7339     52639     10005      5901      6958      6450      5623     14062     11112 
dram[8]:     10067     34237      6984      6393     14807     14647      8508      8703      9846     26909      8688      6730     22187      8823     15533     15241 
dram[9]:     14964     17281     11268      9883      8878     10499      6532      7073     13968     11974      8647     11284      9441      5113     10824     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      7398      8094      6737     12584     11771      7923     11461     11209     13127 
dram[11]:      6384     86393      7053     12082     16832      7992      7939     12295      8994     12729      8311      5920     54776     11646     11061     10706 
dram[12]:     15120     10716      7127     12638     12067      8113      6327      6189     18933      5004      8572      6826      7036     19263     15415     11626 
dram[13]:      9504     22420     11952      5516      7543      7557     10075      7694     14583     11762      6762      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808      6865      7226     12576      9483      9326     11270     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     12662      9977      4563      8215      6889     10491     10297      8886      8521     13272      8054      7435      7711     12295     12844      8959 
dram[16]:     23934      9872      8260      7987     10409     16876     11141      9753     10144     11568     10119     15413     23861     11696     13594     16378 
dram[17]:     16085     15859     11849      5633      8321      5845      6451     10421      8418     13165     13216     10875      9135      9429     32725      8813 
dram[18]:     39904     37498      8531      8986      7300      8737     10549      6620      5856     16100     11351     16932      5951     33911     12511     33878 
dram[19]:     13580     15214     27823      8511      9086      8845      9045     11503     12814     25273     11511     10090      7692     14535     17795     13913 
dram[20]:     28638      9590      7497     12398      5628     17427     12864     11753     51514     10100     12255     10301     19102     11002     17751      9510 
dram[21]:     11795      9198     23328     21364      7847     11001      8802      6250     17985     10695      9877      9047      8206      5336     15314     14674 
dram[22]:     22337     10480      5667     13781     12115     18199     10362      9096     16772      7405     12945     12929     38663      8224     13043     10038 
dram[23]:      8078     16986      8996     13798      7634      6856      7732      9005     13758     12741      9463      8499      5842      6686     32693      8416 
average row accesses per activate:
dram[0]:  2.236629  2.328559  2.245981  2.404058  2.392599  2.372340  2.278560  2.174436  2.012948  1.886913  1.960799  1.999255  2.088906  1.945506  2.055387  2.154150 
dram[1]:  2.326874  2.308442  2.271555  2.242156  2.368675  2.339384  2.125453  2.153443  2.144363  1.909025  1.966790  1.977892  2.136295  1.947079  2.156894  2.152988 
dram[2]:  2.148233  2.200156  2.258347  2.185801  2.298519  2.173751  2.107681  2.047518  1.961595  1.801900  1.966226  2.021805  2.131718  1.915978  1.980306  2.137052 
dram[3]:  2.191257  2.211279  2.169914  2.180091  2.160844  2.197418  2.067712  2.129698  2.057677  1.948964  1.991723  1.944526  2.140187  1.900553  2.017203  2.042296 
dram[4]:  2.189588  2.298594  2.442907  2.277912  2.425287  2.248276  2.178971  2.114706  2.066096  2.035141  1.963100  2.004511  2.185902  1.929019  2.143879  2.108949 
dram[5]:  2.333052  2.254045  2.166667  2.166540  2.248489  2.354003  2.230710  2.174271  2.010663  2.054475  2.085648  2.073282  1.945816  2.087667  2.121951  2.069018 
dram[6]:  2.307502  2.274897  2.196608  2.263878  2.276125  2.182219  2.128167  2.038980  1.952628  2.014615  1.950653  2.007564  2.092262  2.057833  2.180937  1.979412 
dram[7]:  2.204402  2.243765  2.128816  2.164157  2.121363  2.320503  2.206084  2.217292  2.054517  2.160131  2.014537  1.968242  2.086957  2.076576  2.082308  2.274576 
dram[8]:  2.336675  2.246564  2.261772  2.270335  2.447477  2.281832  2.443976  1.993146  1.991011  2.048499  2.035303  1.971642  2.131499  1.976761  2.096951  2.160956 
dram[9]:  2.149265  2.269753  2.134543  2.383906  2.301857  2.278030  2.144345  2.099642  2.144130  2.060700  2.012763  2.077395  2.064422  2.098287  2.173739  2.103956 
dram[10]:  2.319797  2.427202  2.238133  2.367948  2.267681  2.287234  2.009783  2.188493  1.985650  1.864731  2.016529  2.054962  2.161438  2.127740  2.056103  2.203899 
dram[11]:  2.303946  2.226171  2.160153  2.282958  2.208734  2.244444  2.087081  2.153499  2.091918  1.924763  1.955882  1.911429  1.988644  1.906750  2.130262  2.077161 
dram[12]:  2.427700  2.416811  2.192338  2.246703  2.336227  2.327894  2.163774  2.092209  1.955114  2.043011  1.965314  1.929387  2.090361  2.185214  2.107393  2.102264 
dram[13]:  2.255591  2.292723  2.196063  2.191749  2.307812  2.172540  2.272799  2.185241  2.071875  2.102121  1.952796  2.079475  2.032304  2.046965  2.134127  2.081980 
dram[14]:  2.348154  2.154202  2.053879  2.228303  2.323461  2.270928  2.205069  2.231895  1.835066  1.886494  1.877365  1.959124  2.185813  2.011372  2.007457  2.013626 
dram[15]:  2.329372  2.259080  2.305976  2.332520  2.287037  2.367412  2.237209  2.187595  1.898917  1.864347  2.039695  1.924188  1.922222  2.002161  2.069096  1.974777 
dram[16]:  2.407279  2.155794  2.335294  2.437659  2.255903  2.252280  2.250000  2.236122  2.002259  2.006024  2.012840  2.012057  1.987225  2.060966  2.202658  2.166531 
dram[17]:  2.206761  2.201878  2.324569  2.329187  2.318507  2.191144  2.143597  2.316518  1.912727  1.952628  1.967237  2.003748  2.034682  2.037383  2.154705  2.000750 
dram[18]:  2.141006  2.194136  2.405612  2.280389  2.109052  2.166299  2.180241  2.033922  1.943424  2.047170  1.996271  2.031603  1.926712  2.129644  2.000000  2.033613 
dram[19]:  2.190438  2.200317  2.372796  2.389395  2.216518  2.209941  2.211524  2.244038  1.974570  1.964392  2.110236  2.068323  1.842636  2.058346  2.065850  2.069046 
dram[20]:  2.176656  2.258564  2.462338  2.263497  2.359559  2.309892  2.318002  2.142963  2.052510  1.990306  2.055130  1.914079  2.185973  2.131098  2.168665  2.030280 
dram[21]:  2.199200  2.297697  2.392648  2.216718  2.324324  2.381485  2.238863  2.209839  1.976048  2.059969  1.958303  1.956172  2.097688  2.153729  2.129412  2.154346 
dram[22]:  2.179209  2.158139  2.256270  2.339885  2.414100  2.188374  2.124815  2.278754  1.883688  1.959941  2.071374  1.949749  2.051599  2.141123  2.005204  2.075117 
dram[23]:  2.221429  2.177026  2.260350  2.190846  2.266667  2.237879  2.123358  2.224981  1.977528  2.027756  2.002244  1.946165  2.021371  1.962428  2.128145  1.986517 
average row locality = 1069902/501685 = 2.132617
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2671      2672      2696      2736      2840      2780      2757      2736      2502      2511      2508      2540      2608      2608      2590      2603 
dram[1]:      2672      2736      2716      2691      2820      2832      2772      2724      2500      2500      2524      2540      2693      2689      2600      2584 
dram[2]:      2700      2712      2735      2776      2820      2793      2777      2732      2512      2512      2534      2548      2674      2641      2595      2568 
dram[3]:      2708      2688      2688      2756      2836      2776      2748      2736      2496      2492      2504      2524      2611      2609      2580      2585 
dram[4]:      2716      2684      2720      2730      2824      2808      2764      2724      2513      2520      2516      2522      2678      2629      2580      2591 
dram[5]:      2669      2690      2697      2740      2843      2860      2740      2748      2496      2496      2560      2572      2693      2669      2580      2581 
dram[6]:      2700      2672      2740      2712      2848      2837      2712      2724      2496      2480      2544      2516      2671      2671      2583      2576 
dram[7]:      2704      2692      2748      2760      2852      2824      2748      2744      2496      2500      2492      2523      2640      2623      2588      2568 
dram[8]:      2699      2684      2728      2739      2828      2812      2748      2749      2514      2517      2511      2497      2647      2663      2568      2592 
dram[9]:      2684      2736      2720      2736      2840      2867      2733      2768      2504      2504      2540      2572      2678      2677      2594      2592 
dram[10]:      2655      2688      2724      2778      2847      2869      2728      2736      2488      2490      2540      2552      2681      2674      2592      2593 
dram[11]:      2656      2666      2716      2733      2848      2804      2768      2712      2496      2492      2516      2532      2658      2600      2568      2576 
dram[12]:      2691      2692      2704      2777      2829      2858      2721      2765      2513      2516      2519      2561      2632      2665      2589      2577 
dram[13]:      2720      2704      2692      2756      2824      2828      2720      2744      2508      2532      2545      2552      2688      2689      2573      2576 
dram[14]:      2700      2696      2748      2741      2846      2848      2724      2740      2504      2485      2536      2540      2691      2687      2576      2551 
dram[15]:      2656      2700      2776      2756      2832      2832      2736      2736      2488      2484      2528      2524      2627      2638      2603      2552 
dram[16]:      2684      2708      2684      2760      2831      2832      2724      2711      2515      2522      2521      2528      2656      2631      2544      2556 
dram[17]:      2707      2712      2724      2708      2796      2836      2744      2697      2488      2496      2504      2532      2672      2690      2585      2556 
dram[18]:      2708      2676      2724      2712      2828      2816      2740      2720      2504      2468      2536      2556      2669      2665      2594      2552 
dram[19]:      2660      2684      2721      2768      2844      2844      2756      2676      2496      2504      2536      2520      2600      2643      2581      2556 
dram[20]:      2669      2676      2736      2708      2860      2852      2761      2720      2515      2525      2540      2511      2633      2652      2593      2568 
dram[21]:      2660      2696      2752      2752      2800      2848      2756      2717      2496      2504      2580      2536      2672      2687      2595      2544 
dram[22]:      2708      2688      2764      2747      2844      2840      2724      2700      2512      2500      2556      2572      2679      2680      2580      2544 
dram[23]:      2700      2675      2732      2720      2800      2824      2752      2712      2496      2488      2536      2500      2603      2578      2588      2544 
total dram reads = 1020323
bank skew: 2869/2468 = 1.16
chip skew: 42745/42248 = 1.01
number of total write accesses:
dram[0]:        89        92        98       108       134       119       155       156       141       142       143       143       141       141       119       122 
dram[1]:        90       108       103        96       129       132       159       153       144       144       141       144       144       144       122       118 
dram[2]:        97       102       106       118       129       122       159       155       144       144       144       141       142       141       120       114 
dram[3]:        99        96        96       113       133       118       153       154       144       143       143       140       137       143       117       119 
dram[4]:       102        95       104       106       130       126       158       152       144       144       144       144       144       143       117       119 
dram[5]:        91        96        98       109       134       139       151       159       144       144       143       144       144       141       117       117 
dram[6]:        99        92       109       102       136       133       144       153       142       139       144       138       141       140       117       116 
dram[7]:       100        97       111       114       137       130       153       154       142       144       141       142       144       143       119       116 
dram[8]:        98        95       106       108       131       127       153       159       144       144       141       145       141       144       114       120 
dram[9]:        95       108       104       108       134       140       149       161       144       144       141       139       142       141       121       120 
dram[10]:        87        96       105       118       135       141       148       155       141       143       144       140       144       141       120       120 
dram[11]:        88        90       103       107       136       125       156       150       144       143       144       144       144       140       114       116 
dram[12]:        96        97       100       119       131       138       146       162       144       144       144       144       144       143       119       116 
dram[13]:       104       100        97       113       130       131       146       158       144       144       144       143       143       144       116       116 
dram[14]:        99        98       111       109       135       136       147       157       144       141       143       144       144       143       116       109 
dram[15]:        88        99       118       113       132       132       150       156       142       141       144       141       141       141       122       110 
dram[16]:        94       101        95       114       131       132       147       149       144       142       144       142       144       141       108       111 
dram[17]:       100       102       105       101       123       133       152       150       142       142       138       141       144       144       117       111 
dram[18]:       101        93       105       102       131       128       151       158       141       136       141       144       144       144       120       110 
dram[19]:        89        95       105       116       135       135       161       147       144       144       144       144       140       144       117       111 
dram[20]:        91        93       108       101       139       137       162       158       143       144       144       140       141       144       120       114 
dram[21]:        89        98       112       112       124       136       159       158       144       141       144       142       141       143       120       108 
dram[22]:       101        96       115       110       135       134       153       153       144       142       143       144       144       142       117       108 
dram[23]:        99        92       107       104       124       130       157       156       144       142       141       139       140       138       119       108 
total dram writes = 49579
bank skew: 162/87 = 1.86
chip skew: 2091/2039 = 1.03
average mf latency per bank:
dram[0]:       1374      1415      1154      1199      1043      1037       876       909       822       730       724       689       665       663      1196      1093
dram[1]:       1583      1467      1271      1195      1002       953       844       888       833       758       719       694       637       641      1123      1171
dram[2]:       1368      1498      1150      1175       930      1130       906       903       842       833       728       749       635       661      1146      1126
dram[3]:       1469      1468      1328      1120      1001      1040       817       885       752       755       661       695       634       667      1376      1087
dram[4]:       1371      1356      1280      1252       972       987       924       847       773       759       727       732       635       645      1247      1166
dram[5]:       1687      1370      1192      1199       915      1004       924       881       741       732       694       702       626       637      1092      1201
dram[6]:       1384      1552      1315      1187      1075      1001       843       830       857       751       659       683       636       632      1345      1139
dram[7]:       1459      1430      1293      1248      1006       953      1016       824       776       738       677       665       610       629      1727      1059
dram[8]:       1565      1558      1153      1150      1022      1025       826       917       813       840       724       686       659       660      1333      1262
dram[9]:       1594      1403      1173      1375      1045       981       863       958       832       782       708       716       621       633      1172      1606
dram[10]:       1267      1518      1143      1360      1140       952       884       894       767       781       683       699       642       655      1098      1453
dram[11]:       1453      1468      1228      1191      1008      1032       885       848       775       755       738       666       637       592      1152      1165
dram[12]:       1311      1507      1228      1152      1022       989       869       884       774       806       678       733       670       649      1369      1176
dram[13]:       1429      1509      1253      1108      1019      1117       856       857       757       730       702       685       617       629      1225      1392
dram[14]:       1435      1396      1089      1195       971       962       843       865       779       825       687       717       642       635      1318      1412
dram[15]:       1349      1356      1147      1300       934      1007       898       868       797       799       687       702       650       648      1193      1147
dram[16]:       1466      1363      1163      1250       949      1018       879       835       810       811       698       655       628       651      1226      1446
dram[17]:       1425      1412      1180      1119      1014      1053       872       875       778       821       696       703       621       610      1187      1242
dram[18]:       1412      1449      1196      1121      1025      1049       879       794       768       810       696       680       619       663      1117      1181
dram[19]:       1383      1579      1158      1172       991      1065       950       857       839       772       703       726       639       617      1161      1217
dram[20]:       1643      1577      1192      1247      1045       967       902       863       784       795       740       715       671       647      1250      1162
dram[21]:       1322      1391      1123      1205      1089      1013       877       873       786       788       689       690       614       662      1246      1333
dram[22]:       1396      1545      1197      1415       975       964       898       842       777       709       697       679       636       624      1201      1268
dram[23]:       1314      1425      1235      1234      1142       991       864       875       758       779       679       679       616       599      1116      1146
maximum mf latency per bank:
dram[0]:        734       897       745       932      1247       869       582       785       866       911       609       713      1180       801       802       697
dram[1]:        857      1122       863       923      1278      1095      1066      1255      1151       853       949       859       898       905      1057       842
dram[2]:        752       749       727       732       809       745       734       807       828       625       652       836       705       789       715       653
dram[3]:        606       666       814       742       663       661       783       839       748       804       693       732      1501       913       811       648
dram[4]:        909       925      1054       798      1194      1160       925       819      1186      1062       782       900      1562      1240       871       848
dram[5]:        720       817      1135       970       763       855      1014       877       933       935       992      1253       849       765       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       618      1157       881       965       817
dram[7]:        845       605      1073       861      1023      1118       633       887       740       561       559       568       816       727       637       633
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216       890       987       633      1200       991      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1166      1043      1056      1191      1148      1240      1053       863      1105       827
dram[10]:        972      1274       843      1137      1249      1053       886      1478       853      1186       963       958       747      1181       830      1059
dram[11]:        771       900       925       812       841       978       883       740       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1400       924      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       813       998       952       756       845       999       987       895       888
dram[14]:        809       752       730      1023       754       819       802       760       833       869       676       780       916       828       687       751
dram[15]:        822       745      1040      1250       949      1444      1126       926      1155       890       793       717       946       946       816      1028
dram[16]:        941       892       836      2030       950      1429       878      1090      1036       900       907       916      1018      2165      1015      1068
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       708
dram[18]:        805       643       853       911       918       661       819       933       690       685       781       616       657       828       885       650
dram[19]:        687       752       883      1837      1051       906      1129      1116       934       908       830       953      1158       982       746       648
dram[20]:       1025       945      1062       925      1248      1123      1274      1066      1076      1013      1105       812      1415      1719       933       949
dram[21]:       1025       937       769      1007       929      1334       881       883      1079      1162       829       892      1003      1111       723       998
dram[22]:       1004       749      1331      1054      1036       928       689      1059       787       744       869       814       734      1072       711       956
dram[23]:        730       599       599       736       651       654       970       702       848       710       772       666       741       736       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670453 n_act=20647 n_pre=20631 n_ref_event=0 n_req=44401 n_rd=42358 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06676
n_activity=456191 dram_eff=0.1108
bk0: 2671a 718858i bk1: 2672a 720513i bk2: 2696a 718119i bk3: 2736a 718279i bk4: 2840a 716008i bk5: 2780a 717010i bk6: 2757a 715740i bk7: 2736a 714043i bk8: 2502a 715470i bk9: 2511a 712340i bk10: 2508a 714300i bk11: 2540a 714511i bk12: 2608a 714285i bk13: 2608a 711655i bk14: 2590a 715818i bk15: 2603a 716741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535010
Row_Buffer_Locality_read = 0.548964
Row_Buffer_Locality_write = 0.245717
Bank_Level_Parallism = 2.118430
Bank_Level_Parallism_Col = 1.741924
Bank_Level_Parallism_Ready = 1.372947
write_to_read_ratio_blp_rw_average = 0.092861
GrpLevelPara = 1.400372 

BW Util details:
bwutil = 0.066760 
total_CMD = 756895 
util_bw = 50530 
Wasted_Col = 174505 
Wasted_Row = 105885 
Idle = 425975 

BW Util Bottlenecks: 
RCDc_limit = 197996 
RCDWRc_limit = 9189 
WTRc_limit = 14591 
RTWc_limit = 31934 
CCDLc_limit = 19727 
rwq = 0 
CCDLc_limit_alone = 15999 
WTRc_limit_alone = 12821 
RTWc_limit_alone = 29976 

Commands details: 
total_CMD = 756895 
n_nop = 670453 
Read = 42358 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 20647 
n_pre = 20631 
n_ref = 0 
n_req = 44401 
total_req = 50530 

Dual Bus Interface Util: 
issued_total_row = 41278 
issued_total_col = 50530 
Row_Bus_Util =  0.054536 
CoL_Bus_Util = 0.066760 
Either_Row_CoL_Bus_Util = 0.114206 
Issued_on_Two_Bus_Simul_Util = 0.007089 
issued_two_Eff = 0.062076 
queue_avg = 0.868124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670118 n_act=20760 n_pre=20744 n_ref_event=0 n_req=44664 n_rd=42593 n_rd_L2_A=0 n_write=0 n_wr_bk=8284 bw_util=0.06722
n_activity=458457 dram_eff=0.111
bk0: 2672a 719253i bk1: 2736a 716937i bk2: 2716a 717306i bk3: 2691a 716281i bk4: 2820a 715763i bk5: 2832a 714312i bk6: 2772a 712382i bk7: 2724a 712994i bk8: 2500a 715554i bk9: 2500a 712386i bk10: 2524a 713072i bk11: 2540a 713465i bk12: 2693a 714137i bk13: 2689a 710733i bk14: 2600a 716036i bk15: 2584a 716241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535196
Row_Buffer_Locality_read = 0.546686
Row_Buffer_Locality_write = 0.298889
Bank_Level_Parallism = 2.149555
Bank_Level_Parallism_Col = 1.802610
Bank_Level_Parallism_Ready = 1.439609
write_to_read_ratio_blp_rw_average = 0.088702
GrpLevelPara = 1.411456 

BW Util details:
bwutil = 0.067218 
total_CMD = 756895 
util_bw = 50877 
Wasted_Col = 174812 
Wasted_Row = 108395 
Idle = 422811 

BW Util Bottlenecks: 
RCDc_limit = 199116 
RCDWRc_limit = 8157 
WTRc_limit = 15125 
RTWc_limit = 30808 
CCDLc_limit = 19625 
rwq = 0 
CCDLc_limit_alone = 15834 
WTRc_limit_alone = 13248 
RTWc_limit_alone = 28894 

Commands details: 
total_CMD = 756895 
n_nop = 670118 
Read = 42593 
Write = 0 
L2_Alloc = 0 
L2_WB = 8284 
n_act = 20760 
n_pre = 20744 
n_ref = 0 
n_req = 44664 
total_req = 50877 

Dual Bus Interface Util: 
issued_total_row = 41504 
issued_total_col = 50877 
Row_Bus_Util =  0.054835 
CoL_Bus_Util = 0.067218 
Either_Row_CoL_Bus_Util = 0.114649 
Issued_on_Two_Bus_Simul_Util = 0.007404 
issued_two_Eff = 0.064579 
queue_avg = 1.018938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=668658 n_act=21509 n_pre=21493 n_ref_event=0 n_req=44707 n_rd=42629 n_rd_L2_A=0 n_write=0 n_wr_bk=8312 bw_util=0.0673
n_activity=461297 dram_eff=0.1104
bk0: 2700a 716462i bk1: 2712a 716839i bk2: 2735a 716583i bk3: 2776a 714131i bk4: 2820a 715567i bk5: 2793a 713592i bk6: 2777a 712275i bk7: 2732a 712078i bk8: 2512a 713326i bk9: 2512a 710716i bk10: 2534a 713268i bk11: 2548a 714142i bk12: 2674a 714087i bk13: 2641a 711950i bk14: 2595a 714616i bk15: 2568a 717896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518890
Row_Buffer_Locality_read = 0.533815
Row_Buffer_Locality_write = 0.212705
Bank_Level_Parallism = 2.151778
Bank_Level_Parallism_Col = 1.753781
Bank_Level_Parallism_Ready = 1.360731
write_to_read_ratio_blp_rw_average = 0.093546
GrpLevelPara = 1.418167 

BW Util details:
bwutil = 0.067303 
total_CMD = 756895 
util_bw = 50941 
Wasted_Col = 179575 
Wasted_Row = 107576 
Idle = 418803 

BW Util Bottlenecks: 
RCDc_limit = 205638 
RCDWRc_limit = 9302 
WTRc_limit = 15386 
RTWc_limit = 34655 
CCDLc_limit = 19924 
rwq = 0 
CCDLc_limit_alone = 16080 
WTRc_limit_alone = 13607 
RTWc_limit_alone = 32590 

Commands details: 
total_CMD = 756895 
n_nop = 668658 
Read = 42629 
Write = 0 
L2_Alloc = 0 
L2_WB = 8312 
n_act = 21509 
n_pre = 21493 
n_ref = 0 
n_req = 44707 
total_req = 50941 

Dual Bus Interface Util: 
issued_total_row = 43002 
issued_total_col = 50941 
Row_Bus_Util =  0.056814 
CoL_Bus_Util = 0.067303 
Either_Row_CoL_Bus_Util = 0.116578 
Issued_on_Two_Bus_Simul_Util = 0.007539 
issued_two_Eff = 0.064667 
queue_avg = 0.816062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669262 n_act=21317 n_pre=21301 n_ref_event=0 n_req=44385 n_rd=42337 n_rd_L2_A=0 n_write=0 n_wr_bk=8189 bw_util=0.06675
n_activity=463294 dram_eff=0.1091
bk0: 2708a 716621i bk1: 2688a 717904i bk2: 2688a 717338i bk3: 2756a 715590i bk4: 2836a 712798i bk5: 2776a 715743i bk6: 2748a 711262i bk7: 2736a 713275i bk8: 2496a 715781i bk9: 2492a 714304i bk10: 2504a 715362i bk11: 2524a 713859i bk12: 2611a 715095i bk13: 2609a 712493i bk14: 2580a 715883i bk15: 2585a 715977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519725
Row_Buffer_Locality_read = 0.533788
Row_Buffer_Locality_write = 0.229004
Bank_Level_Parallism = 2.108642
Bank_Level_Parallism_Col = 1.723780
Bank_Level_Parallism_Ready = 1.335273
write_to_read_ratio_blp_rw_average = 0.093467
GrpLevelPara = 1.401632 

BW Util details:
bwutil = 0.066754 
total_CMD = 756895 
util_bw = 50526 
Wasted_Col = 179794 
Wasted_Row = 108960 
Idle = 417615 

BW Util Bottlenecks: 
RCDc_limit = 204581 
RCDWRc_limit = 9361 
WTRc_limit = 15406 
RTWc_limit = 32943 
CCDLc_limit = 20100 
rwq = 0 
CCDLc_limit_alone = 16207 
WTRc_limit_alone = 13511 
RTWc_limit_alone = 30945 

Commands details: 
total_CMD = 756895 
n_nop = 669262 
Read = 42337 
Write = 0 
L2_Alloc = 0 
L2_WB = 8189 
n_act = 21317 
n_pre = 21301 
n_ref = 0 
n_req = 44385 
total_req = 50526 

Dual Bus Interface Util: 
issued_total_row = 42618 
issued_total_col = 50526 
Row_Bus_Util =  0.056306 
CoL_Bus_Util = 0.066754 
Either_Row_CoL_Bus_Util = 0.115780 
Issued_on_Two_Bus_Simul_Util = 0.007281 
issued_two_Eff = 0.062887 
queue_avg = 0.810427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670461 n_act=20672 n_pre=20656 n_ref_event=0 n_req=44591 n_rd=42519 n_rd_L2_A=0 n_write=0 n_wr_bk=8282 bw_util=0.06712
n_activity=454260 dram_eff=0.1118
bk0: 2716a 715666i bk1: 2684a 718294i bk2: 2720a 718435i bk3: 2730a 716292i bk4: 2824a 715778i bk5: 2808a 714397i bk6: 2764a 712170i bk7: 2724a 712412i bk8: 2513a 713542i bk9: 2520a 713521i bk10: 2516a 712805i bk11: 2522a 713795i bk12: 2678a 714695i bk13: 2629a 710827i bk14: 2580a 716993i bk15: 2591a 715559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536409
Row_Buffer_Locality_read = 0.549566
Row_Buffer_Locality_write = 0.266409
Bank_Level_Parallism = 2.177266
Bank_Level_Parallism_Col = 1.823808
Bank_Level_Parallism_Ready = 1.454794
write_to_read_ratio_blp_rw_average = 0.091954
GrpLevelPara = 1.418607 

BW Util details:
bwutil = 0.067118 
total_CMD = 756895 
util_bw = 50801 
Wasted_Col = 173174 
Wasted_Row = 106591 
Idle = 426329 

BW Util Bottlenecks: 
RCDc_limit = 197552 
RCDWRc_limit = 8337 
WTRc_limit = 15148 
RTWc_limit = 34615 
CCDLc_limit = 19998 
rwq = 0 
CCDLc_limit_alone = 15874 
WTRc_limit_alone = 13303 
RTWc_limit_alone = 32336 

Commands details: 
total_CMD = 756895 
n_nop = 670461 
Read = 42519 
Write = 0 
L2_Alloc = 0 
L2_WB = 8282 
n_act = 20672 
n_pre = 20656 
n_ref = 0 
n_req = 44591 
total_req = 50801 

Dual Bus Interface Util: 
issued_total_row = 41328 
issued_total_col = 50801 
Row_Bus_Util =  0.054602 
CoL_Bus_Util = 0.067118 
Either_Row_CoL_Bus_Util = 0.114195 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.065888 
queue_avg = 1.079681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669932 n_act=20838 n_pre=20822 n_ref_event=0 n_req=44705 n_rd=42634 n_rd_L2_A=0 n_write=0 n_wr_bk=8284 bw_util=0.06727
n_activity=455706 dram_eff=0.1117
bk0: 2669a 720067i bk1: 2690a 718329i bk2: 2697a 716062i bk3: 2740a 714689i bk4: 2843a 714013i bk5: 2860a 715971i bk6: 2740a 714870i bk7: 2748a 713193i bk8: 2496a 714124i bk9: 2496a 715052i bk10: 2560a 714675i bk11: 2572a 714311i bk12: 2693a 710522i bk13: 2669a 714461i bk14: 2580a 716812i bk15: 2581a 716470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533878
Row_Buffer_Locality_read = 0.548084
Row_Buffer_Locality_write = 0.241429
Bank_Level_Parallism = 2.139162
Bank_Level_Parallism_Col = 1.762087
Bank_Level_Parallism_Ready = 1.372540
write_to_read_ratio_blp_rw_average = 0.093377
GrpLevelPara = 1.408804 

BW Util details:
bwutil = 0.067272 
total_CMD = 756895 
util_bw = 50918 
Wasted_Col = 175156 
Wasted_Row = 106488 
Idle = 424333 

BW Util Bottlenecks: 
RCDc_limit = 198619 
RCDWRc_limit = 9149 
WTRc_limit = 16128 
RTWc_limit = 33087 
CCDLc_limit = 20428 
rwq = 0 
CCDLc_limit_alone = 16539 
WTRc_limit_alone = 14282 
RTWc_limit_alone = 31044 

Commands details: 
total_CMD = 756895 
n_nop = 669932 
Read = 42634 
Write = 0 
L2_Alloc = 0 
L2_WB = 8284 
n_act = 20838 
n_pre = 20822 
n_ref = 0 
n_req = 44705 
total_req = 50918 

Dual Bus Interface Util: 
issued_total_row = 41660 
issued_total_col = 50918 
Row_Bus_Util =  0.055041 
CoL_Bus_Util = 0.067272 
Either_Row_CoL_Bus_Util = 0.114894 
Issued_on_Two_Bus_Simul_Util = 0.007418 
issued_two_Eff = 0.064568 
queue_avg = 0.922683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669822 n_act=21052 n_pre=21036 n_ref_event=0 n_req=44527 n_rd=42482 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.06693
n_activity=457612 dram_eff=0.1107
bk0: 2700a 718586i bk1: 2672a 718654i bk2: 2740a 714100i bk3: 2712a 716721i bk4: 2848a 713163i bk5: 2837a 712687i bk6: 2712a 713763i bk7: 2724a 710927i bk8: 2496a 713617i bk9: 2480a 714857i bk10: 2544a 712585i bk11: 2516a 715200i bk12: 2671a 713395i bk13: 2671a 713332i bk14: 2583a 716967i bk15: 2576a 714026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527208
Row_Buffer_Locality_read = 0.541453
Row_Buffer_Locality_write = 0.231296
Bank_Level_Parallism = 2.162975
Bank_Level_Parallism_Col = 1.793018
Bank_Level_Parallism_Ready = 1.387490
write_to_read_ratio_blp_rw_average = 0.091248
GrpLevelPara = 1.424546 

BW Util details:
bwutil = 0.066934 
total_CMD = 756895 
util_bw = 50662 
Wasted_Col = 175695 
Wasted_Row = 107566 
Idle = 422972 

BW Util Bottlenecks: 
RCDc_limit = 201296 
RCDWRc_limit = 8935 
WTRc_limit = 14414 
RTWc_limit = 36803 
CCDLc_limit = 20018 
rwq = 0 
CCDLc_limit_alone = 15983 
WTRc_limit_alone = 12705 
RTWc_limit_alone = 34477 

Commands details: 
total_CMD = 756895 
n_nop = 669822 
Read = 42482 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 21052 
n_pre = 21036 
n_ref = 0 
n_req = 44527 
total_req = 50662 

Dual Bus Interface Util: 
issued_total_row = 42088 
issued_total_col = 50662 
Row_Bus_Util =  0.055606 
CoL_Bus_Util = 0.066934 
Either_Row_CoL_Bus_Util = 0.115040 
Issued_on_Two_Bus_Simul_Util = 0.007500 
issued_two_Eff = 0.065198 
queue_avg = 0.924300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.9243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670389 n_act=20805 n_pre=20789 n_ref_event=0 n_req=44589 n_rd=42502 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.06718
n_activity=457823 dram_eff=0.1111
bk0: 2704a 716179i bk1: 2692a 718159i bk2: 2748a 713822i bk3: 2760a 714294i bk4: 2852a 710045i bk5: 2824a 715997i bk6: 2748a 714322i bk7: 2744a 713556i bk8: 2496a 715222i bk9: 2500a 717213i bk10: 2492a 715185i bk11: 2523a 713616i bk12: 2640a 713949i bk13: 2623a 714534i bk14: 2588a 715841i bk15: 2568a 719623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533405
Row_Buffer_Locality_read = 0.548327
Row_Buffer_Locality_write = 0.229516
Bank_Level_Parallism = 2.154927
Bank_Level_Parallism_Col = 1.788057
Bank_Level_Parallism_Ready = 1.376342
write_to_read_ratio_blp_rw_average = 0.096148
GrpLevelPara = 1.422811 

BW Util details:
bwutil = 0.067182 
total_CMD = 756895 
util_bw = 50850 
Wasted_Col = 173301 
Wasted_Row = 106882 
Idle = 425862 

BW Util Bottlenecks: 
RCDc_limit = 196834 
RCDWRc_limit = 9149 
WTRc_limit = 15728 
RTWc_limit = 35129 
CCDLc_limit = 20284 
rwq = 0 
CCDLc_limit_alone = 16288 
WTRc_limit_alone = 13868 
RTWc_limit_alone = 32993 

Commands details: 
total_CMD = 756895 
n_nop = 670389 
Read = 42502 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 20805 
n_pre = 20789 
n_ref = 0 
n_req = 44589 
total_req = 50850 

Dual Bus Interface Util: 
issued_total_row = 41594 
issued_total_col = 50850 
Row_Bus_Util =  0.054953 
CoL_Bus_Util = 0.067182 
Either_Row_CoL_Bus_Util = 0.114291 
Issued_on_Two_Bus_Simul_Util = 0.007845 
issued_two_Eff = 0.068643 
queue_avg = 0.877704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670556 n_act=20623 n_pre=20607 n_ref_event=0 n_req=44566 n_rd=42496 n_rd_L2_A=0 n_write=0 n_wr_bk=8277 bw_util=0.06708
n_activity=453133 dram_eff=0.112
bk0: 2699a 718819i bk1: 2684a 716970i bk2: 2728a 717627i bk3: 2739a 716834i bk4: 2828a 716124i bk5: 2812a 714983i bk6: 2748a 717755i bk7: 2749a 709876i bk8: 2514a 713458i bk9: 2517a 713952i bk10: 2511a 715338i bk11: 2497a 714840i bk12: 2647a 714326i bk13: 2663a 711309i bk14: 2568a 716123i bk15: 2592a 717587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537248
Row_Buffer_Locality_read = 0.551299
Row_Buffer_Locality_write = 0.248792
Bank_Level_Parallism = 2.158498
Bank_Level_Parallism_Col = 1.791856
Bank_Level_Parallism_Ready = 1.396727
write_to_read_ratio_blp_rw_average = 0.094910
GrpLevelPara = 1.418595 

BW Util details:
bwutil = 0.067081 
total_CMD = 756895 
util_bw = 50773 
Wasted_Col = 172508 
Wasted_Row = 105172 
Idle = 428442 

BW Util Bottlenecks: 
RCDc_limit = 196309 
RCDWRc_limit = 8843 
WTRc_limit = 15314 
RTWc_limit = 33835 
CCDLc_limit = 19975 
rwq = 0 
CCDLc_limit_alone = 15951 
WTRc_limit_alone = 13506 
RTWc_limit_alone = 31619 

Commands details: 
total_CMD = 756895 
n_nop = 670556 
Read = 42496 
Write = 0 
L2_Alloc = 0 
L2_WB = 8277 
n_act = 20623 
n_pre = 20607 
n_ref = 0 
n_req = 44566 
total_req = 50773 

Dual Bus Interface Util: 
issued_total_row = 41230 
issued_total_col = 50773 
Row_Bus_Util =  0.054473 
CoL_Bus_Util = 0.067081 
Either_Row_CoL_Bus_Util = 0.114070 
Issued_on_Two_Bus_Simul_Util = 0.007483 
issued_two_Eff = 0.065602 
queue_avg = 0.952921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670011 n_act=20817 n_pre=20801 n_ref_event=0 n_req=44836 n_rd=42745 n_rd_L2_A=0 n_write=0 n_wr_bk=8361 bw_util=0.06752
n_activity=458146 dram_eff=0.1115
bk0: 2684a 716621i bk1: 2736a 715486i bk2: 2720a 714539i bk3: 2736a 716895i bk4: 2840a 713584i bk5: 2867a 713552i bk6: 2733a 714450i bk7: 2768a 711602i bk8: 2504a 715346i bk9: 2504a 713787i bk10: 2540a 713126i bk11: 2572a 713507i bk12: 2678a 713252i bk13: 2677a 714404i bk14: 2594a 716665i bk15: 2592a 715861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535708
Row_Buffer_Locality_read = 0.547854
Row_Buffer_Locality_write = 0.287422
Bank_Level_Parallism = 2.173386
Bank_Level_Parallism_Col = 1.816865
Bank_Level_Parallism_Ready = 1.452980
write_to_read_ratio_blp_rw_average = 0.087968
GrpLevelPara = 1.414758 

BW Util details:
bwutil = 0.067521 
total_CMD = 756895 
util_bw = 51106 
Wasted_Col = 173985 
Wasted_Row = 107330 
Idle = 424474 

BW Util Bottlenecks: 
RCDc_limit = 198817 
RCDWRc_limit = 8079 
WTRc_limit = 14718 
RTWc_limit = 32439 
CCDLc_limit = 19838 
rwq = 0 
CCDLc_limit_alone = 15967 
WTRc_limit_alone = 13030 
RTWc_limit_alone = 30256 

Commands details: 
total_CMD = 756895 
n_nop = 670011 
Read = 42745 
Write = 0 
L2_Alloc = 0 
L2_WB = 8361 
n_act = 20817 
n_pre = 20801 
n_ref = 0 
n_req = 44836 
total_req = 51106 

Dual Bus Interface Util: 
issued_total_row = 41618 
issued_total_col = 51106 
Row_Bus_Util =  0.054985 
CoL_Bus_Util = 0.067521 
Either_Row_CoL_Bus_Util = 0.114790 
Issued_on_Two_Bus_Simul_Util = 0.007716 
issued_two_Eff = 0.067216 
queue_avg = 1.061846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670288 n_act=20756 n_pre=20740 n_ref_event=0 n_req=44713 n_rd=42635 n_rd_L2_A=0 n_write=0 n_wr_bk=8306 bw_util=0.0673
n_activity=456494 dram_eff=0.1116
bk0: 2655a 719631i bk1: 2688a 719521i bk2: 2724a 716083i bk3: 2778a 716565i bk4: 2847a 713630i bk5: 2869a 713091i bk6: 2728a 710623i bk7: 2736a 713358i bk8: 2488a 714574i bk9: 2490a 711671i bk10: 2540a 713525i bk11: 2552a 714067i bk12: 2681a 713783i bk13: 2674a 714477i bk14: 2592a 714732i bk15: 2593a 717479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535795
Row_Buffer_Locality_read = 0.549173
Row_Buffer_Locality_write = 0.261309
Bank_Level_Parallism = 2.173621
Bank_Level_Parallism_Col = 1.810047
Bank_Level_Parallism_Ready = 1.450894
write_to_read_ratio_blp_rw_average = 0.088937
GrpLevelPara = 1.421872 

BW Util details:
bwutil = 0.067303 
total_CMD = 756895 
util_bw = 50941 
Wasted_Col = 173362 
Wasted_Row = 106124 
Idle = 426468 

BW Util Bottlenecks: 
RCDc_limit = 198084 
RCDWRc_limit = 8472 
WTRc_limit = 14827 
RTWc_limit = 32917 
CCDLc_limit = 19588 
rwq = 0 
CCDLc_limit_alone = 15781 
WTRc_limit_alone = 13034 
RTWc_limit_alone = 30903 

Commands details: 
total_CMD = 756895 
n_nop = 670288 
Read = 42635 
Write = 0 
L2_Alloc = 0 
L2_WB = 8306 
n_act = 20756 
n_pre = 20740 
n_ref = 0 
n_req = 44713 
total_req = 50941 

Dual Bus Interface Util: 
issued_total_row = 41496 
issued_total_col = 50941 
Row_Bus_Util =  0.054824 
CoL_Bus_Util = 0.067303 
Either_Row_CoL_Bus_Util = 0.114424 
Issued_on_Two_Bus_Simul_Util = 0.007703 
issued_two_Eff = 0.067316 
queue_avg = 1.030081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03008
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669778 n_act=21156 n_pre=21140 n_ref_event=0 n_req=44385 n_rd=42341 n_rd_L2_A=0 n_write=0 n_wr_bk=8176 bw_util=0.06674
n_activity=460906 dram_eff=0.1096
bk0: 2656a 719906i bk1: 2666a 717966i bk2: 2716a 715007i bk3: 2733a 717062i bk4: 2848a 713168i bk5: 2804a 715154i bk6: 2768a 711911i bk7: 2712a 713803i bk8: 2496a 716159i bk9: 2492a 713568i bk10: 2516a 713362i bk11: 2532a 712152i bk12: 2658a 711523i bk13: 2600a 711842i bk14: 2568a 716843i bk15: 2576a 716399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523353
Row_Buffer_Locality_read = 0.536619
Row_Buffer_Locality_write = 0.248532
Bank_Level_Parallism = 2.133701
Bank_Level_Parallism_Col = 1.757939
Bank_Level_Parallism_Ready = 1.362155
write_to_read_ratio_blp_rw_average = 0.091278
GrpLevelPara = 1.406407 

BW Util details:
bwutil = 0.066742 
total_CMD = 756895 
util_bw = 50517 
Wasted_Col = 177988 
Wasted_Row = 108412 
Idle = 419978 

BW Util Bottlenecks: 
RCDc_limit = 203005 
RCDWRc_limit = 8795 
WTRc_limit = 15316 
RTWc_limit = 33789 
CCDLc_limit = 20055 
rwq = 0 
CCDLc_limit_alone = 16043 
WTRc_limit_alone = 13379 
RTWc_limit_alone = 31714 

Commands details: 
total_CMD = 756895 
n_nop = 669778 
Read = 42341 
Write = 0 
L2_Alloc = 0 
L2_WB = 8176 
n_act = 21156 
n_pre = 21140 
n_ref = 0 
n_req = 44385 
total_req = 50517 

Dual Bus Interface Util: 
issued_total_row = 42296 
issued_total_col = 50517 
Row_Bus_Util =  0.055881 
CoL_Bus_Util = 0.066742 
Either_Row_CoL_Bus_Util = 0.115098 
Issued_on_Two_Bus_Simul_Util = 0.007525 
issued_two_Eff = 0.065383 
queue_avg = 0.869369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.869369
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670275 n_act=20745 n_pre=20729 n_ref_event=0 n_req=44696 n_rd=42609 n_rd_L2_A=0 n_write=0 n_wr_bk=8342 bw_util=0.06732
n_activity=456083 dram_eff=0.1117
bk0: 2691a 719641i bk1: 2692a 719861i bk2: 2704a 715571i bk3: 2777a 714906i bk4: 2829a 715048i bk5: 2858a 713599i bk6: 2721a 713913i bk7: 2765a 710773i bk8: 2513a 712266i bk9: 2516a 713321i bk10: 2519a 712904i bk11: 2561a 711568i bk12: 2632a 713256i bk13: 2665a 714842i bk14: 2589a 715723i bk15: 2577a 715772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535865
Row_Buffer_Locality_read = 0.547091
Row_Buffer_Locality_write = 0.306660
Bank_Level_Parallism = 2.188673
Bank_Level_Parallism_Col = 1.831077
Bank_Level_Parallism_Ready = 1.481325
write_to_read_ratio_blp_rw_average = 0.087160
GrpLevelPara = 1.422424 

BW Util details:
bwutil = 0.067316 
total_CMD = 756895 
util_bw = 50951 
Wasted_Col = 172801 
Wasted_Row = 106152 
Idle = 426991 

BW Util Bottlenecks: 
RCDc_limit = 198450 
RCDWRc_limit = 7973 
WTRc_limit = 14938 
RTWc_limit = 32861 
CCDLc_limit = 19467 
rwq = 0 
CCDLc_limit_alone = 15552 
WTRc_limit_alone = 13058 
RTWc_limit_alone = 30826 

Commands details: 
total_CMD = 756895 
n_nop = 670275 
Read = 42609 
Write = 0 
L2_Alloc = 0 
L2_WB = 8342 
n_act = 20745 
n_pre = 20729 
n_ref = 0 
n_req = 44696 
total_req = 50951 

Dual Bus Interface Util: 
issued_total_row = 41474 
issued_total_col = 50951 
Row_Bus_Util =  0.054795 
CoL_Bus_Util = 0.067316 
Either_Row_CoL_Bus_Util = 0.114441 
Issued_on_Two_Bus_Simul_Util = 0.007669 
issued_two_Eff = 0.067017 
queue_avg = 1.120837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12084
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670111 n_act=20841 n_pre=20825 n_ref_event=0 n_req=44724 n_rd=42651 n_rd_L2_A=0 n_write=0 n_wr_bk=8289 bw_util=0.0673
n_activity=455356 dram_eff=0.1119
bk0: 2720a 716155i bk1: 2704a 717204i bk2: 2692a 716500i bk3: 2756a 714918i bk4: 2824a 714319i bk5: 2828a 712135i bk6: 2720a 715865i bk7: 2744a 713295i bk8: 2508a 714579i bk9: 2532a 714517i bk10: 2545a 712737i bk11: 2552a 714656i bk12: 2688a 712141i bk13: 2689a 711743i bk14: 2573a 717472i bk15: 2576a 715424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534009
Row_Buffer_Locality_read = 0.547279
Row_Buffer_Locality_write = 0.260974
Bank_Level_Parallism = 2.188041
Bank_Level_Parallism_Col = 1.823951
Bank_Level_Parallism_Ready = 1.423891
write_to_read_ratio_blp_rw_average = 0.089267
GrpLevelPara = 1.429286 

BW Util details:
bwutil = 0.067301 
total_CMD = 756895 
util_bw = 50940 
Wasted_Col = 172679 
Wasted_Row = 106075 
Idle = 427201 

BW Util Bottlenecks: 
RCDc_limit = 198520 
RCDWRc_limit = 8448 
WTRc_limit = 13487 
RTWc_limit = 35815 
CCDLc_limit = 19829 
rwq = 0 
CCDLc_limit_alone = 15871 
WTRc_limit_alone = 11794 
RTWc_limit_alone = 33550 

Commands details: 
total_CMD = 756895 
n_nop = 670111 
Read = 42651 
Write = 0 
L2_Alloc = 0 
L2_WB = 8289 
n_act = 20841 
n_pre = 20825 
n_ref = 0 
n_req = 44724 
total_req = 50940 

Dual Bus Interface Util: 
issued_total_row = 41666 
issued_total_col = 50940 
Row_Bus_Util =  0.055049 
CoL_Bus_Util = 0.067301 
Either_Row_CoL_Bus_Util = 0.114658 
Issued_on_Two_Bus_Simul_Util = 0.007692 
issued_two_Eff = 0.067086 
queue_avg = 1.006899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0069
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=668943 n_act=21355 n_pre=21339 n_ref_event=0 n_req=44689 n_rd=42613 n_rd_L2_A=0 n_write=0 n_wr_bk=8304 bw_util=0.06727
n_activity=460904 dram_eff=0.1105
bk0: 2700a 718706i bk1: 2696a 716584i bk2: 2748a 713851i bk3: 2741a 715189i bk4: 2846a 714846i bk5: 2848a 713779i bk6: 2724a 714363i bk7: 2740a 714305i bk8: 2504a 710905i bk9: 2485a 712168i bk10: 2536a 712994i bk11: 2540a 713154i bk12: 2691a 714841i bk13: 2687a 712007i bk14: 2576a 716487i bk15: 2551a 716037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522142
Row_Buffer_Locality_read = 0.536339
Row_Buffer_Locality_write = 0.230732
Bank_Level_Parallism = 2.150421
Bank_Level_Parallism_Col = 1.766544
Bank_Level_Parallism_Ready = 1.357012
write_to_read_ratio_blp_rw_average = 0.092525
GrpLevelPara = 1.420104 

BW Util details:
bwutil = 0.067271 
total_CMD = 756895 
util_bw = 50917 
Wasted_Col = 178147 
Wasted_Row = 107983 
Idle = 419848 

BW Util Bottlenecks: 
RCDc_limit = 204210 
RCDWRc_limit = 9000 
WTRc_limit = 15101 
RTWc_limit = 35199 
CCDLc_limit = 19935 
rwq = 0 
CCDLc_limit_alone = 16039 
WTRc_limit_alone = 13404 
RTWc_limit_alone = 33000 

Commands details: 
total_CMD = 756895 
n_nop = 668943 
Read = 42613 
Write = 0 
L2_Alloc = 0 
L2_WB = 8304 
n_act = 21355 
n_pre = 21339 
n_ref = 0 
n_req = 44689 
total_req = 50917 

Dual Bus Interface Util: 
issued_total_row = 42694 
issued_total_col = 50917 
Row_Bus_Util =  0.056407 
CoL_Bus_Util = 0.067271 
Either_Row_CoL_Bus_Util = 0.116201 
Issued_on_Two_Bus_Simul_Util = 0.007477 
issued_two_Eff = 0.064342 
queue_avg = 0.879201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879201
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669625 n_act=21043 n_pre=21027 n_ref_event=0 n_req=44538 n_rd=42468 n_rd_L2_A=0 n_write=0 n_wr_bk=8280 bw_util=0.06705
n_activity=457492 dram_eff=0.1109
bk0: 2656a 719762i bk1: 2700a 718269i bk2: 2776a 715571i bk3: 2756a 716000i bk4: 2832a 714827i bk5: 2832a 715716i bk6: 2736a 714490i bk7: 2736a 714317i bk8: 2488a 712654i bk9: 2484a 711887i bk10: 2528a 713978i bk11: 2524a 712934i bk12: 2627a 711494i bk13: 2638a 712490i bk14: 2603a 715005i bk15: 2552a 714347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527527
Row_Buffer_Locality_read = 0.539983
Row_Buffer_Locality_write = 0.271981
Bank_Level_Parallism = 2.160223
Bank_Level_Parallism_Col = 1.791491
Bank_Level_Parallism_Ready = 1.403819
write_to_read_ratio_blp_rw_average = 0.091516
GrpLevelPara = 1.418607 

BW Util details:
bwutil = 0.067048 
total_CMD = 756895 
util_bw = 50748 
Wasted_Col = 176067 
Wasted_Row = 107001 
Idle = 423079 

BW Util Bottlenecks: 
RCDc_limit = 201583 
RCDWRc_limit = 8837 
WTRc_limit = 15086 
RTWc_limit = 34475 
CCDLc_limit = 20210 
rwq = 0 
CCDLc_limit_alone = 16151 
WTRc_limit_alone = 13156 
RTWc_limit_alone = 32346 

Commands details: 
total_CMD = 756895 
n_nop = 669625 
Read = 42468 
Write = 0 
L2_Alloc = 0 
L2_WB = 8280 
n_act = 21043 
n_pre = 21027 
n_ref = 0 
n_req = 44538 
total_req = 50748 

Dual Bus Interface Util: 
issued_total_row = 42070 
issued_total_col = 50748 
Row_Bus_Util =  0.055582 
CoL_Bus_Util = 0.067048 
Either_Row_CoL_Bus_Util = 0.115300 
Issued_on_Two_Bus_Simul_Util = 0.007330 
issued_two_Eff = 0.063573 
queue_avg = 0.938698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.938698
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=671033 n_act=20506 n_pre=20490 n_ref_event=0 n_req=44446 n_rd=42407 n_rd_L2_A=0 n_write=0 n_wr_bk=8153 bw_util=0.0668
n_activity=452583 dram_eff=0.1117
bk0: 2684a 720261i bk1: 2708a 716194i bk2: 2684a 718844i bk3: 2760a 717217i bk4: 2831a 714168i bk5: 2832a 713479i bk6: 2724a 715159i bk7: 2711a 715226i bk8: 2515a 713974i bk9: 2522a 713224i bk10: 2521a 713395i bk11: 2528a 713306i bk12: 2656a 711371i bk13: 2631a 713971i bk14: 2544a 717160i bk15: 2556a 717578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538631
Row_Buffer_Locality_read = 0.551206
Row_Buffer_Locality_write = 0.277097
Bank_Level_Parallism = 2.177025
Bank_Level_Parallism_Col = 1.815249
Bank_Level_Parallism_Ready = 1.434909
write_to_read_ratio_blp_rw_average = 0.090744
GrpLevelPara = 1.423199 

BW Util details:
bwutil = 0.066799 
total_CMD = 756895 
util_bw = 50560 
Wasted_Col = 171316 
Wasted_Row = 104367 
Idle = 430652 

BW Util Bottlenecks: 
RCDc_limit = 195873 
RCDWRc_limit = 8361 
WTRc_limit = 15231 
RTWc_limit = 33713 
CCDLc_limit = 19918 
rwq = 0 
CCDLc_limit_alone = 15833 
WTRc_limit_alone = 13263 
RTWc_limit_alone = 31596 

Commands details: 
total_CMD = 756895 
n_nop = 671033 
Read = 42407 
Write = 0 
L2_Alloc = 0 
L2_WB = 8153 
n_act = 20506 
n_pre = 20490 
n_ref = 0 
n_req = 44446 
total_req = 50560 

Dual Bus Interface Util: 
issued_total_row = 40996 
issued_total_col = 50560 
Row_Bus_Util =  0.054163 
CoL_Bus_Util = 0.066799 
Either_Row_CoL_Bus_Util = 0.113440 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.066316 
queue_avg = 1.008543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00854
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670071 n_act=20932 n_pre=20916 n_ref_event=0 n_req=44492 n_rd=42447 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.06689
n_activity=457527 dram_eff=0.1107
bk0: 2707a 716662i bk1: 2712a 716829i bk2: 2724a 717024i bk3: 2708a 718610i bk4: 2796a 715337i bk5: 2836a 713428i bk6: 2744a 713136i bk7: 2697a 716738i bk8: 2488a 713410i bk9: 2496a 714036i bk10: 2504a 714572i bk11: 2532a 714435i bk12: 2672a 713345i bk13: 2690a 712988i bk14: 2585a 717835i bk15: 2556a 715659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529533
Row_Buffer_Locality_read = 0.543407
Row_Buffer_Locality_write = 0.241565
Bank_Level_Parallism = 2.139141
Bank_Level_Parallism_Col = 1.760670
Bank_Level_Parallism_Ready = 1.375333
write_to_read_ratio_blp_rw_average = 0.090468
GrpLevelPara = 1.409528 

BW Util details:
bwutil = 0.066888 
total_CMD = 756895 
util_bw = 50627 
Wasted_Col = 174664 
Wasted_Row = 106977 
Idle = 424627 

BW Util Bottlenecks: 
RCDc_limit = 199960 
RCDWRc_limit = 8812 
WTRc_limit = 14898 
RTWc_limit = 32256 
CCDLc_limit = 19784 
rwq = 0 
CCDLc_limit_alone = 15972 
WTRc_limit_alone = 13011 
RTWc_limit_alone = 30331 

Commands details: 
total_CMD = 756895 
n_nop = 670071 
Read = 42447 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 20932 
n_pre = 20916 
n_ref = 0 
n_req = 44492 
total_req = 50627 

Dual Bus Interface Util: 
issued_total_row = 41848 
issued_total_col = 50627 
Row_Bus_Util =  0.055289 
CoL_Bus_Util = 0.066888 
Either_Row_CoL_Bus_Util = 0.114711 
Issued_on_Two_Bus_Simul_Util = 0.007466 
issued_two_Eff = 0.065086 
queue_avg = 0.846465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.846465
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669408 n_act=21235 n_pre=21219 n_ref_event=0 n_req=44517 n_rd=42468 n_rd_L2_A=0 n_write=0 n_wr_bk=8196 bw_util=0.06694
n_activity=458393 dram_eff=0.1105
bk0: 2708a 715576i bk1: 2676a 717202i bk2: 2724a 719082i bk3: 2712a 717409i bk4: 2828a 712270i bk5: 2816a 713116i bk6: 2740a 713952i bk7: 2720a 711681i bk8: 2504a 713398i bk9: 2468a 716799i bk10: 2536a 714256i bk11: 2556a 714222i bk12: 2669a 710167i bk13: 2665a 714773i bk14: 2594a 714416i bk15: 2552a 716309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522991
Row_Buffer_Locality_read = 0.537252
Row_Buffer_Locality_write = 0.227428
Bank_Level_Parallism = 2.157406
Bank_Level_Parallism_Col = 1.763734
Bank_Level_Parallism_Ready = 1.372868
write_to_read_ratio_blp_rw_average = 0.090263
GrpLevelPara = 1.417575 

BW Util details:
bwutil = 0.066937 
total_CMD = 756895 
util_bw = 50664 
Wasted_Col = 176405 
Wasted_Row = 106762 
Idle = 423064 

BW Util Bottlenecks: 
RCDc_limit = 202858 
RCDWRc_limit = 8956 
WTRc_limit = 15826 
RTWc_limit = 32995 
CCDLc_limit = 19684 
rwq = 0 
CCDLc_limit_alone = 15768 
WTRc_limit_alone = 13914 
RTWc_limit_alone = 30991 

Commands details: 
total_CMD = 756895 
n_nop = 669408 
Read = 42468 
Write = 0 
L2_Alloc = 0 
L2_WB = 8196 
n_act = 21235 
n_pre = 21219 
n_ref = 0 
n_req = 44517 
total_req = 50664 

Dual Bus Interface Util: 
issued_total_row = 42454 
issued_total_col = 50664 
Row_Bus_Util =  0.056090 
CoL_Bus_Util = 0.066937 
Either_Row_CoL_Bus_Util = 0.115587 
Issued_on_Two_Bus_Simul_Util = 0.007440 
issued_two_Eff = 0.064364 
queue_avg = 0.850794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850794
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670132 n_act=20864 n_pre=20848 n_ref_event=0 n_req=44460 n_rd=42389 n_rd_L2_A=0 n_write=0 n_wr_bk=8281 bw_util=0.06694
n_activity=457621 dram_eff=0.1107
bk0: 2660a 717289i bk1: 2684a 717103i bk2: 2721a 717934i bk3: 2768a 716755i bk4: 2844a 713606i bk5: 2844a 713362i bk6: 2756a 713346i bk7: 2676a 715082i bk8: 2496a 713475i bk9: 2504a 713025i bk10: 2536a 715977i bk11: 2520a 715697i bk12: 2600a 711031i bk13: 2643a 713565i bk14: 2581a 716045i bk15: 2556a 717045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530724
Row_Buffer_Locality_read = 0.543891
Row_Buffer_Locality_write = 0.261226
Bank_Level_Parallism = 2.139941
Bank_Level_Parallism_Col = 1.772542
Bank_Level_Parallism_Ready = 1.397119
write_to_read_ratio_blp_rw_average = 0.092648
GrpLevelPara = 1.410038 

BW Util details:
bwutil = 0.066945 
total_CMD = 756895 
util_bw = 50670 
Wasted_Col = 175510 
Wasted_Row = 107681 
Idle = 423034 

BW Util Bottlenecks: 
RCDc_limit = 199366 
RCDWRc_limit = 8926 
WTRc_limit = 15482 
RTWc_limit = 33336 
CCDLc_limit = 20214 
rwq = 0 
CCDLc_limit_alone = 16336 
WTRc_limit_alone = 13664 
RTWc_limit_alone = 31276 

Commands details: 
total_CMD = 756895 
n_nop = 670132 
Read = 42389 
Write = 0 
L2_Alloc = 0 
L2_WB = 8281 
n_act = 20864 
n_pre = 20848 
n_ref = 0 
n_req = 44460 
total_req = 50670 

Dual Bus Interface Util: 
issued_total_row = 41712 
issued_total_col = 50670 
Row_Bus_Util =  0.055109 
CoL_Bus_Util = 0.066945 
Either_Row_CoL_Bus_Util = 0.114630 
Issued_on_Two_Bus_Simul_Util = 0.007424 
issued_two_Eff = 0.064763 
queue_avg = 0.969767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.969767
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670729 n_act=20539 n_pre=20523 n_ref_event=0 n_req=44598 n_rd=42519 n_rd_L2_A=0 n_write=0 n_wr_bk=8316 bw_util=0.06716
n_activity=453765 dram_eff=0.112
bk0: 2669a 716892i bk1: 2676a 717238i bk2: 2736a 718009i bk3: 2708a 716761i bk4: 2860a 714690i bk5: 2852a 713956i bk6: 2761a 714188i bk7: 2720a 713089i bk8: 2515a 714053i bk9: 2525a 713176i bk10: 2540a 713920i bk11: 2511a 713123i bk12: 2633a 714589i bk13: 2652a 713847i bk14: 2593a 715827i bk15: 2568a 715816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539464
Row_Buffer_Locality_read = 0.551918
Row_Buffer_Locality_write = 0.284752
Bank_Level_Parallism = 2.173776
Bank_Level_Parallism_Col = 1.830043
Bank_Level_Parallism_Ready = 1.487007
write_to_read_ratio_blp_rw_average = 0.088553
GrpLevelPara = 1.416445 

BW Util details:
bwutil = 0.067163 
total_CMD = 756895 
util_bw = 50835 
Wasted_Col = 172068 
Wasted_Row = 106360 
Idle = 427632 

BW Util Bottlenecks: 
RCDc_limit = 196486 
RCDWRc_limit = 8143 
WTRc_limit = 14078 
RTWc_limit = 32381 
CCDLc_limit = 18901 
rwq = 0 
CCDLc_limit_alone = 15307 
WTRc_limit_alone = 12493 
RTWc_limit_alone = 30372 

Commands details: 
total_CMD = 756895 
n_nop = 670729 
Read = 42519 
Write = 0 
L2_Alloc = 0 
L2_WB = 8316 
n_act = 20539 
n_pre = 20523 
n_ref = 0 
n_req = 44598 
total_req = 50835 

Dual Bus Interface Util: 
issued_total_row = 41062 
issued_total_col = 50835 
Row_Bus_Util =  0.054251 
CoL_Bus_Util = 0.067163 
Either_Row_CoL_Bus_Util = 0.113841 
Issued_on_Two_Bus_Simul_Util = 0.007572 
issued_two_Eff = 0.066511 
queue_avg = 1.119867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11987
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=670398 n_act=20610 n_pre=20594 n_ref_event=0 n_req=44666 n_rd=42595 n_rd_L2_A=0 n_write=0 n_wr_bk=8281 bw_util=0.06722
n_activity=459880 dram_eff=0.1106
bk0: 2660a 717149i bk1: 2696a 717072i bk2: 2752a 718022i bk3: 2752a 715252i bk4: 2800a 715726i bk5: 2848a 714497i bk6: 2756a 713728i bk7: 2717a 714179i bk8: 2496a 713596i bk9: 2504a 713917i bk10: 2580a 712279i bk11: 2536a 713000i bk12: 2672a 713931i bk13: 2687a 714199i bk14: 2595a 715611i bk15: 2544a 717748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538575
Row_Buffer_Locality_read = 0.551144
Row_Buffer_Locality_write = 0.280058
Bank_Level_Parallism = 2.153784
Bank_Level_Parallism_Col = 1.813169
Bank_Level_Parallism_Ready = 1.467057
write_to_read_ratio_blp_rw_average = 0.089273
GrpLevelPara = 1.412810 

BW Util details:
bwutil = 0.067217 
total_CMD = 756895 
util_bw = 50876 
Wasted_Col = 173416 
Wasted_Row = 107719 
Idle = 424884 

BW Util Bottlenecks: 
RCDc_limit = 197053 
RCDWRc_limit = 8300 
WTRc_limit = 14799 
RTWc_limit = 32819 
CCDLc_limit = 19386 
rwq = 0 
CCDLc_limit_alone = 15523 
WTRc_limit_alone = 13057 
RTWc_limit_alone = 30698 

Commands details: 
total_CMD = 756895 
n_nop = 670398 
Read = 42595 
Write = 0 
L2_Alloc = 0 
L2_WB = 8281 
n_act = 20610 
n_pre = 20594 
n_ref = 0 
n_req = 44666 
total_req = 50876 

Dual Bus Interface Util: 
issued_total_row = 41204 
issued_total_col = 50876 
Row_Bus_Util =  0.054438 
CoL_Bus_Util = 0.067217 
Either_Row_CoL_Bus_Util = 0.114279 
Issued_on_Two_Bus_Simul_Util = 0.007376 
issued_two_Eff = 0.064546 
queue_avg = 1.077119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07712
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669621 n_act=21046 n_pre=21030 n_ref_event=0 n_req=44719 n_rd=42638 n_rd_L2_A=0 n_write=0 n_wr_bk=8324 bw_util=0.06733
n_activity=456763 dram_eff=0.1116
bk0: 2708a 716018i bk1: 2688a 715543i bk2: 2764a 715070i bk3: 2747a 717286i bk4: 2844a 714613i bk5: 2840a 712575i bk6: 2724a 712661i bk7: 2700a 715199i bk8: 2512a 711919i bk9: 2500a 713658i bk10: 2556a 714858i bk11: 2572a 712553i bk12: 2679a 713171i bk13: 2680a 714649i bk14: 2580a 715061i bk15: 2544a 717160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529372
Row_Buffer_Locality_read = 0.543506
Row_Buffer_Locality_write = 0.239789
Bank_Level_Parallism = 2.177682
Bank_Level_Parallism_Col = 1.798540
Bank_Level_Parallism_Ready = 1.393136
write_to_read_ratio_blp_rw_average = 0.094590
GrpLevelPara = 1.428185 

BW Util details:
bwutil = 0.067330 
total_CMD = 756895 
util_bw = 50962 
Wasted_Col = 174873 
Wasted_Row = 106190 
Idle = 424870 

BW Util Bottlenecks: 
RCDc_limit = 200585 
RCDWRc_limit = 9250 
WTRc_limit = 15041 
RTWc_limit = 35790 
CCDLc_limit = 20139 
rwq = 0 
CCDLc_limit_alone = 15993 
WTRc_limit_alone = 13183 
RTWc_limit_alone = 33502 

Commands details: 
total_CMD = 756895 
n_nop = 669621 
Read = 42638 
Write = 0 
L2_Alloc = 0 
L2_WB = 8324 
n_act = 21046 
n_pre = 21030 
n_ref = 0 
n_req = 44719 
total_req = 50962 

Dual Bus Interface Util: 
issued_total_row = 42076 
issued_total_col = 50962 
Row_Bus_Util =  0.055590 
CoL_Bus_Util = 0.067330 
Either_Row_CoL_Bus_Util = 0.115305 
Issued_on_Two_Bus_Simul_Util = 0.007615 
issued_two_Eff = 0.066045 
queue_avg = 0.906745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.906745
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=756895 n_nop=669935 n_act=21018 n_pre=21002 n_ref_event=0 n_req=44288 n_rd=42248 n_rd_L2_A=0 n_write=0 n_wr_bk=8160 bw_util=0.0666
n_activity=457405 dram_eff=0.1102
bk0: 2700a 718050i bk1: 2675a 718276i bk2: 2732a 717653i bk3: 2720a 716855i bk4: 2800a 716338i bk5: 2824a 715278i bk6: 2752a 712819i bk7: 2712a 715395i bk8: 2496a 714819i bk9: 2488a 715820i bk10: 2536a 714565i bk11: 2500a 715416i bk12: 2603a 713828i bk13: 2578a 714301i bk14: 2588a 716076i bk15: 2544a 715771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525424
Row_Buffer_Locality_read = 0.540381
Row_Buffer_Locality_write = 0.215686
Bank_Level_Parallism = 2.115612
Bank_Level_Parallism_Col = 1.713588
Bank_Level_Parallism_Ready = 1.298722
write_to_read_ratio_blp_rw_average = 0.094162
GrpLevelPara = 1.401191 

BW Util details:
bwutil = 0.066598 
total_CMD = 756895 
util_bw = 50408 
Wasted_Col = 176527 
Wasted_Row = 105521 
Idle = 424439 

BW Util Bottlenecks: 
RCDc_limit = 201073 
RCDWRc_limit = 9534 
WTRc_limit = 16507 
RTWc_limit = 31401 
CCDLc_limit = 20410 
rwq = 0 
CCDLc_limit_alone = 16498 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 29501 

Commands details: 
total_CMD = 756895 
n_nop = 669935 
Read = 42248 
Write = 0 
L2_Alloc = 0 
L2_WB = 8160 
n_act = 21018 
n_pre = 21002 
n_ref = 0 
n_req = 44288 
total_req = 50408 

Dual Bus Interface Util: 
issued_total_row = 42020 
issued_total_col = 50408 
Row_Bus_Util =  0.055516 
CoL_Bus_Util = 0.066598 
Either_Row_CoL_Bus_Util = 0.114890 
Issued_on_Two_Bus_Simul_Util = 0.007224 
issued_two_Eff = 0.062879 
queue_avg = 0.724008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.724008

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133505, Miss = 24064, Miss_rate = 0.180, Pending_hits = 117, Reservation_fails = 383
L2_cache_bank[1]: Access = 130361, Miss = 24150, Miss_rate = 0.185, Pending_hits = 112, Reservation_fails = 1480
L2_cache_bank[2]: Access = 135516, Miss = 24197, Miss_rate = 0.179, Pending_hits = 152, Reservation_fails = 2232
L2_cache_bank[3]: Access = 130307, Miss = 24268, Miss_rate = 0.186, Pending_hits = 140, Reservation_fails = 1986
L2_cache_bank[4]: Access = 131098, Miss = 24247, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 1487
L2_cache_bank[5]: Access = 138305, Miss = 24178, Miss_rate = 0.175, Pending_hits = 118, Reservation_fails = 246
L2_cache_bank[6]: Access = 137106, Miss = 24095, Miss_rate = 0.176, Pending_hits = 144, Reservation_fails = 1491
L2_cache_bank[7]: Access = 130518, Miss = 24162, Miss_rate = 0.185, Pending_hits = 112, Reservation_fails = 892
L2_cache_bank[8]: Access = 134344, Miss = 24227, Miss_rate = 0.180, Pending_hits = 141, Reservation_fails = 129
L2_cache_bank[9]: Access = 129886, Miss = 24168, Miss_rate = 0.186, Pending_hits = 100, Reservation_fails = 637
L2_cache_bank[10]: Access = 133182, Miss = 24126, Miss_rate = 0.181, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[11]: Access = 130801, Miss = 24284, Miss_rate = 0.186, Pending_hits = 123, Reservation_fails = 1824
L2_cache_bank[12]: Access = 138148, Miss = 24142, Miss_rate = 0.175, Pending_hits = 111, Reservation_fails = 291
L2_cache_bank[13]: Access = 130946, Miss = 24052, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 698
L2_cache_bank[14]: Access = 147265, Miss = 24228, Miss_rate = 0.165, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 127622, Miss = 24234, Miss_rate = 0.190, Pending_hits = 91, Reservation_fails = 282
L2_cache_bank[16]: Access = 135818, Miss = 24143, Miss_rate = 0.178, Pending_hits = 170, Reservation_fails = 2964
L2_cache_bank[17]: Access = 137651, Miss = 24237, Miss_rate = 0.176, Pending_hits = 118, Reservation_fails = 713
L2_cache_bank[18]: Access = 134740, Miss = 24229, Miss_rate = 0.180, Pending_hits = 145, Reservation_fails = 2210
L2_cache_bank[19]: Access = 144884, Miss = 24424, Miss_rate = 0.169, Pending_hits = 163, Reservation_fails = 1175
L2_cache_bank[20]: Access = 128119, Miss = 24147, Miss_rate = 0.188, Pending_hits = 119, Reservation_fails = 947
L2_cache_bank[21]: Access = 140884, Miss = 24316, Miss_rate = 0.173, Pending_hits = 178, Reservation_fails = 3852
L2_cache_bank[22]: Access = 133311, Miss = 24182, Miss_rate = 0.181, Pending_hits = 122, Reservation_fails = 908
L2_cache_bank[23]: Access = 129378, Miss = 24083, Miss_rate = 0.186, Pending_hits = 131, Reservation_fails = 1075
L2_cache_bank[24]: Access = 132863, Miss = 24158, Miss_rate = 0.182, Pending_hits = 132, Reservation_fails = 1539
L2_cache_bank[25]: Access = 131000, Miss = 24347, Miss_rate = 0.186, Pending_hits = 165, Reservation_fails = 2666
L2_cache_bank[26]: Access = 132577, Miss = 24198, Miss_rate = 0.183, Pending_hits = 128, Reservation_fails = 1066
L2_cache_bank[27]: Access = 137082, Miss = 24233, Miss_rate = 0.177, Pending_hits = 150, Reservation_fails = 288
L2_cache_bank[28]: Access = 131821, Miss = 24249, Miss_rate = 0.184, Pending_hits = 108, Reservation_fails = 388
L2_cache_bank[29]: Access = 135774, Miss = 24152, Miss_rate = 0.178, Pending_hits = 114, Reservation_fails = 689
L2_cache_bank[30]: Access = 128767, Miss = 24142, Miss_rate = 0.187, Pending_hits = 121, Reservation_fails = 464
L2_cache_bank[31]: Access = 132332, Miss = 24190, Miss_rate = 0.183, Pending_hits = 159, Reservation_fails = 1525
L2_cache_bank[32]: Access = 131092, Miss = 24035, Miss_rate = 0.183, Pending_hits = 95, Reservation_fails = 68
L2_cache_bank[33]: Access = 135108, Miss = 24204, Miss_rate = 0.179, Pending_hits = 133, Reservation_fails = 1653
L2_cache_bank[34]: Access = 130635, Miss = 24052, Miss_rate = 0.184, Pending_hits = 130, Reservation_fails = 2323
L2_cache_bank[35]: Access = 132433, Miss = 24127, Miss_rate = 0.182, Pending_hits = 149, Reservation_fails = 1480
L2_cache_bank[36]: Access = 130862, Miss = 24163, Miss_rate = 0.185, Pending_hits = 162, Reservation_fails = 409
L2_cache_bank[37]: Access = 129871, Miss = 24013, Miss_rate = 0.185, Pending_hits = 130, Reservation_fails = 1304
L2_cache_bank[38]: Access = 132012, Miss = 24130, Miss_rate = 0.183, Pending_hits = 113, Reservation_fails = 799
L2_cache_bank[39]: Access = 135093, Miss = 24171, Miss_rate = 0.179, Pending_hits = 139, Reservation_fails = 1657
L2_cache_bank[40]: Access = 139483, Miss = 24255, Miss_rate = 0.174, Pending_hits = 126, Reservation_fails = 455
L2_cache_bank[41]: Access = 133791, Miss = 24172, Miss_rate = 0.181, Pending_hits = 95, Reservation_fails = 596
L2_cache_bank[42]: Access = 130591, Miss = 24183, Miss_rate = 0.185, Pending_hits = 111, Reservation_fails = 693
L2_cache_bank[43]: Access = 133788, Miss = 24208, Miss_rate = 0.181, Pending_hits = 153, Reservation_fails = 1294
L2_cache_bank[44]: Access = 131385, Miss = 24223, Miss_rate = 0.184, Pending_hits = 130, Reservation_fails = 1931
L2_cache_bank[45]: Access = 136744, Miss = 24183, Miss_rate = 0.177, Pending_hits = 99, Reservation_fails = 266
L2_cache_bank[46]: Access = 131262, Miss = 24195, Miss_rate = 0.184, Pending_hits = 119, Reservation_fails = 456
L2_cache_bank[47]: Access = 130395, Miss = 23993, Miss_rate = 0.184, Pending_hits = 106, Reservation_fails = 0
L2_total_cache_accesses = 6410456
L2_total_cache_misses = 1160559
L2_total_cache_miss_rate = 0.1810
L2_total_cache_pending_hits = 6139
L2_total_cache_reservation_fails = 51911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5082014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 746918
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105177
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6108344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 50828
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6410456
icnt_total_pkts_simt_to_mem=6408216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.26248
	minimum = 5
	maximum = 28
Network latency average = 5.22282
	minimum = 5
	maximum = 28
Slowest packet = 12614183
Flit latency average = 5.22282
	minimum = 5
	maximum = 28
Slowest flit = 12614183
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 3)
Accepted packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 3)
Injected flit rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 3)
Accepted flit rate average= 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3163 (7 samples)
	minimum = 5 (7 samples)
	maximum = 63.1429 (7 samples)
Network latency average = 5.20484 (7 samples)
	minimum = 5 (7 samples)
	maximum = 63 (7 samples)
Flit latency average = 5.20484 (7 samples)
	minimum = 5 (7 samples)
	maximum = 63 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.20964 (7 samples)
	minimum = 0.188939 (7 samples)
	maximum = 0.243768 (7 samples)
Accepted packet rate average = 0.20964 (7 samples)
	minimum = 0.188939 (7 samples)
	maximum = 0.244153 (7 samples)
Injected flit rate average = 0.20964 (7 samples)
	minimum = 0.188939 (7 samples)
	maximum = 0.243768 (7 samples)
Accepted flit rate average = 0.20964 (7 samples)
	minimum = 0.188939 (7 samples)
	maximum = 0.244153 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 52 min, 3 sec (46323 sec)
gpgpu_simulation_rate = 2177 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 344276
gpu_sim_insn = 24252248
gpu_ipc =      70.4442
gpu_tot_sim_cycle = 1412836
gpu_tot_sim_insn = 125129170
gpu_tot_ipc =      88.5660
gpu_tot_issued_cta = 9352
gpu_occupancy = 76.9849% 
gpu_tot_occupancy = 76.9978% 
max_total_param_size = 0
gpu_stall_dramfull = 13824
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8056
partiton_level_parallism_total  =       5.9504
partiton_level_parallism_util =       7.4161
partiton_level_parallism_util_total  =       7.5991
L2_BW  =     222.9360 GB/Sec
L2_BW_total  =     228.5566 GB/Sec
gpu_total_sim_rate=2051

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5186290
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 249428, Miss = 39342, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 251279, Miss = 39429, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 253603, Miss = 40400, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 254153, Miss = 40087, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 261654, Miss = 40848, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 249671, Miss = 39282, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 252297, Miss = 39575, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 252675, Miss = 39992, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 252724, Miss = 40029, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 254029, Miss = 40556, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 252473, Miss = 40597, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 251823, Miss = 40622, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 255447, Miss = 40913, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 255129, Miss = 41227, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 253382, Miss = 40867, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 253349, Miss = 39889, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 251607, Miss = 40080, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 254423, Miss = 40766, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 253024, Miss = 40606, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 251043, Miss = 39631, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 254465, Miss = 39609, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 251444, Miss = 38867, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 254883, Miss = 39644, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 253314, Miss = 39288, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 251172, Miss = 39806, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 252883, Miss = 39945, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 259977, Miss = 39712, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 253071, Miss = 39718, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 256893, Miss = 39419, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 252252, Miss = 39774, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 261716, Miss = 40041, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 272490, Miss = 41173, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 248790, Miss = 39095, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 253982, Miss = 40156, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 252201, Miss = 39764, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 259799, Miss = 39459, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 261280, Miss = 39352, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 252350, Miss = 39259, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 250574, Miss = 38965, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 262599, Miss = 40138, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10179348
	L1D_total_cache_misses = 1597922
	L1D_total_cache_miss_rate = 0.1570
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 336672
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8469274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 740988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 670014
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5165494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9880276
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 336672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5186290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2071, 2799, 2911, 3275, 2295, 2743, 1959, 3051, 2356, 2395, 2533, 2227, 2524, 2617, 2895, 2589, 2048, 2440, 1880, 2244, 2328, 1908, 2412, 2552, 2233, 1757, 1729, 1729, 2205, 1505, 2345, 2317, 1768, 1796, 1824, 1936, 1628, 1460, 1740, 1796, 1449, 1225, 2065, 1477, 1531, 1589, 1309, 1337, 1395, 1619, 1311, 1367, 1311, 1255, 1309, 1423, 1052, 940, 1164, 1108, 1274, 1024, 1192, 968, 
gpgpu_n_tot_thrd_icount = 318091648
gpgpu_n_tot_w_icount = 9940364
gpgpu_n_stall_shd_mem = 323593526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8107081
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 26753957
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10773504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307273905	W0_Idle:11291858	W0_Scoreboard:17109245	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95042	W28:72380	W29:63220	W30:49216	W31:26016	W32:2218430
single_issue_nums: WS0:2474678	WS1:2487926	WS2:2476988	WS3:2500772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11182824 {8:1397853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55914120 {40:1397853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 79 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:572672 	328065 	18779 	27035 	208857 	141969 	66368 	41851 	18752 	2388 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7030827 	1343680 	30741 	1062 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4671900 	3489396 	235693 	7206 	1135 	976 	576 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7728663 	662677 	13185 	1702 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2763 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        40        17        20        24 
dram[1]:        64        64        64        64        64        64        40        45        18        39        28        23        20        21        46        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        40        26        36 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        22        24        15        29        23 
dram[4]:        64        64        64        64        64        64        38        35        22        18        21        18        21        26        51        54 
dram[5]:        64        64        64        64        64        64        38        35        20        25        38        25        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        24        21        19        24        26        44        36        41        34 
dram[7]:        64        64        64        64        64        64        32        28        20        31        19        18        25        22        30        25 
dram[8]:        64        64        64        64        64        64        44        33        23        21        18        23        28        24        36        41 
dram[9]:        64        64        64        64        64        64        31        40        22        20        39        24        20        13        26        38 
dram[10]:        64        64        64        64        61        57        20        23        19        16        42        19        44        39        28        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        28        29        34        22 
dram[13]:        64        64        64        64        64        64        39        29        24        37        21        22        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        19        27        18        15        40        40        27        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        24        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        22        23        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        20        36        21        41        36        40        45        40 
dram[19]:        64        64        64        64        62        60        32        35        24        22        26        18        15        24        46        21 
dram[20]:        64        64        64        64        64        64        28        29        33        24        22        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        21        37        54 
dram[22]:        64        64        64        64        50        54        28        32        23        22        34        30        42        36        34        33 
dram[23]:        64        64        64        64        56        64        32        20        22        25        31        30        17        21        45        27 
maximum service time to same row:
dram[0]:     16789     11458     17560     11999      7817     25648      6395     10557      8733     14184      9798      9637     29870     19026     10389     72518 
dram[1]:      7580     15570     21796      5405      8144     11727      7913      8279     11571     15076      9717      7196     10212      4649     16980     15905 
dram[2]:     15165     20513     25855     12778     12176     17780      5877      9351      9596      9425     19133     12367     12915     17064     13083      8129 
dram[3]:     11566     15249     13666     16152      5996     10693      7186      7970     13320     11802      8290      8530     10824      9840     11348     11411 
dram[4]:      9140     13820     11959      8859      8994      8139      6043      7638     12809     14492      8715     24264     13781     19248     17551     17836 
dram[5]:      6502     13175      8165      8085      7533     14764      7622      7720      8213     10841      6803     11946      9583     10855     11453     10251 
dram[6]:     12662     14621      7892     10651      8030      9168      7705      9832     10827      8190     11271      8306     13082     34331     13591      8679 
dram[7]:     13997     15486      9809      8695      9254     17545     10576      7339     52639     10005      6158      6958      6450      5623     14062     11112 
dram[8]:     10067     34237      6984      7422     14807     14647      8508      8703     10651     26909      8688      7212     22187      8823     15533     15241 
dram[9]:     14964     41636     11268     10786      8878     10499      6532      7073     13968     11974      8647     11284     12216      5113     10824     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      7398      8328      9669     14524     11771      7923     11461     11209     13127 
dram[11]:     10979     86393      8397     13298     16832      7992      7939     12295      8994     12729     12651      5920     54776     11646     13083     10706 
dram[12]:     15120     10716      7127     13223     12067      8520      6327      6189     18933      5454      9687      6826      7036     21945     15415     11626 
dram[13]:      9504     22420     11952      5516      7543      8326     10075     11767     14583     14311      6762      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808     10453      9126     12576      9483     10385     11270     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     16162     12268      4563      8215      6889     10491     10297      8886      8521     13272      8054      7435      9930     12295     13348      8959 
dram[16]:     28865      9872      8260      7987     10409     16876     11141      9753     10144     11568     10119     15413     30569     11696     13594     16378 
dram[17]:     16085     15859     12255      6464      8321      5845      6648     10421      8418     13165     14900     10875     12521      9429     33077      8813 
dram[18]:     44754     37498      8531      8986      7300      8737     10549      9189      5856     16100     11351     16932      6451     40574     12511     33878 
dram[19]:     13580     15214     27823      8511      9086      8845      9255     11503     12814     25273     13430     10090      7692     14535     17795     13913 
dram[20]:     28638      9590      7622     12398      5628     17427     12864     11753     51514     10100     12255     10301     19102     11002     17751      9510 
dram[21]:     11795      9198     23328     21364      7847     11001      8802      6635     17985     11461      9877      9047      8206     12866     15314     14674 
dram[22]:     22678     10480      8921     13781     12115     18199     10362     10913     16772      7405     12945     12929     38663      8334     13043     10038 
dram[23]:      8078     16986      8996     13798      7634      6856      7732      9005     13758     12741      9463      8499      7992      8723     32693      8416 
average row accesses per activate:
dram[0]:  2.263385  2.314734  2.249850  2.401769  2.392382  2.387592  2.252900  2.187536  2.015446  1.872284  1.960621  2.005042  2.083381  1.944974  2.050568  2.144962 
dram[1]:  2.336715  2.255661  2.273112  2.257108  2.364727  2.354130  2.123913  2.155056  2.142249  1.897684  1.985483  1.973539  2.130778  1.937917  2.172950  2.173205 
dram[2]:  2.158169  2.176334  2.252226  2.181049  2.284468  2.203169  2.096566  2.046834  1.966704  1.810548  1.965328  2.018038  2.131445  1.910072  1.993392  2.136201 
dram[3]:  2.203889  2.196090  2.164822  2.166667  2.165027  2.225620  2.086300  2.130315  2.067647  1.952169  2.002274  1.976641  2.142357  1.882232  2.028201  2.048323 
dram[4]:  2.192645  2.299628  2.416507  2.282005  2.434836  2.279977  2.180493  2.117127  2.065889  2.049048  1.989893  2.006208  2.190116  1.945846  2.145585  2.108645 
dram[5]:  2.350351  2.268784  2.159236  2.174186  2.246041  2.379023  2.231348  2.199773  2.001137  2.051282  2.087007  2.053258  1.952012  2.077735  2.097263  2.064368 
dram[6]:  2.318238  2.264742  2.199307  2.249701  2.280892  2.191055  2.128978  2.023709  1.946932  2.027310  1.943540  2.004530  2.078203  2.040195  2.172601  1.978512 
dram[7]:  2.219121  2.228743  2.150028  2.160090  2.120745  2.307962  2.222031  2.206522  2.067177  2.151404  2.038350  1.966205  2.108844  2.069429  2.063429  2.286262 
dram[8]:  2.340652  2.232111  2.273659  2.265197  2.427607  2.270725  2.415212  2.010892  2.006232  2.050231  2.044457  1.958866  2.133601  1.964323  2.098592  2.178313 
dram[9]:  2.158601  2.266587  2.141156  2.359851  2.309080  2.294387  2.164792  2.115030  2.142076  2.041667  2.016921  2.068117  2.056253  2.101230  2.161888  2.081750 
dram[10]:  2.331633  2.450099  2.227326  2.361858  2.242817  2.266516  2.014151  2.206304  2.001142  1.877137  2.019198  2.068470  2.167912  2.106240  2.052213  2.195507 
dram[11]:  2.303145  2.219128  2.166282  2.280289  2.207641  2.241241  2.069039  2.211840  2.081609  1.921815  1.977679  1.910992  1.998396  1.891135  2.131109  2.064980 
dram[12]:  2.411421  2.397933  2.180653  2.255406  2.358760  2.340962  2.162239  2.088330  1.929739  2.050955  1.975501  1.917509  2.107184  2.182614  2.089803  2.109806 
dram[13]:  2.260817  2.297364  2.219105  2.201613  2.297439  2.188950  2.290593  2.205698  2.083579  2.132854  1.963308  2.078567  2.024665  2.037197  2.144564  2.077636 
dram[14]:  2.344221  2.160186  2.067428  2.211046  2.324561  2.278032  2.231757  2.252625  1.841336  1.904788  1.884555  1.960613  2.184287  1.998412  2.025381  1.994935 
dram[15]:  2.342930  2.245793  2.323918  2.307877  2.290772  2.367885  2.247663  2.190557  1.908646  1.860403  2.052934  1.924078  1.933403  2.000539  2.080941  1.964543 
dram[16]:  2.399353  2.134626  2.349367  2.439211  2.256703  2.227427  2.250441  2.226954  1.980984  1.981575  1.989350  2.000000  1.994658  2.046009  2.182716  2.151662 
dram[17]:  2.232143  2.178488  2.306560  2.300184  2.319857  2.194013  2.152089  2.316046  1.906964  1.922489  1.972020  2.009009  2.011784  2.058856  2.140820  1.987703 
dram[18]:  2.148106  2.191098  2.392157  2.241647  2.096979  2.177679  2.197039  2.030143  1.939527  2.039389  1.988864  2.008949  1.929671  2.164550  1.995039  2.035591 
dram[19]:  2.195444  2.219088  2.342253  2.392680  2.227706  2.206667  2.232051  2.241811  1.987578  1.953540  2.098824  2.073469  1.846892  2.087346  2.065367  2.084408 
dram[20]:  2.197133  2.260870  2.443226  2.257229  2.344464  2.308183  2.320833  2.119823  2.060571  2.001689  2.045272  1.915447  2.162478  2.101466  2.177604  2.034130 
dram[21]:  2.191299  2.278388  2.362005  2.226316  2.319857  2.371497  2.254936  2.206459  1.963687  2.068075  1.953739  1.957808  2.094919  2.137188  2.127347  2.150851 
dram[22]:  2.183566  2.152287  2.234712  2.369040  2.418902  2.213728  2.153457  2.241603  1.884984  1.953463  2.076257  1.966323  2.045035  2.123589  2.013438  2.049190 
dram[23]:  2.201770  2.207412  2.254167  2.210681  2.286721  2.238204  2.116812  2.234640  1.963190  2.032426  1.997202  1.954975  2.032669  1.959481  2.128690  1.972626 
average row locality = 1426828/668991 = 2.132806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3559      3568      3604      3656      3780      3724      3677      3652      3335      3344      3344      3388      3485      3488      3451      3476 
dram[1]:      3564      3641      3624      3600      3768      3784      3696      3632      3332      3332      3368      3388      3588      3585      3468      3444 
dram[2]:      3596      3616      3652      3708      3756      3729      3697      3640      3352      3344      3379      3392      3572      3529      3460      3424 
dram[3]:      3608      3580      3588      3672      3784      3700      3664      3652      3324      3320      3332      3368      3488      3485      3440      3445 
dram[4]:      3620      3580      3636      3638      3768      3748      3681      3630      3351      3359      3352      3363      3575      3510      3440      3452 
dram[5]:      3561      3586      3598      3660      3792      3808      3656      3664      3328      3328      3408      3432      3591      3555      3444      3437 
dram[6]:      3604      3564      3660      3620      3804      3789      3620      3636      3332      3304      3388      3356      3560      3568      3444      3436 
dram[7]:      3604      3592      3664      3680      3804      3768      3668      3652      3320      3332      3320      3360      3528      3505      3452      3424 
dram[8]:      3600      3584      3632      3656      3780      3748      3669      3665      3349      3359      3352      3331      3533      3552      3424      3456 
dram[9]:      3576      3648      3636      3652      3788      3820      3649      3684      3336      3336      3388      3428      3575      3569      3458      3456 
dram[10]:      3540      3580      3640      3706      3800      3826      3644      3644      3316      3323      3384      3408      3578      3559      3456      3456 
dram[11]:      3544      3548      3616      3641      3804      3736      3688      3612      3328      3324      3352      3372      3545      3461      3424      3436 
dram[12]:      3588      3584      3608      3701      3781      3806      3630      3685      3351      3351      3356      3411      3504      3551      3449      3438 
dram[13]:      3624      3612      3588      3672      3772      3784      3628      3660      3348      3372      3393      3408      3585      3587      3434      3432 
dram[14]:      3600      3592      3656      3657      3795      3800      3628      3652      3336      3313      3384      3392      3589      3584      3436      3400 
dram[15]:      3544      3604      3708      3685      3772      3776      3648      3644      3320      3316      3376      3360      3500      3524      3464      3400 
dram[16]:      3581      3608      3584      3680      3780      3772      3632      3618      3350      3360      3357      3372      3542      3503      3392      3412 
dram[17]:      3615      3612      3624      3612      3736      3780      3660      3596      3316      3332      3340      3380      3564      3586      3447      3408 
dram[18]:      3608      3568      3640      3620      3780      3752      3656      3628      3340      3288      3384      3400      3567      3557      3459      3400 
dram[19]:      3544      3572      3625      3700      3792      3792      3672      3568      3328      3340      3376      3364      3468      3536      3445      3408 
dram[20]:      3557      3568      3644      3612      3816      3796      3683      3628      3348      3363      3377      3348      3513      3536      3457      3424 
dram[21]:      3556      3600      3668      3660      3736      3796      3672      3617      3324      3336      3440      3384      3564      3580      3464      3392 
dram[22]:      3612      3588      3684      3676      3788      3788      3628      3600      3348      3336      3404      3428      3577      3574      3440      3396 
dram[23]:      3600      3569      3644      3628      3728      3764      3668      3612      3328      3320      3380      3332      3484      3444      3448      3388 
total dram reads = 1360669
bank skew: 3826/3288 = 1.16
chip skew: 56999/56337 = 1.01
number of total write accesses:
dram[0]:       119       124       133       146       177       163       207       209       188       189       191       191       188       188       158       164 
dram[1]:       121       144       138       131       174       178       212       204       192       192       188       192       192       192       163       157 
dram[2]:       129       136       143       159       171       164       211       206       192       192       192       188       190       188       160       152 
dram[3]:       132       127       129       150       178       157       204       206       191       190       190       186       184       191       156       158 
dram[4]:       136       127       141       141       174       169       209       202       192       192       192       192       192       191       156       158 
dram[5]:       122       128       131       147       179       184       202       212       192       192       190       192       192       187       157       155 
dram[6]:       133       123       147       137       183       179       193       205       190       185       192       184       187       188       156       155 
dram[7]:       133       130       148       152       183       174       205       205       188       192       188       189       192       191       159       154 
dram[8]:       131       128       140       145       177       169       205       212       192       192       189       193       188       192       152       160 
dram[9]:       126       144       141       145       179       186       200       214       192       192       188       185       190       188       161       160 
dram[10]:       116       127       142       158       181       188       199       206       188       191       192       187       192       188       160       160 
dram[11]:       118       118       136       142       183       166       208       199       192       191       192       192       192       187       152       155 
dram[12]:       128       128       134       158       177       183       195       216       192       191       192       192       192       190       158       155 
dram[13]:       138       135       129       150       175       178       195       211       192       192       192       190       191       192       156       154 
dram[14]:       132       130       146       146       180       182       195       209       192       188       191       192       192       191       155       145 
dram[15]:       118       133       159       153       175       176       200       207       190       189       192       188       187       189       161       146 
dram[16]:       126       134       128       152       176       175       196       199       192       189       192       190       192       188       144       149 
dram[17]:       135       135       138       135       166       178       203       200       189       190       184       188       192       192       156       148 
dram[18]:       134       124       142       137       177       170       202       211       188       181       188       192       192       192       160       146 
dram[19]:       118       125       139       157       180       180       214       196       192       192       192       192       187       192       157       148 
dram[20]:       121       124       143       135       186       181       216       211       190       192       192       186       187       192       160       152 
dram[21]:       121       132       149       147       166       181       211       209       191       188       192       189       188       190       161       144 
dram[22]:       135       129       153       150       179       179       203       204       192       190       190       192       192       189       156       145 
dram[23]:       132       124       143       139       164       173       210       207       192       190       189       185       187       183       158       143 
total dram writes = 66159
bank skew: 216/116 = 1.86
chip skew: 2791/2719 = 1.03
average mf latency per bank:
dram[0]:       1356      1400      1137      1184      1030      1019       862       893       808       717       712       677       650       651      1181      1078
dram[1]:       1568      1452      1255      1175       984       935       828       871       818       744       704       680       623       629      1110      1156
dram[2]:       1355      1485      1134      1160       918      1114       893       889       827       821       715       737       625       649      1131      1111
dram[3]:       1456      1455      1313      1108       987      1026       801       868       738       742       649       682       622       654      1362      1071
dram[4]:       1357      1340      1263      1240       961       972       911       831       760       745       714       718       622       630      1233      1152
dram[5]:       1672      1356      1177      1183       904       993       908       867       726       717       681       688       613       626      1076      1189
dram[6]:       1368      1536      1298      1172      1057       984       829       814       843       737       646       669       624       619      1332      1124
dram[7]:       1445      1415      1280      1234       993       938      1001       810       764       725       664       652       596       617      1713      1045
dram[8]:       1548      1539      1140      1137      1003      1012       811       902       801       827       710       673       645       648      1317      1247
dram[9]:       1579      1388      1157      1358      1029       967       850       946       820       767       697       702       610       619      1155      1593
dram[10]:       1255      1503      1129      1349      1127       937       870       880       754       767       671       687       632       643      1089      1440
dram[11]:       1438      1454      1215      1177       993      1017       871       832       760       740       724       652       623       579      1137      1147
dram[12]:       1296      1494      1212      1138      1006       977       855       868       758       793       665       720       655       638      1356      1152
dram[13]:       1417      1492      1237      1096      1005      1101       842       843       743       718       691       675       604       618      1215      1379
dram[14]:       1421      1383      1078      1181       958       948       829       852       766       811       674       704       630       622      1304      1399
dram[15]:       1335      1341      1134      1287       922       994       886       854       784       784       675       690       640       636      1185      1134
dram[16]:       1451      1352      1148      1238       933      1005       864       821       796       804       683       644       615       640      1210      1432
dram[17]:       1408      1400      1166      1103       998      1039       856       859       766       808       681       690       609       597      1174      1227
dram[18]:       1399      1435      1180      1106      1009      1036       869       779       754       797       683       669       605       650      1103      1167
dram[19]:       1369      1569      1146      1156       978      1053       938       842       826       760       692       713       626       607      1148      1205
dram[20]:       1629      1562      1181      1231      1035       957       888       848       770       785       728       702       660       631      1236      1147
dram[21]:       1302      1372      1110      1193      1074       997       864       860       772       772       677       677       600       649      1231      1316
dram[22]:       1379      1530      1182      1394       961       951       884       828       764       696       687       666       623       612      1184      1253
dram[23]:       1299      1411      1220      1221      1130       978       851       862       745       766       666       667       604       587      1103      1133
maximum mf latency per bank:
dram[0]:        734       897       745       932      1247       869       676       785       866       911       609       878      1180       818       802       781
dram[1]:        857      1122       863       923      1278      1161      1066      1255      1151       881       949       859       898       905      1057       842
dram[2]:        752       771       727       804       809       745       861       807       828       625       652       836       907       811       715       653
dram[3]:        885       666       814       742       745       661       783       839       748       804       693       760      1501       913       811       648
dram[4]:        909       925      1054       831      1219      1235       925       819      1186      1062       782       900      1562      1240       871       848
dram[5]:        720       817      1135      1013      1147      1106      1014       916       933       935       992      1253       889       859       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       618      1157       881       965       817
dram[7]:        845       605      1073       861      1023      1118       755       887       740       593       582       568       816      1272       791       662
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216       890       987       633      1200      1232      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1174      1043      1056      1191      1197      1240      1053       863      1105       827
dram[10]:        972      1274       843      1321      1249      1055      1230      1478       853      1186      1005      1049      1027      1181      1013      1059
dram[11]:        900       900       925       812       841       978       883       740       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1826       967      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       905       998       952       946      1155       999       987      1006       888
dram[14]:        809       872       730      1023       754       819       802       763       833       869       676       780       916       828       687       751
dram[15]:        822       792      1273      1265      1028      1472      1126       926      1155       890       838       717       946       946      1083      1028
dram[16]:        973      1021       836      2030       950      1429       878      1090      1036      1273       907       969      1018      2165      1015      1092
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       752
dram[18]:        805       663       853       911       918       661      1241       933       690       685       781       616       670       828       885       744
dram[19]:        687       825       899      1837      1051      1000      1129      1116       934       908      1011       953      1158      1236       895       954
dram[20]:       1025       945      1062       925      1461      1123      1288      1066      1076      1111      1105       812      1415      1719       933       949
dram[21]:       1025       937       796      1007       929      1334       881       883      1079      1162       829       892      1003      1111       723       998
dram[22]:       1004       749      1331      1054      1036       928       809      1059       787       744       938       867       737      1072       711       956
dram[23]:        730       630       599       736       709       734       970       702       848       815       772       666      1293       834       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885428 n_act=27569 n_pre=27553 n_ref_event=0 n_req=59266 n_rd=56531 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.06742
n_activity=608753 dram_eff=0.1108
bk0: 3559a 950722i bk1: 3568a 951497i bk2: 3604a 948678i bk3: 3656a 948989i bk4: 3780a 946649i bk5: 3724a 947037i bk6: 3677a 944901i bk7: 3652a 944320i bk8: 3335a 945295i bk9: 3344a 941555i bk10: 3344a 944035i bk11: 3388a 944556i bk12: 3485a 943803i bk13: 3488a 940305i bk14: 3451a 946373i bk15: 3476a 946878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534843
Row_Buffer_Locality_read = 0.548867
Row_Buffer_Locality_write = 0.244973
Bank_Level_Parallism = 2.117247
Bank_Level_Parallism_Col = 1.741983
Bank_Level_Parallism_Ready = 1.373064
write_to_read_ratio_blp_rw_average = 0.092727
GrpLevelPara = 1.401453 

BW Util details:
bwutil = 0.067420 
total_CMD = 1000757 
util_bw = 67471 
Wasted_Col = 232772 
Wasted_Row = 141739 
Idle = 558775 

BW Util Bottlenecks: 
RCDc_limit = 263973 
RCDWRc_limit = 12139 
WTRc_limit = 19534 
RTWc_limit = 42117 
CCDLc_limit = 26406 
rwq = 0 
CCDLc_limit_alone = 21435 
WTRc_limit_alone = 17170 
RTWc_limit_alone = 39510 

Commands details: 
total_CMD = 1000757 
n_nop = 885428 
Read = 56531 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 27569 
n_pre = 27553 
n_ref = 0 
n_req = 59266 
total_req = 67471 

Dual Bus Interface Util: 
issued_total_row = 55122 
issued_total_col = 67471 
Row_Bus_Util =  0.055080 
CoL_Bus_Util = 0.067420 
Either_Row_CoL_Bus_Util = 0.115242 
Issued_on_Two_Bus_Simul_Util = 0.007259 
issued_two_Eff = 0.062985 
queue_avg = 0.877147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884997 n_act=27691 n_pre=27675 n_ref_event=0 n_req=59584 n_rd=56814 n_rd_L2_A=0 n_write=0 n_wr_bk=11080 bw_util=0.06784
n_activity=612357 dram_eff=0.1109
bk0: 3564a 950784i bk1: 3641a 947014i bk2: 3624a 947712i bk3: 3600a 946701i bk4: 3768a 945334i bk5: 3784a 943577i bk6: 3696a 941210i bk7: 3632a 942492i bk8: 3332a 945550i bk9: 3332a 941031i bk10: 3368a 943013i bk11: 3388a 942377i bk12: 3588a 944189i bk13: 3585a 938864i bk14: 3468a 946653i bk15: 3444a 947376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535261
Row_Buffer_Locality_read = 0.546855
Row_Buffer_Locality_write = 0.297473
Bank_Level_Parallism = 2.147610
Bank_Level_Parallism_Col = 1.802594
Bank_Level_Parallism_Ready = 1.444354
write_to_read_ratio_blp_rw_average = 0.089502
GrpLevelPara = 1.411827 

BW Util details:
bwutil = 0.067843 
total_CMD = 1000757 
util_bw = 67894 
Wasted_Col = 233265 
Wasted_Row = 144834 
Idle = 554764 

BW Util Bottlenecks: 
RCDc_limit = 265561 
RCDWRc_limit = 10983 
WTRc_limit = 20005 
RTWc_limit = 41951 
CCDLc_limit = 26137 
rwq = 0 
CCDLc_limit_alone = 21104 
WTRc_limit_alone = 17543 
RTWc_limit_alone = 39380 

Commands details: 
total_CMD = 1000757 
n_nop = 884997 
Read = 56814 
Write = 0 
L2_Alloc = 0 
L2_WB = 11080 
n_act = 27691 
n_pre = 27675 
n_ref = 0 
n_req = 59584 
total_req = 67894 

Dual Bus Interface Util: 
issued_total_row = 55366 
issued_total_col = 67894 
Row_Bus_Util =  0.055324 
CoL_Bus_Util = 0.067843 
Either_Row_CoL_Bus_Util = 0.115672 
Issued_on_Two_Bus_Simul_Util = 0.007494 
issued_two_Eff = 0.064789 
queue_avg = 1.012148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=883095 n_act=28684 n_pre=28668 n_ref_event=0 n_req=59619 n_rd=56846 n_rd_L2_A=0 n_write=0 n_wr_bk=11092 bw_util=0.06789
n_activity=616417 dram_eff=0.1102
bk0: 3596a 947083i bk1: 3616a 946661i bk2: 3652a 946918i bk3: 3708a 943350i bk4: 3756a 945376i bk5: 3729a 943565i bk6: 3697a 941100i bk7: 3640a 940983i bk8: 3352a 943087i bk9: 3344a 939653i bk10: 3379a 942312i bk11: 3392a 944056i bk12: 3572a 943478i bk13: 3529a 940267i bk14: 3460a 944191i bk15: 3424a 948871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518878
Row_Buffer_Locality_read = 0.533582
Row_Buffer_Locality_write = 0.217454
Bank_Level_Parallism = 2.149774
Bank_Level_Parallism_Col = 1.755635
Bank_Level_Parallism_Ready = 1.367247
write_to_read_ratio_blp_rw_average = 0.093776
GrpLevelPara = 1.416063 

BW Util details:
bwutil = 0.067887 
total_CMD = 1000757 
util_bw = 67938 
Wasted_Col = 239824 
Wasted_Row = 143811 
Idle = 549184 

BW Util Bottlenecks: 
RCDc_limit = 274444 
RCDWRc_limit = 12463 
WTRc_limit = 20310 
RTWc_limit = 46498 
CCDLc_limit = 26633 
rwq = 0 
CCDLc_limit_alone = 21476 
WTRc_limit_alone = 18008 
RTWc_limit_alone = 43643 

Commands details: 
total_CMD = 1000757 
n_nop = 883095 
Read = 56846 
Write = 0 
L2_Alloc = 0 
L2_WB = 11092 
n_act = 28684 
n_pre = 28668 
n_ref = 0 
n_req = 59619 
total_req = 67938 

Dual Bus Interface Util: 
issued_total_row = 57352 
issued_total_col = 67938 
Row_Bus_Util =  0.057309 
CoL_Bus_Util = 0.067887 
Either_Row_CoL_Bus_Util = 0.117573 
Issued_on_Two_Bus_Simul_Util = 0.007622 
issued_two_Eff = 0.064830 
queue_avg = 0.838798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884048 n_act=28348 n_pre=28332 n_ref_event=0 n_req=59179 n_rd=56450 n_rd_L2_A=0 n_write=0 n_wr_bk=10913 bw_util=0.06731
n_activity=616348 dram_eff=0.1093
bk0: 3608a 947137i bk1: 3580a 948619i bk2: 3588a 947474i bk3: 3672a 945365i bk4: 3784a 942200i bk5: 3700a 946009i bk6: 3664a 940891i bk7: 3652a 942380i bk8: 3324a 945992i bk9: 3320a 943991i bk10: 3332a 945513i bk11: 3368a 943429i bk12: 3488a 944757i bk13: 3485a 940512i bk14: 3440a 945915i bk15: 3445a 946712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520979
Row_Buffer_Locality_read = 0.535004
Row_Buffer_Locality_write = 0.230854
Bank_Level_Parallism = 2.115875
Bank_Level_Parallism_Col = 1.731205
Bank_Level_Parallism_Ready = 1.339029
write_to_read_ratio_blp_rw_average = 0.094536
GrpLevelPara = 1.404121 

BW Util details:
bwutil = 0.067312 
total_CMD = 1000757 
util_bw = 67363 
Wasted_Col = 239182 
Wasted_Row = 144519 
Idle = 549693 

BW Util Bottlenecks: 
RCDc_limit = 272093 
RCDWRc_limit = 12433 
WTRc_limit = 20515 
RTWc_limit = 45413 
CCDLc_limit = 26745 
rwq = 0 
CCDLc_limit_alone = 21529 
WTRc_limit_alone = 18081 
RTWc_limit_alone = 42631 

Commands details: 
total_CMD = 1000757 
n_nop = 884048 
Read = 56450 
Write = 0 
L2_Alloc = 0 
L2_WB = 10913 
n_act = 28348 
n_pre = 28332 
n_ref = 0 
n_req = 59179 
total_req = 67363 

Dual Bus Interface Util: 
issued_total_row = 56680 
issued_total_col = 67363 
Row_Bus_Util =  0.056637 
CoL_Bus_Util = 0.067312 
Either_Row_CoL_Bus_Util = 0.116621 
Issued_on_Two_Bus_Simul_Util = 0.007328 
issued_two_Eff = 0.062840 
queue_avg = 0.822053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885621 n_act=27486 n_pre=27470 n_ref_event=0 n_req=59467 n_rd=56703 n_rd_L2_A=0 n_write=0 n_wr_bk=11050 bw_util=0.0677
n_activity=604903 dram_eff=0.112
bk0: 3620a 945851i bk1: 3580a 949590i bk2: 3636a 949081i bk3: 3638a 946548i bk4: 3768a 945690i bk5: 3748a 944666i bk6: 3681a 941021i bk7: 3630a 941740i bk8: 3351a 943233i bk9: 3359a 943510i bk10: 3352a 942971i bk11: 3363a 944152i bk12: 3575a 944195i bk13: 3510a 939578i bk14: 3440a 947341i bk15: 3452a 945451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537794
Row_Buffer_Locality_read = 0.550976
Row_Buffer_Locality_write = 0.267366
Bank_Level_Parallism = 2.178600
Bank_Level_Parallism_Col = 1.825420
Bank_Level_Parallism_Ready = 1.454592
write_to_read_ratio_blp_rw_average = 0.092404
GrpLevelPara = 1.420342 

BW Util details:
bwutil = 0.067702 
total_CMD = 1000757 
util_bw = 67753 
Wasted_Col = 230152 
Wasted_Row = 141350 
Idle = 561502 

BW Util Bottlenecks: 
RCDc_limit = 262620 
RCDWRc_limit = 11222 
WTRc_limit = 19956 
RTWc_limit = 46729 
CCDLc_limit = 26594 
rwq = 0 
CCDLc_limit_alone = 21122 
WTRc_limit_alone = 17536 
RTWc_limit_alone = 43677 

Commands details: 
total_CMD = 1000757 
n_nop = 885621 
Read = 56703 
Write = 0 
L2_Alloc = 0 
L2_WB = 11050 
n_act = 27486 
n_pre = 27470 
n_ref = 0 
n_req = 59467 
total_req = 67753 

Dual Bus Interface Util: 
issued_total_row = 54956 
issued_total_col = 67753 
Row_Bus_Util =  0.054914 
CoL_Bus_Util = 0.067702 
Either_Row_CoL_Bus_Util = 0.115049 
Issued_on_Two_Bus_Simul_Util = 0.007567 
issued_two_Eff = 0.065774 
queue_avg = 1.092674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884763 n_act=27779 n_pre=27763 n_ref_event=0 n_req=59610 n_rd=56848 n_rd_L2_A=0 n_write=0 n_wr_bk=11048 bw_util=0.06784
n_activity=607579 dram_eff=0.1117
bk0: 3561a 951289i bk1: 3586a 949133i bk2: 3598a 946052i bk3: 3660a 944309i bk4: 3792a 942973i bk5: 3808a 946699i bk6: 3656a 944392i bk7: 3664a 942797i bk8: 3328a 943308i bk9: 3328a 944779i bk10: 3408a 944467i bk11: 3432a 943161i bk12: 3591a 939051i bk13: 3555a 944153i bk14: 3444a 946730i bk15: 3437a 946615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533988
Row_Buffer_Locality_read = 0.548093
Row_Buffer_Locality_write = 0.243664
Bank_Level_Parallism = 2.144696
Bank_Level_Parallism_Col = 1.769313
Bank_Level_Parallism_Ready = 1.377754
write_to_read_ratio_blp_rw_average = 0.094161
GrpLevelPara = 1.410274 

BW Util details:
bwutil = 0.067845 
total_CMD = 1000757 
util_bw = 67896 
Wasted_Col = 233629 
Wasted_Row = 142274 
Idle = 556958 

BW Util Bottlenecks: 
RCDc_limit = 265117 
RCDWRc_limit = 12243 
WTRc_limit = 20930 
RTWc_limit = 45781 
CCDLc_limit = 27222 
rwq = 0 
CCDLc_limit_alone = 22008 
WTRc_limit_alone = 18539 
RTWc_limit_alone = 42958 

Commands details: 
total_CMD = 1000757 
n_nop = 884763 
Read = 56848 
Write = 0 
L2_Alloc = 0 
L2_WB = 11048 
n_act = 27779 
n_pre = 27763 
n_ref = 0 
n_req = 59610 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 55542 
issued_total_col = 67896 
Row_Bus_Util =  0.055500 
CoL_Bus_Util = 0.067845 
Either_Row_CoL_Bus_Util = 0.115906 
Issued_on_Two_Bus_Simul_Util = 0.007438 
issued_two_Eff = 0.064176 
queue_avg = 0.928538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.928538
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884431 n_act=28143 n_pre=28127 n_ref_event=0 n_req=59422 n_rd=56685 n_rd_L2_A=0 n_write=0 n_wr_bk=10948 bw_util=0.06758
n_activity=610038 dram_eff=0.1109
bk0: 3604a 949491i bk1: 3564a 949471i bk2: 3660a 944024i bk3: 3620a 946693i bk4: 3804a 942787i bk5: 3789a 942004i bk6: 3620a 943194i bk7: 3636a 939185i bk8: 3332a 942602i bk9: 3304a 945331i bk10: 3388a 941804i bk11: 3356a 945282i bk12: 3560a 942536i bk13: 3568a 942419i bk14: 3444a 947453i bk15: 3436a 943588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526388
Row_Buffer_Locality_read = 0.540743
Row_Buffer_Locality_write = 0.229083
Bank_Level_Parallism = 2.161441
Bank_Level_Parallism_Col = 1.788469
Bank_Level_Parallism_Ready = 1.387459
write_to_read_ratio_blp_rw_average = 0.091050
GrpLevelPara = 1.424951 

BW Util details:
bwutil = 0.067582 
total_CMD = 1000757 
util_bw = 67633 
Wasted_Col = 234522 
Wasted_Row = 143691 
Idle = 554911 

BW Util Bottlenecks: 
RCDc_limit = 268732 
RCDWRc_limit = 12072 
WTRc_limit = 19450 
RTWc_limit = 48074 
CCDLc_limit = 26679 
rwq = 0 
CCDLc_limit_alone = 21348 
WTRc_limit_alone = 17200 
RTWc_limit_alone = 44993 

Commands details: 
total_CMD = 1000757 
n_nop = 884431 
Read = 56685 
Write = 0 
L2_Alloc = 0 
L2_WB = 10948 
n_act = 28143 
n_pre = 28127 
n_ref = 0 
n_req = 59422 
total_req = 67633 

Dual Bus Interface Util: 
issued_total_row = 56270 
issued_total_col = 67633 
Row_Bus_Util =  0.056227 
CoL_Bus_Util = 0.067582 
Either_Row_CoL_Bus_Util = 0.116238 
Issued_on_Two_Bus_Simul_Util = 0.007571 
issued_two_Eff = 0.065136 
queue_avg = 0.914549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.914549
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885401 n_act=27706 n_pre=27690 n_ref_event=0 n_req=59456 n_rd=56673 n_rd_L2_A=0 n_write=0 n_wr_bk=11132 bw_util=0.06775
n_activity=610320 dram_eff=0.1111
bk0: 3604a 947246i bk1: 3592a 948342i bk2: 3664a 943980i bk3: 3680a 943939i bk4: 3804a 938260i bk5: 3768a 946130i bk6: 3668a 943801i bk7: 3652a 943235i bk8: 3320a 945340i bk9: 3332a 947621i bk10: 3320a 945789i bk11: 3360a 943388i bk12: 3528a 943742i bk13: 3505a 943756i bk14: 3452a 945737i bk15: 3424a 951020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534008
Row_Buffer_Locality_read = 0.548974
Row_Buffer_Locality_write = 0.229249
Bank_Level_Parallism = 2.150180
Bank_Level_Parallism_Col = 1.784595
Bank_Level_Parallism_Ready = 1.375179
write_to_read_ratio_blp_rw_average = 0.096335
GrpLevelPara = 1.418846 

BW Util details:
bwutil = 0.067754 
total_CMD = 1000757 
util_bw = 67805 
Wasted_Col = 231605 
Wasted_Row = 142526 
Idle = 558821 

BW Util Bottlenecks: 
RCDc_limit = 262320 
RCDWRc_limit = 12355 
WTRc_limit = 20938 
RTWc_limit = 46887 
CCDLc_limit = 27010 
rwq = 0 
CCDLc_limit_alone = 21671 
WTRc_limit_alone = 18466 
RTWc_limit_alone = 44020 

Commands details: 
total_CMD = 1000757 
n_nop = 885401 
Read = 56673 
Write = 0 
L2_Alloc = 0 
L2_WB = 11132 
n_act = 27706 
n_pre = 27690 
n_ref = 0 
n_req = 59456 
total_req = 67805 

Dual Bus Interface Util: 
issued_total_row = 55396 
issued_total_col = 67805 
Row_Bus_Util =  0.055354 
CoL_Bus_Util = 0.067754 
Either_Row_CoL_Bus_Util = 0.115269 
Issued_on_Two_Bus_Simul_Util = 0.007839 
issued_two_Eff = 0.068007 
queue_avg = 0.894516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894516
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885530 n_act=27523 n_pre=27507 n_ref_event=0 n_req=59455 n_rd=56690 n_rd_L2_A=0 n_write=0 n_wr_bk=11057 bw_util=0.0677
n_activity=605221 dram_eff=0.1119
bk0: 3600a 949626i bk1: 3584a 947331i bk2: 3632a 948387i bk3: 3656a 947223i bk4: 3780a 946066i bk5: 3748a 944710i bk6: 3669a 947844i bk7: 3665a 938690i bk8: 3349a 943120i bk9: 3359a 943255i bk10: 3352a 945361i bk11: 3331a 944338i bk12: 3533a 943590i bk13: 3552a 939411i bk14: 3424a 946657i bk15: 3456a 948605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537078
Row_Buffer_Locality_read = 0.551120
Row_Buffer_Locality_write = 0.249186
Bank_Level_Parallism = 2.157640
Bank_Level_Parallism_Col = 1.790850
Bank_Level_Parallism_Ready = 1.403737
write_to_read_ratio_blp_rw_average = 0.094338
GrpLevelPara = 1.416237 

BW Util details:
bwutil = 0.067696 
total_CMD = 1000757 
util_bw = 67747 
Wasted_Col = 230738 
Wasted_Row = 140584 
Idle = 561688 

BW Util Bottlenecks: 
RCDc_limit = 262051 
RCDWRc_limit = 11843 
WTRc_limit = 20852 
RTWc_limit = 44478 
CCDLc_limit = 26746 
rwq = 0 
CCDLc_limit_alone = 21358 
WTRc_limit_alone = 18371 
RTWc_limit_alone = 41571 

Commands details: 
total_CMD = 1000757 
n_nop = 885530 
Read = 56690 
Write = 0 
L2_Alloc = 0 
L2_WB = 11057 
n_act = 27523 
n_pre = 27507 
n_ref = 0 
n_req = 59455 
total_req = 67747 

Dual Bus Interface Util: 
issued_total_row = 55030 
issued_total_col = 67747 
Row_Bus_Util =  0.054988 
CoL_Bus_Util = 0.067696 
Either_Row_CoL_Bus_Util = 0.115140 
Issued_on_Two_Bus_Simul_Util = 0.007544 
issued_two_Eff = 0.065523 
queue_avg = 0.965288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884776 n_act=27771 n_pre=27755 n_ref_event=0 n_req=59790 n_rd=56999 n_rd_L2_A=0 n_write=0 n_wr_bk=11161 bw_util=0.06811
n_activity=610270 dram_eff=0.1117
bk0: 3576a 947305i bk1: 3648a 945900i bk2: 3636a 944158i bk3: 3652a 947208i bk4: 3788a 943654i bk5: 3820a 943712i bk6: 3649a 944091i bk7: 3684a 940516i bk8: 3336a 945251i bk9: 3336a 943540i bk10: 3388a 942533i bk11: 3428a 942601i bk12: 3575a 941973i bk13: 3569a 944378i bk14: 3458a 946834i bk15: 3456a 945575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535524
Row_Buffer_Locality_read = 0.547641
Row_Buffer_Locality_write = 0.288069
Bank_Level_Parallism = 2.170162
Bank_Level_Parallism_Col = 1.812643
Bank_Level_Parallism_Ready = 1.448973
write_to_read_ratio_blp_rw_average = 0.088368
GrpLevelPara = 1.415807 

BW Util details:
bwutil = 0.068108 
total_CMD = 1000757 
util_bw = 68160 
Wasted_Col = 232390 
Wasted_Row = 143045 
Idle = 557162 

BW Util Bottlenecks: 
RCDc_limit = 265600 
RCDWRc_limit = 10831 
WTRc_limit = 19956 
RTWc_limit = 42939 
CCDLc_limit = 26505 
rwq = 0 
CCDLc_limit_alone = 21342 
WTRc_limit_alone = 17638 
RTWc_limit_alone = 40094 

Commands details: 
total_CMD = 1000757 
n_nop = 884776 
Read = 56999 
Write = 0 
L2_Alloc = 0 
L2_WB = 11161 
n_act = 27771 
n_pre = 27755 
n_ref = 0 
n_req = 59790 
total_req = 68160 

Dual Bus Interface Util: 
issued_total_row = 55526 
issued_total_col = 68160 
Row_Bus_Util =  0.055484 
CoL_Bus_Util = 0.068108 
Either_Row_CoL_Bus_Util = 0.115893 
Issued_on_Two_Bus_Simul_Util = 0.007699 
issued_two_Eff = 0.066433 
queue_avg = 1.076102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0761
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885245 n_act=27673 n_pre=27657 n_ref_event=0 n_req=59635 n_rd=56860 n_rd_L2_A=0 n_write=0 n_wr_bk=11091 bw_util=0.0679
n_activity=608601 dram_eff=0.1117
bk0: 3540a 951001i bk1: 3580a 951516i bk2: 3640a 945706i bk3: 3706a 946345i bk4: 3800a 942352i bk5: 3826a 942151i bk6: 3644a 938773i bk7: 3644a 943099i bk8: 3316a 944497i bk9: 3323a 940974i bk10: 3384a 943160i bk11: 3408a 943702i bk12: 3578a 943515i bk13: 3559a 943817i bk14: 3456a 944526i bk15: 3456a 948043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535960
Row_Buffer_Locality_read = 0.549191
Row_Buffer_Locality_write = 0.264865
Bank_Level_Parallism = 2.172963
Bank_Level_Parallism_Col = 1.809175
Bank_Level_Parallism_Ready = 1.447779
write_to_read_ratio_blp_rw_average = 0.089163
GrpLevelPara = 1.420947 

BW Util details:
bwutil = 0.067900 
total_CMD = 1000757 
util_bw = 67951 
Wasted_Col = 231269 
Wasted_Row = 141915 
Idle = 559622 

BW Util Bottlenecks: 
RCDc_limit = 263847 
RCDWRc_limit = 11413 
WTRc_limit = 19834 
RTWc_limit = 43923 
CCDLc_limit = 26145 
rwq = 0 
CCDLc_limit_alone = 21119 
WTRc_limit_alone = 17489 
RTWc_limit_alone = 41242 

Commands details: 
total_CMD = 1000757 
n_nop = 885245 
Read = 56860 
Write = 0 
L2_Alloc = 0 
L2_WB = 11091 
n_act = 27673 
n_pre = 27657 
n_ref = 0 
n_req = 59635 
total_req = 67951 

Dual Bus Interface Util: 
issued_total_row = 55330 
issued_total_col = 67951 
Row_Bus_Util =  0.055288 
CoL_Bus_Util = 0.067900 
Either_Row_CoL_Bus_Util = 0.115425 
Issued_on_Two_Bus_Simul_Util = 0.007763 
issued_two_Eff = 0.067257 
queue_avg = 1.055041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05504
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884616 n_act=28179 n_pre=28163 n_ref_event=0 n_req=59154 n_rd=56431 n_rd_L2_A=0 n_write=0 n_wr_bk=10892 bw_util=0.06727
n_activity=614645 dram_eff=0.1095
bk0: 3544a 951244i bk1: 3548a 949202i bk2: 3616a 945153i bk3: 3641a 947547i bk4: 3804a 942040i bk5: 3736a 945349i bk6: 3688a 940422i bk7: 3612a 944969i bk8: 3328a 946835i bk9: 3324a 942814i bk10: 3352a 943498i bk11: 3372a 941551i bk12: 3545a 940980i bk13: 3461a 940659i bk14: 3424a 947904i bk15: 3436a 946324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523633
Row_Buffer_Locality_read = 0.537240
Row_Buffer_Locality_write = 0.241645
Bank_Level_Parallism = 2.125278
Bank_Level_Parallism_Col = 1.747949
Bank_Level_Parallism_Ready = 1.352064
write_to_read_ratio_blp_rw_average = 0.091447
GrpLevelPara = 1.405398 

BW Util details:
bwutil = 0.067272 
total_CMD = 1000757 
util_bw = 67323 
Wasted_Col = 237423 
Wasted_Row = 144501 
Idle = 551510 

BW Util Bottlenecks: 
RCDc_limit = 270240 
RCDWRc_limit = 11783 
WTRc_limit = 20283 
RTWc_limit = 44554 
CCDLc_limit = 26662 
rwq = 0 
CCDLc_limit_alone = 21380 
WTRc_limit_alone = 17780 
RTWc_limit_alone = 41775 

Commands details: 
total_CMD = 1000757 
n_nop = 884616 
Read = 56431 
Write = 0 
L2_Alloc = 0 
L2_WB = 10892 
n_act = 28179 
n_pre = 28163 
n_ref = 0 
n_req = 59154 
total_req = 67323 

Dual Bus Interface Util: 
issued_total_row = 56342 
issued_total_col = 67323 
Row_Bus_Util =  0.056299 
CoL_Bus_Util = 0.067272 
Either_Row_CoL_Bus_Util = 0.116053 
Issued_on_Two_Bus_Simul_Util = 0.007518 
issued_two_Eff = 0.064783 
queue_avg = 0.851152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.851152
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885244 n_act=27670 n_pre=27654 n_ref_event=0 n_req=59575 n_rd=56794 n_rd_L2_A=0 n_write=0 n_wr_bk=11118 bw_util=0.06786
n_activity=608280 dram_eff=0.1116
bk0: 3588a 950692i bk1: 3584a 951176i bk2: 3608a 945529i bk3: 3701a 944901i bk4: 3781a 944946i bk5: 3806a 942969i bk6: 3630a 943214i bk7: 3685a 939133i bk8: 3351a 940787i bk9: 3351a 943010i bk10: 3356a 942742i bk11: 3411a 940090i bk12: 3504a 943444i bk13: 3551a 944695i bk14: 3449a 945511i bk15: 3438a 946088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535543
Row_Buffer_Locality_read = 0.546871
Row_Buffer_Locality_write = 0.304207
Bank_Level_Parallism = 2.186153
Bank_Level_Parallism_Col = 1.830497
Bank_Level_Parallism_Ready = 1.479797
write_to_read_ratio_blp_rw_average = 0.087291
GrpLevelPara = 1.423132 

BW Util details:
bwutil = 0.067861 
total_CMD = 1000757 
util_bw = 67912 
Wasted_Col = 230406 
Wasted_Row = 142072 
Idle = 560367 

BW Util Bottlenecks: 
RCDc_limit = 264785 
RCDWRc_limit = 10724 
WTRc_limit = 19639 
RTWc_limit = 43915 
CCDLc_limit = 25939 
rwq = 0 
CCDLc_limit_alone = 20768 
WTRc_limit_alone = 17174 
RTWc_limit_alone = 41209 

Commands details: 
total_CMD = 1000757 
n_nop = 885244 
Read = 56794 
Write = 0 
L2_Alloc = 0 
L2_WB = 11118 
n_act = 27670 
n_pre = 27654 
n_ref = 0 
n_req = 59575 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 55324 
issued_total_col = 67912 
Row_Bus_Util =  0.055282 
CoL_Bus_Util = 0.067861 
Either_Row_CoL_Bus_Util = 0.115426 
Issued_on_Two_Bus_Simul_Util = 0.007717 
issued_two_Eff = 0.066858 
queue_avg = 1.124343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12434
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885108 n_act=27705 n_pre=27689 n_ref_event=0 n_req=59669 n_rd=56899 n_rd_L2_A=0 n_write=0 n_wr_bk=11074 bw_util=0.06792
n_activity=608040 dram_eff=0.1118
bk0: 3624a 946475i bk1: 3612a 947714i bk2: 3588a 947502i bk3: 3672a 944825i bk4: 3772a 943823i bk5: 3784a 941458i bk6: 3628a 946911i bk7: 3660a 942935i bk8: 3348a 944458i bk9: 3372a 945056i bk10: 3393a 942096i bk11: 3408a 944007i bk12: 3585a 941328i bk13: 3587a 940178i bk14: 3434a 948018i bk15: 3432a 945680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535689
Row_Buffer_Locality_read = 0.548797
Row_Buffer_Locality_write = 0.266426
Bank_Level_Parallism = 2.180058
Bank_Level_Parallism_Col = 1.819474
Bank_Level_Parallism_Ready = 1.419902
write_to_read_ratio_blp_rw_average = 0.089347
GrpLevelPara = 1.427077 

BW Util details:
bwutil = 0.067922 
total_CMD = 1000757 
util_bw = 67973 
Wasted_Col = 230240 
Wasted_Row = 141829 
Idle = 560715 

BW Util Bottlenecks: 
RCDc_limit = 263935 
RCDWRc_limit = 11233 
WTRc_limit = 18900 
RTWc_limit = 46613 
CCDLc_limit = 26401 
rwq = 0 
CCDLc_limit_alone = 21054 
WTRc_limit_alone = 16521 
RTWc_limit_alone = 43645 

Commands details: 
total_CMD = 1000757 
n_nop = 885108 
Read = 56899 
Write = 0 
L2_Alloc = 0 
L2_WB = 11074 
n_act = 27705 
n_pre = 27689 
n_ref = 0 
n_req = 59669 
total_req = 67973 

Dual Bus Interface Util: 
issued_total_row = 55394 
issued_total_col = 67973 
Row_Bus_Util =  0.055352 
CoL_Bus_Util = 0.067922 
Either_Row_CoL_Bus_Util = 0.115562 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.066736 
queue_avg = 1.032983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03298
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=883622 n_act=28408 n_pre=28392 n_ref_event=0 n_req=59580 n_rd=56814 n_rd_L2_A=0 n_write=0 n_wr_bk=11064 bw_util=0.06783
n_activity=614496 dram_eff=0.1105
bk0: 3600a 949693i bk1: 3592a 947169i bk2: 3656a 943943i bk3: 3657a 944516i bk4: 3795a 944837i bk5: 3800a 943739i bk6: 3628a 944936i bk7: 3652a 944522i bk8: 3336a 940073i bk9: 3313a 941794i bk10: 3384a 942411i bk11: 3392a 942406i bk12: 3589a 945005i bk13: 3584a 940625i bk14: 3436a 947111i bk15: 3400a 945932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523196
Row_Buffer_Locality_read = 0.537385
Row_Buffer_Locality_write = 0.231743
Bank_Level_Parallism = 2.146543
Bank_Level_Parallism_Col = 1.762086
Bank_Level_Parallism_Ready = 1.354165
write_to_read_ratio_blp_rw_average = 0.092364
GrpLevelPara = 1.419644 

BW Util details:
bwutil = 0.067827 
total_CMD = 1000757 
util_bw = 67878 
Wasted_Col = 237080 
Wasted_Row = 143661 
Idle = 552138 

BW Util Bottlenecks: 
RCDc_limit = 271712 
RCDWRc_limit = 11989 
WTRc_limit = 20206 
RTWc_limit = 45944 
CCDLc_limit = 26622 
rwq = 0 
CCDLc_limit_alone = 21428 
WTRc_limit_alone = 17895 
RTWc_limit_alone = 43061 

Commands details: 
total_CMD = 1000757 
n_nop = 883622 
Read = 56814 
Write = 0 
L2_Alloc = 0 
L2_WB = 11064 
n_act = 28408 
n_pre = 28392 
n_ref = 0 
n_req = 59580 
total_req = 67878 

Dual Bus Interface Util: 
issued_total_row = 56800 
issued_total_col = 67878 
Row_Bus_Util =  0.056757 
CoL_Bus_Util = 0.067827 
Either_Row_CoL_Bus_Util = 0.117046 
Issued_on_Two_Bus_Simul_Util = 0.007537 
issued_two_Eff = 0.064396 
queue_avg = 0.889028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889028
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884462 n_act=28031 n_pre=28015 n_ref_event=0 n_req=59404 n_rd=56641 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.06764
n_activity=609006 dram_eff=0.1112
bk0: 3544a 951490i bk1: 3604a 948752i bk2: 3708a 946014i bk3: 3685a 945433i bk4: 3772a 944492i bk5: 3776a 945767i bk6: 3648a 944503i bk7: 3644a 944103i bk8: 3320a 942099i bk9: 3316a 940824i bk10: 3376a 943682i bk11: 3360a 942540i bk12: 3500a 940683i bk13: 3524a 941047i bk14: 3464a 945119i bk15: 3400a 943803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528129
Row_Buffer_Locality_read = 0.540580
Row_Buffer_Locality_write = 0.272892
Bank_Level_Parallism = 2.162657
Bank_Level_Parallism_Col = 1.790283
Bank_Level_Parallism_Ready = 1.399982
write_to_read_ratio_blp_rw_average = 0.091279
GrpLevelPara = 1.417697 

BW Util details:
bwutil = 0.067642 
total_CMD = 1000757 
util_bw = 67693 
Wasted_Col = 234390 
Wasted_Row = 142354 
Idle = 556320 

BW Util Bottlenecks: 
RCDc_limit = 268463 
RCDWRc_limit = 11801 
WTRc_limit = 20561 
RTWc_limit = 45044 
CCDLc_limit = 26864 
rwq = 0 
CCDLc_limit_alone = 21421 
WTRc_limit_alone = 17943 
RTWc_limit_alone = 42219 

Commands details: 
total_CMD = 1000757 
n_nop = 884462 
Read = 56641 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 28031 
n_pre = 28015 
n_ref = 0 
n_req = 59404 
total_req = 67693 

Dual Bus Interface Util: 
issued_total_row = 56046 
issued_total_col = 67693 
Row_Bus_Util =  0.056004 
CoL_Bus_Util = 0.067642 
Either_Row_CoL_Bus_Util = 0.116207 
Issued_on_Two_Bus_Simul_Util = 0.007438 
issued_two_Eff = 0.064010 
queue_avg = 0.965198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965198
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885900 n_act=27484 n_pre=27468 n_ref_event=0 n_req=59265 n_rd=56543 n_rd_L2_A=0 n_write=0 n_wr_bk=10885 bw_util=0.06738
n_activity=605340 dram_eff=0.1114
bk0: 3581a 951637i bk1: 3608a 946050i bk2: 3584a 949815i bk3: 3680a 948116i bk4: 3780a 943260i bk5: 3772a 942623i bk6: 3632a 945502i bk7: 3618a 944682i bk8: 3350a 942783i bk9: 3360a 942008i bk10: 3357a 942738i bk11: 3372a 942580i bk12: 3542a 940832i bk13: 3503a 943520i bk14: 3392a 947878i bk15: 3412a 947942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536252
Row_Buffer_Locality_read = 0.549122
Row_Buffer_Locality_write = 0.268920
Bank_Level_Parallism = 2.168471
Bank_Level_Parallism_Col = 1.805010
Bank_Level_Parallism_Ready = 1.419247
write_to_read_ratio_blp_rw_average = 0.089781
GrpLevelPara = 1.421778 

BW Util details:
bwutil = 0.067377 
total_CMD = 1000757 
util_bw = 67428 
Wasted_Col = 229715 
Wasted_Row = 140682 
Idle = 562932 

BW Util Bottlenecks: 
RCDc_limit = 262663 
RCDWRc_limit = 11329 
WTRc_limit = 20794 
RTWc_limit = 44169 
CCDLc_limit = 26555 
rwq = 0 
CCDLc_limit_alone = 21135 
WTRc_limit_alone = 18130 
RTWc_limit_alone = 41413 

Commands details: 
total_CMD = 1000757 
n_nop = 885900 
Read = 56543 
Write = 0 
L2_Alloc = 0 
L2_WB = 10885 
n_act = 27484 
n_pre = 27468 
n_ref = 0 
n_req = 59265 
total_req = 67428 

Dual Bus Interface Util: 
issued_total_row = 54952 
issued_total_col = 67428 
Row_Bus_Util =  0.054910 
CoL_Bus_Util = 0.067377 
Either_Row_CoL_Bus_Util = 0.114770 
Issued_on_Two_Bus_Simul_Util = 0.007517 
issued_two_Eff = 0.065499 
queue_avg = 1.008878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00888
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884799 n_act=27987 n_pre=27971 n_ref_event=0 n_req=59337 n_rd=56608 n_rd_L2_A=0 n_write=0 n_wr_bk=10916 bw_util=0.06747
n_activity=611209 dram_eff=0.1105
bk0: 3615a 947976i bk1: 3612a 946794i bk2: 3624a 947679i bk3: 3612a 949462i bk4: 3736a 945286i bk5: 3780a 943089i bk6: 3660a 942888i bk7: 3596a 947684i bk8: 3316a 942753i bk9: 3332a 942780i bk10: 3340a 944451i bk11: 3380a 943987i bk12: 3564a 942253i bk13: 3586a 942774i bk14: 3447a 948755i bk15: 3408a 945391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528338
Row_Buffer_Locality_read = 0.542432
Row_Buffer_Locality_write = 0.235984
Bank_Level_Parallism = 2.130239
Bank_Level_Parallism_Col = 1.753832
Bank_Level_Parallism_Ready = 1.362864
write_to_read_ratio_blp_rw_average = 0.090204
GrpLevelPara = 1.409496 

BW Util details:
bwutil = 0.067473 
total_CMD = 1000757 
util_bw = 67524 
Wasted_Col = 233440 
Wasted_Row = 143797 
Idle = 555996 

BW Util Bottlenecks: 
RCDc_limit = 267214 
RCDWRc_limit = 11973 
WTRc_limit = 20407 
RTWc_limit = 42549 
CCDLc_limit = 26615 
rwq = 0 
CCDLc_limit_alone = 21467 
WTRc_limit_alone = 17802 
RTWc_limit_alone = 40006 

Commands details: 
total_CMD = 1000757 
n_nop = 884799 
Read = 56608 
Write = 0 
L2_Alloc = 0 
L2_WB = 10916 
n_act = 27987 
n_pre = 27971 
n_ref = 0 
n_req = 59337 
total_req = 67524 

Dual Bus Interface Util: 
issued_total_row = 55958 
issued_total_col = 67524 
Row_Bus_Util =  0.055916 
CoL_Bus_Util = 0.067473 
Either_Row_CoL_Bus_Util = 0.115870 
Issued_on_Two_Bus_Simul_Util = 0.007518 
issued_two_Eff = 0.064886 
queue_avg = 0.836684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836684
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=883972 n_act=28359 n_pre=28343 n_ref_event=0 n_req=59383 n_rd=56647 n_rd_L2_A=0 n_write=0 n_wr_bk=10944 bw_util=0.06754
n_activity=611857 dram_eff=0.1105
bk0: 3608a 946133i bk1: 3568a 947632i bk2: 3640a 949742i bk3: 3620a 947217i bk4: 3780a 940252i bk5: 3752a 942655i bk6: 3656a 943707i bk7: 3628a 940159i bk8: 3340a 942955i bk9: 3288a 946637i bk10: 3384a 944148i bk11: 3400a 943554i bk12: 3567a 938785i bk13: 3557a 945095i bk14: 3459a 944169i bk15: 3400a 946694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522439
Row_Buffer_Locality_read = 0.536904
Row_Buffer_Locality_write = 0.222953
Bank_Level_Parallism = 2.156897
Bank_Level_Parallism_Col = 1.764223
Bank_Level_Parallism_Ready = 1.366351
write_to_read_ratio_blp_rw_average = 0.090861
GrpLevelPara = 1.418073 

BW Util details:
bwutil = 0.067540 
total_CMD = 1000757 
util_bw = 67591 
Wasted_Col = 235846 
Wasted_Row = 142556 
Idle = 554764 

BW Util Bottlenecks: 
RCDc_limit = 271036 
RCDWRc_limit = 12006 
WTRc_limit = 20751 
RTWc_limit = 45219 
CCDLc_limit = 26433 
rwq = 0 
CCDLc_limit_alone = 21096 
WTRc_limit_alone = 18196 
RTWc_limit_alone = 42437 

Commands details: 
total_CMD = 1000757 
n_nop = 883972 
Read = 56647 
Write = 0 
L2_Alloc = 0 
L2_WB = 10944 
n_act = 28359 
n_pre = 28343 
n_ref = 0 
n_req = 59383 
total_req = 67591 

Dual Bus Interface Util: 
issued_total_row = 56702 
issued_total_col = 67591 
Row_Bus_Util =  0.056659 
CoL_Bus_Util = 0.067540 
Either_Row_CoL_Bus_Util = 0.116697 
Issued_on_Two_Bus_Simul_Util = 0.007502 
issued_two_Eff = 0.064289 
queue_avg = 0.870278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870278
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885149 n_act=27765 n_pre=27749 n_ref_event=0 n_req=59291 n_rd=56530 n_rd_L2_A=0 n_write=0 n_wr_bk=11041 bw_util=0.06752
n_activity=610514 dram_eff=0.1107
bk0: 3544a 948421i bk1: 3572a 948195i bk2: 3625a 948390i bk3: 3700a 946660i bk4: 3792a 942781i bk5: 3792a 942442i bk6: 3672a 943141i bk7: 3568a 945445i bk8: 3328a 943634i bk9: 3340a 941910i bk10: 3376a 945811i bk11: 3364a 945769i bk12: 3468a 939436i bk13: 3536a 942936i bk14: 3445a 945662i bk15: 3408a 947289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531716
Row_Buffer_Locality_read = 0.544755
Row_Buffer_Locality_write = 0.264759
Bank_Level_Parallism = 2.142360
Bank_Level_Parallism_Col = 1.776449
Bank_Level_Parallism_Ready = 1.402984
write_to_read_ratio_blp_rw_average = 0.093177
GrpLevelPara = 1.409413 

BW Util details:
bwutil = 0.067520 
total_CMD = 1000757 
util_bw = 67571 
Wasted_Col = 234144 
Wasted_Row = 143346 
Idle = 555696 

BW Util Bottlenecks: 
RCDc_limit = 265467 
RCDWRc_limit = 11896 
WTRc_limit = 20953 
RTWc_limit = 45110 
CCDLc_limit = 27024 
rwq = 0 
CCDLc_limit_alone = 21692 
WTRc_limit_alone = 18456 
RTWc_limit_alone = 42275 

Commands details: 
total_CMD = 1000757 
n_nop = 885149 
Read = 56530 
Write = 0 
L2_Alloc = 0 
L2_WB = 11041 
n_act = 27765 
n_pre = 27749 
n_ref = 0 
n_req = 59291 
total_req = 67571 

Dual Bus Interface Util: 
issued_total_row = 55514 
issued_total_col = 67571 
Row_Bus_Util =  0.055472 
CoL_Bus_Util = 0.067520 
Either_Row_CoL_Bus_Util = 0.115521 
Issued_on_Two_Bus_Simul_Util = 0.007471 
issued_two_Eff = 0.064675 
queue_avg = 1.008426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00843
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885852 n_act=27425 n_pre=27409 n_ref_event=0 n_req=59438 n_rd=56670 n_rd_L2_A=0 n_write=0 n_wr_bk=11072 bw_util=0.06769
n_activity=605821 dram_eff=0.1118
bk0: 3557a 947978i bk1: 3568a 948107i bk2: 3644a 948211i bk3: 3612a 947241i bk4: 3816a 944120i bk5: 3796a 943402i bk6: 3683a 943612i bk7: 3628a 941855i bk8: 3348a 944145i bk9: 3363a 942637i bk10: 3377a 943119i bk11: 3348a 942755i bk12: 3513a 943701i bk13: 3536a 942320i bk14: 3457a 945733i bk15: 3424a 946053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538595
Row_Buffer_Locality_read = 0.550838
Row_Buffer_Locality_write = 0.287934
Bank_Level_Parallism = 2.174788
Bank_Level_Parallism_Col = 1.829401
Bank_Level_Parallism_Ready = 1.485194
write_to_read_ratio_blp_rw_average = 0.088838
GrpLevelPara = 1.417306 

BW Util details:
bwutil = 0.067691 
total_CMD = 1000757 
util_bw = 67742 
Wasted_Col = 230092 
Wasted_Row = 142007 
Idle = 560916 

BW Util Bottlenecks: 
RCDc_limit = 262491 
RCDWRc_limit = 10786 
WTRc_limit = 18863 
RTWc_limit = 43897 
CCDLc_limit = 25447 
rwq = 0 
CCDLc_limit_alone = 20547 
WTRc_limit_alone = 16703 
RTWc_limit_alone = 41157 

Commands details: 
total_CMD = 1000757 
n_nop = 885852 
Read = 56670 
Write = 0 
L2_Alloc = 0 
L2_WB = 11072 
n_act = 27425 
n_pre = 27409 
n_ref = 0 
n_req = 59438 
total_req = 67742 

Dual Bus Interface Util: 
issued_total_row = 54834 
issued_total_col = 67742 
Row_Bus_Util =  0.054793 
CoL_Bus_Util = 0.067691 
Either_Row_CoL_Bus_Util = 0.114818 
Issued_on_Two_Bus_Simul_Util = 0.007665 
issued_two_Eff = 0.066759 
queue_avg = 1.133161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13316
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=885329 n_act=27538 n_pre=27522 n_ref_event=0 n_req=59548 n_rd=56789 n_rd_L2_A=0 n_write=0 n_wr_bk=11033 bw_util=0.06777
n_activity=612510 dram_eff=0.1107
bk0: 3556a 947433i bk1: 3600a 947294i bk2: 3668a 948455i bk3: 3660a 946012i bk4: 3736a 945591i bk5: 3796a 944375i bk6: 3672a 943843i bk7: 3617a 943708i bk8: 3324a 942994i bk9: 3336a 943998i bk10: 3440a 940982i bk11: 3384a 941866i bk12: 3564a 943724i bk13: 3580a 943726i bk14: 3464a 945567i bk15: 3392a 948533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537550
Row_Buffer_Locality_read = 0.550441
Row_Buffer_Locality_write = 0.272200
Bank_Level_Parallism = 2.153675
Bank_Level_Parallism_Col = 1.807682
Bank_Level_Parallism_Ready = 1.455074
write_to_read_ratio_blp_rw_average = 0.088734
GrpLevelPara = 1.413282 

BW Util details:
bwutil = 0.067771 
total_CMD = 1000757 
util_bw = 67822 
Wasted_Col = 231423 
Wasted_Row = 143514 
Idle = 557998 

BW Util Bottlenecks: 
RCDc_limit = 263181 
RCDWRc_limit = 11155 
WTRc_limit = 20344 
RTWc_limit = 42957 
CCDLc_limit = 25973 
rwq = 0 
CCDLc_limit_alone = 20762 
WTRc_limit_alone = 17862 
RTWc_limit_alone = 40228 

Commands details: 
total_CMD = 1000757 
n_nop = 885329 
Read = 56789 
Write = 0 
L2_Alloc = 0 
L2_WB = 11033 
n_act = 27538 
n_pre = 27522 
n_ref = 0 
n_req = 59548 
total_req = 67822 

Dual Bus Interface Util: 
issued_total_row = 55060 
issued_total_col = 67822 
Row_Bus_Util =  0.055018 
CoL_Bus_Util = 0.067771 
Either_Row_CoL_Bus_Util = 0.115341 
Issued_on_Two_Bus_Simul_Util = 0.007448 
issued_two_Eff = 0.064577 
queue_avg = 1.062036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06204
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884361 n_act=28067 n_pre=28051 n_ref_event=0 n_req=59645 n_rd=56867 n_rd_L2_A=0 n_write=0 n_wr_bk=11112 bw_util=0.06793
n_activity=609481 dram_eff=0.1115
bk0: 3612a 945954i bk1: 3588a 944816i bk2: 3684a 944421i bk3: 3676a 947999i bk4: 3788a 945022i bk5: 3788a 941965i bk6: 3628a 942941i bk7: 3600a 944460i bk8: 3348a 941294i bk9: 3336a 943034i bk10: 3404a 944872i bk11: 3428a 941872i bk12: 3577a 942454i bk13: 3574a 944124i bk14: 3440a 945147i bk15: 3396a 946756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529432
Row_Buffer_Locality_read = 0.543567
Row_Buffer_Locality_write = 0.240101
Bank_Level_Parallism = 2.172478
Bank_Level_Parallism_Col = 1.794695
Bank_Level_Parallism_Ready = 1.393224
write_to_read_ratio_blp_rw_average = 0.093896
GrpLevelPara = 1.426523 

BW Util details:
bwutil = 0.067928 
total_CMD = 1000757 
util_bw = 67979 
Wasted_Col = 233625 
Wasted_Row = 142417 
Idle = 556736 

BW Util Bottlenecks: 
RCDc_limit = 267533 
RCDWRc_limit = 12279 
WTRc_limit = 20179 
RTWc_limit = 46954 
CCDLc_limit = 26738 
rwq = 0 
CCDLc_limit_alone = 21241 
WTRc_limit_alone = 17772 
RTWc_limit_alone = 43864 

Commands details: 
total_CMD = 1000757 
n_nop = 884361 
Read = 56867 
Write = 0 
L2_Alloc = 0 
L2_WB = 11112 
n_act = 28067 
n_pre = 28051 
n_ref = 0 
n_req = 59645 
total_req = 67979 

Dual Bus Interface Util: 
issued_total_row = 56118 
issued_total_col = 67979 
Row_Bus_Util =  0.056076 
CoL_Bus_Util = 0.067928 
Either_Row_CoL_Bus_Util = 0.116308 
Issued_on_Two_Bus_Simul_Util = 0.007695 
issued_two_Eff = 0.066162 
queue_avg = 0.925038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.925038
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000757 n_nop=884825 n_act=28001 n_pre=27985 n_ref_event=0 n_req=59056 n_rd=56337 n_rd_L2_A=0 n_write=0 n_wr_bk=10873 bw_util=0.06716
n_activity=609808 dram_eff=0.1102
bk0: 3600a 948597i bk1: 3569a 949424i bk2: 3644a 948431i bk3: 3628a 947449i bk4: 3728a 947267i bk5: 3764a 945421i bk6: 3668a 941477i bk7: 3612a 945346i bk8: 3328a 944127i bk9: 3320a 945923i bk10: 3380a 944396i bk11: 3332a 945596i bk12: 3484a 943076i bk13: 3444a 943516i bk14: 3448a 946141i bk15: 3388a 945826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525857
Row_Buffer_Locality_read = 0.540781
Row_Buffer_Locality_write = 0.216624
Bank_Level_Parallism = 2.117016
Bank_Level_Parallism_Col = 1.716632
Bank_Level_Parallism_Ready = 1.304419
write_to_read_ratio_blp_rw_average = 0.095681
GrpLevelPara = 1.401066 

BW Util details:
bwutil = 0.067159 
total_CMD = 1000757 
util_bw = 67210 
Wasted_Col = 235426 
Wasted_Row = 140986 
Idle = 557135 

BW Util Bottlenecks: 
RCDc_limit = 267895 
RCDWRc_limit = 12745 
WTRc_limit = 21192 
RTWc_limit = 43189 
CCDLc_limit = 27120 
rwq = 0 
CCDLc_limit_alone = 21981 
WTRc_limit_alone = 18696 
RTWc_limit_alone = 40546 

Commands details: 
total_CMD = 1000757 
n_nop = 884825 
Read = 56337 
Write = 0 
L2_Alloc = 0 
L2_WB = 10873 
n_act = 28001 
n_pre = 27985 
n_ref = 0 
n_req = 59056 
total_req = 67210 

Dual Bus Interface Util: 
issued_total_row = 55986 
issued_total_col = 67210 
Row_Bus_Util =  0.055944 
CoL_Bus_Util = 0.067159 
Either_Row_CoL_Bus_Util = 0.115844 
Issued_on_Two_Bus_Simul_Util = 0.007259 
issued_two_Eff = 0.062657 
queue_avg = 0.751454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.751454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174878, Miss = 31127, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 383
L2_cache_bank[1]: Access = 170959, Miss = 31260, Miss_rate = 0.183, Pending_hits = 163, Reservation_fails = 2043
L2_cache_bank[2]: Access = 177609, Miss = 31308, Miss_rate = 0.176, Pending_hits = 204, Reservation_fails = 2864
L2_cache_bank[3]: Access = 170887, Miss = 31378, Miss_rate = 0.184, Pending_hits = 188, Reservation_fails = 2289
L2_cache_bank[4]: Access = 171721, Miss = 31364, Miss_rate = 0.183, Pending_hits = 165, Reservation_fails = 1698
L2_cache_bank[5]: Access = 181551, Miss = 31278, Miss_rate = 0.172, Pending_hits = 160, Reservation_fails = 246
L2_cache_bank[6]: Access = 179731, Miss = 31152, Miss_rate = 0.173, Pending_hits = 186, Reservation_fails = 1858
L2_cache_bank[7]: Access = 171168, Miss = 31218, Miss_rate = 0.182, Pending_hits = 152, Reservation_fails = 1054
L2_cache_bank[8]: Access = 176156, Miss = 31339, Miss_rate = 0.178, Pending_hits = 187, Reservation_fails = 211
L2_cache_bank[9]: Access = 170327, Miss = 31240, Miss_rate = 0.183, Pending_hits = 132, Reservation_fails = 864
L2_cache_bank[10]: Access = 174731, Miss = 31226, Miss_rate = 0.179, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 171546, Miss = 31398, Miss_rate = 0.183, Pending_hits = 167, Reservation_fails = 2695
L2_cache_bank[12]: Access = 181352, Miss = 31260, Miss_rate = 0.172, Pending_hits = 150, Reservation_fails = 447
L2_cache_bank[13]: Access = 171739, Miss = 31137, Miss_rate = 0.181, Pending_hits = 129, Reservation_fails = 814
L2_cache_bank[14]: Access = 193508, Miss = 31320, Miss_rate = 0.162, Pending_hits = 170, Reservation_fails = 221
L2_cache_bank[15]: Access = 167307, Miss = 31313, Miss_rate = 0.187, Pending_hits = 121, Reservation_fails = 282
L2_cache_bank[16]: Access = 178246, Miss = 31239, Miss_rate = 0.175, Pending_hits = 231, Reservation_fails = 3516
L2_cache_bank[17]: Access = 180678, Miss = 31335, Miss_rate = 0.173, Pending_hits = 165, Reservation_fails = 1076
L2_cache_bank[18]: Access = 176808, Miss = 31342, Miss_rate = 0.177, Pending_hits = 196, Reservation_fails = 2771
L2_cache_bank[19]: Access = 190323, Miss = 31565, Miss_rate = 0.166, Pending_hits = 209, Reservation_fails = 1355
L2_cache_bank[20]: Access = 167980, Miss = 31250, Miss_rate = 0.186, Pending_hits = 166, Reservation_fails = 1701
L2_cache_bank[21]: Access = 184989, Miss = 31438, Miss_rate = 0.170, Pending_hits = 245, Reservation_fails = 5254
L2_cache_bank[22]: Access = 174904, Miss = 31257, Miss_rate = 0.179, Pending_hits = 159, Reservation_fails = 1209
L2_cache_bank[23]: Access = 169649, Miss = 31098, Miss_rate = 0.183, Pending_hits = 172, Reservation_fails = 1248
L2_cache_bank[24]: Access = 174304, Miss = 31227, Miss_rate = 0.179, Pending_hits = 176, Reservation_fails = 2087
L2_cache_bank[25]: Access = 171802, Miss = 31463, Miss_rate = 0.183, Pending_hits = 210, Reservation_fails = 3188
L2_cache_bank[26]: Access = 173924, Miss = 31300, Miss_rate = 0.180, Pending_hits = 182, Reservation_fails = 1850
L2_cache_bank[27]: Access = 179913, Miss = 31379, Miss_rate = 0.174, Pending_hits = 196, Reservation_fails = 440
L2_cache_bank[28]: Access = 172916, Miss = 31348, Miss_rate = 0.181, Pending_hits = 138, Reservation_fails = 388
L2_cache_bank[29]: Access = 178167, Miss = 31254, Miss_rate = 0.175, Pending_hits = 154, Reservation_fails = 889
L2_cache_bank[30]: Access = 168844, Miss = 31228, Miss_rate = 0.185, Pending_hits = 167, Reservation_fails = 986
L2_cache_bank[31]: Access = 173579, Miss = 31277, Miss_rate = 0.180, Pending_hits = 216, Reservation_fails = 2317
L2_cache_bank[32]: Access = 171942, Miss = 31094, Miss_rate = 0.181, Pending_hits = 123, Reservation_fails = 68
L2_cache_bank[33]: Access = 177281, Miss = 31281, Miss_rate = 0.176, Pending_hits = 189, Reservation_fails = 2638
L2_cache_bank[34]: Access = 171335, Miss = 31134, Miss_rate = 0.182, Pending_hits = 171, Reservation_fails = 3044
L2_cache_bank[35]: Access = 173713, Miss = 31206, Miss_rate = 0.180, Pending_hits = 197, Reservation_fails = 1963
L2_cache_bank[36]: Access = 171638, Miss = 31294, Miss_rate = 0.182, Pending_hits = 224, Reservation_fails = 586
L2_cache_bank[37]: Access = 170297, Miss = 31061, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 1687
L2_cache_bank[38]: Access = 173160, Miss = 31186, Miss_rate = 0.180, Pending_hits = 153, Reservation_fails = 915
L2_cache_bank[39]: Access = 177260, Miss = 31256, Miss_rate = 0.176, Pending_hits = 200, Reservation_fails = 2538
L2_cache_bank[40]: Access = 183122, Miss = 31343, Miss_rate = 0.171, Pending_hits = 160, Reservation_fails = 607
L2_cache_bank[41]: Access = 175524, Miss = 31235, Miss_rate = 0.178, Pending_hits = 129, Reservation_fails = 716
L2_cache_bank[42]: Access = 171264, Miss = 31296, Miss_rate = 0.183, Pending_hits = 154, Reservation_fails = 1020
L2_cache_bank[43]: Access = 175519, Miss = 31289, Miss_rate = 0.178, Pending_hits = 202, Reservation_fails = 1565
L2_cache_bank[44]: Access = 172324, Miss = 31337, Miss_rate = 0.182, Pending_hits = 175, Reservation_fails = 2442
L2_cache_bank[45]: Access = 179461, Miss = 31298, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 266
L2_cache_bank[46]: Access = 172160, Miss = 31268, Miss_rate = 0.182, Pending_hits = 161, Reservation_fails = 607
L2_cache_bank[47]: Access = 170997, Miss = 31009, Miss_rate = 0.181, Pending_hits = 142, Reservation_fails = 218
L2_total_cache_accesses = 8409193
L2_total_cache_misses = 1500905
L2_total_cache_miss_rate = 0.1785
L2_total_cache_pending_hits = 8251
L2_total_cache_reservation_fails = 69124
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6738293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 996452
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105177
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8107081
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 68041
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8409193
icnt_total_pkts_simt_to_mem=8406953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43972
	minimum = 5
	maximum = 77
Network latency average = 5.2357
	minimum = 5
	maximum = 77
Slowest packet = 12892376
Flit latency average = 5.2357
	minimum = 5
	maximum = 77
Slowest flit = 12892376
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131946
	minimum = 0.115271 (at node 55)
	maximum = 0.159061 (at node 35)
Accepted packet rate average = 0.131946
	minimum = 0.115271 (at node 55)
	maximum = 0.159061 (at node 35)
Injected flit rate average = 0.131946
	minimum = 0.115271 (at node 55)
	maximum = 0.159061 (at node 35)
Accepted flit rate average= 0.131946
	minimum = 0.115271 (at node 55)
	maximum = 0.159061 (at node 35)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33173 (8 samples)
	minimum = 5 (8 samples)
	maximum = 64.875 (8 samples)
Network latency average = 5.2087 (8 samples)
	minimum = 5 (8 samples)
	maximum = 64.75 (8 samples)
Flit latency average = 5.2087 (8 samples)
	minimum = 5 (8 samples)
	maximum = 64.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.199928 (8 samples)
	minimum = 0.17973 (8 samples)
	maximum = 0.23318 (8 samples)
Accepted packet rate average = 0.199928 (8 samples)
	minimum = 0.17973 (8 samples)
	maximum = 0.233517 (8 samples)
Injected flit rate average = 0.199928 (8 samples)
	minimum = 0.17973 (8 samples)
	maximum = 0.23318 (8 samples)
Accepted flit rate average = 0.199928 (8 samples)
	minimum = 0.17973 (8 samples)
	maximum = 0.233517 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 56 min, 37 sec (60997 sec)
gpgpu_simulation_rate = 2051 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 8923
gpu_sim_insn = 7478645
gpu_ipc =     838.1312
gpu_tot_sim_cycle = 1421759
gpu_tot_sim_insn = 132607815
gpu_tot_ipc =      93.2702
gpu_tot_issued_cta = 10521
gpu_occupancy = 77.1508% 
gpu_tot_occupancy = 76.9990% 
max_total_param_size = 0
gpu_stall_dramfull = 13824
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.5689
partiton_level_parallism_total  =       5.9919
partiton_level_parallism_util =      13.9666
partiton_level_parallism_util_total  =       7.6450
L2_BW  =     482.6445 GB/Sec
L2_BW_total  =     230.1513 GB/Sec
gpu_total_sim_rate=2154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5307824
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 252212, Miss = 41198, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 254159, Miss = 41349, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 256387, Miss = 42256, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257033, Miss = 42007, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 264438, Miss = 42704, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 252455, Miss = 41138, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 255177, Miss = 41495, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 255363, Miss = 41784, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 255508, Miss = 41885, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 256909, Miss = 42476, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 255353, Miss = 42517, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 254703, Miss = 42542, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 258135, Miss = 42705, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 258009, Miss = 43147, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256166, Miss = 42723, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 256133, Miss = 41745, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 254295, Miss = 41872, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257111, Miss = 42558, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 255736, Miss = 42414, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 253827, Miss = 41487, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257249, Miss = 41465, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 254324, Miss = 40787, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257667, Miss = 41500, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 256002, Miss = 41080, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 253956, Miss = 41662, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 255667, Miss = 41801, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 262857, Miss = 41632, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 255855, Miss = 41574, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 259677, Miss = 41275, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 255132, Miss = 41694, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 264596, Miss = 41961, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 275274, Miss = 43029, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 251670, Miss = 41015, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 256862, Miss = 42076, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 254985, Miss = 41620, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 262487, Miss = 41251, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 264160, Miss = 41272, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 255230, Miss = 41179, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 253358, Miss = 40821, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 265383, Miss = 41994, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10291500
	L1D_total_cache_misses = 1672690
	L1D_total_cache_miss_rate = 0.1625
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 364728
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8469274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 778372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 670014
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 359608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5287028
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9917660
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 364728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5307824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2123, 2851, 2963, 3327, 2347, 2795, 2011, 3103, 2408, 2447, 2585, 2279, 2576, 2669, 2947, 2641, 2100, 2492, 1932, 2296, 2380, 1960, 2464, 2604, 2285, 1809, 1781, 1781, 2257, 1557, 2397, 2369, 1820, 1848, 1876, 1988, 1680, 1512, 1792, 1848, 1501, 1277, 2117, 1529, 1583, 1641, 1361, 1389, 1447, 1671, 1363, 1419, 1363, 1307, 1361, 1475, 1078, 966, 1190, 1134, 1300, 1050, 1218, 994, 
gpgpu_n_tot_thrd_icount = 325869440
gpgpu_n_tot_w_icount = 10183420
gpgpu_n_stall_shd_mem = 325920600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8144465
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 27053024
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11671296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:309460291	W0_Idle:11465948	W0_Scoreboard:17241773	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95058	W28:72380	W29:63220	W30:49216	W31:26016	W32:2461470
single_issue_nums: WS0:2535450	WS1:2548698	WS2:2537744	WS3:2561528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11481896 {8:1435237,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57409480 {40:1435237,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 79 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:572677 	328066 	18779 	27035 	208861 	141971 	66368 	41851 	18752 	2388 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7142967 	1343692 	30741 	1062 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4671900 	3583991 	253158 	7298 	1135 	976 	576 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7840797 	662695 	13185 	1702 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2780 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        21        21        18        46        40        17        20        24 
dram[1]:        64        64        64        64        64        64        40        45        18        39        28        23        20        21        46        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        40        26        36 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        22        24        15        29        23 
dram[4]:        64        64        64        64        64        64        38        35        22        18        21        18        21        26        51        54 
dram[5]:        64        64        64        64        64        64        38        35        20        25        38        25        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        24        21        19        24        26        44        36        41        34 
dram[7]:        64        64        64        64        64        64        32        28        20        31        19        18        25        22        30        25 
dram[8]:        64        64        64        64        64        64        44        33        23        21        18        23        28        24        36        41 
dram[9]:        64        64        64        64        64        64        31        40        22        20        39        24        20        13        26        38 
dram[10]:        64        64        64        64        61        57        20        23        19        16        42        19        44        39        28        32 
dram[11]:        64        64        64        64        64        60        24        28        25        16        17        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        29        20        21        27        16        28        29        34        22 
dram[13]:        64        64        64        64        64        64        39        29        24        37        21        22        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        19        27        18        15        40        40        27        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        24        33 
dram[16]:        64        64        64        64        64        64        44        36        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        22        23        32        32        37        18 
dram[18]:        64        64        64        64        52        48        28        29        20        36        21        41        36        40        45        40 
dram[19]:        64        64        64        64        62        60        32        35        24        22        26        18        15        24        46        21 
dram[20]:        64        64        64        64        64        64        28        29        33        24        22        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        30        20        23        21        37        54 
dram[22]:        64        64        64        64        50        54        28        32        23        22        34        30        42        36        34        33 
dram[23]:        64        64        64        64        56        64        32        20        22        25        31        30        17        21        45        27 
maximum service time to same row:
dram[0]:     16789     11458     17560     11999      7817     25648      6395     10557      8733     14184      9798      9637     29870     19026     10389     72518 
dram[1]:      7580     15570     21796      5405      8144     11727      7913      8279     11571     15076      9717      7196     10212      4649     16980     15905 
dram[2]:     15165     20513     25855     12778     12176     17780      5877      9351      9596      9425     19133     12367     12915     17064     13083      8129 
dram[3]:     11566     15249     13666     16152      5996     10693      7186      7970     13320     11802      8290      8530     10824      9840     11348     11411 
dram[4]:      9140     13820     11959      8859      8994      8139      6043      7638     12809     14492      8715     24264     13781     19248     17551     17836 
dram[5]:      6502     13175      8165      8085      7533     14764      7622      7720      8213     10841      6803     11946      9583     10855     11453     10251 
dram[6]:     12662     14621      7892     10651      8030      9168      7705      9832     10827      8190     11271      8306     13082     34331     13591      8679 
dram[7]:     13997     15486      9809      8695      9254     17545     10576      7339     52639     10005      6158      6958      6450      5623     14062     11112 
dram[8]:     10067     34237      6984      7422     14807     14647      8508      8703     10651     26909      8688      7212     22187      8823     15533     15241 
dram[9]:     14964     41636     11268     10786      8878     10499      6532      7073     13968     11974      8647     11284     12216      5113     10824     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      7398      8328      9669     14524     11771      7923     11461     11209     13127 
dram[11]:     10979     86393      8397     13298     16832      7992      7939     12295      8994     12729     12651      5920     54776     11646     13083     10706 
dram[12]:     15120     10716      7127     13223     12067      8520      6327      6189     18933      5454      9687      6826      7036     21945     15415     11626 
dram[13]:      9504     22420     11952      5516      7543      8326     10075     11767     14583     14311      6762      7879     16029     14563     21489     13469 
dram[14]:     15816     15332     10808     10453      9126     12576      9483     10385     11270     11265     11498      6711      7922      8038     10325      7485 
dram[15]:     16162     12268      4563      8215      6889     10491     10297      8886      8521     13272      8054      7435      9930     12295     13348      8959 
dram[16]:     28865      9872      8260      7987     10409     16876     11141      9753     10144     11568     10119     15413     30569     11696     13594     16378 
dram[17]:     16085     15859     12255      6464      8321      5845      6648     10421      8418     13165     14900     10875     12521      9429     33077      8813 
dram[18]:     44754     37498      8531      8986      7300      8737     10549      9189      5856     16100     11351     16932      6451     40574     12511     33878 
dram[19]:     13580     15214     27823      8511      9086      8845      9255     11503     12814     25273     13430     10090      7692     14535     17795     13913 
dram[20]:     28638      9590      7622     12398      5628     17427     12864     11753     51514     10100     12255     10301     19102     11002     17751      9510 
dram[21]:     11795      9198     23328     21364      7847     11001      8802      6635     17985     11461      9877      9047      8206     12866     15314     14674 
dram[22]:     22678     10480      8921     13781     12115     18199     10362     10913     16772      7405     12945     12929     38663      8334     13043     10038 
dram[23]:      8078     16986      8996     13798      7634      6856      7732      9005     13758     12741      9463      8499      7992      8723     32693      8416 
average row accesses per activate:
dram[0]:  2.263385  2.314734  2.249850  2.401769  2.392382  2.387592  2.252900  2.187536  2.015446  1.872284  1.960621  2.005042  2.083381  1.944974  2.050568  2.144962 
dram[1]:  2.336715  2.258487  2.273112  2.257108  2.364727  2.354130  2.123913  2.155056  2.142249  1.897684  1.985483  1.973539  2.130778  1.937917  2.172950  2.173205 
dram[2]:  2.158169  2.176334  2.252226  2.181049  2.284468  2.203169  2.096566  2.046834  1.966704  1.810548  1.965328  2.018038  2.131445  1.910072  1.993392  2.136201 
dram[3]:  2.203889  2.196090  2.164822  2.166667  2.165027  2.225620  2.086300  2.130315  2.067647  1.952169  2.002274  1.976641  2.142357  1.882232  2.028201  2.048323 
dram[4]:  2.192645  2.299628  2.416507  2.282005  2.434836  2.279977  2.180493  2.117127  2.065889  2.049048  1.989893  2.006208  2.190116  1.945846  2.145585  2.108645 
dram[5]:  2.350351  2.268784  2.159236  2.174186  2.246041  2.379023  2.231348  2.199773  2.001137  2.051282  2.087007  2.053258  1.952012  2.077735  2.097263  2.064368 
dram[6]:  2.318238  2.264742  2.199307  2.249701  2.280892  2.191055  2.128978  2.023709  1.946932  2.027310  1.943540  2.004530  2.078203  2.040195  2.172601  1.978512 
dram[7]:  2.219121  2.228743  2.150028  2.160090  2.120745  2.307962  2.222031  2.206522  2.067177  2.151404  2.038350  1.966205  2.108844  2.069429  2.063429  2.286262 
dram[8]:  2.340652  2.232111  2.273659  2.265197  2.427607  2.270725  2.415212  2.010892  2.006232  2.050231  2.044457  1.958866  2.133601  1.964323  2.098592  2.178313 
dram[9]:  2.158601  2.266587  2.141156  2.359851  2.309080  2.294387  2.164792  2.115030  2.142076  2.041667  2.016921  2.068117  2.056253  2.101230  2.161888  2.081750 
dram[10]:  2.331633  2.450099  2.227326  2.361858  2.242817  2.266516  2.014151  2.206304  2.001142  1.877137  2.019198  2.068470  2.167912  2.106240  2.052213  2.195507 
dram[11]:  2.303145  2.219128  2.166282  2.280289  2.207641  2.241241  2.069039  2.211840  2.081609  1.921815  1.977679  1.910992  1.998396  1.891135  2.131109  2.064980 
dram[12]:  2.411421  2.397933  2.180653  2.255406  2.358760  2.340962  2.162239  2.088330  1.929739  2.050955  1.975501  1.917509  2.107184  2.182614  2.089803  2.109806 
dram[13]:  2.260817  2.297364  2.219105  2.201613  2.297439  2.188950  2.290593  2.205698  2.083579  2.132854  1.963308  2.078567  2.024665  2.037197  2.144564  2.077636 
dram[14]:  2.344221  2.160186  2.067428  2.211046  2.324561  2.278032  2.231757  2.252625  1.841336  1.904788  1.884555  1.960613  2.184287  1.998412  2.025381  1.994935 
dram[15]:  2.342930  2.245793  2.323918  2.307877  2.290772  2.367885  2.247663  2.190557  1.908646  1.860403  2.052934  1.924078  1.933403  2.000539  2.080941  1.964543 
dram[16]:  2.399353  2.134626  2.349367  2.439211  2.256703  2.227427  2.250441  2.226954  1.980984  1.981575  1.989350  2.000000  1.994658  2.046009  2.182716  2.151662 
dram[17]:  2.231410  2.178488  2.306560  2.300184  2.319857  2.195014  2.152089  2.316046  1.906964  1.922489  1.972020  2.009009  2.011784  2.058856  2.140820  1.987703 
dram[18]:  2.148106  2.191098  2.392157  2.241647  2.096979  2.177679  2.197039  2.030143  1.939527  2.039389  1.988864  2.008949  1.929671  2.164550  1.995039  2.035591 
dram[19]:  2.195444  2.219088  2.342253  2.392680  2.227706  2.206667  2.232051  2.241811  1.987578  1.953540  2.098824  2.073469  1.846892  2.087346  2.065367  2.084408 
dram[20]:  2.197133  2.260870  2.443226  2.257229  2.344464  2.308183  2.320833  2.119823  2.060571  2.001689  2.045272  1.915447  2.162478  2.101466  2.177604  2.034130 
dram[21]:  2.191299  2.278388  2.362005  2.226316  2.319857  2.371497  2.254936  2.206459  1.963687  2.068075  1.953739  1.957808  2.094919  2.137188  2.127347  2.150851 
dram[22]:  2.183566  2.152287  2.234712  2.369040  2.418902  2.213728  2.153457  2.241603  1.884984  1.953463  2.076257  1.966323  2.045035  2.123589  2.013438  2.049190 
dram[23]:  2.201770  2.207412  2.254167  2.210681  2.286721  2.238204  2.116812  2.234640  1.963190  2.032426  1.997202  1.954975  2.032669  1.959481  2.128690  1.972626 
average row locality = 1426840/668994 = 2.132814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3559      3568      3604      3656      3780      3724      3677      3652      3335      3344      3344      3388      3485      3488      3451      3476 
dram[1]:      3564      3648      3624      3600      3768      3784      3696      3632      3332      3332      3368      3388      3588      3585      3468      3444 
dram[2]:      3596      3616      3652      3708      3756      3729      3697      3640      3352      3344      3379      3392      3572      3529      3460      3424 
dram[3]:      3608      3580      3588      3672      3784      3700      3664      3652      3324      3320      3332      3368      3488      3485      3440      3445 
dram[4]:      3620      3580      3636      3638      3768      3748      3681      3630      3351      3359      3352      3363      3575      3510      3440      3452 
dram[5]:      3561      3586      3598      3660      3792      3808      3656      3664      3328      3328      3408      3432      3591      3555      3444      3437 
dram[6]:      3604      3564      3660      3620      3804      3789      3620      3636      3332      3304      3388      3356      3560      3568      3444      3436 
dram[7]:      3604      3592      3664      3680      3804      3768      3668      3652      3320      3332      3320      3360      3528      3505      3452      3424 
dram[8]:      3600      3584      3632      3656      3780      3748      3669      3665      3349      3359      3352      3331      3533      3552      3424      3456 
dram[9]:      3576      3648      3636      3652      3788      3820      3649      3684      3336      3336      3388      3428      3575      3569      3458      3456 
dram[10]:      3540      3580      3640      3706      3800      3826      3644      3644      3316      3323      3384      3408      3578      3559      3456      3456 
dram[11]:      3544      3548      3616      3641      3804      3736      3688      3612      3328      3324      3352      3372      3545      3461      3424      3436 
dram[12]:      3588      3584      3608      3701      3781      3806      3630      3685      3351      3351      3356      3411      3504      3551      3449      3438 
dram[13]:      3624      3612      3588      3672      3772      3784      3628      3660      3348      3372      3393      3408      3585      3587      3434      3432 
dram[14]:      3600      3592      3656      3657      3795      3800      3628      3652      3336      3313      3384      3392      3589      3584      3436      3400 
dram[15]:      3544      3604      3708      3685      3772      3776      3648      3644      3320      3316      3376      3360      3500      3524      3464      3400 
dram[16]:      3581      3608      3584      3680      3780      3772      3632      3618      3350      3360      3357      3372      3542      3503      3392      3412 
dram[17]:      3616      3612      3624      3612      3736      3784      3660      3596      3316      3332      3340      3380      3564      3586      3447      3408 
dram[18]:      3608      3568      3640      3620      3780      3752      3656      3628      3340      3288      3384      3400      3567      3557      3459      3400 
dram[19]:      3544      3572      3625      3700      3792      3792      3672      3568      3328      3340      3376      3364      3468      3536      3445      3408 
dram[20]:      3557      3568      3644      3612      3816      3796      3683      3628      3348      3363      3377      3348      3513      3536      3457      3424 
dram[21]:      3556      3600      3668      3660      3736      3796      3672      3617      3324      3336      3440      3384      3564      3580      3464      3392 
dram[22]:      3612      3588      3684      3676      3788      3788      3628      3600      3348      3336      3404      3428      3577      3574      3440      3396 
dram[23]:      3600      3569      3644      3628      3728      3764      3668      3612      3328      3320      3380      3332      3484      3444      3448      3388 
total dram reads = 1360681
bank skew: 3826/3288 = 1.16
chip skew: 56999/56337 = 1.01
number of total write accesses:
dram[0]:       119       124       133       146       177       163       207       209       188       189       191       191       188       188       158       164 
dram[1]:       121       144       138       131       174       178       212       204       192       192       188       192       192       192       163       157 
dram[2]:       129       136       143       159       171       164       211       206       192       192       192       188       190       188       160       152 
dram[3]:       132       127       129       150       178       157       204       206       191       190       190       186       184       191       156       158 
dram[4]:       136       127       141       141       174       169       209       202       192       192       192       192       192       191       156       158 
dram[5]:       122       128       131       147       179       184       202       212       192       192       190       192       192       187       157       155 
dram[6]:       133       123       147       137       183       179       193       205       190       185       192       184       187       188       156       155 
dram[7]:       133       130       148       152       183       174       205       205       188       192       188       189       192       191       159       154 
dram[8]:       131       128       140       145       177       169       205       212       192       192       189       193       188       192       152       160 
dram[9]:       126       144       141       145       179       186       200       214       192       192       188       185       190       188       161       160 
dram[10]:       116       127       142       158       181       188       199       206       188       191       192       187       192       188       160       160 
dram[11]:       118       118       136       142       183       166       208       199       192       191       192       192       192       187       152       155 
dram[12]:       128       128       134       158       177       183       195       216       192       191       192       192       192       190       158       155 
dram[13]:       138       135       129       150       175       178       195       211       192       192       192       190       191       192       156       154 
dram[14]:       132       130       146       146       180       182       195       209       192       188       191       192       192       191       155       145 
dram[15]:       118       133       159       153       175       176       200       207       190       189       192       188       187       189       161       146 
dram[16]:       126       134       128       152       176       175       196       199       192       189       192       190       192       188       144       149 
dram[17]:       135       135       138       135       166       178       203       200       189       190       184       188       192       192       156       148 
dram[18]:       134       124       142       137       177       170       202       211       188       181       188       192       192       192       160       146 
dram[19]:       118       125       139       157       180       180       214       196       192       192       192       192       187       192       157       148 
dram[20]:       121       124       143       135       186       181       216       211       190       192       192       186       187       192       160       152 
dram[21]:       121       132       149       147       166       181       211       209       191       188       192       189       188       190       161       144 
dram[22]:       135       129       153       150       179       179       203       204       192       190       190       192       192       189       156       145 
dram[23]:       132       124       143       139       164       173       210       207       192       190       189       185       187       183       158       143 
total dram writes = 66159
bank skew: 216/116 = 1.86
chip skew: 2791/2719 = 1.03
average mf latency per bank:
dram[0]:       1369      1412      1150      1196      1041      1031       874       904       818       727       722       688       660       661      1193      1089
dram[1]:       1580      1462      1267      1188       995       947       840       883       829       755       714       691       633       639      1121      1167
dram[2]:       1367      1497      1146      1172       930      1126       905       901       837       832       725       747       635       659      1142      1123
dram[3]:       1468      1467      1325      1120       999      1038       813       880       748       752       660       693       632       664      1373      1083
dram[4]:       1369      1353      1275      1252       972       984       923       843       770       755       724       728       632       640      1245      1164
dram[5]:       1684      1368      1190      1195       915      1005       920       879       737       728       691       698       623       635      1088      1201
dram[6]:       1381      1549      1310      1184      1068       996       841       826       853       748       656       680       634       629      1343      1135
dram[7]:       1457      1428      1292      1246      1005       950      1013       822       775       736       675       662       606       627      1725      1056
dram[8]:       1561      1552      1153      1149      1014      1023       822       913       811       837       721       683       655       657      1328      1259
dram[9]:       1591      1400      1169      1370      1040       979       862       958       830       777       707       712       620       629      1167      1604
dram[10]:       1268      1516      1141      1361      1138       949       881       892       764       778       681       697       642       653      1100      1452
dram[11]:       1451      1467      1227      1190      1005      1029       883       844       771       751       735       662       633       589      1149      1158
dram[12]:       1309      1506      1225      1150      1017       988       867       880       769       804       676       730       665       648      1367      1164
dram[13]:       1429      1505      1250      1108      1017      1112       854       855       754       729       701       685       614       627      1226      1391
dram[14]:       1433      1395      1090      1193       970       960       841       864       776       822       684       714       639       632      1315      1411
dram[15]:       1348      1353      1146      1299       934      1006       898       866       794       795       686       701       650       645      1196      1146
dram[16]:       1464      1365      1160      1250       945      1017       876       833       806       815       694       654       625       650      1222      1444
dram[17]:       1420      1412      1179      1115      1010      1050       868       871       776       818       692       701       619       607      1186      1239
dram[18]:       1411      1447      1192      1119      1020      1048       880       791       765       808       693       679       615       660      1114      1179
dram[19]:       1382      1581      1158      1168       990      1065       950       854       836       770       702       724       636       617      1159      1217
dram[20]:       1641      1574      1193      1244      1046       969       900       860       780       795       738       713       670       641      1248      1159
dram[21]:       1314      1385      1122      1205      1086      1009       876       872       783       783       687       687       610       658      1242      1328
dram[22]:       1392      1542      1194      1406       973       962       896       840       774       706       698       676       633       622      1196      1265
dram[23]:       1311      1423      1232      1233      1142       990       862       874       756       777       676       677       614       597      1115      1145
maximum mf latency per bank:
dram[0]:        734       897       745       932      1247       869       676       785       866       911       609       878      1180       818       802       781
dram[1]:        857      1122       863       923      1278      1161      1066      1255      1151       881       949       859       898       905      1057       842
dram[2]:        752       771       727       804       809       745       861       807       828       625       652       836       907       811       715       653
dram[3]:        885       666       814       742       745       661       783       839       748       804       693       760      1501       913       811       648
dram[4]:        909       925      1054       831      1219      1235       925       819      1186      1062       782       900      1562      1240       871       848
dram[5]:        720       817      1135      1013      1147      1106      1014       916       933       935       992      1253       889       859       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       618      1157       881       965       817
dram[7]:        845       605      1073       861      1023      1118       755       887       740       593       582       568       816      1272       791       662
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216       890       987       633      1200      1232      1078       664
dram[9]:       1074       870      1069      1130      1439      1121      1174      1043      1056      1191      1197      1240      1053       863      1105       827
dram[10]:        972      1274       843      1321      1249      1055      1230      1478       853      1186      1005      1049      1027      1181      1013      1059
dram[11]:        900       900       925       812       841       978       883       740       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1826       967      1437      1337      1446       970      1425      1161      1283       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       905       998       952       946      1155       999       987      1006       888
dram[14]:        809       872       730      1023       754       819       802       763       833       869       676       780       916       828       687       751
dram[15]:        822       792      1273      1265      1028      1472      1126       926      1155       890       838       717       946       946      1083      1028
dram[16]:        973      1021       836      2030       950      1429       878      1090      1036      1273       907       969      1018      2165      1015      1092
dram[17]:        717       746       949       992      1130       823       945       879      1078       745       785       734      1131       884       880       752
dram[18]:        805       663       853       911       918       661      1241       933       690       685       781       616       670       828       885       744
dram[19]:        687       825       899      1837      1051      1000      1129      1116       934       908      1011       953      1158      1236       895       954
dram[20]:       1025       945      1062       925      1461      1123      1288      1066      1076      1111      1105       812      1415      1719       933       949
dram[21]:       1025       937       796      1007       929      1334       881       883      1079      1162       829       892      1003      1111       723       998
dram[22]:       1004       749      1331      1054      1036       928       809      1059       787       744       938       867       737      1072       711       956
dram[23]:        730       630       599       736       709       734       970       702       848       815       772       666      1293       834       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891748 n_act=27569 n_pre=27553 n_ref_event=0 n_req=59266 n_rd=56531 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.067
n_activity=608753 dram_eff=0.1108
bk0: 3559a 957042i bk1: 3568a 957817i bk2: 3604a 954998i bk3: 3656a 955309i bk4: 3780a 952969i bk5: 3724a 953357i bk6: 3677a 951221i bk7: 3652a 950640i bk8: 3335a 951615i bk9: 3344a 947875i bk10: 3344a 950355i bk11: 3388a 950876i bk12: 3485a 950123i bk13: 3488a 946625i bk14: 3451a 952693i bk15: 3476a 953198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534843
Row_Buffer_Locality_read = 0.548867
Row_Buffer_Locality_write = 0.244973
Bank_Level_Parallism = 2.117247
Bank_Level_Parallism_Col = 1.741983
Bank_Level_Parallism_Ready = 1.373064
write_to_read_ratio_blp_rw_average = 0.092727
GrpLevelPara = 1.401453 

BW Util details:
bwutil = 0.066997 
total_CMD = 1007077 
util_bw = 67471 
Wasted_Col = 232772 
Wasted_Row = 141739 
Idle = 565095 

BW Util Bottlenecks: 
RCDc_limit = 263973 
RCDWRc_limit = 12139 
WTRc_limit = 19534 
RTWc_limit = 42117 
CCDLc_limit = 26406 
rwq = 0 
CCDLc_limit_alone = 21435 
WTRc_limit_alone = 17170 
RTWc_limit_alone = 39510 

Commands details: 
total_CMD = 1007077 
n_nop = 891748 
Read = 56531 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 27569 
n_pre = 27553 
n_ref = 0 
n_req = 59266 
total_req = 67471 

Dual Bus Interface Util: 
issued_total_row = 55122 
issued_total_col = 67471 
Row_Bus_Util =  0.054735 
CoL_Bus_Util = 0.066997 
Either_Row_CoL_Bus_Util = 0.114519 
Issued_on_Two_Bus_Simul_Util = 0.007213 
issued_two_Eff = 0.062985 
queue_avg = 0.871642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891308 n_act=27692 n_pre=27676 n_ref_event=0 n_req=59591 n_rd=56821 n_rd_L2_A=0 n_write=0 n_wr_bk=11080 bw_util=0.06742
n_activity=612426 dram_eff=0.1109
bk0: 3564a 957104i bk1: 3648a 953307i bk2: 3624a 954032i bk3: 3600a 953021i bk4: 3768a 951654i bk5: 3784a 949897i bk6: 3696a 947530i bk7: 3632a 948812i bk8: 3332a 951870i bk9: 3332a 947351i bk10: 3368a 949333i bk11: 3388a 948697i bk12: 3588a 950509i bk13: 3585a 945184i bk14: 3468a 952973i bk15: 3444a 953696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535299
Row_Buffer_Locality_read = 0.546893
Row_Buffer_Locality_write = 0.297473
Bank_Level_Parallism = 2.147522
Bank_Level_Parallism_Col = 1.802535
Bank_Level_Parallism_Ready = 1.444309
write_to_read_ratio_blp_rw_average = 0.089496
GrpLevelPara = 1.411797 

BW Util details:
bwutil = 0.067424 
total_CMD = 1007077 
util_bw = 67901 
Wasted_Col = 233280 
Wasted_Row = 144846 
Idle = 561050 

BW Util Bottlenecks: 
RCDc_limit = 265573 
RCDWRc_limit = 10983 
WTRc_limit = 20005 
RTWc_limit = 41951 
CCDLc_limit = 26140 
rwq = 0 
CCDLc_limit_alone = 21107 
WTRc_limit_alone = 17543 
RTWc_limit_alone = 39380 

Commands details: 
total_CMD = 1007077 
n_nop = 891308 
Read = 56821 
Write = 0 
L2_Alloc = 0 
L2_WB = 11080 
n_act = 27692 
n_pre = 27676 
n_ref = 0 
n_req = 59591 
total_req = 67901 

Dual Bus Interface Util: 
issued_total_row = 55368 
issued_total_col = 67901 
Row_Bus_Util =  0.054979 
CoL_Bus_Util = 0.067424 
Either_Row_CoL_Bus_Util = 0.114955 
Issued_on_Two_Bus_Simul_Util = 0.007447 
issued_two_Eff = 0.064784 
queue_avg = 1.005856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=889415 n_act=28684 n_pre=28668 n_ref_event=0 n_req=59619 n_rd=56846 n_rd_L2_A=0 n_write=0 n_wr_bk=11092 bw_util=0.06746
n_activity=616417 dram_eff=0.1102
bk0: 3596a 953403i bk1: 3616a 952981i bk2: 3652a 953238i bk3: 3708a 949670i bk4: 3756a 951696i bk5: 3729a 949885i bk6: 3697a 947420i bk7: 3640a 947303i bk8: 3352a 949407i bk9: 3344a 945973i bk10: 3379a 948632i bk11: 3392a 950376i bk12: 3572a 949798i bk13: 3529a 946587i bk14: 3460a 950511i bk15: 3424a 955191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518878
Row_Buffer_Locality_read = 0.533582
Row_Buffer_Locality_write = 0.217454
Bank_Level_Parallism = 2.149774
Bank_Level_Parallism_Col = 1.755635
Bank_Level_Parallism_Ready = 1.367247
write_to_read_ratio_blp_rw_average = 0.093776
GrpLevelPara = 1.416063 

BW Util details:
bwutil = 0.067461 
total_CMD = 1007077 
util_bw = 67938 
Wasted_Col = 239824 
Wasted_Row = 143811 
Idle = 555504 

BW Util Bottlenecks: 
RCDc_limit = 274444 
RCDWRc_limit = 12463 
WTRc_limit = 20310 
RTWc_limit = 46498 
CCDLc_limit = 26633 
rwq = 0 
CCDLc_limit_alone = 21476 
WTRc_limit_alone = 18008 
RTWc_limit_alone = 43643 

Commands details: 
total_CMD = 1007077 
n_nop = 889415 
Read = 56846 
Write = 0 
L2_Alloc = 0 
L2_WB = 11092 
n_act = 28684 
n_pre = 28668 
n_ref = 0 
n_req = 59619 
total_req = 67938 

Dual Bus Interface Util: 
issued_total_row = 57352 
issued_total_col = 67938 
Row_Bus_Util =  0.056949 
CoL_Bus_Util = 0.067461 
Either_Row_CoL_Bus_Util = 0.116835 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.064830 
queue_avg = 0.833534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.833534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890368 n_act=28348 n_pre=28332 n_ref_event=0 n_req=59179 n_rd=56450 n_rd_L2_A=0 n_write=0 n_wr_bk=10913 bw_util=0.06689
n_activity=616348 dram_eff=0.1093
bk0: 3608a 953457i bk1: 3580a 954939i bk2: 3588a 953794i bk3: 3672a 951685i bk4: 3784a 948520i bk5: 3700a 952329i bk6: 3664a 947211i bk7: 3652a 948700i bk8: 3324a 952312i bk9: 3320a 950311i bk10: 3332a 951833i bk11: 3368a 949749i bk12: 3488a 951077i bk13: 3485a 946832i bk14: 3440a 952235i bk15: 3445a 953032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520979
Row_Buffer_Locality_read = 0.535004
Row_Buffer_Locality_write = 0.230854
Bank_Level_Parallism = 2.115875
Bank_Level_Parallism_Col = 1.731205
Bank_Level_Parallism_Ready = 1.339029
write_to_read_ratio_blp_rw_average = 0.094536
GrpLevelPara = 1.404121 

BW Util details:
bwutil = 0.066890 
total_CMD = 1007077 
util_bw = 67363 
Wasted_Col = 239182 
Wasted_Row = 144519 
Idle = 556013 

BW Util Bottlenecks: 
RCDc_limit = 272093 
RCDWRc_limit = 12433 
WTRc_limit = 20515 
RTWc_limit = 45413 
CCDLc_limit = 26745 
rwq = 0 
CCDLc_limit_alone = 21529 
WTRc_limit_alone = 18081 
RTWc_limit_alone = 42631 

Commands details: 
total_CMD = 1007077 
n_nop = 890368 
Read = 56450 
Write = 0 
L2_Alloc = 0 
L2_WB = 10913 
n_act = 28348 
n_pre = 28332 
n_ref = 0 
n_req = 59179 
total_req = 67363 

Dual Bus Interface Util: 
issued_total_row = 56680 
issued_total_col = 67363 
Row_Bus_Util =  0.056282 
CoL_Bus_Util = 0.066890 
Either_Row_CoL_Bus_Util = 0.115889 
Issued_on_Two_Bus_Simul_Util = 0.007282 
issued_two_Eff = 0.062840 
queue_avg = 0.816894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891941 n_act=27486 n_pre=27470 n_ref_event=0 n_req=59467 n_rd=56703 n_rd_L2_A=0 n_write=0 n_wr_bk=11050 bw_util=0.06728
n_activity=604903 dram_eff=0.112
bk0: 3620a 952171i bk1: 3580a 955910i bk2: 3636a 955401i bk3: 3638a 952868i bk4: 3768a 952010i bk5: 3748a 950986i bk6: 3681a 947341i bk7: 3630a 948060i bk8: 3351a 949553i bk9: 3359a 949830i bk10: 3352a 949291i bk11: 3363a 950472i bk12: 3575a 950515i bk13: 3510a 945898i bk14: 3440a 953661i bk15: 3452a 951771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537794
Row_Buffer_Locality_read = 0.550976
Row_Buffer_Locality_write = 0.267366
Bank_Level_Parallism = 2.178600
Bank_Level_Parallism_Col = 1.825420
Bank_Level_Parallism_Ready = 1.454592
write_to_read_ratio_blp_rw_average = 0.092404
GrpLevelPara = 1.420342 

BW Util details:
bwutil = 0.067277 
total_CMD = 1007077 
util_bw = 67753 
Wasted_Col = 230152 
Wasted_Row = 141350 
Idle = 567822 

BW Util Bottlenecks: 
RCDc_limit = 262620 
RCDWRc_limit = 11222 
WTRc_limit = 19956 
RTWc_limit = 46729 
CCDLc_limit = 26594 
rwq = 0 
CCDLc_limit_alone = 21122 
WTRc_limit_alone = 17536 
RTWc_limit_alone = 43677 

Commands details: 
total_CMD = 1007077 
n_nop = 891941 
Read = 56703 
Write = 0 
L2_Alloc = 0 
L2_WB = 11050 
n_act = 27486 
n_pre = 27470 
n_ref = 0 
n_req = 59467 
total_req = 67753 

Dual Bus Interface Util: 
issued_total_row = 54956 
issued_total_col = 67753 
Row_Bus_Util =  0.054570 
CoL_Bus_Util = 0.067277 
Either_Row_CoL_Bus_Util = 0.114327 
Issued_on_Two_Bus_Simul_Util = 0.007520 
issued_two_Eff = 0.065774 
queue_avg = 1.085817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891083 n_act=27779 n_pre=27763 n_ref_event=0 n_req=59610 n_rd=56848 n_rd_L2_A=0 n_write=0 n_wr_bk=11048 bw_util=0.06742
n_activity=607579 dram_eff=0.1117
bk0: 3561a 957609i bk1: 3586a 955453i bk2: 3598a 952372i bk3: 3660a 950629i bk4: 3792a 949293i bk5: 3808a 953019i bk6: 3656a 950712i bk7: 3664a 949117i bk8: 3328a 949628i bk9: 3328a 951099i bk10: 3408a 950787i bk11: 3432a 949481i bk12: 3591a 945371i bk13: 3555a 950473i bk14: 3444a 953050i bk15: 3437a 952935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533988
Row_Buffer_Locality_read = 0.548093
Row_Buffer_Locality_write = 0.243664
Bank_Level_Parallism = 2.144696
Bank_Level_Parallism_Col = 1.769313
Bank_Level_Parallism_Ready = 1.377754
write_to_read_ratio_blp_rw_average = 0.094161
GrpLevelPara = 1.410274 

BW Util details:
bwutil = 0.067419 
total_CMD = 1007077 
util_bw = 67896 
Wasted_Col = 233629 
Wasted_Row = 142274 
Idle = 563278 

BW Util Bottlenecks: 
RCDc_limit = 265117 
RCDWRc_limit = 12243 
WTRc_limit = 20930 
RTWc_limit = 45781 
CCDLc_limit = 27222 
rwq = 0 
CCDLc_limit_alone = 22008 
WTRc_limit_alone = 18539 
RTWc_limit_alone = 42958 

Commands details: 
total_CMD = 1007077 
n_nop = 891083 
Read = 56848 
Write = 0 
L2_Alloc = 0 
L2_WB = 11048 
n_act = 27779 
n_pre = 27763 
n_ref = 0 
n_req = 59610 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 55542 
issued_total_col = 67896 
Row_Bus_Util =  0.055152 
CoL_Bus_Util = 0.067419 
Either_Row_CoL_Bus_Util = 0.115179 
Issued_on_Two_Bus_Simul_Util = 0.007392 
issued_two_Eff = 0.064176 
queue_avg = 0.922711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922711
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890751 n_act=28143 n_pre=28127 n_ref_event=0 n_req=59422 n_rd=56685 n_rd_L2_A=0 n_write=0 n_wr_bk=10948 bw_util=0.06716
n_activity=610038 dram_eff=0.1109
bk0: 3604a 955811i bk1: 3564a 955791i bk2: 3660a 950344i bk3: 3620a 953013i bk4: 3804a 949107i bk5: 3789a 948324i bk6: 3620a 949514i bk7: 3636a 945505i bk8: 3332a 948922i bk9: 3304a 951651i bk10: 3388a 948124i bk11: 3356a 951602i bk12: 3560a 948856i bk13: 3568a 948739i bk14: 3444a 953773i bk15: 3436a 949908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526388
Row_Buffer_Locality_read = 0.540743
Row_Buffer_Locality_write = 0.229083
Bank_Level_Parallism = 2.161441
Bank_Level_Parallism_Col = 1.788469
Bank_Level_Parallism_Ready = 1.387459
write_to_read_ratio_blp_rw_average = 0.091050
GrpLevelPara = 1.424951 

BW Util details:
bwutil = 0.067158 
total_CMD = 1007077 
util_bw = 67633 
Wasted_Col = 234522 
Wasted_Row = 143691 
Idle = 561231 

BW Util Bottlenecks: 
RCDc_limit = 268732 
RCDWRc_limit = 12072 
WTRc_limit = 19450 
RTWc_limit = 48074 
CCDLc_limit = 26679 
rwq = 0 
CCDLc_limit_alone = 21348 
WTRc_limit_alone = 17200 
RTWc_limit_alone = 44993 

Commands details: 
total_CMD = 1007077 
n_nop = 890751 
Read = 56685 
Write = 0 
L2_Alloc = 0 
L2_WB = 10948 
n_act = 28143 
n_pre = 28127 
n_ref = 0 
n_req = 59422 
total_req = 67633 

Dual Bus Interface Util: 
issued_total_row = 56270 
issued_total_col = 67633 
Row_Bus_Util =  0.055875 
CoL_Bus_Util = 0.067158 
Either_Row_CoL_Bus_Util = 0.115509 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.065136 
queue_avg = 0.908809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908809
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891721 n_act=27706 n_pre=27690 n_ref_event=0 n_req=59456 n_rd=56673 n_rd_L2_A=0 n_write=0 n_wr_bk=11132 bw_util=0.06733
n_activity=610320 dram_eff=0.1111
bk0: 3604a 953566i bk1: 3592a 954662i bk2: 3664a 950300i bk3: 3680a 950259i bk4: 3804a 944580i bk5: 3768a 952450i bk6: 3668a 950121i bk7: 3652a 949555i bk8: 3320a 951660i bk9: 3332a 953941i bk10: 3320a 952109i bk11: 3360a 949708i bk12: 3528a 950062i bk13: 3505a 950076i bk14: 3452a 952057i bk15: 3424a 957340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534008
Row_Buffer_Locality_read = 0.548974
Row_Buffer_Locality_write = 0.229249
Bank_Level_Parallism = 2.150180
Bank_Level_Parallism_Col = 1.784595
Bank_Level_Parallism_Ready = 1.375179
write_to_read_ratio_blp_rw_average = 0.096335
GrpLevelPara = 1.418846 

BW Util details:
bwutil = 0.067329 
total_CMD = 1007077 
util_bw = 67805 
Wasted_Col = 231605 
Wasted_Row = 142526 
Idle = 565141 

BW Util Bottlenecks: 
RCDc_limit = 262320 
RCDWRc_limit = 12355 
WTRc_limit = 20938 
RTWc_limit = 46887 
CCDLc_limit = 27010 
rwq = 0 
CCDLc_limit_alone = 21671 
WTRc_limit_alone = 18466 
RTWc_limit_alone = 44020 

Commands details: 
total_CMD = 1007077 
n_nop = 891721 
Read = 56673 
Write = 0 
L2_Alloc = 0 
L2_WB = 11132 
n_act = 27706 
n_pre = 27690 
n_ref = 0 
n_req = 59456 
total_req = 67805 

Dual Bus Interface Util: 
issued_total_row = 55396 
issued_total_col = 67805 
Row_Bus_Util =  0.055007 
CoL_Bus_Util = 0.067329 
Either_Row_CoL_Bus_Util = 0.114545 
Issued_on_Two_Bus_Simul_Util = 0.007790 
issued_two_Eff = 0.068007 
queue_avg = 0.888902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891850 n_act=27523 n_pre=27507 n_ref_event=0 n_req=59455 n_rd=56690 n_rd_L2_A=0 n_write=0 n_wr_bk=11057 bw_util=0.06727
n_activity=605221 dram_eff=0.1119
bk0: 3600a 955946i bk1: 3584a 953651i bk2: 3632a 954707i bk3: 3656a 953543i bk4: 3780a 952386i bk5: 3748a 951030i bk6: 3669a 954164i bk7: 3665a 945010i bk8: 3349a 949440i bk9: 3359a 949575i bk10: 3352a 951681i bk11: 3331a 950658i bk12: 3533a 949910i bk13: 3552a 945731i bk14: 3424a 952977i bk15: 3456a 954925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537078
Row_Buffer_Locality_read = 0.551120
Row_Buffer_Locality_write = 0.249186
Bank_Level_Parallism = 2.157640
Bank_Level_Parallism_Col = 1.790850
Bank_Level_Parallism_Ready = 1.403737
write_to_read_ratio_blp_rw_average = 0.094338
GrpLevelPara = 1.416237 

BW Util details:
bwutil = 0.067271 
total_CMD = 1007077 
util_bw = 67747 
Wasted_Col = 230738 
Wasted_Row = 140584 
Idle = 568008 

BW Util Bottlenecks: 
RCDc_limit = 262051 
RCDWRc_limit = 11843 
WTRc_limit = 20852 
RTWc_limit = 44478 
CCDLc_limit = 26746 
rwq = 0 
CCDLc_limit_alone = 21358 
WTRc_limit_alone = 18371 
RTWc_limit_alone = 41571 

Commands details: 
total_CMD = 1007077 
n_nop = 891850 
Read = 56690 
Write = 0 
L2_Alloc = 0 
L2_WB = 11057 
n_act = 27523 
n_pre = 27507 
n_ref = 0 
n_req = 59455 
total_req = 67747 

Dual Bus Interface Util: 
issued_total_row = 55030 
issued_total_col = 67747 
Row_Bus_Util =  0.054643 
CoL_Bus_Util = 0.067271 
Either_Row_CoL_Bus_Util = 0.114417 
Issued_on_Two_Bus_Simul_Util = 0.007497 
issued_two_Eff = 0.065523 
queue_avg = 0.959231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891096 n_act=27771 n_pre=27755 n_ref_event=0 n_req=59790 n_rd=56999 n_rd_L2_A=0 n_write=0 n_wr_bk=11161 bw_util=0.06768
n_activity=610270 dram_eff=0.1117
bk0: 3576a 953625i bk1: 3648a 952220i bk2: 3636a 950478i bk3: 3652a 953528i bk4: 3788a 949974i bk5: 3820a 950032i bk6: 3649a 950411i bk7: 3684a 946836i bk8: 3336a 951571i bk9: 3336a 949860i bk10: 3388a 948853i bk11: 3428a 948921i bk12: 3575a 948293i bk13: 3569a 950698i bk14: 3458a 953154i bk15: 3456a 951895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535524
Row_Buffer_Locality_read = 0.547641
Row_Buffer_Locality_write = 0.288069
Bank_Level_Parallism = 2.170162
Bank_Level_Parallism_Col = 1.812643
Bank_Level_Parallism_Ready = 1.448973
write_to_read_ratio_blp_rw_average = 0.088368
GrpLevelPara = 1.415807 

BW Util details:
bwutil = 0.067681 
total_CMD = 1007077 
util_bw = 68160 
Wasted_Col = 232390 
Wasted_Row = 143045 
Idle = 563482 

BW Util Bottlenecks: 
RCDc_limit = 265600 
RCDWRc_limit = 10831 
WTRc_limit = 19956 
RTWc_limit = 42939 
CCDLc_limit = 26505 
rwq = 0 
CCDLc_limit_alone = 21342 
WTRc_limit_alone = 17638 
RTWc_limit_alone = 40094 

Commands details: 
total_CMD = 1007077 
n_nop = 891096 
Read = 56999 
Write = 0 
L2_Alloc = 0 
L2_WB = 11161 
n_act = 27771 
n_pre = 27755 
n_ref = 0 
n_req = 59790 
total_req = 68160 

Dual Bus Interface Util: 
issued_total_row = 55526 
issued_total_col = 68160 
Row_Bus_Util =  0.055136 
CoL_Bus_Util = 0.067681 
Either_Row_CoL_Bus_Util = 0.115166 
Issued_on_Two_Bus_Simul_Util = 0.007651 
issued_two_Eff = 0.066433 
queue_avg = 1.069349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891565 n_act=27673 n_pre=27657 n_ref_event=0 n_req=59635 n_rd=56860 n_rd_L2_A=0 n_write=0 n_wr_bk=11091 bw_util=0.06747
n_activity=608601 dram_eff=0.1117
bk0: 3540a 957321i bk1: 3580a 957836i bk2: 3640a 952026i bk3: 3706a 952665i bk4: 3800a 948672i bk5: 3826a 948471i bk6: 3644a 945093i bk7: 3644a 949419i bk8: 3316a 950817i bk9: 3323a 947294i bk10: 3384a 949480i bk11: 3408a 950022i bk12: 3578a 949835i bk13: 3559a 950137i bk14: 3456a 950846i bk15: 3456a 954363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535960
Row_Buffer_Locality_read = 0.549191
Row_Buffer_Locality_write = 0.264865
Bank_Level_Parallism = 2.172963
Bank_Level_Parallism_Col = 1.809175
Bank_Level_Parallism_Ready = 1.447779
write_to_read_ratio_blp_rw_average = 0.089163
GrpLevelPara = 1.420947 

BW Util details:
bwutil = 0.067473 
total_CMD = 1007077 
util_bw = 67951 
Wasted_Col = 231269 
Wasted_Row = 141915 
Idle = 565942 

BW Util Bottlenecks: 
RCDc_limit = 263847 
RCDWRc_limit = 11413 
WTRc_limit = 19834 
RTWc_limit = 43923 
CCDLc_limit = 26145 
rwq = 0 
CCDLc_limit_alone = 21119 
WTRc_limit_alone = 17489 
RTWc_limit_alone = 41242 

Commands details: 
total_CMD = 1007077 
n_nop = 891565 
Read = 56860 
Write = 0 
L2_Alloc = 0 
L2_WB = 11091 
n_act = 27673 
n_pre = 27657 
n_ref = 0 
n_req = 59635 
total_req = 67951 

Dual Bus Interface Util: 
issued_total_row = 55330 
issued_total_col = 67951 
Row_Bus_Util =  0.054941 
CoL_Bus_Util = 0.067473 
Either_Row_CoL_Bus_Util = 0.114700 
Issued_on_Two_Bus_Simul_Util = 0.007714 
issued_two_Eff = 0.067257 
queue_avg = 1.048420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04842
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890936 n_act=28179 n_pre=28163 n_ref_event=0 n_req=59154 n_rd=56431 n_rd_L2_A=0 n_write=0 n_wr_bk=10892 bw_util=0.06685
n_activity=614645 dram_eff=0.1095
bk0: 3544a 957564i bk1: 3548a 955522i bk2: 3616a 951473i bk3: 3641a 953867i bk4: 3804a 948360i bk5: 3736a 951669i bk6: 3688a 946742i bk7: 3612a 951289i bk8: 3328a 953155i bk9: 3324a 949134i bk10: 3352a 949818i bk11: 3372a 947871i bk12: 3545a 947300i bk13: 3461a 946979i bk14: 3424a 954224i bk15: 3436a 952644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523633
Row_Buffer_Locality_read = 0.537240
Row_Buffer_Locality_write = 0.241645
Bank_Level_Parallism = 2.125278
Bank_Level_Parallism_Col = 1.747949
Bank_Level_Parallism_Ready = 1.352064
write_to_read_ratio_blp_rw_average = 0.091447
GrpLevelPara = 1.405398 

BW Util details:
bwutil = 0.066850 
total_CMD = 1007077 
util_bw = 67323 
Wasted_Col = 237423 
Wasted_Row = 144501 
Idle = 557830 

BW Util Bottlenecks: 
RCDc_limit = 270240 
RCDWRc_limit = 11783 
WTRc_limit = 20283 
RTWc_limit = 44554 
CCDLc_limit = 26662 
rwq = 0 
CCDLc_limit_alone = 21380 
WTRc_limit_alone = 17780 
RTWc_limit_alone = 41775 

Commands details: 
total_CMD = 1007077 
n_nop = 890936 
Read = 56431 
Write = 0 
L2_Alloc = 0 
L2_WB = 10892 
n_act = 28179 
n_pre = 28163 
n_ref = 0 
n_req = 59154 
total_req = 67323 

Dual Bus Interface Util: 
issued_total_row = 56342 
issued_total_col = 67323 
Row_Bus_Util =  0.055946 
CoL_Bus_Util = 0.066850 
Either_Row_CoL_Bus_Util = 0.115325 
Issued_on_Two_Bus_Simul_Util = 0.007471 
issued_two_Eff = 0.064783 
queue_avg = 0.845810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.84581
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891564 n_act=27670 n_pre=27654 n_ref_event=0 n_req=59575 n_rd=56794 n_rd_L2_A=0 n_write=0 n_wr_bk=11118 bw_util=0.06743
n_activity=608280 dram_eff=0.1116
bk0: 3588a 957012i bk1: 3584a 957496i bk2: 3608a 951849i bk3: 3701a 951221i bk4: 3781a 951266i bk5: 3806a 949289i bk6: 3630a 949534i bk7: 3685a 945453i bk8: 3351a 947107i bk9: 3351a 949330i bk10: 3356a 949062i bk11: 3411a 946410i bk12: 3504a 949764i bk13: 3551a 951015i bk14: 3449a 951831i bk15: 3438a 952408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535543
Row_Buffer_Locality_read = 0.546871
Row_Buffer_Locality_write = 0.304207
Bank_Level_Parallism = 2.186153
Bank_Level_Parallism_Col = 1.830497
Bank_Level_Parallism_Ready = 1.479797
write_to_read_ratio_blp_rw_average = 0.087291
GrpLevelPara = 1.423132 

BW Util details:
bwutil = 0.067435 
total_CMD = 1007077 
util_bw = 67912 
Wasted_Col = 230406 
Wasted_Row = 142072 
Idle = 566687 

BW Util Bottlenecks: 
RCDc_limit = 264785 
RCDWRc_limit = 10724 
WTRc_limit = 19639 
RTWc_limit = 43915 
CCDLc_limit = 25939 
rwq = 0 
CCDLc_limit_alone = 20768 
WTRc_limit_alone = 17174 
RTWc_limit_alone = 41209 

Commands details: 
total_CMD = 1007077 
n_nop = 891564 
Read = 56794 
Write = 0 
L2_Alloc = 0 
L2_WB = 11118 
n_act = 27670 
n_pre = 27654 
n_ref = 0 
n_req = 59575 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 55324 
issued_total_col = 67912 
Row_Bus_Util =  0.054935 
CoL_Bus_Util = 0.067435 
Either_Row_CoL_Bus_Util = 0.114701 
Issued_on_Two_Bus_Simul_Util = 0.007669 
issued_two_Eff = 0.066858 
queue_avg = 1.117287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11729
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891428 n_act=27705 n_pre=27689 n_ref_event=0 n_req=59669 n_rd=56899 n_rd_L2_A=0 n_write=0 n_wr_bk=11074 bw_util=0.0675
n_activity=608040 dram_eff=0.1118
bk0: 3624a 952795i bk1: 3612a 954034i bk2: 3588a 953822i bk3: 3672a 951145i bk4: 3772a 950143i bk5: 3784a 947778i bk6: 3628a 953231i bk7: 3660a 949255i bk8: 3348a 950778i bk9: 3372a 951376i bk10: 3393a 948416i bk11: 3408a 950327i bk12: 3585a 947648i bk13: 3587a 946498i bk14: 3434a 954338i bk15: 3432a 952000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535689
Row_Buffer_Locality_read = 0.548797
Row_Buffer_Locality_write = 0.266426
Bank_Level_Parallism = 2.180058
Bank_Level_Parallism_Col = 1.819474
Bank_Level_Parallism_Ready = 1.419902
write_to_read_ratio_blp_rw_average = 0.089347
GrpLevelPara = 1.427077 

BW Util details:
bwutil = 0.067495 
total_CMD = 1007077 
util_bw = 67973 
Wasted_Col = 230240 
Wasted_Row = 141829 
Idle = 567035 

BW Util Bottlenecks: 
RCDc_limit = 263935 
RCDWRc_limit = 11233 
WTRc_limit = 18900 
RTWc_limit = 46613 
CCDLc_limit = 26401 
rwq = 0 
CCDLc_limit_alone = 21054 
WTRc_limit_alone = 16521 
RTWc_limit_alone = 43645 

Commands details: 
total_CMD = 1007077 
n_nop = 891428 
Read = 56899 
Write = 0 
L2_Alloc = 0 
L2_WB = 11074 
n_act = 27705 
n_pre = 27689 
n_ref = 0 
n_req = 59669 
total_req = 67973 

Dual Bus Interface Util: 
issued_total_row = 55394 
issued_total_col = 67973 
Row_Bus_Util =  0.055005 
CoL_Bus_Util = 0.067495 
Either_Row_CoL_Bus_Util = 0.114836 
Issued_on_Two_Bus_Simul_Util = 0.007664 
issued_two_Eff = 0.066736 
queue_avg = 1.026500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0265
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=889942 n_act=28408 n_pre=28392 n_ref_event=0 n_req=59580 n_rd=56814 n_rd_L2_A=0 n_write=0 n_wr_bk=11064 bw_util=0.0674
n_activity=614496 dram_eff=0.1105
bk0: 3600a 956013i bk1: 3592a 953489i bk2: 3656a 950263i bk3: 3657a 950836i bk4: 3795a 951157i bk5: 3800a 950059i bk6: 3628a 951256i bk7: 3652a 950842i bk8: 3336a 946393i bk9: 3313a 948114i bk10: 3384a 948731i bk11: 3392a 948726i bk12: 3589a 951325i bk13: 3584a 946945i bk14: 3436a 953431i bk15: 3400a 952252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523196
Row_Buffer_Locality_read = 0.537385
Row_Buffer_Locality_write = 0.231743
Bank_Level_Parallism = 2.146543
Bank_Level_Parallism_Col = 1.762086
Bank_Level_Parallism_Ready = 1.354165
write_to_read_ratio_blp_rw_average = 0.092364
GrpLevelPara = 1.419644 

BW Util details:
bwutil = 0.067401 
total_CMD = 1007077 
util_bw = 67878 
Wasted_Col = 237080 
Wasted_Row = 143661 
Idle = 558458 

BW Util Bottlenecks: 
RCDc_limit = 271712 
RCDWRc_limit = 11989 
WTRc_limit = 20206 
RTWc_limit = 45944 
CCDLc_limit = 26622 
rwq = 0 
CCDLc_limit_alone = 21428 
WTRc_limit_alone = 17895 
RTWc_limit_alone = 43061 

Commands details: 
total_CMD = 1007077 
n_nop = 889942 
Read = 56814 
Write = 0 
L2_Alloc = 0 
L2_WB = 11064 
n_act = 28408 
n_pre = 28392 
n_ref = 0 
n_req = 59580 
total_req = 67878 

Dual Bus Interface Util: 
issued_total_row = 56800 
issued_total_col = 67878 
Row_Bus_Util =  0.056401 
CoL_Bus_Util = 0.067401 
Either_Row_CoL_Bus_Util = 0.116312 
Issued_on_Two_Bus_Simul_Util = 0.007490 
issued_two_Eff = 0.064396 
queue_avg = 0.883449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.883449
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890782 n_act=28031 n_pre=28015 n_ref_event=0 n_req=59404 n_rd=56641 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.06722
n_activity=609006 dram_eff=0.1112
bk0: 3544a 957810i bk1: 3604a 955072i bk2: 3708a 952334i bk3: 3685a 951753i bk4: 3772a 950812i bk5: 3776a 952087i bk6: 3648a 950823i bk7: 3644a 950423i bk8: 3320a 948419i bk9: 3316a 947144i bk10: 3376a 950002i bk11: 3360a 948860i bk12: 3500a 947003i bk13: 3524a 947367i bk14: 3464a 951439i bk15: 3400a 950123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528129
Row_Buffer_Locality_read = 0.540580
Row_Buffer_Locality_write = 0.272892
Bank_Level_Parallism = 2.162657
Bank_Level_Parallism_Col = 1.790283
Bank_Level_Parallism_Ready = 1.399982
write_to_read_ratio_blp_rw_average = 0.091279
GrpLevelPara = 1.417697 

BW Util details:
bwutil = 0.067217 
total_CMD = 1007077 
util_bw = 67693 
Wasted_Col = 234390 
Wasted_Row = 142354 
Idle = 562640 

BW Util Bottlenecks: 
RCDc_limit = 268463 
RCDWRc_limit = 11801 
WTRc_limit = 20561 
RTWc_limit = 45044 
CCDLc_limit = 26864 
rwq = 0 
CCDLc_limit_alone = 21421 
WTRc_limit_alone = 17943 
RTWc_limit_alone = 42219 

Commands details: 
total_CMD = 1007077 
n_nop = 890782 
Read = 56641 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 28031 
n_pre = 28015 
n_ref = 0 
n_req = 59404 
total_req = 67693 

Dual Bus Interface Util: 
issued_total_row = 56046 
issued_total_col = 67693 
Row_Bus_Util =  0.055652 
CoL_Bus_Util = 0.067217 
Either_Row_CoL_Bus_Util = 0.115478 
Issued_on_Two_Bus_Simul_Util = 0.007392 
issued_two_Eff = 0.064010 
queue_avg = 0.959141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959141
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=892220 n_act=27484 n_pre=27468 n_ref_event=0 n_req=59265 n_rd=56543 n_rd_L2_A=0 n_write=0 n_wr_bk=10885 bw_util=0.06695
n_activity=605340 dram_eff=0.1114
bk0: 3581a 957957i bk1: 3608a 952370i bk2: 3584a 956135i bk3: 3680a 954436i bk4: 3780a 949580i bk5: 3772a 948943i bk6: 3632a 951822i bk7: 3618a 951002i bk8: 3350a 949103i bk9: 3360a 948328i bk10: 3357a 949058i bk11: 3372a 948900i bk12: 3542a 947152i bk13: 3503a 949840i bk14: 3392a 954198i bk15: 3412a 954262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536252
Row_Buffer_Locality_read = 0.549122
Row_Buffer_Locality_write = 0.268920
Bank_Level_Parallism = 2.168471
Bank_Level_Parallism_Col = 1.805010
Bank_Level_Parallism_Ready = 1.419247
write_to_read_ratio_blp_rw_average = 0.089781
GrpLevelPara = 1.421778 

BW Util details:
bwutil = 0.066954 
total_CMD = 1007077 
util_bw = 67428 
Wasted_Col = 229715 
Wasted_Row = 140682 
Idle = 569252 

BW Util Bottlenecks: 
RCDc_limit = 262663 
RCDWRc_limit = 11329 
WTRc_limit = 20794 
RTWc_limit = 44169 
CCDLc_limit = 26555 
rwq = 0 
CCDLc_limit_alone = 21135 
WTRc_limit_alone = 18130 
RTWc_limit_alone = 41413 

Commands details: 
total_CMD = 1007077 
n_nop = 892220 
Read = 56543 
Write = 0 
L2_Alloc = 0 
L2_WB = 10885 
n_act = 27484 
n_pre = 27468 
n_ref = 0 
n_req = 59265 
total_req = 67428 

Dual Bus Interface Util: 
issued_total_row = 54952 
issued_total_col = 67428 
Row_Bus_Util =  0.054566 
CoL_Bus_Util = 0.066954 
Either_Row_CoL_Bus_Util = 0.114050 
Issued_on_Two_Bus_Simul_Util = 0.007470 
issued_two_Eff = 0.065499 
queue_avg = 1.002547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00255
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891110 n_act=27989 n_pre=27973 n_ref_event=0 n_req=59342 n_rd=56613 n_rd_L2_A=0 n_write=0 n_wr_bk=10916 bw_util=0.06705
n_activity=611313 dram_eff=0.1105
bk0: 3616a 954272i bk1: 3612a 953114i bk2: 3624a 953999i bk3: 3612a 955782i bk4: 3736a 951606i bk5: 3784a 949382i bk6: 3660a 949208i bk7: 3596a 954004i bk8: 3316a 949073i bk9: 3332a 949100i bk10: 3340a 950771i bk11: 3380a 950307i bk12: 3564a 948573i bk13: 3586a 949094i bk14: 3447a 955075i bk15: 3408a 951711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528344
Row_Buffer_Locality_read = 0.542437
Row_Buffer_Locality_write = 0.235984
Bank_Level_Parallism = 2.130096
Bank_Level_Parallism_Col = 1.753753
Bank_Level_Parallism_Ready = 1.362837
write_to_read_ratio_blp_rw_average = 0.090195
GrpLevelPara = 1.409453 

BW Util details:
bwutil = 0.067054 
total_CMD = 1007077 
util_bw = 67529 
Wasted_Col = 233467 
Wasted_Row = 143821 
Idle = 562260 

BW Util Bottlenecks: 
RCDc_limit = 267238 
RCDWRc_limit = 11973 
WTRc_limit = 20407 
RTWc_limit = 42549 
CCDLc_limit = 26618 
rwq = 0 
CCDLc_limit_alone = 21470 
WTRc_limit_alone = 17802 
RTWc_limit_alone = 40006 

Commands details: 
total_CMD = 1007077 
n_nop = 891110 
Read = 56613 
Write = 0 
L2_Alloc = 0 
L2_WB = 10916 
n_act = 27989 
n_pre = 27973 
n_ref = 0 
n_req = 59342 
total_req = 67529 

Dual Bus Interface Util: 
issued_total_row = 55962 
issued_total_col = 67529 
Row_Bus_Util =  0.055569 
CoL_Bus_Util = 0.067054 
Either_Row_CoL_Bus_Util = 0.115152 
Issued_on_Two_Bus_Simul_Util = 0.007471 
issued_two_Eff = 0.064881 
queue_avg = 0.831493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831493
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890292 n_act=28359 n_pre=28343 n_ref_event=0 n_req=59383 n_rd=56647 n_rd_L2_A=0 n_write=0 n_wr_bk=10944 bw_util=0.06712
n_activity=611857 dram_eff=0.1105
bk0: 3608a 952453i bk1: 3568a 953952i bk2: 3640a 956062i bk3: 3620a 953537i bk4: 3780a 946572i bk5: 3752a 948975i bk6: 3656a 950027i bk7: 3628a 946479i bk8: 3340a 949275i bk9: 3288a 952957i bk10: 3384a 950468i bk11: 3400a 949874i bk12: 3567a 945105i bk13: 3557a 951415i bk14: 3459a 950489i bk15: 3400a 953014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522439
Row_Buffer_Locality_read = 0.536904
Row_Buffer_Locality_write = 0.222953
Bank_Level_Parallism = 2.156897
Bank_Level_Parallism_Col = 1.764223
Bank_Level_Parallism_Ready = 1.366351
write_to_read_ratio_blp_rw_average = 0.090861
GrpLevelPara = 1.418073 

BW Util details:
bwutil = 0.067116 
total_CMD = 1007077 
util_bw = 67591 
Wasted_Col = 235846 
Wasted_Row = 142556 
Idle = 561084 

BW Util Bottlenecks: 
RCDc_limit = 271036 
RCDWRc_limit = 12006 
WTRc_limit = 20751 
RTWc_limit = 45219 
CCDLc_limit = 26433 
rwq = 0 
CCDLc_limit_alone = 21096 
WTRc_limit_alone = 18196 
RTWc_limit_alone = 42437 

Commands details: 
total_CMD = 1007077 
n_nop = 890292 
Read = 56647 
Write = 0 
L2_Alloc = 0 
L2_WB = 10944 
n_act = 28359 
n_pre = 28343 
n_ref = 0 
n_req = 59383 
total_req = 67591 

Dual Bus Interface Util: 
issued_total_row = 56702 
issued_total_col = 67591 
Row_Bus_Util =  0.056304 
CoL_Bus_Util = 0.067116 
Either_Row_CoL_Bus_Util = 0.115964 
Issued_on_Two_Bus_Simul_Util = 0.007455 
issued_two_Eff = 0.064289 
queue_avg = 0.864817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864817
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891469 n_act=27765 n_pre=27749 n_ref_event=0 n_req=59291 n_rd=56530 n_rd_L2_A=0 n_write=0 n_wr_bk=11041 bw_util=0.0671
n_activity=610514 dram_eff=0.1107
bk0: 3544a 954741i bk1: 3572a 954515i bk2: 3625a 954710i bk3: 3700a 952980i bk4: 3792a 949101i bk5: 3792a 948762i bk6: 3672a 949461i bk7: 3568a 951765i bk8: 3328a 949954i bk9: 3340a 948230i bk10: 3376a 952131i bk11: 3364a 952089i bk12: 3468a 945756i bk13: 3536a 949256i bk14: 3445a 951982i bk15: 3408a 953609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531716
Row_Buffer_Locality_read = 0.544755
Row_Buffer_Locality_write = 0.264759
Bank_Level_Parallism = 2.142360
Bank_Level_Parallism_Col = 1.776449
Bank_Level_Parallism_Ready = 1.402984
write_to_read_ratio_blp_rw_average = 0.093177
GrpLevelPara = 1.409413 

BW Util details:
bwutil = 0.067096 
total_CMD = 1007077 
util_bw = 67571 
Wasted_Col = 234144 
Wasted_Row = 143346 
Idle = 562016 

BW Util Bottlenecks: 
RCDc_limit = 265467 
RCDWRc_limit = 11896 
WTRc_limit = 20953 
RTWc_limit = 45110 
CCDLc_limit = 27024 
rwq = 0 
CCDLc_limit_alone = 21692 
WTRc_limit_alone = 18456 
RTWc_limit_alone = 42275 

Commands details: 
total_CMD = 1007077 
n_nop = 891469 
Read = 56530 
Write = 0 
L2_Alloc = 0 
L2_WB = 11041 
n_act = 27765 
n_pre = 27749 
n_ref = 0 
n_req = 59291 
total_req = 67571 

Dual Bus Interface Util: 
issued_total_row = 55514 
issued_total_col = 67571 
Row_Bus_Util =  0.055124 
CoL_Bus_Util = 0.067096 
Either_Row_CoL_Bus_Util = 0.114796 
Issued_on_Two_Bus_Simul_Util = 0.007424 
issued_two_Eff = 0.064675 
queue_avg = 1.002097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0021
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=892172 n_act=27425 n_pre=27409 n_ref_event=0 n_req=59438 n_rd=56670 n_rd_L2_A=0 n_write=0 n_wr_bk=11072 bw_util=0.06727
n_activity=605821 dram_eff=0.1118
bk0: 3557a 954298i bk1: 3568a 954427i bk2: 3644a 954531i bk3: 3612a 953561i bk4: 3816a 950440i bk5: 3796a 949722i bk6: 3683a 949932i bk7: 3628a 948175i bk8: 3348a 950465i bk9: 3363a 948957i bk10: 3377a 949439i bk11: 3348a 949075i bk12: 3513a 950021i bk13: 3536a 948640i bk14: 3457a 952053i bk15: 3424a 952373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538595
Row_Buffer_Locality_read = 0.550838
Row_Buffer_Locality_write = 0.287934
Bank_Level_Parallism = 2.174788
Bank_Level_Parallism_Col = 1.829401
Bank_Level_Parallism_Ready = 1.485194
write_to_read_ratio_blp_rw_average = 0.088838
GrpLevelPara = 1.417306 

BW Util details:
bwutil = 0.067266 
total_CMD = 1007077 
util_bw = 67742 
Wasted_Col = 230092 
Wasted_Row = 142007 
Idle = 567236 

BW Util Bottlenecks: 
RCDc_limit = 262491 
RCDWRc_limit = 10786 
WTRc_limit = 18863 
RTWc_limit = 43897 
CCDLc_limit = 25447 
rwq = 0 
CCDLc_limit_alone = 20547 
WTRc_limit_alone = 16703 
RTWc_limit_alone = 41157 

Commands details: 
total_CMD = 1007077 
n_nop = 892172 
Read = 56670 
Write = 0 
L2_Alloc = 0 
L2_WB = 11072 
n_act = 27425 
n_pre = 27409 
n_ref = 0 
n_req = 59438 
total_req = 67742 

Dual Bus Interface Util: 
issued_total_row = 54834 
issued_total_col = 67742 
Row_Bus_Util =  0.054449 
CoL_Bus_Util = 0.067266 
Either_Row_CoL_Bus_Util = 0.114098 
Issued_on_Two_Bus_Simul_Util = 0.007617 
issued_two_Eff = 0.066759 
queue_avg = 1.126050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12605
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891649 n_act=27538 n_pre=27522 n_ref_event=0 n_req=59548 n_rd=56789 n_rd_L2_A=0 n_write=0 n_wr_bk=11033 bw_util=0.06735
n_activity=612510 dram_eff=0.1107
bk0: 3556a 953753i bk1: 3600a 953614i bk2: 3668a 954775i bk3: 3660a 952332i bk4: 3736a 951911i bk5: 3796a 950695i bk6: 3672a 950163i bk7: 3617a 950028i bk8: 3324a 949314i bk9: 3336a 950318i bk10: 3440a 947302i bk11: 3384a 948186i bk12: 3564a 950044i bk13: 3580a 950046i bk14: 3464a 951887i bk15: 3392a 954853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537550
Row_Buffer_Locality_read = 0.550441
Row_Buffer_Locality_write = 0.272200
Bank_Level_Parallism = 2.153675
Bank_Level_Parallism_Col = 1.807682
Bank_Level_Parallism_Ready = 1.455074
write_to_read_ratio_blp_rw_average = 0.088734
GrpLevelPara = 1.413282 

BW Util details:
bwutil = 0.067345 
total_CMD = 1007077 
util_bw = 67822 
Wasted_Col = 231423 
Wasted_Row = 143514 
Idle = 564318 

BW Util Bottlenecks: 
RCDc_limit = 263181 
RCDWRc_limit = 11155 
WTRc_limit = 20344 
RTWc_limit = 42957 
CCDLc_limit = 25973 
rwq = 0 
CCDLc_limit_alone = 20762 
WTRc_limit_alone = 17862 
RTWc_limit_alone = 40228 

Commands details: 
total_CMD = 1007077 
n_nop = 891649 
Read = 56789 
Write = 0 
L2_Alloc = 0 
L2_WB = 11033 
n_act = 27538 
n_pre = 27522 
n_ref = 0 
n_req = 59548 
total_req = 67822 

Dual Bus Interface Util: 
issued_total_row = 55060 
issued_total_col = 67822 
Row_Bus_Util =  0.054673 
CoL_Bus_Util = 0.067345 
Either_Row_CoL_Bus_Util = 0.114617 
Issued_on_Two_Bus_Simul_Util = 0.007402 
issued_two_Eff = 0.064577 
queue_avg = 1.055371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05537
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=890681 n_act=28067 n_pre=28051 n_ref_event=0 n_req=59645 n_rd=56867 n_rd_L2_A=0 n_write=0 n_wr_bk=11112 bw_util=0.0675
n_activity=609481 dram_eff=0.1115
bk0: 3612a 952274i bk1: 3588a 951136i bk2: 3684a 950741i bk3: 3676a 954319i bk4: 3788a 951342i bk5: 3788a 948285i bk6: 3628a 949261i bk7: 3600a 950780i bk8: 3348a 947614i bk9: 3336a 949354i bk10: 3404a 951192i bk11: 3428a 948192i bk12: 3577a 948774i bk13: 3574a 950444i bk14: 3440a 951467i bk15: 3396a 953076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529432
Row_Buffer_Locality_read = 0.543567
Row_Buffer_Locality_write = 0.240101
Bank_Level_Parallism = 2.172478
Bank_Level_Parallism_Col = 1.794695
Bank_Level_Parallism_Ready = 1.393224
write_to_read_ratio_blp_rw_average = 0.093896
GrpLevelPara = 1.426523 

BW Util details:
bwutil = 0.067501 
total_CMD = 1007077 
util_bw = 67979 
Wasted_Col = 233625 
Wasted_Row = 142417 
Idle = 563056 

BW Util Bottlenecks: 
RCDc_limit = 267533 
RCDWRc_limit = 12279 
WTRc_limit = 20179 
RTWc_limit = 46954 
CCDLc_limit = 26738 
rwq = 0 
CCDLc_limit_alone = 21241 
WTRc_limit_alone = 17772 
RTWc_limit_alone = 43864 

Commands details: 
total_CMD = 1007077 
n_nop = 890681 
Read = 56867 
Write = 0 
L2_Alloc = 0 
L2_WB = 11112 
n_act = 28067 
n_pre = 28051 
n_ref = 0 
n_req = 59645 
total_req = 67979 

Dual Bus Interface Util: 
issued_total_row = 56118 
issued_total_col = 67979 
Row_Bus_Util =  0.055724 
CoL_Bus_Util = 0.067501 
Either_Row_CoL_Bus_Util = 0.115578 
Issued_on_Two_Bus_Simul_Util = 0.007647 
issued_two_Eff = 0.066162 
queue_avg = 0.919233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.919233
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007077 n_nop=891145 n_act=28001 n_pre=27985 n_ref_event=0 n_req=59056 n_rd=56337 n_rd_L2_A=0 n_write=0 n_wr_bk=10873 bw_util=0.06674
n_activity=609808 dram_eff=0.1102
bk0: 3600a 954917i bk1: 3569a 955744i bk2: 3644a 954751i bk3: 3628a 953769i bk4: 3728a 953587i bk5: 3764a 951741i bk6: 3668a 947797i bk7: 3612a 951666i bk8: 3328a 950447i bk9: 3320a 952243i bk10: 3380a 950716i bk11: 3332a 951916i bk12: 3484a 949396i bk13: 3444a 949836i bk14: 3448a 952461i bk15: 3388a 952146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525857
Row_Buffer_Locality_read = 0.540781
Row_Buffer_Locality_write = 0.216624
Bank_Level_Parallism = 2.117016
Bank_Level_Parallism_Col = 1.716632
Bank_Level_Parallism_Ready = 1.304419
write_to_read_ratio_blp_rw_average = 0.095681
GrpLevelPara = 1.401066 

BW Util details:
bwutil = 0.066738 
total_CMD = 1007077 
util_bw = 67210 
Wasted_Col = 235426 
Wasted_Row = 140986 
Idle = 563455 

BW Util Bottlenecks: 
RCDc_limit = 267895 
RCDWRc_limit = 12745 
WTRc_limit = 21192 
RTWc_limit = 43189 
CCDLc_limit = 27120 
rwq = 0 
CCDLc_limit_alone = 21981 
WTRc_limit_alone = 18696 
RTWc_limit_alone = 40546 

Commands details: 
total_CMD = 1007077 
n_nop = 891145 
Read = 56337 
Write = 0 
L2_Alloc = 0 
L2_WB = 10873 
n_act = 28001 
n_pre = 27985 
n_ref = 0 
n_req = 59056 
total_req = 67210 

Dual Bus Interface Util: 
issued_total_row = 55986 
issued_total_col = 67210 
Row_Bus_Util =  0.055593 
CoL_Bus_Util = 0.066738 
Either_Row_CoL_Bus_Util = 0.115117 
Issued_on_Two_Bus_Simul_Util = 0.007213 
issued_two_Eff = 0.062657 
queue_avg = 0.746738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177222, Miss = 31591, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 383
L2_cache_bank[1]: Access = 173295, Miss = 31728, Miss_rate = 0.183, Pending_hits = 163, Reservation_fails = 2043
L2_cache_bank[2]: Access = 179953, Miss = 31748, Miss_rate = 0.176, Pending_hits = 204, Reservation_fails = 2864
L2_cache_bank[3]: Access = 173223, Miss = 31849, Miss_rate = 0.184, Pending_hits = 188, Reservation_fails = 2289
L2_cache_bank[4]: Access = 174065, Miss = 31816, Miss_rate = 0.183, Pending_hits = 165, Reservation_fails = 1698
L2_cache_bank[5]: Access = 183887, Miss = 31722, Miss_rate = 0.173, Pending_hits = 160, Reservation_fails = 246
L2_cache_bank[6]: Access = 182075, Miss = 31608, Miss_rate = 0.174, Pending_hits = 186, Reservation_fails = 1858
L2_cache_bank[7]: Access = 173504, Miss = 31690, Miss_rate = 0.183, Pending_hits = 152, Reservation_fails = 1054
L2_cache_bank[8]: Access = 178500, Miss = 31791, Miss_rate = 0.178, Pending_hits = 187, Reservation_fails = 211
L2_cache_bank[9]: Access = 172663, Miss = 31696, Miss_rate = 0.184, Pending_hits = 132, Reservation_fails = 864
L2_cache_bank[10]: Access = 177059, Miss = 31658, Miss_rate = 0.179, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 173882, Miss = 31850, Miss_rate = 0.183, Pending_hits = 167, Reservation_fails = 2695
L2_cache_bank[12]: Access = 183680, Miss = 31684, Miss_rate = 0.172, Pending_hits = 150, Reservation_fails = 447
L2_cache_bank[13]: Access = 174075, Miss = 31577, Miss_rate = 0.181, Pending_hits = 129, Reservation_fails = 814
L2_cache_bank[14]: Access = 195836, Miss = 31788, Miss_rate = 0.162, Pending_hits = 170, Reservation_fails = 221
L2_cache_bank[15]: Access = 169643, Miss = 31781, Miss_rate = 0.187, Pending_hits = 121, Reservation_fails = 282
L2_cache_bank[16]: Access = 180574, Miss = 31687, Miss_rate = 0.175, Pending_hits = 231, Reservation_fails = 3516
L2_cache_bank[17]: Access = 183014, Miss = 31803, Miss_rate = 0.174, Pending_hits = 165, Reservation_fails = 1076
L2_cache_bank[18]: Access = 179136, Miss = 31798, Miss_rate = 0.178, Pending_hits = 196, Reservation_fails = 2771
L2_cache_bank[19]: Access = 192659, Miss = 32029, Miss_rate = 0.166, Pending_hits = 209, Reservation_fails = 1355
L2_cache_bank[20]: Access = 170308, Miss = 31698, Miss_rate = 0.186, Pending_hits = 166, Reservation_fails = 1701
L2_cache_bank[21]: Access = 187325, Miss = 31894, Miss_rate = 0.170, Pending_hits = 245, Reservation_fails = 5254
L2_cache_bank[22]: Access = 177232, Miss = 31733, Miss_rate = 0.179, Pending_hits = 159, Reservation_fails = 1209
L2_cache_bank[23]: Access = 171985, Miss = 31570, Miss_rate = 0.184, Pending_hits = 172, Reservation_fails = 1248
L2_cache_bank[24]: Access = 176632, Miss = 31679, Miss_rate = 0.179, Pending_hits = 176, Reservation_fails = 2087
L2_cache_bank[25]: Access = 174146, Miss = 31927, Miss_rate = 0.183, Pending_hits = 210, Reservation_fails = 3188
L2_cache_bank[26]: Access = 176252, Miss = 31744, Miss_rate = 0.180, Pending_hits = 182, Reservation_fails = 1850
L2_cache_bank[27]: Access = 182257, Miss = 31815, Miss_rate = 0.175, Pending_hits = 196, Reservation_fails = 440
L2_cache_bank[28]: Access = 175244, Miss = 31792, Miss_rate = 0.181, Pending_hits = 138, Reservation_fails = 388
L2_cache_bank[29]: Access = 180511, Miss = 31698, Miss_rate = 0.176, Pending_hits = 154, Reservation_fails = 889
L2_cache_bank[30]: Access = 171172, Miss = 31672, Miss_rate = 0.185, Pending_hits = 167, Reservation_fails = 986
L2_cache_bank[31]: Access = 175923, Miss = 31733, Miss_rate = 0.180, Pending_hits = 216, Reservation_fails = 2317
L2_cache_bank[32]: Access = 174270, Miss = 31542, Miss_rate = 0.181, Pending_hits = 123, Reservation_fails = 68
L2_cache_bank[33]: Access = 179625, Miss = 31745, Miss_rate = 0.177, Pending_hits = 189, Reservation_fails = 2638
L2_cache_bank[34]: Access = 173663, Miss = 31571, Miss_rate = 0.182, Pending_hits = 171, Reservation_fails = 3044
L2_cache_bank[35]: Access = 176057, Miss = 31634, Miss_rate = 0.180, Pending_hits = 197, Reservation_fails = 1963
L2_cache_bank[36]: Access = 173966, Miss = 31730, Miss_rate = 0.182, Pending_hits = 224, Reservation_fails = 586
L2_cache_bank[37]: Access = 172641, Miss = 31485, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 1687
L2_cache_bank[38]: Access = 175496, Miss = 31662, Miss_rate = 0.180, Pending_hits = 153, Reservation_fails = 915
L2_cache_bank[39]: Access = 179604, Miss = 31724, Miss_rate = 0.177, Pending_hits = 200, Reservation_fails = 2538
L2_cache_bank[40]: Access = 185458, Miss = 31811, Miss_rate = 0.172, Pending_hits = 160, Reservation_fails = 607
L2_cache_bank[41]: Access = 177868, Miss = 31699, Miss_rate = 0.178, Pending_hits = 129, Reservation_fails = 716
L2_cache_bank[42]: Access = 173600, Miss = 31748, Miss_rate = 0.183, Pending_hits = 154, Reservation_fails = 1020
L2_cache_bank[43]: Access = 177863, Miss = 31741, Miss_rate = 0.178, Pending_hits = 202, Reservation_fails = 1565
L2_cache_bank[44]: Access = 174660, Miss = 31777, Miss_rate = 0.182, Pending_hits = 175, Reservation_fails = 2442
L2_cache_bank[45]: Access = 181805, Miss = 31734, Miss_rate = 0.175, Pending_hits = 138, Reservation_fails = 266
L2_cache_bank[46]: Access = 174496, Miss = 31736, Miss_rate = 0.182, Pending_hits = 161, Reservation_fails = 607
L2_cache_bank[47]: Access = 173341, Miss = 31485, Miss_rate = 0.182, Pending_hits = 142, Reservation_fails = 218
L2_total_cache_accesses = 8521345
L2_total_cache_misses = 1522673
L2_total_cache_miss_rate = 0.1787
L2_total_cache_pending_hits = 8251
L2_total_cache_reservation_fails = 69124
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6775665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 996462
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121494
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8144465
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 68041
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8521345
icnt_total_pkts_simt_to_mem=8519105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.28576
	minimum = 5
	maximum = 41
Network latency average = 5.24486
	minimum = 5
	maximum = 41
Slowest packet = 16853304
Flit latency average = 5.24486
	minimum = 5
	maximum = 41
Slowest flit = 16853304
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.285656
	minimum = 0.260899 (at node 50)
	maximum = 0.322761 (at node 1)
Accepted packet rate average = 0.285656
	minimum = 0.260899 (at node 50)
	maximum = 0.322761 (at node 1)
Injected flit rate average = 0.285656
	minimum = 0.260899 (at node 50)
	maximum = 0.322761 (at node 1)
Accepted flit rate average= 0.285656
	minimum = 0.260899 (at node 50)
	maximum = 0.322761 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32662 (9 samples)
	minimum = 5 (9 samples)
	maximum = 62.2222 (9 samples)
Network latency average = 5.21272 (9 samples)
	minimum = 5 (9 samples)
	maximum = 62.1111 (9 samples)
Flit latency average = 5.21272 (9 samples)
	minimum = 5 (9 samples)
	maximum = 62.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.209453 (9 samples)
	minimum = 0.188749 (9 samples)
	maximum = 0.243134 (9 samples)
Accepted packet rate average = 0.209453 (9 samples)
	minimum = 0.188749 (9 samples)
	maximum = 0.243433 (9 samples)
Injected flit rate average = 0.209453 (9 samples)
	minimum = 0.188749 (9 samples)
	maximum = 0.243134 (9 samples)
Accepted flit rate average = 0.209453 (9 samples)
	minimum = 0.188749 (9 samples)
	maximum = 0.243433 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 5 min, 56 sec (61556 sec)
gpgpu_simulation_rate = 2154 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 345054
gpu_sim_insn = 24252248
gpu_ipc =      70.2854
gpu_tot_sim_cycle = 1766813
gpu_tot_sim_insn = 156860063
gpu_tot_ipc =      88.7814
gpu_tot_issued_cta = 11690
gpu_occupancy = 76.9130% 
gpu_tot_occupancy = 76.9823% 
max_total_param_size = 0
gpu_stall_dramfull = 16595
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7925
partiton_level_parallism_total  =       5.9530
partiton_level_parallism_util =       7.4323
partiton_level_parallism_util_total  =       7.6037
L2_BW  =     222.4305 GB/Sec
L2_BW_total  =     228.6434 GB/Sec
gpu_total_sim_rate=2044

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6489872
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 312379, Miss = 49055, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314149, Miss = 49568, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 317462, Miss = 50519, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 318558, Miss = 50339, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 324777, Miss = 50990, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 313688, Miss = 49376, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 315217, Miss = 49307, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 317638, Miss = 50353, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 315055, Miss = 49892, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 317499, Miss = 50657, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 315789, Miss = 50882, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 315196, Miss = 50758, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 319708, Miss = 51156, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 320472, Miss = 51762, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 317468, Miss = 51146, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 314789, Miss = 49566, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 315282, Miss = 50011, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 317250, Miss = 50757, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 316223, Miss = 50790, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 316642, Miss = 49525, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 315153, Miss = 48643, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 315661, Miss = 48808, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 318994, Miss = 49433, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 315286, Miss = 48849, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 316078, Miss = 50002, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 316268, Miss = 49607, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 321972, Miss = 49286, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 318525, Miss = 49488, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 321340, Miss = 49705, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 314587, Miss = 49462, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 335385, Miss = 50815, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 335360, Miss = 51218, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 310911, Miss = 48724, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 317685, Miss = 50677, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 315152, Miss = 49322, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 332141, Miss = 50008, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 323890, Miss = 48924, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 315877, Miss = 48955, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 312990, Miss = 48694, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 325035, Miss = 49619, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12733531
	L1D_total_cache_misses = 1996648
	L1D_total_cache_miss_rate = 0.1568
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 420840
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10587347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 935620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 415720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6469076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12359691
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 420840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6489872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2610, 3338, 3562, 3590, 3030, 4262, 2470, 3870, 2906, 2964, 2999, 2637, 3186, 3223, 3389, 3419, 2721, 3113, 2441, 2749, 2833, 2441, 3057, 3337, 2716, 2016, 2016, 1988, 2968, 1820, 2912, 2828, 2234, 2234, 2206, 2458, 2010, 1982, 2178, 2290, 1775, 1549, 2641, 1803, 1913, 1885, 1635, 1654, 1598, 1850, 1570, 1654, 1570, 1458, 1512, 1766, 1313, 1117, 1397, 1341, 1591, 1201, 1397, 1145, 
gpgpu_n_tot_thrd_icount = 398063168
gpgpu_n_tot_w_icount = 12439474
gpgpu_n_stall_shd_mem = 404675314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10143177
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33517213
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13466880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:384307225	W0_Idle:13978965	W0_Scoreboard:21397500	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118804	W28:90475	W29:79025	W30:61520	W31:32520	W32:2787055
single_issue_nums: WS0:3096853	WS1:3113413	WS2:3099739	WS3:3129469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14053136 {8:1756642,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70265680 {40:1756642,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 79 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:715382 	409954 	23233 	33428 	261670 	178625 	83056 	52118 	23131 	2904 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8797820 	1680141 	37928 	1285 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5840066 	4365405 	299364 	9566 	1349 	1152 	776 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9669670 	828143 	17052 	2226 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3456 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        27        21        18        46        40        17        46        25 
dram[1]:        64        64        64        64        64        64        40        45        26        39        28        23        31        21        54        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        40        26        36 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        22        24        15        29        29 
dram[4]:        64        64        64        64        64        64        38        35        22        18        21        19        21        26        51        54 
dram[5]:        64        64        64        64        64        64        38        35        21        25        38        25        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        29        21        21        24        26        44        36        41        34 
dram[7]:        64        64        64        64        64        64        32        28        20        31        19        18        25        22        35        25 
dram[8]:        64        64        64        64        64        64        44        33        23        24        18        23        29        24        47        41 
dram[9]:        64        64        64        64        64        64        31        40        22        20        39        36        24        15        26        38 
dram[10]:        64        64        64        64        61        57        20        23        19        16        42        19        44        39        28        32 
dram[11]:        64        64        64        64        64        60        25        29        25        16        29        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        41        20        22        27        18        28        29        34        22 
dram[13]:        64        64        64        64        64        64        39        29        24        38        21        26        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        25        27        24        27        40        40        28        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        25        33 
dram[16]:        64        64        64        64        64        64        44        45        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        23        27        32        32        38        18 
dram[18]:        64        64        64        64        52        48        28        37        20        36        21        41        36        40        45        40 
dram[19]:        64        64        64        64        62        60        32        35        24        22        26        23        15        24        46        21 
dram[20]:        64        64        64        64        64        64        32        29        33        24        22        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        36        20        23        21        37        54 
dram[22]:        64        64        64        64        50        54        28        32        23        24        34        30        42        36        34        33 
dram[23]:        64        64        64        64        56        64        32        22        22        25        31        30        17        23        45        50 
maximum service time to same row:
dram[0]:     16789     11458     17560     11999      9101     25648      6395     10557      8733     14184      9798      9637     31730     19026     12391     72518 
dram[1]:      8899     15570     21796      5730      8144     11727      7913      8279     11571     17867      9717      7196     10212      4649     16980     15905 
dram[2]:     15165     20513     25855     12778     12176     17780      6624      9351      9596      9425     19133     13745     12915     17064     13083      8129 
dram[3]:     11566     15249     13666     16152      9395     10693      9619      9167     13320     11802      8290      8530     10824      9840     11348     11411 
dram[4]:      9140     13820     11959      8859      8994      8139      6759      7638     12809     14492      8715     24264     13781     19248     17551     17836 
dram[5]:      6708     13175      8165      8085      7533     14764      7622      9009     11786     10841      6803     11946      9583     11316     11453     12857 
dram[6]:     12662     14907      7892     10651      8030      9168      7705      9832     10827      8190     11271      8306     13082     38694     13591      8679 
dram[7]:     13997     15486      9809      8695      9254     17545     10576      7339     52639     10005      7046      9847      6450      9191     14062     11112 
dram[8]:     10067     37922      6984      7422     14807     14647      8508      8703     10651     26909      8688      7212     22187      8823     15533     15241 
dram[9]:     16425     41636     11268     10786      8938     10499      6774      7073     13968     11974      8647     11284     12216      6491     13005     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      8431      8678      9669     14524     11771      8584     11461     11209     13127 
dram[11]:     10979     87524      8397     13298     16832      7992      7939     12295      8994     12729     12651      5920     54776     11646     13553     10706 
dram[12]:     15120     10716      7127     13223     12067      9117      6327      6189     18933      7355      9687      7819      7036     21945     15415     11626 
dram[13]:      9730     25008     11952      7442      7543      8326     10075     11767     14583     15322      7451      8129     16029     14563     21489     13469 
dram[14]:     15816     15332     10808     13898      9126     12576      9483     10385     11270     11265     11498      6711      8491      9067     10325      9935 
dram[15]:     16162     12268      5041      8215      6889     10491     10297      8886      8521     13272      8054      7435      9930     22949     13348     10736 
dram[16]:     33014      9872      8260      7987     10409     16876     11141      9753     10144     11568     10292     15413     30569     11696     13594     17208 
dram[17]:     16085     15859     12255      6464      8881      5845      6915     10421     12111     13165     14900     11508     12521      9429     33077      8813 
dram[18]:     44754     37498      8531      8986      7300      8737     10549      9189      6775     16100     11351     16932      6451     40574     12511     33878 
dram[19]:     13580     15214     27823      8511     13745      8845      9681     11503     12814     27384     13430     10090      7692     14535     17795     13913 
dram[20]:     35004      9590      7622     14194      6099     17427     12864     11753     51514     10100     12816     10301     19102     11002     17751      9510 
dram[21]:     11795     12469     23328     21364      8654     11001      8802      7081     17985     13001      9877      9047      8206     12866     15314     16851 
dram[22]:     35537     10480      8921     13781     12115     18199     10362     10913     16772      7405     12945     12929     38663      8725     13043     10038 
dram[23]:      8078     18736      8996     13798      8733     11293      7732      9705     13758     12741     10216      8862      7992      8723     32693     13933 
average row accesses per activate:
dram[0]:  2.265155  2.314629  2.246516  2.389558  2.412366  2.400000  2.237788  2.186679  2.011421  1.865596  1.966622  1.989319  2.089668  1.940406  2.064103  2.151989 
dram[1]:  2.332995  2.255958  2.288835  2.243867  2.347764  2.351685  2.130397  2.156025  2.145154  1.891753  1.973789  1.968366  2.126013  1.936013  2.175060  2.168675 
dram[2]:  2.130495  2.166590  2.240417  2.172352  2.283116  2.207334  2.087254  2.039864  1.979418  1.815789  1.961268  2.008543  2.143118  1.904918  1.997792  2.122865 
dram[3]:  2.195673  2.171268  2.165501  2.155095  2.190539  2.221455  2.100348  2.138864  2.066855  1.978369  1.980631  1.966843  2.135160  1.885832  2.021133  2.046258 
dram[4]:  2.190387  2.290020  2.417949  2.287791  2.435707  2.275894  2.191787  2.110084  2.055220  2.051852  1.984747  1.999099  2.182029  1.941944  2.132353  2.111787 
dram[5]:  2.328615  2.264878  2.171163  2.179487  2.249433  2.355996  2.238979  2.203004  2.010050  2.055115  2.077279  2.048780  1.941684  2.080961  2.080630  2.064427 
dram[6]:  2.314173  2.272055  2.191529  2.231170  2.280421  2.198581  2.136771  2.027027  1.962946  2.018055  1.933477  1.994592  2.079485  2.053000  2.160346  1.951326 
dram[7]:  2.237094  2.228339  2.137730  2.162528  2.137339  2.310215  2.210046  2.200913  2.065094  2.143829  2.021188  1.979055  2.113688  2.057958  2.064073  2.270284 
dram[8]:  2.330000  2.239130  2.279554  2.276636  2.420615  2.278216  2.409746  2.021694  2.008171  2.046125  2.034991  1.954787  2.129121  1.970947  2.109486  2.161645 
dram[9]:  2.170960  2.277537  2.144475  2.348148  2.303580  2.275000  2.167117  2.109233  2.138767  2.042593  2.012162  2.057351  2.053229  2.103000  2.165709  2.078161 
dram[10]:  2.312373  2.439410  2.228235  2.335752  2.220733  2.262398  2.024863  2.201650  2.002286  1.885359  2.021739  2.077243  2.169968  2.104270  2.040632  2.185687 
dram[11]:  2.298995  2.218735  2.167283  2.272553  2.195068  2.233165  2.071124  2.181777  2.069111  1.927695  1.990121  1.893753  1.999145  1.896179  2.098361  2.068727 
dram[12]:  2.396801  2.374744  2.182836  2.250117  2.359733  2.344617  2.172649  2.105740  1.918907  2.039152  1.987444  1.919864  2.104879  2.174278  2.086494  2.095660 
dram[13]:  2.271629  2.278697  2.219570  2.201750  2.279649  2.203202  2.295869  2.201000  2.091726  2.110953  1.988904  2.087158  2.026180  2.030524  2.132479  2.064917 
dram[14]:  2.365619  2.150115  2.074236  2.220513  2.328491  2.282958  2.235487  2.228637  1.838199  1.893691  1.891995  1.983193  2.198605  2.006803  2.019317  2.003618 
dram[15]:  2.341351  2.241959  2.304224  2.301534  2.313468  2.354346  2.252696  2.178733  1.909012  1.859083  2.043139  1.919913  1.933389  2.015171  2.087558  1.969764 
dram[16]:  2.394628  2.146140  2.353987  2.430168  2.255931  2.229516  2.261342  2.231416  1.975011  1.979046  1.983460  1.995067  2.003859  2.034422  2.157484  2.153921 
dram[17]:  2.208098  2.182876  2.296967  2.286064  2.332696  2.190434  2.154326  2.280154  1.926969  1.920087  1.983378  1.998658  2.011125  2.053983  2.143265  1.987925 
dram[18]:  2.150069  2.187500  2.407313  2.259384  2.088421  2.182062  2.199180  2.018542  1.937500  2.043376  1.990642  2.011664  1.936959  2.150918  2.006655  2.020064 
dram[19]:  2.194245  2.216100  2.344279  2.392060  2.220733  2.206667  2.223239  2.244752  1.993657  1.954847  2.091933  2.059259  1.837631  2.061089  2.070377  2.064965 
dram[20]:  2.216008  2.249025  2.419602  2.273827  2.331002  2.300741  2.326014  2.104432  2.073571  2.000000  2.053407  1.921202  2.140936  2.104693  2.175650  2.034168 
dram[21]:  2.184974  2.264563  2.334802  2.237089  2.318635  2.383693  2.280883  2.210551  1.958129  2.055556  1.949378  1.964789  2.076583  2.136055  2.128759  2.143550 
dram[22]:  2.197467  2.147806  2.234637  2.379533  2.407767  2.216264  2.170367  2.249764  1.876166  1.951706  2.057745  1.973822  2.056283  2.120721  2.005347  2.060056 
dram[23]:  2.201510  2.197813  2.251309  2.214655  2.298063  2.253779  2.109708  2.214750  1.949490  2.015165  2.005391  1.952571  2.032344  1.957272  2.125353  1.979400 
average row locality = 1783620/836958 = 2.131075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4447      4464      4508      4576      4732      4656      4597      4565      4168      4178      4180      4232      4357      4356      4311      4341 
dram[1]:      4452      4553      4540      4501      4716      4732      4620      4540      4164      4164      4208      4240      4484      4480      4332      4304 
dram[2]:      4492      4524      4557      4640      4684      4669      4617      4552      4184      4176      4216      4232      4464      4413      4325      4284 
dram[3]:      4504      4480      4484      4592      4732      4628      4580      4564      4152      4152      4160      4216      4366      4353      4300      4313 
dram[4]:      4524      4476      4540      4546      4708      4688      4597      4539      4189      4193      4184      4200      4471      4378      4300      4317 
dram[5]:      4453      4483      4503      4576      4737      4760      4572      4576      4160      4160      4252      4296      4488      4444      4296      4293 
dram[6]:      4504      4456      4576      4536      4756      4736      4524      4544      4160      4128      4236      4196      4449      4453      4305      4296 
dram[7]:      4512      4492      4580      4600      4752      4712      4584      4564      4144      4172      4152      4205      4408      4377      4312      4284 
dram[8]:      4497      4476      4532      4581      4732      4692      4589      4581      4184      4197      4185      4168      4415      4441      4280      4320 
dram[9]:      4476      4556      4556      4572      4732      4773      4561      4600      4168      4172      4232      4288      4468      4461      4321      4320 
dram[10]:      4417      4472      4556      4631      4745      4783      4556      4548      4144      4152      4224      4256      4471      4447      4320      4320 
dram[11]:      4428      4445      4520      4557      4756      4668      4604      4516      4161      4160      4192      4216      4435      4332      4288      4292 
dram[12]:      4485      4484      4512      4625      4725      4758      4538      4609      4185      4188      4193      4264      4376      4429      4313      4297 
dram[13]:      4528      4516      4488      4592      4720      4732      4536      4576      4184      4212      4241      4264      4482      4483      4295      4292 
dram[14]:      4500      4492      4568      4578      4744      4744      4532      4564      4168      4146      4228      4244      4487      4481      4300      4249 
dram[15]:      4428      4504      4652      4609      4712      4712      4556      4556      4148      4144      4212      4200      4381      4413      4329      4248 
dram[16]:      4478      4504      4476      4596      4725      4708      4540      4524      4186      4203      4197      4212      4433      4375      4244      4264 
dram[17]:      4521      4521      4524      4508      4672      4724      4576      4495      4144      4160      4184      4232      4460      4478      4308      4260 
dram[18]:      4516      4464      4560      4524      4736      4680      4572      4528      4168      4108      4232      4244      4461      4449      4323      4248 
dram[19]:      4428      4468      4537      4624      4744      4740      4592      4460      4160      4176      4220      4208      4328      4416      4305      4264 
dram[20]:      4445      4460      4560      4528      4768      4740      4603      4533      4187      4200      4221      4181      4385      4424      4321      4276 
dram[21]:      4444      4500      4584      4580      4680      4744      4592      4517      4157      4168      4304      4228      4456      4473      4329      4240 
dram[22]:      4516      4488      4608      4601      4736      4736      4536      4508      4184      4168      4252      4284      4473      4471      4304      4244 
dram[23]:      4500      4466      4552      4540      4660      4704      4584      4516      4160      4148      4228      4172      4353      4307      4312      4240 
total dram reads = 1700890
bank skew: 4783/4108 = 1.16
chip skew: 71256/70442 = 1.01
number of total write accesses:
dram[0]:       149       156       167       184       223       204       259       261       235       236       239       238       234       235       197       204 
dram[1]:       151       180       175       164       219       223       265       255       240       240       235       240       240       240       203       196 
dram[2]:       161       171       177       200       211       207       263       258       240       240       240       235       238       235       200       191 
dram[3]:       164       160       161       188       223       197       255       257       238       238       237       233       231       239       195       199 
dram[4]:       170       159       175       176       217       212       260       253       240       239       240       240       240       238       195       198 
dram[5]:       153       160       165       184       223       230       253       264       240       240       237       240       240       234       194       193 
dram[6]:       166       154       184       174       229       224       241       256       237       231       240       230       234       234       195       194 
dram[7]:       168       163       185       190       228       218       256       256       234       240       236       236       240       239       198       193 
dram[8]:       163       159       173       184       223       213       257       265       240       239       235       242       235       240       190       200 
dram[9]:       159       179       179       183       223       232       250       266       240       240       235       232       238       235       201       200 
dram[10]:       143       158       179       197       225       235       249       256       235       239       240       235       240       235       200       200 
dram[11]:       147       150       170       179       229       207       259       249       240       239       240       240       239       234       192       193 
dram[12]:       160       161       168       197       221       229       244       270       240       239       239       240       240       237       198       194 
dram[13]:       172       169       162       188       220       223       244       264       240       240       240       238       239       240       196       193 
dram[14]:       165       163       182       185       225       226       243       261       240       236       239       240       240       239       195       181 
dram[15]:       147       166       203       192       218       218       249       259       237       236       240       235       234       236       201       182 
dram[16]:       158       166       159       189       220       217       245       249       240       236       240       237       240       235       181       186 
dram[17]:       169       170       171       167       208       222       254       250       236       237       231       235       240       240       195       185 
dram[18]:       169       156       180       171       224       210       253       262       234       226       235       240       240       240       200       182 
dram[19]:       147       157       175       196       226       225       268       245       240       240       240       240       233       240       196       186 
dram[20]:       151       155       180       172       232       225       270       263       238       240       239       232       233       240       200       189 
dram[21]:       151       165       186       185       210       226       264       260       239       235       240       236       235       237       201       180 
dram[22]:       169       162       192       189       224       224       254       257       240       237       238       240       240       237       196       181 
dram[23]:       165       156       178       175       205       216       262       259       240       237       236       233       234       228       198       180 
total dram writes = 82730
bank skew: 270/143 = 1.89
chip skew: 3492/3398 = 1.03
average mf latency per bank:
dram[0]:       1356      1400      1137      1183      1029      1020       862       894       808       718       712       679       652       651      1182      1079
dram[1]:       1569      1451      1256      1175       983       934       828       872       819       745       705       680       625       630      1112      1157
dram[2]:       1358      1485      1138      1160       921      1114       895       890       828       822       717       738       626       649      1132      1112
dram[3]:       1459      1456      1314      1108       987      1027       801       869       738       742       650       682       621       654      1362      1071
dram[4]:       1358      1343      1265      1242       960       975       912       833       759       746       715       718       623       630      1234      1153
dram[5]:       1672      1356      1177      1182       905       994       908       868       725       716       683       686       613       625      1080      1190
dram[6]:       1370      1537      1299      1170      1057       986       829       814       844       738       646       670       625       620      1334      1125
dram[7]:       1443      1415      1280      1235       994       939      1003       812       766       725       665       652       598       618      1715      1046
dram[8]:       1551      1543      1144      1138      1002      1013       811       903       801       831       711       674       646       648      1316      1250
dram[9]:       1576      1390      1155      1358      1028       968       850       948       819       765       697       701       610       620      1154      1595
dram[10]:       1257      1504      1131      1348      1129       937       870       882       754       766       672       685       633       643      1090      1438
dram[11]:       1440      1451      1215      1177       993      1018       872       833       760       740       723       652       623       579      1137      1147
dram[12]:       1296      1494      1212      1139      1006       980       855       871       758       794       665       722       655       640      1355      1159
dram[13]:       1418      1493      1236      1099      1004      1101       842       843       741       718       690       675       604       617      1214      1383
dram[14]:       1422      1383      1079      1184       960       952       830       853       766       811       675       706       631       622      1303      1400
dram[15]:       1337      1343      1130      1289       923       996       886       855       784       784       677       691       641       636      1185      1133
dram[16]:       1452      1355      1151      1241       935      1007       865       822       798       805       685       644       615       639      1209      1433
dram[17]:       1409      1400      1171      1105       998      1040       857       861       765       811       680       690       609       598      1177      1229
dram[18]:       1400      1434      1180      1108      1008      1040       868       782       756       798       684       670       606       650      1103      1168
dram[19]:       1370      1567      1147      1158       977      1053       937       843       825       759       692       713       627       609      1148      1203
dram[20]:       1630      1563      1183      1230      1035       960       888       847       772       784       728       703       659       629      1236      1148
dram[21]:       1303      1374      1111      1193      1074       998       866       861       772       771       678       676       601       649      1232      1316
dram[22]:       1379      1529      1182      1395       962       951       886       825       764       695       688       666       623       613      1184      1253
dram[23]:       1300      1411      1223      1222      1131       980       852       864       746       767       665       666       605       588      1104      1132
maximum mf latency per bank:
dram[0]:        734       916       745       932      1247       869       705       785       866       911       613       878      1180       818       802       781
dram[1]:        857      1122       945       923      1278      1161      1066      1255      1167       977       949       859       898       905      1057       868
dram[2]:        752       791       727       804       809       745       861       807       837       625       749       836       975       811       715       668
dram[3]:        885       666       814       742       745       661       783       839       748       804       693       760      1501       913       811       648
dram[4]:        909       925      1054       931      1219      1235       925       969      1186      1062       782       900      1562      1240       929       848
dram[5]:        720       867      1135      1013      1147      1106      1014       916       933       935       992      1253       955       859       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       620      1157       881       965       817
dram[7]:        845       605      1073      1166      1023      1118       815       887       740       655       598       593      1299      1272       791       662
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216      1000       987       720      1200      1232      1078       729
dram[9]:       1074       870      1069      1130      1439      1121      1174      1043      1056      1191      1197      1240      1053       863      1105       827
dram[10]:        972      1274      1243      1321      1249      1055      1230      1478       853      1186      1005      1049      1027      1181      1013      1059
dram[11]:        900       900       925       812       841       978       883       755       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1826       967      1437      1337      1531       970      1425      1161      1439       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       905       998       952       946      1155       999       987      1006      1011
dram[14]:        809       872       730      1428       838       896       802       763       833       869       692      1145       916       828       687       976
dram[15]:        822       792      1273      1433      1346      1472      1126       926      1155       890       838       717       951       946      1083      1028
dram[16]:        973      1021       939      2030       950      1429      1054      1090      1036      1273       907       969      1067      2165      1015      1092
dram[17]:        809       808       949       992      1130       837       990       879      1078       825       785       734      1131       884       880       752
dram[18]:        805       663      1019       911       918       699      1241       933       701       685       863       616       805       828       885       744
dram[19]:        687       825      1148      1837      1051      1000      1129      1116       934       908      1011       953      1158      1236       895       954
dram[20]:       1025       945      1664       925      1461      1214      1288      1066      1175      1111      1105       812      1415      1719       933       949
dram[21]:       1025       937       796      1007       929      1334       881       883      1079      1162       949       892      1003      1111       900       998
dram[22]:       1004       749      1331      1054      1036       928       932      1059       787       744       938       867       737      1072       711       956
dram[23]:        730       630       871       870       757       734       970       702       848       815       772       666      1293       834       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107336 n_act=34463 n_pre=34447 n_ref_event=0 n_req=74089 n_rd=70668 n_rd_L2_A=0 n_write=0 n_wr_bk=13684 bw_util=0.0674
n_activity=761128 dram_eff=0.1108
bk0: 4447a 1188644i bk1: 4464a 1189159i bk2: 4508a 1186580i bk3: 4576a 1186629i bk4: 4732a 1184236i bk5: 4656a 1184490i bk6: 4597a 1181687i bk7: 4565a 1180818i bk8: 4168a 1181568i bk9: 4178a 1177385i bk10: 4180a 1180915i bk11: 4232a 1180463i bk12: 4357a 1180068i bk13: 4356a 1176234i bk14: 4311a 1184059i bk15: 4341a 1184349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534857
Row_Buffer_Locality_read = 0.548707
Row_Buffer_Locality_write = 0.248758
Bank_Level_Parallism = 2.115923
Bank_Level_Parallism_Col = 1.744108
Bank_Level_Parallism_Ready = 1.379351
write_to_read_ratio_blp_rw_average = 0.092472
GrpLevelPara = 1.401024 

BW Util details:
bwutil = 0.067401 
total_CMD = 1251490 
util_bw = 84352 
Wasted_Col = 291387 
Wasted_Row = 177516 
Idle = 698235 

BW Util Bottlenecks: 
RCDc_limit = 330127 
RCDWRc_limit = 15102 
WTRc_limit = 24776 
RTWc_limit = 52382 
CCDLc_limit = 33122 
rwq = 0 
CCDLc_limit_alone = 26840 
WTRc_limit_alone = 21760 
RTWc_limit_alone = 49116 

Commands details: 
total_CMD = 1251490 
n_nop = 1107336 
Read = 70668 
Write = 0 
L2_Alloc = 0 
L2_WB = 13684 
n_act = 34463 
n_pre = 34447 
n_ref = 0 
n_req = 74089 
total_req = 84352 

Dual Bus Interface Util: 
issued_total_row = 68910 
issued_total_col = 84352 
Row_Bus_Util =  0.055062 
CoL_Bus_Util = 0.067401 
Either_Row_CoL_Bus_Util = 0.115186 
Issued_on_Two_Bus_Simul_Util = 0.007278 
issued_two_Eff = 0.063182 
queue_avg = 0.881705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.881705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106611 n_act=34664 n_pre=34648 n_ref_event=0 n_req=74496 n_rd=71030 n_rd_L2_A=0 n_write=0 n_wr_bk=13864 bw_util=0.06783
n_activity=766545 dram_eff=0.1107
bk0: 4452a 1189389i bk1: 4553a 1184556i bk2: 4540a 1185420i bk3: 4501a 1183881i bk4: 4716a 1182218i bk5: 4732a 1180299i bk6: 4620a 1177446i bk7: 4540a 1178756i bk8: 4164a 1182491i bk9: 4164a 1177105i bk10: 4208a 1179309i bk11: 4240a 1178265i bk12: 4484a 1180347i bk13: 4480a 1173717i bk14: 4332a 1183900i bk15: 4304a 1184612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534686
Row_Buffer_Locality_read = 0.546135
Row_Buffer_Locality_write = 0.300058
Bank_Level_Parallism = 2.145285
Bank_Level_Parallism_Col = 1.798248
Bank_Level_Parallism_Ready = 1.441327
write_to_read_ratio_blp_rw_average = 0.088820
GrpLevelPara = 1.409992 

BW Util details:
bwutil = 0.067834 
total_CMD = 1251490 
util_bw = 84894 
Wasted_Col = 292010 
Wasted_Row = 180889 
Idle = 693697 

BW Util Bottlenecks: 
RCDc_limit = 332705 
RCDWRc_limit = 13740 
WTRc_limit = 24953 
RTWc_limit = 52130 
CCDLc_limit = 32690 
rwq = 0 
CCDLc_limit_alone = 26410 
WTRc_limit_alone = 21874 
RTWc_limit_alone = 48929 

Commands details: 
total_CMD = 1251490 
n_nop = 1106611 
Read = 71030 
Write = 0 
L2_Alloc = 0 
L2_WB = 13864 
n_act = 34664 
n_pre = 34648 
n_ref = 0 
n_req = 74496 
total_req = 84894 

Dual Bus Interface Util: 
issued_total_row = 69312 
issued_total_col = 84894 
Row_Bus_Util =  0.055384 
CoL_Bus_Util = 0.067834 
Either_Row_CoL_Bus_Util = 0.115765 
Issued_on_Two_Bus_Simul_Util = 0.007453 
issued_two_Eff = 0.064378 
queue_avg = 1.008816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1104351 n_act=35911 n_pre=35895 n_ref_event=0 n_req=74496 n_rd=71029 n_rd_L2_A=0 n_write=0 n_wr_bk=13868 bw_util=0.06784
n_activity=771001 dram_eff=0.1101
bk0: 4492a 1183852i bk1: 4524a 1183121i bk2: 4557a 1183787i bk3: 4640a 1179495i bk4: 4684a 1182466i bk5: 4669a 1179917i bk6: 4617a 1176500i bk7: 4552a 1176347i bk8: 4184a 1180193i bk9: 4176a 1175675i bk10: 4216a 1178804i bk11: 4232a 1180577i bk12: 4464a 1180182i bk13: 4413a 1175520i bk14: 4325a 1181176i bk15: 4284a 1185930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517947
Row_Buffer_Locality_read = 0.532768
Row_Buffer_Locality_write = 0.214306
Bank_Level_Parallism = 2.151616
Bank_Level_Parallism_Col = 1.753804
Bank_Level_Parallism_Ready = 1.364159
write_to_read_ratio_blp_rw_average = 0.093044
GrpLevelPara = 1.416438 

BW Util details:
bwutil = 0.067837 
total_CMD = 1251490 
util_bw = 84897 
Wasted_Col = 299753 
Wasted_Row = 179946 
Idle = 686894 

BW Util Bottlenecks: 
RCDc_limit = 343387 
RCDWRc_limit = 15670 
WTRc_limit = 25689 
RTWc_limit = 57844 
CCDLc_limit = 33109 
rwq = 0 
CCDLc_limit_alone = 26802 
WTRc_limit_alone = 22862 
RTWc_limit_alone = 54364 

Commands details: 
total_CMD = 1251490 
n_nop = 1104351 
Read = 71029 
Write = 0 
L2_Alloc = 0 
L2_WB = 13868 
n_act = 35911 
n_pre = 35895 
n_ref = 0 
n_req = 74496 
total_req = 84897 

Dual Bus Interface Util: 
issued_total_row = 71806 
issued_total_col = 84897 
Row_Bus_Util =  0.057376 
CoL_Bus_Util = 0.067837 
Either_Row_CoL_Bus_Util = 0.117571 
Issued_on_Two_Bus_Simul_Util = 0.007642 
issued_two_Eff = 0.065000 
queue_avg = 0.832891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.832891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1105533 n_act=35458 n_pre=35442 n_ref_event=0 n_req=73991 n_rd=70576 n_rd_L2_A=0 n_write=0 n_wr_bk=13657 bw_util=0.06731
n_activity=769985 dram_eff=0.1094
bk0: 4504a 1184877i bk1: 4480a 1185357i bk2: 4484a 1184948i bk3: 4592a 1181874i bk4: 4732a 1178659i bk5: 4628a 1182519i bk6: 4580a 1177223i bk7: 4564a 1178447i bk8: 4152a 1183259i bk9: 4152a 1181323i bk10: 4160a 1181821i bk11: 4216a 1179228i bk12: 4366a 1181240i bk13: 4353a 1177046i bk14: 4300a 1182735i bk15: 4313a 1183531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520780
Row_Buffer_Locality_read = 0.534856
Row_Buffer_Locality_write = 0.229868
Bank_Level_Parallism = 2.115285
Bank_Level_Parallism_Col = 1.729986
Bank_Level_Parallism_Ready = 1.333183
write_to_read_ratio_blp_rw_average = 0.095463
GrpLevelPara = 1.405080 

BW Util details:
bwutil = 0.067306 
total_CMD = 1251490 
util_bw = 84233 
Wasted_Col = 299283 
Wasted_Row = 180826 
Idle = 687148 

BW Util Bottlenecks: 
RCDc_limit = 340253 
RCDWRc_limit = 15685 
WTRc_limit = 25633 
RTWc_limit = 57434 
CCDLc_limit = 33606 
rwq = 0 
CCDLc_limit_alone = 27097 
WTRc_limit_alone = 22654 
RTWc_limit_alone = 53904 

Commands details: 
total_CMD = 1251490 
n_nop = 1105533 
Read = 70576 
Write = 0 
L2_Alloc = 0 
L2_WB = 13657 
n_act = 35458 
n_pre = 35442 
n_ref = 0 
n_req = 73991 
total_req = 84233 

Dual Bus Interface Util: 
issued_total_row = 70900 
issued_total_col = 84233 
Row_Bus_Util =  0.056652 
CoL_Bus_Util = 0.067306 
Either_Row_CoL_Bus_Util = 0.116627 
Issued_on_Two_Bus_Simul_Util = 0.007332 
issued_two_Eff = 0.062868 
queue_avg = 0.810865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107548 n_act=34390 n_pre=34374 n_ref_event=0 n_req=74302 n_rd=70850 n_rd_L2_A=0 n_write=0 n_wr_bk=13802 bw_util=0.06764
n_activity=755572 dram_eff=0.112
bk0: 4524a 1182811i bk1: 4476a 1187157i bk2: 4540a 1186924i bk3: 4546a 1184033i bk4: 4708a 1183154i bk5: 4688a 1181089i bk6: 4597a 1177422i bk7: 4539a 1177256i bk8: 4189a 1179728i bk9: 4193a 1179822i bk10: 4184a 1179475i bk11: 4200a 1180199i bk12: 4471a 1180275i bk13: 4378a 1175201i bk14: 4300a 1184372i bk15: 4317a 1182546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537159
Row_Buffer_Locality_read = 0.550219
Row_Buffer_Locality_write = 0.269119
Bank_Level_Parallism = 2.179805
Bank_Level_Parallism_Col = 1.824325
Bank_Level_Parallism_Ready = 1.450692
write_to_read_ratio_blp_rw_average = 0.092859
GrpLevelPara = 1.420726 

BW Util details:
bwutil = 0.067641 
total_CMD = 1251490 
util_bw = 84652 
Wasted_Col = 287771 
Wasted_Row = 176561 
Idle = 702506 

BW Util Bottlenecks: 
RCDc_limit = 328696 
RCDWRc_limit = 14020 
WTRc_limit = 24825 
RTWc_limit = 58383 
CCDLc_limit = 33356 
rwq = 0 
CCDLc_limit_alone = 26518 
WTRc_limit_alone = 21837 
RTWc_limit_alone = 54533 

Commands details: 
total_CMD = 1251490 
n_nop = 1107548 
Read = 70850 
Write = 0 
L2_Alloc = 0 
L2_WB = 13802 
n_act = 34390 
n_pre = 34374 
n_ref = 0 
n_req = 74302 
total_req = 84652 

Dual Bus Interface Util: 
issued_total_row = 68764 
issued_total_col = 84652 
Row_Bus_Util =  0.054946 
CoL_Bus_Util = 0.067641 
Either_Row_CoL_Bus_Util = 0.115016 
Issued_on_Two_Bus_Simul_Util = 0.007570 
issued_two_Eff = 0.065818 
queue_avg = 1.086545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106410 n_act=34756 n_pre=34740 n_ref_event=0 n_req=74499 n_rd=71049 n_rd_L2_A=0 n_write=0 n_wr_bk=13800 bw_util=0.0678
n_activity=760043 dram_eff=0.1116
bk0: 4453a 1189259i bk1: 4483a 1186570i bk2: 4503a 1183471i bk3: 4576a 1181378i bk4: 4737a 1179365i bk5: 4760a 1183401i bk6: 4572a 1181055i bk7: 4576a 1179190i bk8: 4160a 1180125i bk9: 4160a 1181798i bk10: 4252a 1181022i bk11: 4296a 1179593i bk12: 4488a 1174331i bk13: 4444a 1180723i bk14: 4296a 1183513i bk15: 4293a 1183573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533470
Row_Buffer_Locality_read = 0.547495
Row_Buffer_Locality_write = 0.244638
Bank_Level_Parallism = 2.143885
Bank_Level_Parallism_Col = 1.767048
Bank_Level_Parallism_Ready = 1.372638
write_to_read_ratio_blp_rw_average = 0.093921
GrpLevelPara = 1.411074 

BW Util details:
bwutil = 0.067798 
total_CMD = 1251490 
util_bw = 84849 
Wasted_Col = 292048 
Wasted_Row = 178157 
Idle = 696436 

BW Util Bottlenecks: 
RCDc_limit = 331909 
RCDWRc_limit = 15323 
WTRc_limit = 25760 
RTWc_limit = 57295 
CCDLc_limit = 34020 
rwq = 0 
CCDLc_limit_alone = 27471 
WTRc_limit_alone = 22795 
RTWc_limit_alone = 53711 

Commands details: 
total_CMD = 1251490 
n_nop = 1106410 
Read = 71049 
Write = 0 
L2_Alloc = 0 
L2_WB = 13800 
n_act = 34756 
n_pre = 34740 
n_ref = 0 
n_req = 74499 
total_req = 84849 

Dual Bus Interface Util: 
issued_total_row = 69496 
issued_total_col = 84849 
Row_Bus_Util =  0.055531 
CoL_Bus_Util = 0.067798 
Either_Row_CoL_Bus_Util = 0.115926 
Issued_on_Two_Bus_Simul_Util = 0.007403 
issued_two_Eff = 0.063861 
queue_avg = 0.913545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913545
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106045 n_act=35223 n_pre=35207 n_ref_event=0 n_req=74278 n_rd=70855 n_rd_L2_A=0 n_write=0 n_wr_bk=13692 bw_util=0.06756
n_activity=761913 dram_eff=0.111
bk0: 4504a 1187210i bk1: 4456a 1187406i bk2: 4576a 1180351i bk3: 4536a 1183485i bk4: 4756a 1179172i bk5: 4736a 1177920i bk6: 4524a 1179886i bk7: 4544a 1175136i bk8: 4160a 1179699i bk9: 4128a 1181780i bk10: 4236a 1177840i bk11: 4196a 1181854i bk12: 4449a 1178133i bk13: 4453a 1179344i bk14: 4305a 1184584i bk15: 4296a 1179289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525795
Row_Buffer_Locality_read = 0.540301
Row_Buffer_Locality_write = 0.225533
Bank_Level_Parallism = 2.163559
Bank_Level_Parallism_Col = 1.785954
Bank_Level_Parallism_Ready = 1.380238
write_to_read_ratio_blp_rw_average = 0.091464
GrpLevelPara = 1.426162 

BW Util details:
bwutil = 0.067557 
total_CMD = 1251490 
util_bw = 84547 
Wasted_Col = 292997 
Wasted_Row = 179422 
Idle = 694524 

BW Util Bottlenecks: 
RCDc_limit = 336060 
RCDWRc_limit = 15013 
WTRc_limit = 24424 
RTWc_limit = 59247 
CCDLc_limit = 33342 
rwq = 0 
CCDLc_limit_alone = 26660 
WTRc_limit_alone = 21553 
RTWc_limit_alone = 55436 

Commands details: 
total_CMD = 1251490 
n_nop = 1106045 
Read = 70855 
Write = 0 
L2_Alloc = 0 
L2_WB = 13692 
n_act = 35223 
n_pre = 35207 
n_ref = 0 
n_req = 74278 
total_req = 84547 

Dual Bus Interface Util: 
issued_total_row = 70430 
issued_total_col = 84547 
Row_Bus_Util =  0.056277 
CoL_Bus_Util = 0.067557 
Either_Row_CoL_Bus_Util = 0.116217 
Issued_on_Two_Bus_Simul_Util = 0.007617 
issued_two_Eff = 0.065537 
queue_avg = 0.902905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.902905
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107261 n_act=34661 n_pre=34645 n_ref_event=0 n_req=74330 n_rd=70850 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.06774
n_activity=763907 dram_eff=0.111
bk0: 4512a 1184984i bk1: 4492a 1186014i bk2: 4580a 1180271i bk3: 4600a 1179983i bk4: 4752a 1174169i bk5: 4712a 1182810i bk6: 4584a 1179953i bk7: 4564a 1179816i bk8: 4144a 1182178i bk9: 4172a 1184765i bk10: 4152a 1182166i bk11: 4205a 1180092i bk12: 4408a 1180323i bk13: 4377a 1179694i bk14: 4312a 1183140i bk15: 4284a 1188285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533688
Row_Buffer_Locality_read = 0.548723
Row_Buffer_Locality_write = 0.227586
Bank_Level_Parallism = 2.151016
Bank_Level_Parallism_Col = 1.785709
Bank_Level_Parallism_Ready = 1.372408
write_to_read_ratio_blp_rw_average = 0.096400
GrpLevelPara = 1.419205 

BW Util details:
bwutil = 0.067735 
total_CMD = 1251490 
util_bw = 84770 
Wasted_Col = 289841 
Wasted_Row = 178396 
Idle = 698483 

BW Util Bottlenecks: 
RCDc_limit = 328290 
RCDWRc_limit = 15399 
WTRc_limit = 26380 
RTWc_limit = 58855 
CCDLc_limit = 34006 
rwq = 0 
CCDLc_limit_alone = 27189 
WTRc_limit_alone = 23209 
RTWc_limit_alone = 55209 

Commands details: 
total_CMD = 1251490 
n_nop = 1107261 
Read = 70850 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 34661 
n_pre = 34645 
n_ref = 0 
n_req = 74330 
total_req = 84770 

Dual Bus Interface Util: 
issued_total_row = 69306 
issued_total_col = 84770 
Row_Bus_Util =  0.055379 
CoL_Bus_Util = 0.067735 
Either_Row_CoL_Bus_Util = 0.115246 
Issued_on_Two_Bus_Simul_Util = 0.007868 
issued_two_Eff = 0.068273 
queue_avg = 0.904492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.904492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107416 n_act=34403 n_pre=34387 n_ref_event=0 n_req=74328 n_rd=70870 n_rd_L2_A=0 n_write=0 n_wr_bk=13826 bw_util=0.06768
n_activity=757503 dram_eff=0.1118
bk0: 4497a 1187242i bk1: 4476a 1185571i bk2: 4532a 1185888i bk3: 4581a 1184504i bk4: 4732a 1182501i bk5: 4692a 1180988i bk6: 4589a 1185092i bk7: 4581a 1174331i bk8: 4184a 1179857i bk9: 4197a 1179429i bk10: 4185a 1182202i bk11: 4168a 1180346i bk12: 4415a 1179884i bk13: 4441a 1175021i bk14: 4280a 1184194i bk15: 4320a 1185316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537146
Row_Buffer_Locality_read = 0.551079
Row_Buffer_Locality_write = 0.251591
Bank_Level_Parallism = 2.157341
Bank_Level_Parallism_Col = 1.793977
Bank_Level_Parallism_Ready = 1.408142
write_to_read_ratio_blp_rw_average = 0.094704
GrpLevelPara = 1.416537 

BW Util details:
bwutil = 0.067676 
total_CMD = 1251490 
util_bw = 84696 
Wasted_Col = 288717 
Wasted_Row = 176246 
Idle = 701831 

BW Util Bottlenecks: 
RCDc_limit = 328008 
RCDWRc_limit = 14703 
WTRc_limit = 25639 
RTWc_limit = 56820 
CCDLc_limit = 33210 
rwq = 0 
CCDLc_limit_alone = 26474 
WTRc_limit_alone = 22547 
RTWc_limit_alone = 53176 

Commands details: 
total_CMD = 1251490 
n_nop = 1107416 
Read = 70870 
Write = 0 
L2_Alloc = 0 
L2_WB = 13826 
n_act = 34403 
n_pre = 34387 
n_ref = 0 
n_req = 74328 
total_req = 84696 

Dual Bus Interface Util: 
issued_total_row = 68790 
issued_total_col = 84696 
Row_Bus_Util =  0.054966 
CoL_Bus_Util = 0.067676 
Either_Row_CoL_Bus_Util = 0.115122 
Issued_on_Two_Bus_Simul_Util = 0.007521 
issued_two_Eff = 0.065328 
queue_avg = 0.982338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.982338
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106442 n_act=34751 n_pre=34735 n_ref_event=0 n_req=74748 n_rd=71256 n_rd_L2_A=0 n_write=0 n_wr_bk=13965 bw_util=0.0681
n_activity=763627 dram_eff=0.1116
bk0: 4476a 1184526i bk1: 4556a 1183436i bk2: 4556a 1180485i bk3: 4572a 1184068i bk4: 4732a 1180127i bk5: 4773a 1179629i bk6: 4561a 1180519i bk7: 4600a 1176136i bk8: 4168a 1182380i bk9: 4172a 1180242i bk10: 4232a 1179023i bk11: 4288a 1178929i bk12: 4468a 1177906i bk13: 4461a 1180364i bk14: 4321a 1184579i bk15: 4320a 1182233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535091
Row_Buffer_Locality_read = 0.547421
Row_Buffer_Locality_write = 0.283505
Bank_Level_Parallism = 2.170076
Bank_Level_Parallism_Col = 1.811541
Bank_Level_Parallism_Ready = 1.448305
write_to_read_ratio_blp_rw_average = 0.089185
GrpLevelPara = 1.416069 

BW Util details:
bwutil = 0.068096 
total_CMD = 1251490 
util_bw = 85221 
Wasted_Col = 290862 
Wasted_Row = 178739 
Idle = 696668 

BW Util Bottlenecks: 
RCDc_limit = 332365 
RCDWRc_limit = 13548 
WTRc_limit = 24917 
RTWc_limit = 54348 
CCDLc_limit = 33347 
rwq = 0 
CCDLc_limit_alone = 26800 
WTRc_limit_alone = 21997 
RTWc_limit_alone = 50721 

Commands details: 
total_CMD = 1251490 
n_nop = 1106442 
Read = 71256 
Write = 0 
L2_Alloc = 0 
L2_WB = 13965 
n_act = 34751 
n_pre = 34735 
n_ref = 0 
n_req = 74748 
total_req = 85221 

Dual Bus Interface Util: 
issued_total_row = 69486 
issued_total_col = 85221 
Row_Bus_Util =  0.055523 
CoL_Bus_Util = 0.068096 
Either_Row_CoL_Bus_Util = 0.115900 
Issued_on_Two_Bus_Simul_Util = 0.007718 
issued_two_Eff = 0.066592 
queue_avg = 1.068952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107058 n_act=34638 n_pre=34622 n_ref_event=0 n_req=74508 n_rd=71042 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.06783
n_activity=761443 dram_eff=0.1115
bk0: 4417a 1189328i bk1: 4472a 1190247i bk2: 4556a 1181982i bk3: 4631a 1183017i bk4: 4745a 1178254i bk5: 4783a 1178243i bk6: 4556a 1174722i bk7: 4548a 1179444i bk8: 4144a 1181227i bk9: 4152a 1177264i bk10: 4224a 1179946i bk11: 4256a 1181053i bk12: 4471a 1179744i bk13: 4447a 1180341i bk14: 4320a 1181027i bk15: 4320a 1185764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535110
Row_Buffer_Locality_read = 0.548563
Row_Buffer_Locality_write = 0.259377
Bank_Level_Parallism = 2.169195
Bank_Level_Parallism_Col = 1.802545
Bank_Level_Parallism_Ready = 1.435920
write_to_read_ratio_blp_rw_average = 0.089089
GrpLevelPara = 1.420342 

BW Util details:
bwutil = 0.067834 
total_CMD = 1251490 
util_bw = 84894 
Wasted_Col = 289076 
Wasted_Row = 177730 
Idle = 699790 

BW Util Bottlenecks: 
RCDc_limit = 330239 
RCDWRc_limit = 14284 
WTRc_limit = 24216 
RTWc_limit = 54625 
CCDLc_limit = 32645 
rwq = 0 
CCDLc_limit_alone = 26434 
WTRc_limit_alone = 21341 
RTWc_limit_alone = 51289 

Commands details: 
total_CMD = 1251490 
n_nop = 1107058 
Read = 71042 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 34638 
n_pre = 34622 
n_ref = 0 
n_req = 74508 
total_req = 84894 

Dual Bus Interface Util: 
issued_total_row = 69260 
issued_total_col = 84894 
Row_Bus_Util =  0.055342 
CoL_Bus_Util = 0.067834 
Either_Row_CoL_Bus_Util = 0.115408 
Issued_on_Two_Bus_Simul_Util = 0.007768 
issued_two_Eff = 0.067312 
queue_avg = 1.034274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03427
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106110 n_act=35333 n_pre=35317 n_ref_event=0 n_req=73977 n_rd=70570 n_rd_L2_A=0 n_write=0 n_wr_bk=13628 bw_util=0.06728
n_activity=768430 dram_eff=0.1096
bk0: 4428a 1189458i bk1: 4445a 1186878i bk2: 4520a 1182133i bk3: 4557a 1184912i bk4: 4756a 1177576i bk5: 4668a 1181625i bk6: 4604a 1176092i bk7: 4516a 1180826i bk8: 4161a 1183897i bk9: 4160a 1179195i bk10: 4192a 1180413i bk11: 4216a 1177151i bk12: 4435a 1176608i bk13: 4332a 1176430i bk14: 4288a 1184295i bk15: 4292a 1183361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522379
Row_Buffer_Locality_read = 0.535936
Row_Buffer_Locality_write = 0.241561
Bank_Level_Parallism = 2.126191
Bank_Level_Parallism_Col = 1.750284
Bank_Level_Parallism_Ready = 1.351778
write_to_read_ratio_blp_rw_average = 0.091597
GrpLevelPara = 1.406675 

BW Util details:
bwutil = 0.067278 
total_CMD = 1251490 
util_bw = 84198 
Wasted_Col = 297481 
Wasted_Row = 181284 
Idle = 688527 

BW Util Bottlenecks: 
RCDc_limit = 338748 
RCDWRc_limit = 14831 
WTRc_limit = 25414 
RTWc_limit = 56601 
CCDLc_limit = 33362 
rwq = 0 
CCDLc_limit_alone = 26776 
WTRc_limit_alone = 22289 
RTWc_limit_alone = 53140 

Commands details: 
total_CMD = 1251490 
n_nop = 1106110 
Read = 70570 
Write = 0 
L2_Alloc = 0 
L2_WB = 13628 
n_act = 35333 
n_pre = 35317 
n_ref = 0 
n_req = 73977 
total_req = 84198 

Dual Bus Interface Util: 
issued_total_row = 70650 
issued_total_col = 84198 
Row_Bus_Util =  0.056453 
CoL_Bus_Util = 0.067278 
Either_Row_CoL_Bus_Util = 0.116166 
Issued_on_Two_Bus_Simul_Util = 0.007565 
issued_two_Eff = 0.065126 
queue_avg = 0.840154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.840154
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107060 n_act=34619 n_pre=34603 n_ref_event=0 n_req=74458 n_rd=70981 n_rd_L2_A=0 n_write=0 n_wr_bk=13902 bw_util=0.06783
n_activity=760927 dram_eff=0.1116
bk0: 4485a 1188475i bk1: 4484a 1188559i bk2: 4512a 1182952i bk3: 4625a 1181536i bk4: 4725a 1181553i bk5: 4758a 1179652i bk6: 4538a 1180206i bk7: 4609a 1174821i bk8: 4185a 1176698i bk9: 4188a 1179349i bk10: 4193a 1179653i bk11: 4264a 1175463i bk12: 4376a 1179355i bk13: 4429a 1181592i bk14: 4313a 1182125i bk15: 4297a 1182773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535053
Row_Buffer_Locality_read = 0.546470
Row_Buffer_Locality_write = 0.301984
Bank_Level_Parallism = 2.183923
Bank_Level_Parallism_Col = 1.827043
Bank_Level_Parallism_Ready = 1.475078
write_to_read_ratio_blp_rw_average = 0.086872
GrpLevelPara = 1.421326 

BW Util details:
bwutil = 0.067826 
total_CMD = 1251490 
util_bw = 84883 
Wasted_Col = 288680 
Wasted_Row = 177526 
Idle = 700401 

BW Util Bottlenecks: 
RCDc_limit = 331120 
RCDWRc_limit = 13386 
WTRc_limit = 24824 
RTWc_limit = 54353 
CCDLc_limit = 32584 
rwq = 0 
CCDLc_limit_alone = 25989 
WTRc_limit_alone = 21655 
RTWc_limit_alone = 50927 

Commands details: 
total_CMD = 1251490 
n_nop = 1107060 
Read = 70981 
Write = 0 
L2_Alloc = 0 
L2_WB = 13902 
n_act = 34619 
n_pre = 34603 
n_ref = 0 
n_req = 74458 
total_req = 84883 

Dual Bus Interface Util: 
issued_total_row = 69222 
issued_total_col = 84883 
Row_Bus_Util =  0.055312 
CoL_Bus_Util = 0.067826 
Either_Row_CoL_Bus_Util = 0.115406 
Issued_on_Two_Bus_Simul_Util = 0.007731 
issued_two_Eff = 0.066987 
queue_avg = 1.117076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11708
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106911 n_act=34656 n_pre=34640 n_ref_event=0 n_req=74609 n_rd=71141 n_rd_L2_A=0 n_write=0 n_wr_bk=13863 bw_util=0.06792
n_activity=759819 dram_eff=0.1119
bk0: 4528a 1183898i bk1: 4516a 1185104i bk2: 4488a 1185236i bk3: 4592a 1181434i bk4: 4720a 1180366i bk5: 4732a 1177787i bk6: 4536a 1184085i bk7: 4576a 1179309i bk8: 4184a 1181747i bk9: 4212a 1181263i bk10: 4241a 1179362i bk11: 4264a 1180770i bk12: 4482a 1177628i bk13: 4483a 1176494i bk14: 4295a 1184662i bk15: 4292a 1182170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535498
Row_Buffer_Locality_read = 0.548826
Row_Buffer_Locality_write = 0.262111
Bank_Level_Parallism = 2.177688
Bank_Level_Parallism_Col = 1.813591
Bank_Level_Parallism_Ready = 1.414416
write_to_read_ratio_blp_rw_average = 0.089323
GrpLevelPara = 1.427016 

BW Util details:
bwutil = 0.067922 
total_CMD = 1251490 
util_bw = 85004 
Wasted_Col = 287586 
Wasted_Row = 177137 
Idle = 701763 

BW Util Bottlenecks: 
RCDc_limit = 329894 
RCDWRc_limit = 14055 
WTRc_limit = 24029 
RTWc_limit = 57125 
CCDLc_limit = 33050 
rwq = 0 
CCDLc_limit_alone = 26351 
WTRc_limit_alone = 20959 
RTWc_limit_alone = 53496 

Commands details: 
total_CMD = 1251490 
n_nop = 1106911 
Read = 71141 
Write = 0 
L2_Alloc = 0 
L2_WB = 13863 
n_act = 34656 
n_pre = 34640 
n_ref = 0 
n_req = 74609 
total_req = 85004 

Dual Bus Interface Util: 
issued_total_row = 69296 
issued_total_col = 85004 
Row_Bus_Util =  0.055371 
CoL_Bus_Util = 0.067922 
Either_Row_CoL_Bus_Util = 0.115525 
Issued_on_Two_Bus_Simul_Util = 0.007768 
issued_two_Eff = 0.067237 
queue_avg = 1.015124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01512
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1105109 n_act=35457 n_pre=35441 n_ref_event=0 n_req=74485 n_rd=71025 n_rd_L2_A=0 n_write=0 n_wr_bk=13837 bw_util=0.06781
n_activity=768512 dram_eff=0.1104
bk0: 4500a 1188142i bk1: 4492a 1183876i bk2: 4568a 1180979i bk3: 4578a 1180963i bk4: 4744a 1181346i bk5: 4744a 1180481i bk6: 4532a 1181893i bk7: 4564a 1180709i bk8: 4168a 1175567i bk9: 4146a 1177383i bk10: 4228a 1178543i bk11: 4244a 1179200i bk12: 4487a 1181972i bk13: 4481a 1176574i bk14: 4300a 1184099i bk15: 4249a 1182985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523971
Row_Buffer_Locality_read = 0.538289
Row_Buffer_Locality_write = 0.230058
Bank_Level_Parallism = 2.143968
Bank_Level_Parallism_Col = 1.761225
Bank_Level_Parallism_Ready = 1.357639
write_to_read_ratio_blp_rw_average = 0.093291
GrpLevelPara = 1.418157 

BW Util details:
bwutil = 0.067809 
total_CMD = 1251490 
util_bw = 84862 
Wasted_Col = 296622 
Wasted_Row = 179911 
Idle = 690095 

BW Util Bottlenecks: 
RCDc_limit = 339210 
RCDWRc_limit = 15115 
WTRc_limit = 24449 
RTWc_limit = 58419 
CCDLc_limit = 33290 
rwq = 0 
CCDLc_limit_alone = 26701 
WTRc_limit_alone = 21620 
RTWc_limit_alone = 54659 

Commands details: 
total_CMD = 1251490 
n_nop = 1105109 
Read = 71025 
Write = 0 
L2_Alloc = 0 
L2_WB = 13837 
n_act = 35457 
n_pre = 35441 
n_ref = 0 
n_req = 74485 
total_req = 84862 

Dual Bus Interface Util: 
issued_total_row = 70898 
issued_total_col = 84862 
Row_Bus_Util =  0.056651 
CoL_Bus_Util = 0.067809 
Either_Row_CoL_Bus_Util = 0.116965 
Issued_on_Two_Bus_Simul_Util = 0.007494 
issued_two_Eff = 0.064073 
queue_avg = 0.902708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.902708
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106067 n_act=35053 n_pre=35037 n_ref_event=0 n_req=74257 n_rd=70804 n_rd_L2_A=0 n_write=0 n_wr_bk=13812 bw_util=0.06761
n_activity=762213 dram_eff=0.111
bk0: 4428a 1189871i bk1: 4504a 1186202i bk2: 4652a 1182473i bk3: 4609a 1181849i bk4: 4712a 1181691i bk5: 4712a 1182772i bk6: 4556a 1181350i bk7: 4556a 1180345i bk8: 4148a 1178145i bk9: 4144a 1176516i bk10: 4212a 1180144i bk11: 4200a 1178370i bk12: 4381a 1176286i bk13: 4413a 1177073i bk14: 4329a 1182137i bk15: 4248a 1180986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527950
Row_Buffer_Locality_read = 0.540563
Row_Buffer_Locality_write = 0.269331
Bank_Level_Parallism = 2.159853
Bank_Level_Parallism_Col = 1.789881
Bank_Level_Parallism_Ready = 1.401390
write_to_read_ratio_blp_rw_average = 0.092050
GrpLevelPara = 1.417315 

BW Util details:
bwutil = 0.067612 
total_CMD = 1251490 
util_bw = 84616 
Wasted_Col = 293525 
Wasted_Row = 178326 
Idle = 695023 

BW Util Bottlenecks: 
RCDc_limit = 335684 
RCDWRc_limit = 14801 
WTRc_limit = 25576 
RTWc_limit = 56832 
CCDLc_limit = 33693 
rwq = 0 
CCDLc_limit_alone = 26886 
WTRc_limit_alone = 22348 
RTWc_limit_alone = 53253 

Commands details: 
total_CMD = 1251490 
n_nop = 1106067 
Read = 70804 
Write = 0 
L2_Alloc = 0 
L2_WB = 13812 
n_act = 35053 
n_pre = 35037 
n_ref = 0 
n_req = 74257 
total_req = 84616 

Dual Bus Interface Util: 
issued_total_row = 70090 
issued_total_col = 84616 
Row_Bus_Util =  0.056005 
CoL_Bus_Util = 0.067612 
Either_Row_CoL_Bus_Util = 0.116200 
Issued_on_Two_Bus_Simul_Util = 0.007418 
issued_two_Eff = 0.063834 
queue_avg = 0.963143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963143
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107897 n_act=34372 n_pre=34356 n_ref_event=0 n_req=74063 n_rd=70665 n_rd_L2_A=0 n_write=0 n_wr_bk=13589 bw_util=0.06732
n_activity=756784 dram_eff=0.1113
bk0: 4478a 1189909i bk1: 4504a 1183508i bk2: 4476a 1187791i bk3: 4596a 1185308i bk4: 4725a 1179621i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85fee2f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee2f4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85fee330..
bk5: 4708a 1179188i bk6: 4540a 1182866i bk7: 4524a 1181647i bk8: 4186a 1178575i bk9: 4203a 1178296i bk10: 4197a 1178911i bk11: 4212a 1178872i 
GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
bk12: 4433a 1176494i bk13: 4375a 1179788i bk14: 4244a 1185300i bk15: 4264a 1185351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535909
Row_Buffer_Locality_read = 0.548871
Row_Buffer_Locality_write = 0.266333
Bank_Level_Parallism = 2.168747
Bank_Level_Parallism_Col = 1.804373
Bank_Level_Parallism_Ready = 1.416942
write_to_read_ratio_blp_rw_average = 0.089679
GrpLevelPara = 1.420891 

BW Util details:
bwutil = 0.067323 
total_CMD = 1251490 
util_bw = 84254 
Wasted_Col = 287022 
Wasted_Row = 175804 
Idle = 704410 

BW Util Bottlenecks: 
RCDc_limit = 328423 
RCDWRc_limit = 14139 
WTRc_limit = 26711 
RTWc_limit = 54526 
CCDLc_limit = 33304 
rwq = 0 
CCDLc_limit_alone = 26488 
WTRc_limit_alone = 23320 
RTWc_limit_alone = 51101 

Commands details: 
total_CMD = 1251490 
n_nop = 1107897 
Read = 70665 
Write = 0 
L2_Alloc = 0 
L2_WB = 13589 
n_act = 34372 
n_pre = 34356 
n_ref = 0 
n_req = 74063 
total_req = 84254 

Dual Bus Interface Util: 
issued_total_row = 68728 
issued_total_col = 84254 
Row_Bus_Util =  0.054917 
CoL_Bus_Util = 0.067323 
Either_Row_CoL_Bus_Util = 0.114738 
Issued_on_Two_Bus_Simul_Util = 0.007502 
issued_two_Eff = 0.065386 
queue_avg = 1.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00072
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106409 n_act=35030 n_pre=35014 n_ref_event=0 n_req=74177 n_rd=70767 n_rd_L2_A=0 n_write=0 n_wr_bk=13640 bw_util=0.06745
n_activity=765112 dram_eff=0.1103
bk0: 4521a 1184640i bk1: 4521a 1183816i bk2: 4524a 1185169i bk3: 4508a 1187229i bk4: 4672a 1182681i bk5: 4724a 1179314i bk6: 4576a 1179260i bk7: 4495a 1184039i bk8: 4144a 1179835i bk9: 4160a 1178441i bk10: 4184a 1181135i bk11: 4232a 1180222i bk12: 4460a 1178454i bk13: 4478a 1179146i bk14: 4308a 1186666i bk15: 4260a 1182347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527751
Row_Buffer_Locality_read = 0.542103
Row_Buffer_Locality_write = 0.229912
Bank_Level_Parallism = 2.128350
Bank_Level_Parallism_Col = 1.749317
Bank_Level_Parallism_Ready = 1.353336
write_to_read_ratio_blp_rw_average = 0.091204
GrpLevelPara = 1.408835 

BW Util details:
bwutil = 0.067445 
total_CMD = 1251490 
util_bw = 84407 
Wasted_Col = 292648 
Wasted_Row = 180007 
Idle = 694428 

BW Util Bottlenecks: 
RCDc_limit = 334504 
RCDWRc_limit = 15140 
WTRc_limit = 25099 
RTWc_limit = 54401 
CCDLc_limit = 33365 
rwq = 0 
CCDLc_limit_alone = 26976 
WTRc_limit_alone = 21959 
RTWc_limit_alone = 51152 

Commands details: 
total_CMD = 1251490 
n_nop = 1106409 
Read = 70767 
Write = 0 
L2_Alloc = 0 
L2_WB = 13640 
n_act = 35030 
n_pre = 35014 
n_ref = 0 
n_req = 74177 
total_req = 84407 

Dual Bus Interface Util: 
issued_total_row = 70044 
issued_total_col = 84407 
Row_Bus_Util =  0.055968 
CoL_Bus_Util = 0.067445 
Either_Row_CoL_Bus_Util = 0.115927 
Issued_on_Two_Bus_Simul_Util = 0.007487 
issued_two_Eff = 0.064585 
queue_avg = 0.834807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834807
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1105505 n_act=35441 n_pre=35425 n_ref_event=0 n_req=74235 n_rd=70813 n_rd_L2_A=0 n_write=0 n_wr_bk=13688 bw_util=0.06752
n_activity=765599 dram_eff=0.1104
bk0: 4516a 1182698i bk1: 4464a 1185390i bk2: 4560a 1187607i bk3: 4524a 1184744i bk4: 4736a 1175168i bk5: 4680a 1179483i bk6: 4572a 1180170i bk7: 4528a 1175600i bk8: 4168a 1179419i bk9: 4108a 1184260i bk10: 4232a 1180361i bk11: 4244a 1180277i bk12: 4461a 1174229i bk13: 4449a 1181345i bk14: 4323a 1180990i bk15: 4248a 1183097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522584
Row_Buffer_Locality_read = 0.536893
Row_Buffer_Locality_write = 0.226476
Bank_Level_Parallism = 2.153263
Bank_Level_Parallism_Col = 1.766159
Bank_Level_Parallism_Ready = 1.371380
write_to_read_ratio_blp_rw_average = 0.091560
GrpLevelPara = 1.417596 

BW Util details:
bwutil = 0.067520 
total_CMD = 1251490 
util_bw = 84501 
Wasted_Col = 295242 
Wasted_Row = 179054 
Idle = 692693 

BW Util Bottlenecks: 
RCDc_limit = 338822 
RCDWRc_limit = 14997 
WTRc_limit = 26174 
RTWc_limit = 56462 
CCDLc_limit = 33156 
rwq = 0 
CCDLc_limit_alone = 26416 
WTRc_limit_alone = 22927 
RTWc_limit_alone = 52969 

Commands details: 
total_CMD = 1251490 
n_nop = 1105505 
Read = 70813 
Write = 0 
L2_Alloc = 0 
L2_WB = 13688 
n_act = 35441 
n_pre = 35425 
n_ref = 0 
n_req = 74235 
total_req = 84501 

Dual Bus Interface Util: 
issued_total_row = 70866 
issued_total_col = 84501 
Row_Bus_Util =  0.056625 
CoL_Bus_Util = 0.067520 
Either_Row_CoL_Bus_Util = 0.116649 
Issued_on_Two_Bus_Simul_Util = 0.007497 
issued_two_Eff = 0.064267 
queue_avg = 0.889527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889527
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106820 n_act=34795 n_pre=34779 n_ref_event=0 n_req=74124 n_rd=70670 n_rd_L2_A=0 n_write=0 n_wr_bk=13813 bw_util=0.06751
n_activity=762882 dram_eff=0.1107
bk0: 4428a 1186383i bk1: 4468a 1185673i bk2: 4537a 1185637i bk3: 4624a 1183762i bk4: 4744a 1178612i bk5: 4740a 1179023i bk6: 4592a 1179644i bk7: 4460a 1182461i bk8: 4160a 1180609i bk9: 4176a 1178108i bk10: 4220a 1182347i bk11: 4208a 1182399i bk12: 4328a 1174920i bk13: 4416a 1178365i bk14: 4305a 1182687i bk15: 4264a 1183975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530584
Row_Buffer_Locality_read = 0.544021
Row_Buffer_Locality_write = 0.255646
Bank_Level_Parallism = 2.145156
Bank_Level_Parallism_Col = 1.777349
Bank_Level_Parallism_Ready = 1.400412
write_to_read_ratio_blp_rw_average = 0.093766
GrpLevelPara = 1.411175 

BW Util details:
bwutil = 0.067506 
total_CMD = 1251490 
util_bw = 84483 
Wasted_Col = 292529 
Wasted_Row = 179292 
Idle = 695186 

BW Util Bottlenecks: 
RCDc_limit = 332156 
RCDWRc_limit = 15150 
WTRc_limit = 26226 
RTWc_limit = 56608 
CCDLc_limit = 33912 
rwq = 0 
CCDLc_limit_alone = 27194 
WTRc_limit_alone = 23076 
RTWc_limit_alone = 53040 

Commands details: 
total_CMD = 1251490 
n_nop = 1106820 
Read = 70670 
Write = 0 
L2_Alloc = 0 
L2_WB = 13813 
n_act = 34795 
n_pre = 34779 
n_ref = 0 
n_req = 74124 
total_req = 84483 

Dual Bus Interface Util: 
issued_total_row = 69574 
issued_total_col = 84483 
Row_Bus_Util =  0.055593 
CoL_Bus_Util = 0.067506 
Either_Row_CoL_Bus_Util = 0.115598 
Issued_on_Two_Bus_Simul_Util = 0.007501 
issued_two_Eff = 0.064886 
queue_avg = 1.004371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00437
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107767 n_act=34298 n_pre=34282 n_ref_event=0 n_req=74291 n_rd=70832 n_rd_L2_A=0 n_write=0 n_wr_bk=13836 bw_util=0.06765
n_activity=758254 dram_eff=0.1117
bk0: 4445a 1186246i bk1: 4460a 1185531i bk2: 4560a 1185114i bk3: 4528a 1184698i bk4: 4768a 1180428i bk5: 4740a 1179830i bk6: 4603a 1180178i bk7: 4533a 1177690i bk8: 4187a 1180935i bk9: 4200a 1179014i bk10: 4221a 1179790i bk11: 4181a 1178878i bk12: 4385a 1180529i bk13: 4424a 1178221i bk14: 4321a 1182832i bk15: 4276a 1183052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538329
Row_Buffer_Locality_read = 0.550584
Row_Buffer_Locality_write = 0.287366
Bank_Level_Parallism = 2.171535
Bank_Level_Parallism_Col = 1.823949
Bank_Level_Parallism_Ready = 1.478906
write_to_read_ratio_blp_rw_average = 0.088974
GrpLevelPara = 1.415568 

BW Util details:
bwutil = 0.067654 
total_CMD = 1251490 
util_bw = 84668 
Wasted_Col = 288157 
Wasted_Row = 177553 
Idle = 701112 

BW Util Bottlenecks: 
RCDc_limit = 328330 
RCDWRc_limit = 13574 
WTRc_limit = 23873 
RTWc_limit = 54727 
CCDLc_limit = 32162 
rwq = 0 
CCDLc_limit_alone = 25968 
WTRc_limit_alone = 21083 
RTWc_limit_alone = 51323 

Commands details: 
total_CMD = 1251490 
n_nop = 1107767 
Read = 70832 
Write = 0 
L2_Alloc = 0 
L2_WB = 13836 
n_act = 34298 
n_pre = 34282 
n_ref = 0 
n_req = 74291 
total_req = 84668 

Dual Bus Interface Util: 
issued_total_row = 68580 
issued_total_col = 84668 
Row_Bus_Util =  0.054799 
CoL_Bus_Util = 0.067654 
Either_Row_CoL_Bus_Util = 0.114842 
Issued_on_Two_Bus_Simul_Util = 0.007611 
issued_two_Eff = 0.066273 
queue_avg = 1.129603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1296
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1107184 n_act=34464 n_pre=34448 n_ref_event=0 n_req=74446 n_rd=70996 n_rd_L2_A=0 n_write=0 n_wr_bk=13797 bw_util=0.06775
n_activity=765609 dram_eff=0.1108
bk0: 4444a 1184458i bk1: 4500a 1184526i bk2: 4584a 1184766i bk3: 4580a 1182950i bk4: 4680a 1181889i bk5: 4744a 1181655i bk6: 4592a 1180897i bk7: 4517a 1180344i bk8: 4157a 1178908i bk9: 4168a 1180464i bk10: 4304a 1176390i bk11: 4228a 1178085i bk12: 4456a 1179487i bk13: 4473a 1180054i bk14: 4329a 1182731i bk15: 4240a 1185814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537060
Row_Buffer_Locality_read = 0.549665
Row_Buffer_Locality_write = 0.277681
Bank_Level_Parallism = 2.156809
Bank_Level_Parallism_Col = 1.811530
Bank_Level_Parallism_Ready = 1.454601
write_to_read_ratio_blp_rw_average = 0.088579
GrpLevelPara = 1.413311 

BW Util details:
bwutil = 0.067754 
total_CMD = 1251490 
util_bw = 84793 
Wasted_Col = 289737 
Wasted_Row = 179468 
Idle = 697492 

BW Util Bottlenecks: 
RCDc_limit = 329528 
RCDWRc_limit = 13907 
WTRc_limit = 25482 
RTWc_limit = 54275 
CCDLc_limit = 32465 
rwq = 0 
CCDLc_limit_alone = 25962 
WTRc_limit_alone = 22411 
RTWc_limit_alone = 50843 

Commands details: 
total_CMD = 1251490 
n_nop = 1107184 
Read = 70996 
Write = 0 
L2_Alloc = 0 
L2_WB = 13797 
n_act = 34464 
n_pre = 34448 
n_ref = 0 
n_req = 74446 
total_req = 84793 

Dual Bus Interface Util: 
issued_total_row = 68912 
issued_total_col = 84793 
Row_Bus_Util =  0.055064 
CoL_Bus_Util = 0.067754 
Either_Row_CoL_Bus_Util = 0.115307 
Issued_on_Two_Bus_Simul_Util = 0.007510 
issued_two_Eff = 0.065132 
queue_avg = 1.062180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06218
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1105901 n_act=35074 n_pre=35058 n_ref_event=0 n_req=74589 n_rd=71109 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.06794
n_activity=762148 dram_eff=0.1116
bk0: 4516a 1183436i bk1: 4488a 1181682i bk2: 4608a 1181123i bk3: 4601a 1185672i bk4: 4736a 1182358i bk5: 4736a 1178698i bk6: 4536a 1179866i bk7: 4508a 1181654i bk8: 4184a 1177245i bk9: 4168a 1179739i bk10: 4252a 1181047i bk11: 4284a 1178592i bk12: 4473a 1179129i bk13: 4471a 1180156i bk14: 4304a 1181735i bk15: 4244a 1184471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529770
Row_Buffer_Locality_read = 0.544052
Row_Buffer_Locality_write = 0.237931
Bank_Level_Parallism = 2.167682
Bank_Level_Parallism_Col = 1.787213
Bank_Level_Parallism_Ready = 1.383375
write_to_read_ratio_blp_rw_average = 0.093288
GrpLevelPara = 1.427184 

BW Util details:
bwutil = 0.067942 
total_CMD = 1251490 
util_bw = 85029 
Wasted_Col = 291784 
Wasted_Row = 177616 
Idle = 697061 

BW Util Bottlenecks: 
RCDc_limit = 334015 
RCDWRc_limit = 15356 
WTRc_limit = 25988 
RTWc_limit = 57271 
CCDLc_limit = 33460 
rwq = 0 
CCDLc_limit_alone = 26660 
WTRc_limit_alone = 22921 
RTWc_limit_alone = 53538 

Commands details: 
total_CMD = 1251490 
n_nop = 1105901 
Read = 71109 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 35074 
n_pre = 35058 
n_ref = 0 
n_req = 74589 
total_req = 85029 

Dual Bus Interface Util: 
issued_total_row = 70132 
issued_total_col = 85029 
Row_Bus_Util =  0.056039 
CoL_Bus_Util = 0.067942 
Either_Row_CoL_Bus_Util = 0.116333 
Issued_on_Two_Bus_Simul_Util = 0.007648 
issued_two_Eff = 0.065747 
queue_avg = 0.909773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.909773
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251490 n_nop=1106487 n_act=35049 n_pre=35033 n_ref_event=0 n_req=73844 n_rd=70442 n_rd_L2_A=0 n_write=0 n_wr_bk=13605 bw_util=0.06716
n_activity=763223 dram_eff=0.1101
bk0: 4500a 1185818i bk1: 4466a 1186821i bk2: 4552a 1185551i bk3: 4540a 1184570i bk4: 4660a 1184860i bk5: 4704a 1182511i bk6: 4584a 1177311i bk7: 4516a 1181341i bk8: 4160a 1180073i bk9: 4148a 1182244i bk10: 4228a 1181140i bk11: 4172a 1182078i bk12: 4353a 1179292i bk13: 4307a 1179101i bk14: 4312a 1182966i bk15: 4240a 1183073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525364
Row_Buffer_Locality_read = 0.540217
Row_Buffer_Locality_write = 0.217813
Bank_Level_Parallism = 2.123700
Bank_Level_Parallism_Col = 1.726572
Bank_Level_Parallism_Ready = 1.314610
write_to_read_ratio_blp_rw_average = 0.095765
GrpLevelPara = 1.404680 

BW Util details:
bwutil = 0.067158 
total_CMD = 1251490 
util_bw = 84047 
Wasted_Col = 294197 
Wasted_Row = 176888 
Idle = 696358 

BW Util Bottlenecks: 
RCDc_limit = 335224 
RCDWRc_limit = 15901 
WTRc_limit = 26459 
RTWc_limit = 55142 
CCDLc_limit = 33896 
rwq = 0 
CCDLc_limit_alone = 27357 
WTRc_limit_alone = 23283 
RTWc_limit_alone = 51779 

Commands details: 
total_CMD = 1251490 
n_nop = 1106487 
Read = 70442 
Write = 0 
L2_Alloc = 0 
L2_WB = 13605 
n_act = 35049 
n_pre = 35033 
n_ref = 0 
n_req = 73844 
total_req = 84047 

Dual Bus Interface Util: 
issued_total_row = 70082 
issued_total_col = 84047 
Row_Bus_Util =  0.055999 
CoL_Bus_Util = 0.067158 
Either_Row_CoL_Bus_Util = 0.115864 
Issued_on_Two_Bus_Simul_Util = 0.007292 
issued_two_Eff = 0.062937 
queue_avg = 0.762948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218592, Miss = 38656, Miss_rate = 0.177, Pending_hits = 170, Reservation_fails = 383
L2_cache_bank[1]: Access = 213892, Miss = 38800, Miss_rate = 0.181, Pending_hits = 209, Reservation_fails = 2440
L2_cache_bank[2]: Access = 222046, Miss = 38856, Miss_rate = 0.175, Pending_hits = 246, Reservation_fails = 3980
L2_cache_bank[3]: Access = 213801, Miss = 38950, Miss_rate = 0.182, Pending_hits = 233, Reservation_fails = 2757
L2_cache_bank[4]: Access = 214687, Miss = 38891, Miss_rate = 0.181, Pending_hits = 202, Reservation_fails = 2527
L2_cache_bank[5]: Access = 227133, Miss = 38830, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 246
L2_cache_bank[6]: Access = 224700, Miss = 38658, Miss_rate = 0.172, Pending_hits = 226, Reservation_fails = 2163
L2_cache_bank[7]: Access = 214153, Miss = 38766, Miss_rate = 0.181, Pending_hits = 201, Reservation_fails = 1383
L2_cache_bank[8]: Access = 220310, Miss = 38881, Miss_rate = 0.176, Pending_hits = 227, Reservation_fails = 211
L2_cache_bank[9]: Access = 213102, Miss = 38753, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 1272
L2_cache_bank[10]: Access = 218607, Miss = 38741, Miss_rate = 0.177, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[11]: Access = 214626, Miss = 38968, Miss_rate = 0.182, Pending_hits = 203, Reservation_fails = 2848
L2_cache_bank[12]: Access = 226884, Miss = 38782, Miss_rate = 0.171, Pending_hits = 187, Reservation_fails = 702
L2_cache_bank[13]: Access = 214867, Miss = 38649, Miss_rate = 0.180, Pending_hits = 161, Reservation_fails = 1009
L2_cache_bank[14]: Access = 242079, Miss = 38872, Miss_rate = 0.161, Pending_hits = 208, Reservation_fails = 221
L2_cache_bank[15]: Access = 209328, Miss = 38874, Miss_rate = 0.186, Pending_hits = 152, Reservation_fails = 282
L2_cache_bank[16]: Access = 223000, Miss = 38762, Miss_rate = 0.174, Pending_hits = 285, Reservation_fails = 4197
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
L2_cache_bank[17]: Access = 226042, Miss = 38908, Miss_rate = 0.172, Pending_hits = 214, Reservation_fails = 1845
L2_cache_bank[18]: Access = 221203, Miss = 38906, Miss_rate = 0.176, Pending_hits = 250, Reservation_fails = 3367
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
L2_cache_bank[19]: Access = 238098, Miss = 39178, Miss_rate = 0.165, Pending_hits = 261, Reservation_fails = 1619
L2_cache_bank[20]: Access = 210169, Miss = 38773, Miss_rate = 0.184, Pending_hits = 206, Reservation_fails = 1979
L2_cache_bank[21]: Access = 231430, Miss = 39001, Miss_rate = 0.169, Pending_hits = 300, Reservation_fails = 5857
L2_cache_bank[22]: Access = 218825, Miss = 38816, Miss_rate = 0.177, Pending_hits = 204, Reservation_fails = 1631
L2_cache_bank[23]: Access = 212255, Miss = 38626, Miss_rate = 0.182, Pending_hits = 217, Reservation_fails = 1457
L2_cache_bank[24]: Access = 218074, Miss = 38739, Miss_rate = 0.178, Pending_hits = 219, Reservation_fails = 2484
L2_cache_bank[25]: Access = 214948, Miss = 39054, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 4135
L2_cache_bank[26]: Access = 217599, Miss = 38846, Miss_rate = 0.179, Pending_hits = 236, Reservation_fails = 2019
L2_cache_bank[27]: Access = 225087, Miss = 38955, Miss_rate = 0.173, Pending_hits = 240, Reservation_fails = 816
L2_cache_bank[28]: Access = 216339, Miss = 38895, Miss_rate = 0.180, Pending_hits = 175, Reservation_fails = 568
L2_cache_bank[29]: Access = 222905, Miss = 38806, Miss_rate = 0.174, Pending_hits = 186, Reservation_fails = 1214
L2_cache_bank[30]: Access = 211249, Miss = 38758, Miss_rate = 0.183, Pending_hits = 215, Reservation_fails = 1347
L2_cache_bank[31]: Access = 217169, Miss = 38810, Miss_rate = 0.179, Pending_hits = 270, Reservation_fails = 2781
L2_cache_bank[32]: Access = 215120, Miss = 38603, Miss_rate = 0.179, Pending_hits = 154, Reservation_fails = 214
L2_cache_bank[33]: Access = 221796, Miss = 38806, Miss_rate = 0.175, Pending_hits = 242, Reservation_fails = 3182
L2_cache_bank[34]: Access = 214363, Miss = 38657, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 3852
L2_cache_bank[35]: Access = 217338, Miss = 38702, Miss_rate = 0.178, Pending_hits = 249, Reservation_fails = 2524
L2_cache_bank[36]: Access = 214739, Miss = 38864, Miss_rate = 0.181, Pending_hits = 284, Reservation_fails = 736
L2_cache_bank[37]: Access = 213067, Miss = 38517, Miss_rate = 0.181, Pending_hits = 216, Reservation_fails = 2226
L2_cache_bank[38]: Access = 216644, Miss = 38726, Miss_rate = 0.179, Pending_hits = 189, Reservation_fails = 915
L2_cache_bank[39]: Access = 221769, Miss = 38800, Miss_rate = 0.175, Pending_hits = 252, Reservation_fails = 3057
L2_cache_bank[40]: Access = 229096, Miss = 38906, Miss_rate = 0.170, Pending_hits = 201, Reservation_fails = 725
L2_cache_bank[41]: Access = 219600, Miss = 38766, Miss_rate = 0.177, Pending_hits = 173, Reservation_fails = 868
L2_cache_bank[42]: Access = 214274, Miss = 38870, Miss_rate = 0.181, Pending_hits = 196, Reservation_fails = 1275
L2_cache_bank[43]: Access = 219595, Miss = 38826, Miss_rate = 0.177, Pending_hits = 259, Reservation_fails = 2051
L2_cache_bank[44]: Access = 215599, Miss = 38905, Miss_rate = 0.180, Pending_hits = 218, Reservation_fails = 2923
L2_cache_bank[45]: Access = 224522, Miss = 38848, Miss_rate = 0.173, Pending_hits = 172, Reservation_fails = 326
L2_cache_bank[46]: Access = 215394, Miss = 38805, Miss_rate = 0.180, Pending_hits = 204, Reservation_fails = 758
L2_cache_bank[47]: Access = 213942, Miss = 38521, Miss_rate = 0.180, Pending_hits = 183, Reservation_fails = 376
L2_total_cache_accesses = 10520057
L2_total_cache_misses = 1862882
L2_total_cache_miss_rate = 0.1771
L2_total_cache_pending_hits = 10346
L2_total_cache_reservation_fails = 85748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8432073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245964
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121494
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143177
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 84665
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10520057
icnt_total_pkts_simt_to_mem=10517817
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43734
	minimum = 5
	maximum = 58
Network latency average = 5.23251
	minimum = 5
	maximum = 58
Slowest packet = 17113176
Flit latency average = 5.23251
	minimum = 5
	maximum = 58
Slowest flit = 17113176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131647
	minimum = 0.115011 (at node 55)
	maximum = 0.158338 (at node 35)
Accepted packet rate average = 0.131647
	minimum = 0.115011 (at node 55)
	maximum = 0.158338 (at node 35)
Injected flit rate average = 0.131647
	minimum = 0.115011 (at node 55)
	maximum = 0.158338 (at node 35)
Accepted flit rate average= 0.131647
	minimum = 0.115011 (at node 55)
	maximum = 0.158338 (at node 35)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33769 (10 samples)
	minimum = 5 (10 samples)
	maximum = 61.8 (10 samples)
Network latency average = 5.2147 (10 samples)
	minimum = 5 (10 samples)
	maximum = 61.7 (10 samples)
Flit latency average = 5.2147 (10 samples)
	minimum = 5 (10 samples)
	maximum = 61.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.201673 (10 samples)
	minimum = 0.181375 (10 samples)
	maximum = 0.234654 (10 samples)
Accepted packet rate average = 0.201673 (10 samples)
	minimum = 0.181375 (10 samples)
	maximum = 0.234923 (10 samples)
Injected flit rate average = 0.201673 (10 samples)
	minimum = 0.181375 (10 samples)
	maximum = 0.234654 (10 samples)
Accepted flit rate average = 0.201673 (10 samples)
	minimum = 0.181375 (10 samples)
	maximum = 0.234923 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 21 hrs, 18 min, 51 sec (76731 sec)
gpgpu_simulation_rate = 2044 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9151
gpu_sim_insn = 7478645
gpu_ipc =     817.2490
gpu_tot_sim_cycle = 1775964
gpu_tot_sim_insn = 164338708
gpu_tot_ipc =      92.5349
gpu_tot_issued_cta = 12859
gpu_occupancy = 77.0512% 
gpu_tot_occupancy = 76.9828% 
max_total_param_size = 0
gpu_stall_dramfull = 16595
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.2557
partiton_level_parallism_total  =       5.9855
partiton_level_parallism_util =      13.8084
partiton_level_parallism_util_total  =       7.6399
L2_BW  =     470.6193 GB/Sec
L2_BW_total  =     229.8903 GB/Sec
gpu_total_sim_rate=2125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6611406
	L1I_total_cache_misses = 20796
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 315163, Miss = 50911, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 317029, Miss = 51488, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 320246, Miss = 52375, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 321342, Miss = 52195, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 327561, Miss = 52846, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 316568, Miss = 51296, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 318097, Miss = 51227, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 320518, Miss = 52273, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 317839, Miss = 51748, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 320187, Miss = 52449, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 318573, Miss = 52738, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318076, Miss = 52678, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 322588, Miss = 53076, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 323160, Miss = 53554, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 320252, Miss = 53002, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 317573, Miss = 51422, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 318162, Miss = 51931, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 320130, Miss = 52677, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 318911, Miss = 52582, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 319426, Miss = 51381, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 317937, Miss = 50499, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 318445, Miss = 50664, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 321802, Miss = 51305, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 318070, Miss = 50705, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 318958, Miss = 51922, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 319052, Miss = 51463, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 324852, Miss = 51206, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 321501, Miss = 51472, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 324124, Miss = 51561, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 317371, Miss = 51318, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 338169, Miss = 52671, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 338048, Miss = 53010, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 313695, Miss = 50580, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 320469, Miss = 52533, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 317936, Miss = 51178, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 334925, Miss = 51864, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 326770, Miss = 50844, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 318565, Miss = 50747, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 315774, Miss = 50550, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 327819, Miss = 51475, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12845683
	L1D_total_cache_misses = 2071416
	L1D_total_cache_miss_rate = 0.1613
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 448896
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10587347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 973004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 443776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6590610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12397075
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6611406

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2662, 3390, 3614, 3642, 3082, 4314, 2522, 3922, 2958, 3016, 3051, 2689, 3238, 3275, 3441, 3471, 2773, 3165, 2493, 2801, 2885, 2493, 3109, 3389, 2768, 2068, 2068, 2040, 3020, 1872, 2964, 2880, 2286, 2286, 2258, 2510, 2062, 2034, 2230, 2342, 1827, 1601, 2693, 1855, 1965, 1937, 1687, 1706, 1650, 1902, 1622, 1706, 1622, 1510, 1564, 1818, 1339, 1143, 1423, 1367, 1617, 1227, 1423, 1171, 
gpgpu_n_tot_thrd_icount = 405840960
gpgpu_n_tot_w_icount = 12682530
gpgpu_n_stall_shd_mem = 407002468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10180561
gpgpu_n_mem_write_global = 448608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33816280
gpgpu_n_store_insn = 3588804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14364672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386500775	W0_Idle:14153061	W0_Scoreboard:21527734	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118820	W28:90475	W29:79025	W30:61520	W31:32520	W32:3030095
single_issue_nums: WS0:3157625	WS1:3174185	WS2:3160495	WS3:3190225	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14352208 {8:1794026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17944320 {40:448608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71761040 {40:1794026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3588864 {8:448608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2165 
max_icnt2mem_latency = 745 
maxmrqlatency = 1658 
max_icnt2sh_latency = 79 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:715384 	409954 	23233 	33428 	261678 	178626 	83056 	52118 	23131 	2904 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8909961 	1680152 	37928 	1285 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5840066 	4460383 	316484 	9620 	1349 	1152 	776 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9781814 	828151 	17052 	2226 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3474 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        36        44        27        21        18        46        40        17        46        25 
dram[1]:        64        64        64        64        64        64        40        45        26        39        28        23        31        21        54        60 
dram[2]:        64        64        64        64        61        56        34        22        17        17        39        39        40        40        26        36 
dram[3]:        64        64        64        64        60        60        36        44        23        25        28        22        24        15        29        29 
dram[4]:        64        64        64        64        64        64        38        35        22        18        21        19        21        26        51        54 
dram[5]:        64        64        64        64        64        64        38        35        21        25        38        25        15        17        28        26 
dram[6]:        64        64        64        64        55        49        24        29        21        21        24        26        44        36        41        34 
dram[7]:        64        64        64        64        64        64        32        28        20        31        19        18        25        22        35        25 
dram[8]:        64        64        64        64        64        64        44        33        23        24        18        23        29        24        47        41 
dram[9]:        64        64        64        64        64        64        31        40        22        20        39        36        24        15        26        38 
dram[10]:        64        64        64        64        61        57        20        23        19        16        42        19        44        39        28        32 
dram[11]:        64        64        64        64        64        60        25        29        25        16        29        26        37        17        23        27 
dram[12]:        64        64        64        64        64        64        35        41        20        22        27        18        28        29        34        22 
dram[13]:        64        64        64        64        64        64        39        29        24        38        21        26        45        23        44        41 
dram[14]:        64        64        64        64        61        61        18        21        25        27        24        27        40        40        28        17 
dram[15]:        64        64        64        64        64        60        41        39        37        39        20        21        30        22        25        33 
dram[16]:        64        64        64        64        64        64        44        45        29        22        21        34        24        27        36        55 
dram[17]:        64        64        64        64        64        64        52        36        20        35        23        27        32        32        38        18 
dram[18]:        64        64        64        64        52        48        28        37        20        36        21        41        36        40        45        40 
dram[19]:        64        64        64        64        62        60        32        35        24        22        26        23        15        24        46        21 
dram[20]:        64        64        64        64        64        64        32        29        33        24        22        50        31        21        51        23 
dram[21]:        64        64        64        64        64        64        32        37        24        34        36        20        23        21        37        54 
dram[22]:        64        64        64        64        50        54        28        32        23        24        34        30        42        36        34        33 
dram[23]:        64        64        64        64        56        64        32        22        22        25        31        30        17        23        45        50 
maximum service time to same row:
dram[0]:     16789     11458     17560     11999      9101     25648      6395     10557      8733     14184      9798      9637     31730     19026     12391     72518 
dram[1]:      8899     15570     21796      5730      8144     11727      7913      8279     11571     17867      9717      7196     10212      4649     16980     15905 
dram[2]:     15165     20513     25855     12778     12176     17780      6624      9351      9596      9425     19133     13745     12915     17064     13083      8129 
dram[3]:     11566     15249     13666     16152      9395     10693      9619      9167     13320     11802      8290      8530     10824      9840     11348     11411 
dram[4]:      9140     13820     11959      8859      8994      8139      6759      7638     12809     14492      8715     24264     13781     19248     17551     17836 
dram[5]:      6708     13175      8165      8085      7533     14764      7622      9009     11786     10841      6803     11946      9583     11316     11453     12857 
dram[6]:     12662     14907      7892     10651      8030      9168      7705      9832     10827      8190     11271      8306     13082     38694     13591      8679 
dram[7]:     13997     15486      9809      8695      9254     17545     10576      7339     52639     10005      7046      9847      6450      9191     14062     11112 
dram[8]:     10067     37922      6984      7422     14807     14647      8508      8703     10651     26909      8688      7212     22187      8823     15533     15241 
dram[9]:     16425     41636     11268     10786      8938     10499      6774      7073     13968     11974      8647     11284     12216      6491     13005     11311 
dram[10]:      7771     85584      8349     20079     11868     15784      5747      8431      8678      9669     14524     11771      8584     11461     11209     13127 
dram[11]:     10979     87524      8397     13298     16832      7992      7939     12295      8994     12729     12651      5920     54776     11646     13553     10706 
dram[12]:     15120     10716      7127     13223     12067      9117      6327      6189     18933      7355      9687      7819      7036     21945     15415     11626 
dram[13]:      9730     25008     11952      7442      7543      8326     10075     11767     14583     15322      7451      8129     16029     14563     21489     13469 
dram[14]:     15816     15332     10808     13898      9126     12576      9483     10385     11270     11265     11498      6711      8491      9067     10325      9935 
dram[15]:     16162     12268      5041      8215      6889     10491     10297      8886      8521     13272      8054      7435      9930     22949     13348     10736 
dram[16]:     33014      9872      8260      7987     10409     16876     11141      9753     10144     11568     10292     15413     30569     11696     13594     17208 
dram[17]:     16085     15859     12255      6464      8881      5845      6915     10421     12111     13165     14900     11508     12521      9429     33077      8813 
dram[18]:     44754     37498      8531      8986      7300      8737     10549      9189      6775     16100     11351     16932      6451     40574     12511     33878 
dram[19]:     13580     15214     27823      8511     13745      8845      9681     11503     12814     27384     13430     10090      7692     14535     17795     13913 
dram[20]:     35004      9590      7622     14194      6099     17427     12864     11753     51514     10100     12816     10301     19102     11002     17751      9510 
dram[21]:     11795     12469     23328     21364      8654     11001      8802      7081     17985     13001      9877      9047      8206     12866     15314     16851 
dram[22]:     35537     10480      8921     13781     12115     18199     10362     10913     16772      7405     12945     12929     38663      8725     13043     10038 
dram[23]:      8078     18736      8996     13798      8733     11293      7732      9705     13758     12741     10216      8862      7992      8723     32693     13933 
average row accesses per activate:
dram[0]:  2.265155  2.314629  2.246516  2.389558  2.412366  2.400000  2.237788  2.186679  2.011421  1.865596  1.966622  1.989319  2.089668  1.940406  2.064103  2.151989 
dram[1]:  2.332995  2.258218  2.288835  2.243867  2.347764  2.351685  2.130397  2.156025  2.145154  1.891753  1.973789  1.968366  2.126013  1.936013  2.175060  2.168675 
dram[2]:  2.130495  2.166590  2.240417  2.172352  2.283116  2.207334  2.087254  2.039864  1.979418  1.815789  1.961268  2.008543  2.143118  1.904918  1.997792  2.122865 
dram[3]:  2.195673  2.171268  2.165501  2.155095  2.190539  2.221455  2.100348  2.138864  2.066855  1.978369  1.980631  1.966843  2.135160  1.885832  2.021133  2.046258 
dram[4]:  2.190387  2.290020  2.417949  2.287791  2.435707  2.275894  2.191787  2.110084  2.055220  2.051852  1.984747  1.999099  2.182029  1.941944  2.132353  2.111787 
dram[5]:  2.328615  2.264878  2.171163  2.179487  2.249433  2.355996  2.238979  2.203004  2.010050  2.055115  2.077279  2.048780  1.941684  2.080961  2.080630  2.064427 
dram[6]:  2.314173  2.272055  2.191529  2.231170  2.280421  2.198581  2.136771  2.027027  1.962946  2.018055  1.933477  1.994592  2.079485  2.053000  2.160346  1.951326 
dram[7]:  2.237094  2.228339  2.137730  2.162528  2.137339  2.310215  2.210046  2.200913  2.065094  2.143829  2.021188  1.979055  2.113688  2.057958  2.064073  2.270284 
dram[8]:  2.330000  2.239130  2.279554  2.276636  2.420615  2.278216  2.409746  2.021694  2.008171  2.046125  2.034991  1.954787  2.129121  1.970947  2.109486  2.161645 
dram[9]:  2.170960  2.277537  2.144475  2.348148  2.303580  2.275000  2.167117  2.109233  2.138767  2.042593  2.012162  2.057351  2.053229  2.103000  2.165709  2.078161 
dram[10]:  2.312373  2.439410  2.228235  2.335752  2.220733  2.262398  2.024863  2.201650  2.002286  1.885359  2.021739  2.077243  2.169968  2.104270  2.040632  2.185687 
dram[11]:  2.298995  2.218735  2.167283  2.272553  2.195068  2.233165  2.071124  2.181777  2.069111  1.927695  1.990121  1.893753  1.999145  1.896179  2.098361  2.068727 
dram[12]:  2.396801  2.374744  2.182836  2.250117  2.359733  2.344617  2.172649  2.105740  1.918907  2.039152  1.987444  1.919864  2.104879  2.174278  2.086494  2.095660 
dram[13]:  2.271629  2.278697  2.219570  2.201750  2.279649  2.203202  2.295869  2.201000  2.091726  2.110953  1.988904  2.087158  2.026180  2.030524  2.132479  2.064917 
dram[14]:  2.365619  2.150115  2.074236  2.220513  2.328491  2.282958  2.235487  2.228637  1.838199  1.893691  1.891995  1.983193  2.198605  2.006803  2.019317  2.003618 
dram[15]:  2.341351  2.241959  2.304224  2.301534  2.313468  2.354346  2.252696  2.178733  1.909012  1.859083  2.043139  1.919913  1.933389  2.015171  2.087558  1.969764 
dram[16]:  2.394628  2.146140  2.353987  2.430168  2.255931  2.229516  2.261342  2.231416  1.975011  1.979046  1.983460  1.995067  2.003859  2.034422  2.157484  2.153921 
dram[17]:  2.208098  2.182876  2.296967  2.286064  2.332696  2.191235  2.154326  2.280154  1.926969  1.920087  1.983378  1.998658  2.011125  2.053983  2.143265  1.987925 
dram[18]:  2.150069  2.187500  2.407313  2.259384  2.088421  2.182062  2.199180  2.018542  1.937500  2.043376  1.990642  2.011664  1.936959  2.150918  2.006655  2.020064 
dram[19]:  2.194245  2.216100  2.344279  2.392060  2.220733  2.206667  2.223239  2.244752  1.993657  1.954847  2.091933  2.059259  1.837631  2.061089  2.070377  2.064965 
dram[20]:  2.216008  2.249025  2.419602  2.273827  2.331002  2.300741  2.326014  2.104432  2.073571  2.000000  2.053407  1.921202  2.140936  2.104693  2.175650  2.034168 
dram[21]:  2.184974  2.264563  2.334802  2.237089  2.318635  2.383693  2.280883  2.210551  1.958129  2.055556  1.949378  1.964789  2.076583  2.136055  2.128759  2.143550 
dram[22]:  2.197467  2.147806  2.234637  2.379533  2.407767  2.216264  2.170367  2.249764  1.876166  1.951706  2.057745  1.973822  2.056283  2.120721  2.005347  2.060056 
dram[23]:  2.201510  2.197813  2.251309  2.214655  2.298063  2.253779  2.109708  2.214750  1.949490  2.015165  2.005391  1.952571  2.032344  1.957272  2.125353  1.979400 
average row locality = 1783631/836960 = 2.131083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4447      4464      4508      4576      4732      4656      4597      4565      4168      4178      4180      4232      4357      4356      4311      4341 
dram[1]:      4452      4560      4540      4501      4716      4732      4620      4540      4164      4164      4208      4240      4484      4480      4332      4304 
dram[2]:      4492      4524      4557      4640      4684      4669      4617      4552      4184      4176      4216      4232      4464      4413      4325      4284 
dram[3]:      4504      4480      4484      4592      4732      4628      4580      4564      4152      4152      4160      4216      4366      4353      4300      4313 
dram[4]:      4524      4476      4540      4546      4708      4688      4597      4539      4189      4193      4184      4200      4471      4378      4300      4317 
dram[5]:      4453      4483      4503      4576      4737      4760      4572      4576      4160      4160      4252      4296      4488      4444      4296      4293 
dram[6]:      4504      4456      4576      4536      4756      4736      4524      4544      4160      4128      4236      4196      4449      4453      4305      4296 
dram[7]:      4512      4492      4580      4600      4752      4712      4584      4564      4144      4172      4152      4205      4408      4377      4312      4284 
dram[8]:      4497      4476      4532      4581      4732      4692      4589      4581      4184      4197      4185      4168      4415      4441      4280      4320 
dram[9]:      4476      4556      4556      4572      4732      4773      4561      4600      4168      4172      4232      4288      4468      4461      4321      4320 
dram[10]:      4417      4472      4556      4631      4745      4783      4556      4548      4144      4152      4224      4256      4471      4447      4320      4320 
dram[11]:      4428      4445      4520      4557      4756      4668      4604      4516      4161      4160      4192      4216      4435      4332      4288      4292 
dram[12]:      4485      4484      4512      4625      4725      4758      4538      4609      4185      4188      4193      4264      4376      4429      4313      4297 
dram[13]:      4528      4516      4488      4592      4720      4732      4536      4576      4184      4212      4241      4264      4482      4483      4295      4292 
dram[14]:      4500      4492      4568      4578      4744      4744      4532      4564      4168      4146      4228      4244      4487      4481      4300      4249 
dram[15]:      4428      4504      4652      4609      4712      4712      4556      4556      4148      4144      4212      4200      4381      4413      4329      4248 
dram[16]:      4478      4504      4476      4596      4725      4708      4540      4524      4186      4203      4197      4212      4433      4375      4244      4264 
dram[17]:      4521      4521      4524      4508      4672      4728      4576      4495      4144      4160      4184      4232      4460      4478      4308      4260 
dram[18]:      4516      4464      4560      4524      4736      4680      4572      4528      4168      4108      4232      4244      4461      4449      4323      4248 
dram[19]:      4428      4468      4537      4624      4744      4740      4592      4460      4160      4176      4220      4208      4328      4416      4305      4264 
dram[20]:      4445      4460      4560      4528      4768      4740      4603      4533      4187      4200      4221      4181      4385      4424      4321      4276 
dram[21]:      4444      4500      4584      4580      4680      4744      4592      4517      4157      4168      4304      4228      4456      4473      4329      4240 
dram[22]:      4516      4488      4608      4601      4736      4736      4536      4508      4184      4168      4252      4284      4473      4471      4304      4244 
dram[23]:      4500      4466      4552      4540      4660      4704      4584      4516      4160      4148      4228      4172      4353      4307      4312      4240 
total dram reads = 1700901
bank skew: 4783/4108 = 1.16
chip skew: 71256/70442 = 1.01
number of total write accesses:
dram[0]:       149       156       167       184       223       204       259       261       235       236       239       238       234       235       197       204 
dram[1]:       151       180       175       164       219       223       265       255       240       240       235       240       240       240       203       196 
dram[2]:       161       171       177       200       211       207       263       258       240       240       240       235       238       235       200       191 
dram[3]:       164       160       161       188       223       197       255       257       238       238       237       233       231       239       195       199 
dram[4]:       170       159       175       176       217       212       260       253       240       239       240       240       240       238       195       198 
dram[5]:       153       160       165       184       223       230       253       264       240       240       237       240       240       234       194       193 
dram[6]:       166       154       184       174       229       224       241       256       237       231       240       230       234       234       195       194 
dram[7]:       168       163       185       190       228       218       256       256       234       240       236       236       240       239       198       193 
dram[8]:       163       159       173       184       223       213       257       265       240       239       235       242       235       240       190       200 
dram[9]:       159       179       179       183       223       232       250       266       240       240       235       232       238       235       201       200 
dram[10]:       143       158       179       197       225       235       249       256       235       239       240       235       240       235       200       200 
dram[11]:       147       150       170       179       229       207       259       249       240       239       240       240       239       234       192       193 
dram[12]:       160       161       168       197       221       229       244       270       240       239       239       240       240       237       198       194 
dram[13]:       172       169       162       188       220       223       244       264       240       240       240       238       239       240       196       193 
dram[14]:       165       163       182       185       225       226       243       261       240       236       239       240       240       239       195       181 
dram[15]:       147       166       203       192       218       218       249       259       237       236       240       235       234       236       201       182 
dram[16]:       158       166       159       189       220       217       245       249       240       236       240       237       240       235       181       186 
dram[17]:       169       170       171       167       208       222       254       250       236       237       231       235       240       240       195       185 
dram[18]:       169       156       180       171       224       210       253       262       234       226       235       240       240       240       200       182 
dram[19]:       147       157       175       196       226       225       268       245       240       240       240       240       233       240       196       186 
dram[20]:       151       155       180       172       232       225       270       263       238       240       239       232       233       240       200       189 
dram[21]:       151       165       186       185       210       226       264       260       239       235       240       236       235       237       201       180 
dram[22]:       169       162       192       189       224       224       254       257       240       237       238       240       240       237       196       181 
dram[23]:       165       156       178       175       205       216       262       259       240       237       236       233       234       228       198       180 
total dram writes = 82730
bank skew: 270/143 = 1.89
chip skew: 3492/3398 = 1.03
average mf latency per bank:
dram[0]:       1366      1410      1147      1193      1038      1029       872       903       817       726       720       687       660       659      1192      1088
dram[1]:       1579      1459      1266      1185       992       944       838       882       827       753       713       688       633       637      1121      1166
dram[2]:       1368      1495      1148      1170       930      1123       905       900       836       831       725       746       634       657      1142      1121
dram[3]:       1469      1466      1324      1118       997      1037       810       878       746       750       659       690       629       662      1371      1080
dram[4]:       1368      1353      1275      1252       969       984       921       842       767       754       724       727       631       638      1243      1162
dram[5]:       1682      1366      1187      1191       914      1003       918       877       733       724       691       694       621       633      1089      1199
dram[6]:       1380      1547      1309      1179      1066       995       838       824       852       746       655       678       633       628      1343      1134
dram[7]:       1453      1425      1290      1245      1003       948      1012       822       774       734       673       660       606       626      1724      1055
dram[8]:       1561      1553      1154      1147      1011      1023       820       913       809       839       719       682       654       655      1326      1260
dram[9]:       1586      1400      1165      1368      1037       977       860       957       827       773       705       709       618       628      1163      1604
dram[10]:       1267      1514      1141      1358      1138       946       879       891       762       774       680       694       640       651      1099      1448
dram[11]:       1450      1461      1225      1187      1003      1028       881       843       768       749       731       660       631       587      1146      1156
dram[12]:       1306      1504      1222      1149      1016       989       865       881       766       803       673       730       663       648      1364      1169
dram[13]:       1428      1503      1246      1108      1013      1110       851       852       750       727       698       683       612       624      1223      1393
dram[14]:       1432      1393      1088      1194       969       961       839       863       774       819       683       714       638       630      1312      1410
dram[15]:       1347      1353      1139      1298       933      1005       896       865       792       793       685       699       649       644      1195      1143
dram[16]:       1462      1365      1161      1251       945      1016       874       831       806       813       693       653       623       647      1219      1442
dram[17]:       1419      1410      1180      1114      1007      1049       867       871       773       819       688       698       617       606      1186      1239
dram[18]:       1410      1444      1190      1117      1018      1049       877       791       765       806       692       678       614       658      1112      1178
dram[19]:       1380      1577      1157      1168       987      1063       946       852       833       768       700       721       635       617      1157      1213
dram[20]:       1640      1573      1192      1239      1044       969       897       857       780       792       736       712       667       637      1245      1158
dram[21]:       1313      1384      1121      1202      1083      1007       875       871       780       780       686       685       609       657      1241      1326
dram[22]:       1389      1539      1192      1404       971       960       896       835       772       704       696       674       631       621      1193      1263
dram[23]:       1310      1421      1233      1232      1140       989       862       873       754       776       674       674       613       596      1113      1142
maximum mf latency per bank:
dram[0]:        734       916       745       932      1247       869       705       785       866       911       613       878      1180       818       802       781
dram[1]:        857      1122       945       923      1278      1161      1066      1255      1167       977       949       859       898       905      1057       868
dram[2]:        752       791       727       804       809       745       861       807       837       625       749       836       975       811       715       668
dram[3]:        885       666       814       742       745       661       783       839       748       804       693       760      1501       913       811       648
dram[4]:        909       925      1054       931      1219      1235       925       969      1186      1062       782       900      1562      1240       929       848
dram[5]:        720       867      1135      1013      1147      1106      1014       916       933       935       992      1253       955       859       733      1221
dram[6]:        745       743       860      1000       954       820       907       857       779       925       638       620      1157       881       965       817
dram[7]:        845       605      1073      1166      1023      1118       815       887       740       655       598       593      1299      1272       791       662
dram[8]:       1091      1114      1050      1032      1640      1033      1130       719      1216      1000       987       720      1200      1232      1078       729
dram[9]:       1074       870      1069      1130      1439      1121      1174      1043      1056      1191      1197      1240      1053       863      1105       827
dram[10]:        972      1274      1243      1321      1249      1055      1230      1478       853      1186      1005      1049      1027      1181      1013      1059
dram[11]:        900       900       925       812       841       978       883       755       764       715       800       930      1183       725       888       669
dram[12]:       1214      1155       800      1262      1127      1826       967      1437      1337      1531       970      1425      1161      1439       978      1176
dram[13]:        929       937       857      1272       926      1127      1073       905       998       952       946      1155       999       987      1006      1011
dram[14]:        809       872       730      1428       838       896       802       763       833       869       692      1145       916       828       687       976
dram[15]:        822       792      1273      1433      1346      1472      1126       926      1155       890       838       717       951       946      1083      1028
dram[16]:        973      1021       939      2030       950      1429      1054      1090      1036      1273       907       969      1067      2165      1015      1092
dram[17]:        809       808       949       992      1130       837       990       879      1078       825       785       734      1131       884       880       752
dram[18]:        805       663      1019       911       918       699      1241       933       701       685       863       616       805       828       885       744
dram[19]:        687       825      1148      1837      1051      1000      1129      1116       934       908      1011       953      1158      1236       895       954
dram[20]:       1025       945      1664       925      1461      1214      1288      1066      1175      1111      1105       812      1415      1719       933       949
dram[21]:       1025       937       796      1007       929      1334       881       883      1079      1162       949       892      1003      1111       900       998
dram[22]:       1004       749      1331      1054      1036       928       932      1059       787       744       938       867       737      1072       711       956
dram[23]:        730       630       871       870       757       734       970       702       848       815       772       666      1293       834       715       699

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113818 n_act=34463 n_pre=34447 n_ref_event=0 n_req=74089 n_rd=70668 n_rd_L2_A=0 n_write=0 n_wr_bk=13684 bw_util=0.06705
n_activity=761128 dram_eff=0.1108
bk0: 4447a 1195126i bk1: 4464a 1195641i bk2: 4508a 1193062i bk3: 4576a 1193111i bk4: 4732a 1190718i bk5: 4656a 1190972i bk6: 4597a 1188169i bk7: 4565a 1187300i bk8: 4168a 1188050i bk9: 4178a 1183867i bk10: 4180a 1187397i bk11: 4232a 1186945i bk12: 4357a 1186550i bk13: 4356a 1182716i bk14: 4311a 1190541i bk15: 4341a 1190831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534857
Row_Buffer_Locality_read = 0.548707
Row_Buffer_Locality_write = 0.248758
Bank_Level_Parallism = 2.115923
Bank_Level_Parallism_Col = 1.744108
Bank_Level_Parallism_Ready = 1.379351
write_to_read_ratio_blp_rw_average = 0.092472
GrpLevelPara = 1.401024 

BW Util details:
bwutil = 0.067054 
total_CMD = 1257972 
util_bw = 84352 
Wasted_Col = 291387 
Wasted_Row = 177516 
Idle = 704717 

BW Util Bottlenecks: 
RCDc_limit = 330127 
RCDWRc_limit = 15102 
WTRc_limit = 24776 
RTWc_limit = 52382 
CCDLc_limit = 33122 
rwq = 0 
CCDLc_limit_alone = 26840 
WTRc_limit_alone = 21760 
RTWc_limit_alone = 49116 

Commands details: 
total_CMD = 1257972 
n_nop = 1113818 
Read = 70668 
Write = 0 
L2_Alloc = 0 
L2_WB = 13684 
n_act = 34463 
n_pre = 34447 
n_ref = 0 
n_req = 74089 
total_req = 84352 

Dual Bus Interface Util: 
issued_total_row = 68910 
issued_total_col = 84352 
Row_Bus_Util =  0.054779 
CoL_Bus_Util = 0.067054 
Either_Row_CoL_Bus_Util = 0.114592 
Issued_on_Two_Bus_Simul_Util = 0.007240 
issued_two_Eff = 0.063182 
queue_avg = 0.877162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113084 n_act=34665 n_pre=34649 n_ref_event=0 n_req=74503 n_rd=71037 n_rd_L2_A=0 n_write=0 n_wr_bk=13864 bw_util=0.06749
n_activity=766597 dram_eff=0.1108
bk0: 4452a 1195871i bk1: 4560a 1191008i bk2: 4540a 1191902i bk3: 4501a 1190363i bk4: 4716a 1188700i bk5: 4732a 1186781i bk6: 4620a 1183928i bk7: 4540a 1185238i bk8: 4164a 1188973i bk9: 4164a 1183587i bk10: 4208a 1185791i bk11: 4240a 1184747i bk12: 4484a 1186829i bk13: 4480a 1180199i bk14: 4332a 1190382i bk15: 4304a 1191094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534717
Row_Buffer_Locality_read = 0.546166
Row_Buffer_Locality_write = 0.300058
Bank_Level_Parallism = 2.145209
Bank_Level_Parallism_Col = 1.798194
Bank_Level_Parallism_Ready = 1.441290
write_to_read_ratio_blp_rw_average = 0.088814
GrpLevelPara = 1.409965 

BW Util details:
bwutil = 0.067490 
total_CMD = 1257972 
util_bw = 84901 
Wasted_Col = 292028 
Wasted_Row = 180901 
Idle = 700142 

BW Util Bottlenecks: 
RCDc_limit = 332717 
RCDWRc_limit = 13740 
WTRc_limit = 24953 
RTWc_limit = 52130 
CCDLc_limit = 32696 
rwq = 0 
CCDLc_limit_alone = 26416 
WTRc_limit_alone = 21874 
RTWc_limit_alone = 48929 

Commands details: 
total_CMD = 1257972 
n_nop = 1113084 
Read = 71037 
Write = 0 
L2_Alloc = 0 
L2_WB = 13864 
n_act = 34665 
n_pre = 34649 
n_ref = 0 
n_req = 74503 
total_req = 84901 

Dual Bus Interface Util: 
issued_total_row = 69314 
issued_total_col = 84901 
Row_Bus_Util =  0.055100 
CoL_Bus_Util = 0.067490 
Either_Row_CoL_Bus_Util = 0.115176 
Issued_on_Two_Bus_Simul_Util = 0.007414 
issued_two_Eff = 0.064374 
queue_avg = 1.003704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1110833 n_act=35911 n_pre=35895 n_ref_event=0 n_req=74496 n_rd=71029 n_rd_L2_A=0 n_write=0 n_wr_bk=13868 bw_util=0.06749
n_activity=771001 dram_eff=0.1101
bk0: 4492a 1190334i bk1: 4524a 1189603i bk2: 4557a 1190269i bk3: 4640a 1185977i bk4: 4684a 1188948i bk5: 4669a 1186399i bk6: 4617a 1182982i bk7: 4552a 1182829i bk8: 4184a 1186675i bk9: 4176a 1182157i bk10: 4216a 1185286i bk11: 4232a 1187059i bk12: 4464a 1186664i bk13: 4413a 1182002i bk14: 4325a 1187658i bk15: 4284a 1192412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517947
Row_Buffer_Locality_read = 0.532768
Row_Buffer_Locality_write = 0.214306
Bank_Level_Parallism = 2.151616
Bank_Level_Parallism_Col = 1.753804
Bank_Level_Parallism_Ready = 1.364159
write_to_read_ratio_blp_rw_average = 0.093044
GrpLevelPara = 1.416438 

BW Util details:
bwutil = 0.067487 
total_CMD = 1257972 
util_bw = 84897 
Wasted_Col = 299753 
Wasted_Row = 179946 
Idle = 693376 

BW Util Bottlenecks: 
RCDc_limit = 343387 
RCDWRc_limit = 15670 
WTRc_limit = 25689 
RTWc_limit = 57844 
CCDLc_limit = 33109 
rwq = 0 
CCDLc_limit_alone = 26802 
WTRc_limit_alone = 22862 
RTWc_limit_alone = 54364 

Commands details: 
total_CMD = 1257972 
n_nop = 1110833 
Read = 71029 
Write = 0 
L2_Alloc = 0 
L2_WB = 13868 
n_act = 35911 
n_pre = 35895 
n_ref = 0 
n_req = 74496 
total_req = 84897 

Dual Bus Interface Util: 
issued_total_row = 71806 
issued_total_col = 84897 
Row_Bus_Util =  0.057081 
CoL_Bus_Util = 0.067487 
Either_Row_CoL_Bus_Util = 0.116965 
Issued_on_Two_Bus_Simul_Util = 0.007603 
issued_two_Eff = 0.065000 
queue_avg = 0.828600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.8286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112015 n_act=35458 n_pre=35442 n_ref_event=0 n_req=73991 n_rd=70576 n_rd_L2_A=0 n_write=0 n_wr_bk=13657 bw_util=0.06696
n_activity=769985 dram_eff=0.1094
bk0: 4504a 1191359i bk1: 4480a 1191839i bk2: 4484a 1191430i bk3: 4592a 1188356i bk4: 4732a 1185141i bk5: 4628a 1189001i bk6: 4580a 1183705i bk7: 4564a 1184929i bk8: 4152a 1189741i bk9: 4152a 1187805i bk10: 4160a 1188303i bk11: 4216a 1185710i bk12: 4366a 1187722i bk13: 4353a 1183528i bk14: 4300a 1189217i bk15: 4313a 1190013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520780
Row_Buffer_Locality_read = 0.534856
Row_Buffer_Locality_write = 0.229868
Bank_Level_Parallism = 2.115285
Bank_Level_Parallism_Col = 1.729986
Bank_Level_Parallism_Ready = 1.333183
write_to_read_ratio_blp_rw_average = 0.095463
GrpLevelPara = 1.405080 

BW Util details:
bwutil = 0.066959 
total_CMD = 1257972 
util_bw = 84233 
Wasted_Col = 299283 
Wasted_Row = 180826 
Idle = 693630 

BW Util Bottlenecks: 
RCDc_limit = 340253 
RCDWRc_limit = 15685 
WTRc_limit = 25633 
RTWc_limit = 57434 
CCDLc_limit = 33606 
rwq = 0 
CCDLc_limit_alone = 27097 
WTRc_limit_alone = 22654 
RTWc_limit_alone = 53904 

Commands details: 
total_CMD = 1257972 
n_nop = 1112015 
Read = 70576 
Write = 0 
L2_Alloc = 0 
L2_WB = 13657 
n_act = 35458 
n_pre = 35442 
n_ref = 0 
n_req = 73991 
total_req = 84233 

Dual Bus Interface Util: 
issued_total_row = 70900 
issued_total_col = 84233 
Row_Bus_Util =  0.056361 
CoL_Bus_Util = 0.066959 
Either_Row_CoL_Bus_Util = 0.116026 
Issued_on_Two_Bus_Simul_Util = 0.007294 
issued_two_Eff = 0.062868 
queue_avg = 0.806687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1114030 n_act=34390 n_pre=34374 n_ref_event=0 n_req=74302 n_rd=70850 n_rd_L2_A=0 n_write=0 n_wr_bk=13802 bw_util=0.06729
n_activity=755572 dram_eff=0.112
bk0: 4524a 1189293i bk1: 4476a 1193639i bk2: 4540a 1193406i bk3: 4546a 1190515i bk4: 4708a 1189636i bk5: 4688a 1187571i bk6: 4597a 1183904i bk7: 4539a 1183738i bk8: 4189a 1186210i bk9: 4193a 1186304i bk10: 4184a 1185957i bk11: 4200a 1186681i bk12: 4471a 1186757i bk13: 4378a 1181683i bk14: 4300a 1190854i bk15: 4317a 1189028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537159
Row_Buffer_Locality_read = 0.550219
Row_Buffer_Locality_write = 0.269119
Bank_Level_Parallism = 2.179805
Bank_Level_Parallism_Col = 1.824325
Bank_Level_Parallism_Ready = 1.450692
write_to_read_ratio_blp_rw_average = 0.092859
GrpLevelPara = 1.420726 

BW Util details:
bwutil = 0.067292 
total_CMD = 1257972 
util_bw = 84652 
Wasted_Col = 287771 
Wasted_Row = 176561 
Idle = 708988 

BW Util Bottlenecks: 
RCDc_limit = 328696 
RCDWRc_limit = 14020 
WTRc_limit = 24825 
RTWc_limit = 58383 
CCDLc_limit = 33356 
rwq = 0 
CCDLc_limit_alone = 26518 
WTRc_limit_alone = 21837 
RTWc_limit_alone = 54533 

Commands details: 
total_CMD = 1257972 
n_nop = 1114030 
Read = 70850 
Write = 0 
L2_Alloc = 0 
L2_WB = 13802 
n_act = 34390 
n_pre = 34374 
n_ref = 0 
n_req = 74302 
total_req = 84652 

Dual Bus Interface Util: 
issued_total_row = 68764 
issued_total_col = 84652 
Row_Bus_Util =  0.054663 
CoL_Bus_Util = 0.067292 
Either_Row_CoL_Bus_Util = 0.114424 
Issued_on_Two_Bus_Simul_Util = 0.007531 
issued_two_Eff = 0.065818 
queue_avg = 1.080946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112892 n_act=34756 n_pre=34740 n_ref_event=0 n_req=74499 n_rd=71049 n_rd_L2_A=0 n_write=0 n_wr_bk=13800 bw_util=0.06745
n_activity=760043 dram_eff=0.1116
bk0: 4453a 1195741i bk1: 4483a 1193052i bk2: 4503a 1189953i bk3: 4576a 1187860i bk4: 4737a 1185847i bk5: 4760a 1189883i bk6: 4572a 1187537i bk7: 4576a 1185672i bk8: 4160a 1186607i bk9: 4160a 1188280i bk10: 4252a 1187504i bk11: 4296a 1186075i bk12: 4488a 1180813i bk13: 4444a 1187205i bk14: 4296a 1189995i bk15: 4293a 1190055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533470
Row_Buffer_Locality_read = 0.547495
Row_Buffer_Locality_write = 0.244638
Bank_Level_Parallism = 2.143885
Bank_Level_Parallism_Col = 1.767048
Bank_Level_Parallism_Ready = 1.372638
write_to_read_ratio_blp_rw_average = 0.093921
GrpLevelPara = 1.411074 

BW Util details:
bwutil = 0.067449 
total_CMD = 1257972 
util_bw = 84849 
Wasted_Col = 292048 
Wasted_Row = 178157 
Idle = 702918 

BW Util Bottlenecks: 
RCDc_limit = 331909 
RCDWRc_limit = 15323 
WTRc_limit = 25760 
RTWc_limit = 57295 
CCDLc_limit = 34020 
rwq = 0 
CCDLc_limit_alone = 27471 
WTRc_limit_alone = 22795 
RTWc_limit_alone = 53711 

Commands details: 
total_CMD = 1257972 
n_nop = 1112892 
Read = 71049 
Write = 0 
L2_Alloc = 0 
L2_WB = 13800 
n_act = 34756 
n_pre = 34740 
n_ref = 0 
n_req = 74499 
total_req = 84849 

Dual Bus Interface Util: 
issued_total_row = 69496 
issued_total_col = 84849 
Row_Bus_Util =  0.055244 
CoL_Bus_Util = 0.067449 
Either_Row_CoL_Bus_Util = 0.115328 
Issued_on_Two_Bus_Simul_Util = 0.007365 
issued_two_Eff = 0.063861 
queue_avg = 0.908837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908837
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112527 n_act=35223 n_pre=35207 n_ref_event=0 n_req=74278 n_rd=70855 n_rd_L2_A=0 n_write=0 n_wr_bk=13692 bw_util=0.06721
n_activity=761913 dram_eff=0.111
bk0: 4504a 1193692i bk1: 4456a 1193888i bk2: 4576a 1186833i bk3: 4536a 1189967i bk4: 4756a 1185654i bk5: 4736a 1184402i bk6: 4524a 1186368i bk7: 4544a 1181618i bk8: 4160a 1186181i bk9: 4128a 1188262i bk10: 4236a 1184322i bk11: 4196a 1188336i bk12: 4449a 1184615i bk13: 4453a 1185826i bk14: 4305a 1191066i bk15: 4296a 1185771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525795
Row_Buffer_Locality_read = 0.540301
Row_Buffer_Locality_write = 0.225533
Bank_Level_Parallism = 2.163559
Bank_Level_Parallism_Col = 1.785954
Bank_Level_Parallism_Ready = 1.380238
write_to_read_ratio_blp_rw_average = 0.091464
GrpLevelPara = 1.426162 

BW Util details:
bwutil = 0.067209 
total_CMD = 1257972 
util_bw = 84547 
Wasted_Col = 292997 
Wasted_Row = 179422 
Idle = 701006 

BW Util Bottlenecks: 
RCDc_limit = 336060 
RCDWRc_limit = 15013 
WTRc_limit = 24424 
RTWc_limit = 59247 
CCDLc_limit = 33342 
rwq = 0 
CCDLc_limit_alone = 26660 
WTRc_limit_alone = 21553 
RTWc_limit_alone = 55436 

Commands details: 
total_CMD = 1257972 
n_nop = 1112527 
Read = 70855 
Write = 0 
L2_Alloc = 0 
L2_WB = 13692 
n_act = 35223 
n_pre = 35207 
n_ref = 0 
n_req = 74278 
total_req = 84547 

Dual Bus Interface Util: 
issued_total_row = 70430 
issued_total_col = 84547 
Row_Bus_Util =  0.055987 
CoL_Bus_Util = 0.067209 
Either_Row_CoL_Bus_Util = 0.115619 
Issued_on_Two_Bus_Simul_Util = 0.007577 
issued_two_Eff = 0.065537 
queue_avg = 0.898252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113743 n_act=34661 n_pre=34645 n_ref_event=0 n_req=74330 n_rd=70850 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.06739
n_activity=763907 dram_eff=0.111
bk0: 4512a 1191466i bk1: 4492a 1192496i bk2: 4580a 1186753i bk3: 4600a 1186465i bk4: 4752a 1180651i bk5: 4712a 1189292i bk6: 4584a 1186435i bk7: 4564a 1186298i bk8: 4144a 1188660i bk9: 4172a 1191247i bk10: 4152a 1188648i bk11: 4205a 1186574i bk12: 4408a 1186805i bk13: 4377a 1186176i bk14: 4312a 1189622i bk15: 4284a 1194767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533688
Row_Buffer_Locality_read = 0.548723
Row_Buffer_Locality_write = 0.227586
Bank_Level_Parallism = 2.151016
Bank_Level_Parallism_Col = 1.785709
Bank_Level_Parallism_Ready = 1.372408
write_to_read_ratio_blp_rw_average = 0.096400
GrpLevelPara = 1.419205 

BW Util details:
bwutil = 0.067386 
total_CMD = 1257972 
util_bw = 84770 
Wasted_Col = 289841 
Wasted_Row = 178396 
Idle = 704965 

BW Util Bottlenecks: 
RCDc_limit = 328290 
RCDWRc_limit = 15399 
WTRc_limit = 26380 
RTWc_limit = 58855 
CCDLc_limit = 34006 
rwq = 0 
CCDLc_limit_alone = 27189 
WTRc_limit_alone = 23209 
RTWc_limit_alone = 55209 

Commands details: 
total_CMD = 1257972 
n_nop = 1113743 
Read = 70850 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 34661 
n_pre = 34645 
n_ref = 0 
n_req = 74330 
total_req = 84770 

Dual Bus Interface Util: 
issued_total_row = 69306 
issued_total_col = 84770 
Row_Bus_Util =  0.055093 
CoL_Bus_Util = 0.067386 
Either_Row_CoL_Bus_Util = 0.114652 
Issued_on_Two_Bus_Simul_Util = 0.007828 
issued_two_Eff = 0.068273 
queue_avg = 0.899832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899832
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113898 n_act=34403 n_pre=34387 n_ref_event=0 n_req=74328 n_rd=70870 n_rd_L2_A=0 n_write=0 n_wr_bk=13826 bw_util=0.06733
n_activity=757503 dram_eff=0.1118
bk0: 4497a 1193724i bk1: 4476a 1192053i bk2: 4532a 1192370i bk3: 4581a 1190986i bk4: 4732a 1188983i bk5: 4692a 1187470i bk6: 4589a 1191574i bk7: 4581a 1180813i bk8: 4184a 1186339i bk9: 4197a 1185911i bk10: 4185a 1188684i bk11: 4168a 1186828i bk12: 4415a 1186366i bk13: 4441a 1181503i bk14: 4280a 1190676i bk15: 4320a 1191798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537146
Row_Buffer_Locality_read = 0.551079
Row_Buffer_Locality_write = 0.251591
Bank_Level_Parallism = 2.157341
Bank_Level_Parallism_Col = 1.793977
Bank_Level_Parallism_Ready = 1.408142
write_to_read_ratio_blp_rw_average = 0.094704
GrpLevelPara = 1.416537 

BW Util details:
bwutil = 0.067327 
total_CMD = 1257972 
util_bw = 84696 
Wasted_Col = 288717 
Wasted_Row = 176246 
Idle = 708313 

BW Util Bottlenecks: 
RCDc_limit = 328008 
RCDWRc_limit = 14703 
WTRc_limit = 25639 
RTWc_limit = 56820 
CCDLc_limit = 33210 
rwq = 0 
CCDLc_limit_alone = 26474 
WTRc_limit_alone = 22547 
RTWc_limit_alone = 53176 

Commands details: 
total_CMD = 1257972 
n_nop = 1113898 
Read = 70870 
Write = 0 
L2_Alloc = 0 
L2_WB = 13826 
n_act = 34403 
n_pre = 34387 
n_ref = 0 
n_req = 74328 
total_req = 84696 

Dual Bus Interface Util: 
issued_total_row = 68790 
issued_total_col = 84696 
Row_Bus_Util =  0.054683 
CoL_Bus_Util = 0.067327 
Either_Row_CoL_Bus_Util = 0.114529 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.065328 
queue_avg = 0.977276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.977276
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112924 n_act=34751 n_pre=34735 n_ref_event=0 n_req=74748 n_rd=71256 n_rd_L2_A=0 n_write=0 n_wr_bk=13965 bw_util=0.06774
n_activity=763627 dram_eff=0.1116
bk0: 4476a 1191008i bk1: 4556a 1189918i bk2: 4556a 1186967i bk3: 4572a 1190550i bk4: 4732a 1186609i bk5: 4773a 1186111i bk6: 4561a 1187001i bk7: 4600a 1182618i bk8: 4168a 1188862i bk9: 4172a 1186724i bk10: 4232a 1185505i bk11: 4288a 1185411i bk12: 4468a 1184388i bk13: 4461a 1186846i bk14: 4321a 1191061i bk15: 4320a 1188715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535091
Row_Buffer_Locality_read = 0.547421
Row_Buffer_Locality_write = 0.283505
Bank_Level_Parallism = 2.170076
Bank_Level_Parallism_Col = 1.811541
Bank_Level_Parallism_Ready = 1.448305
write_to_read_ratio_blp_rw_average = 0.089185
GrpLevelPara = 1.416069 

BW Util details:
bwutil = 0.067745 
total_CMD = 1257972 
util_bw = 85221 
Wasted_Col = 290862 
Wasted_Row = 178739 
Idle = 703150 

BW Util Bottlenecks: 
RCDc_limit = 332365 
RCDWRc_limit = 13548 
WTRc_limit = 24917 
RTWc_limit = 54348 
CCDLc_limit = 33347 
rwq = 0 
CCDLc_limit_alone = 26800 
WTRc_limit_alone = 21997 
RTWc_limit_alone = 50721 

Commands details: 
total_CMD = 1257972 
n_nop = 1112924 
Read = 71256 
Write = 0 
L2_Alloc = 0 
L2_WB = 13965 
n_act = 34751 
n_pre = 34735 
n_ref = 0 
n_req = 74748 
total_req = 85221 

Dual Bus Interface Util: 
issued_total_row = 69486 
issued_total_col = 85221 
Row_Bus_Util =  0.055237 
CoL_Bus_Util = 0.067745 
Either_Row_CoL_Bus_Util = 0.115303 
Issued_on_Two_Bus_Simul_Util = 0.007678 
issued_two_Eff = 0.066592 
queue_avg = 1.063444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06344
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113540 n_act=34638 n_pre=34622 n_ref_event=0 n_req=74508 n_rd=71042 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.06748
n_activity=761443 dram_eff=0.1115
bk0: 4417a 1195810i bk1: 4472a 1196729i bk2: 4556a 1188464i bk3: 4631a 1189499i bk4: 4745a 1184736i bk5: 4783a 1184725i bk6: 4556a 1181204i bk7: 4548a 1185926i bk8: 4144a 1187709i bk9: 4152a 1183746i bk10: 4224a 1186428i bk11: 4256a 1187535i bk12: 4471a 1186226i bk13: 4447a 1186823i bk14: 4320a 1187509i bk15: 4320a 1192246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535110
Row_Buffer_Locality_read = 0.548563
Row_Buffer_Locality_write = 0.259377
Bank_Level_Parallism = 2.169195
Bank_Level_Parallism_Col = 1.802545
Bank_Level_Parallism_Ready = 1.435920
write_to_read_ratio_blp_rw_average = 0.089089
GrpLevelPara = 1.420342 

BW Util details:
bwutil = 0.067485 
total_CMD = 1257972 
util_bw = 84894 
Wasted_Col = 289076 
Wasted_Row = 177730 
Idle = 706272 

BW Util Bottlenecks: 
RCDc_limit = 330239 
RCDWRc_limit = 14284 
WTRc_limit = 24216 
RTWc_limit = 54625 
CCDLc_limit = 32645 
rwq = 0 
CCDLc_limit_alone = 26434 
WTRc_limit_alone = 21341 
RTWc_limit_alone = 51289 

Commands details: 
total_CMD = 1257972 
n_nop = 1113540 
Read = 71042 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 34638 
n_pre = 34622 
n_ref = 0 
n_req = 74508 
total_req = 84894 

Dual Bus Interface Util: 
issued_total_row = 69260 
issued_total_col = 84894 
Row_Bus_Util =  0.055057 
CoL_Bus_Util = 0.067485 
Either_Row_CoL_Bus_Util = 0.114813 
Issued_on_Two_Bus_Simul_Util = 0.007728 
issued_two_Eff = 0.067312 
queue_avg = 1.028944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02894
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112592 n_act=35333 n_pre=35317 n_ref_event=0 n_req=73977 n_rd=70570 n_rd_L2_A=0 n_write=0 n_wr_bk=13628 bw_util=0.06693
n_activity=768430 dram_eff=0.1096
bk0: 4428a 1195940i bk1: 4445a 1193360i bk2: 4520a 1188615i bk3: 4557a 1191394i bk4: 4756a 1184058i bk5: 4668a 1188107i bk6: 4604a 1182574i bk7: 4516a 1187308i bk8: 4161a 1190379i bk9: 4160a 1185677i bk10: 4192a 1186895i bk11: 4216a 1183633i bk12: 4435a 1183090i bk13: 4332a 1182912i bk14: 4288a 1190777i bk15: 4292a 1189843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522379
Row_Buffer_Locality_read = 0.535936
Row_Buffer_Locality_write = 0.241561
Bank_Level_Parallism = 2.126191
Bank_Level_Parallism_Col = 1.750284
Bank_Level_Parallism_Ready = 1.351778
write_to_read_ratio_blp_rw_average = 0.091597
GrpLevelPara = 1.406675 

BW Util details:
bwutil = 0.066932 
total_CMD = 1257972 
util_bw = 84198 
Wasted_Col = 297481 
Wasted_Row = 181284 
Idle = 695009 

BW Util Bottlenecks: 
RCDc_limit = 338748 
RCDWRc_limit = 14831 
WTRc_limit = 25414 
RTWc_limit = 56601 
CCDLc_limit = 33362 
rwq = 0 
CCDLc_limit_alone = 26776 
WTRc_limit_alone = 22289 
RTWc_limit_alone = 53140 

Commands details: 
total_CMD = 1257972 
n_nop = 1112592 
Read = 70570 
Write = 0 
L2_Alloc = 0 
L2_WB = 13628 
n_act = 35333 
n_pre = 35317 
n_ref = 0 
n_req = 73977 
total_req = 84198 

Dual Bus Interface Util: 
issued_total_row = 70650 
issued_total_col = 84198 
Row_Bus_Util =  0.056162 
CoL_Bus_Util = 0.066932 
Either_Row_CoL_Bus_Util = 0.115567 
Issued_on_Two_Bus_Simul_Util = 0.007526 
issued_two_Eff = 0.065126 
queue_avg = 0.835825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835825
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113542 n_act=34619 n_pre=34603 n_ref_event=0 n_req=74458 n_rd=70981 n_rd_L2_A=0 n_write=0 n_wr_bk=13902 bw_util=0.06748
n_activity=760927 dram_eff=0.1116
bk0: 4485a 1194957i bk1: 4484a 1195041i bk2: 4512a 1189434i bk3: 4625a 1188018i bk4: 4725a 1188035i bk5: 4758a 1186134i bk6: 4538a 1186688i bk7: 4609a 1181303i bk8: 4185a 1183180i bk9: 4188a 1185831i bk10: 4193a 1186135i bk11: 4264a 1181945i bk12: 4376a 1185837i bk13: 4429a 1188074i bk14: 4313a 1188607i bk15: 4297a 1189255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535053
Row_Buffer_Locality_read = 0.546470
Row_Buffer_Locality_write = 0.301984
Bank_Level_Parallism = 2.183923
Bank_Level_Parallism_Col = 1.827043
Bank_Level_Parallism_Ready = 1.475078
write_to_read_ratio_blp_rw_average = 0.086872
GrpLevelPara = 1.421326 

BW Util details:
bwutil = 0.067476 
total_CMD = 1257972 
util_bw = 84883 
Wasted_Col = 288680 
Wasted_Row = 177526 
Idle = 706883 

BW Util Bottlenecks: 
RCDc_limit = 331120 
RCDWRc_limit = 13386 
WTRc_limit = 24824 
RTWc_limit = 54353 
CCDLc_limit = 32584 
rwq = 0 
CCDLc_limit_alone = 25989 
WTRc_limit_alone = 21655 
RTWc_limit_alone = 50927 

Commands details: 
total_CMD = 1257972 
n_nop = 1113542 
Read = 70981 
Write = 0 
L2_Alloc = 0 
L2_WB = 13902 
n_act = 34619 
n_pre = 34603 
n_ref = 0 
n_req = 74458 
total_req = 84883 

Dual Bus Interface Util: 
issued_total_row = 69222 
issued_total_col = 84883 
Row_Bus_Util =  0.055027 
CoL_Bus_Util = 0.067476 
Either_Row_CoL_Bus_Util = 0.114812 
Issued_on_Two_Bus_Simul_Util = 0.007691 
issued_two_Eff = 0.066987 
queue_avg = 1.111320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11132
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113393 n_act=34656 n_pre=34640 n_ref_event=0 n_req=74609 n_rd=71141 n_rd_L2_A=0 n_write=0 n_wr_bk=13863 bw_util=0.06757
n_activity=759819 dram_eff=0.1119
bk0: 4528a 1190380i bk1: 4516a 1191586i bk2: 4488a 1191718i bk3: 4592a 1187916i bk4: 4720a 1186848i bk5: 4732a 1184269i bk6: 4536a 1190567i bk7: 4576a 1185791i bk8: 4184a 1188229i bk9: 4212a 1187745i bk10: 4241a 1185844i bk11: 4264a 1187252i bk12: 4482a 1184110i bk13: 4483a 1182976i bk14: 4295a 1191144i bk15: 4292a 1188652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535498
Row_Buffer_Locality_read = 0.548826
Row_Buffer_Locality_write = 0.262111
Bank_Level_Parallism = 2.177688
Bank_Level_Parallism_Col = 1.813591
Bank_Level_Parallism_Ready = 1.414416
write_to_read_ratio_blp_rw_average = 0.089323
GrpLevelPara = 1.427016 

BW Util details:
bwutil = 0.067572 
total_CMD = 1257972 
util_bw = 85004 
Wasted_Col = 287586 
Wasted_Row = 177137 
Idle = 708245 

BW Util Bottlenecks: 
RCDc_limit = 329894 
RCDWRc_limit = 14055 
WTRc_limit = 24029 
RTWc_limit = 57125 
CCDLc_limit = 33050 
rwq = 0 
CCDLc_limit_alone = 26351 
WTRc_limit_alone = 20959 
RTWc_limit_alone = 53496 

Commands details: 
total_CMD = 1257972 
n_nop = 1113393 
Read = 71141 
Write = 0 
L2_Alloc = 0 
L2_WB = 13863 
n_act = 34656 
n_pre = 34640 
n_ref = 0 
n_req = 74609 
total_req = 85004 

Dual Bus Interface Util: 
issued_total_row = 69296 
issued_total_col = 85004 
Row_Bus_Util =  0.055085 
CoL_Bus_Util = 0.067572 
Either_Row_CoL_Bus_Util = 0.114930 
Issued_on_Two_Bus_Simul_Util = 0.007728 
issued_two_Eff = 0.067237 
queue_avg = 1.009893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00989
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1111591 n_act=35457 n_pre=35441 n_ref_event=0 n_req=74485 n_rd=71025 n_rd_L2_A=0 n_write=0 n_wr_bk=13837 bw_util=0.06746
n_activity=768512 dram_eff=0.1104
bk0: 4500a 1194624i bk1: 4492a 1190358i bk2: 4568a 1187461i bk3: 4578a 1187445i bk4: 4744a 1187828i bk5: 4744a 1186963i bk6: 4532a 1188375i bk7: 4564a 1187191i bk8: 4168a 1182049i bk9: 4146a 1183865i bk10: 4228a 1185025i bk11: 4244a 1185682i bk12: 4487a 1188454i bk13: 4481a 1183056i bk14: 4300a 1190581i bk15: 4249a 1189467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523971
Row_Buffer_Locality_read = 0.538289
Row_Buffer_Locality_write = 0.230058
Bank_Level_Parallism = 2.143968
Bank_Level_Parallism_Col = 1.761225
Bank_Level_Parallism_Ready = 1.357639
write_to_read_ratio_blp_rw_average = 0.093291
GrpLevelPara = 1.418157 

BW Util details:
bwutil = 0.067459 
total_CMD = 1257972 
util_bw = 84862 
Wasted_Col = 296622 
Wasted_Row = 179911 
Idle = 696577 

BW Util Bottlenecks: 
RCDc_limit = 339210 
RCDWRc_limit = 15115 
WTRc_limit = 24449 
RTWc_limit = 58419 
CCDLc_limit = 33290 
rwq = 0 
CCDLc_limit_alone = 26701 
WTRc_limit_alone = 21620 
RTWc_limit_alone = 54659 

Commands details: 
total_CMD = 1257972 
n_nop = 1111591 
Read = 71025 
Write = 0 
L2_Alloc = 0 
L2_WB = 13837 
n_act = 35457 
n_pre = 35441 
n_ref = 0 
n_req = 74485 
total_req = 84862 

Dual Bus Interface Util: 
issued_total_row = 70898 
issued_total_col = 84862 
Row_Bus_Util =  0.056359 
CoL_Bus_Util = 0.067459 
Either_Row_CoL_Bus_Util = 0.116363 
Issued_on_Two_Bus_Simul_Util = 0.007456 
issued_two_Eff = 0.064073 
queue_avg = 0.898057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898057
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112549 n_act=35053 n_pre=35037 n_ref_event=0 n_req=74257 n_rd=70804 n_rd_L2_A=0 n_write=0 n_wr_bk=13812 bw_util=0.06726
n_activity=762213 dram_eff=0.111
bk0: 4428a 1196353i bk1: 4504a 1192684i bk2: 4652a 1188955i bk3: 4609a 1188331i bk4: 4712a 1188173i bk5: 4712a 1189254i bk6: 4556a 1187832i bk7: 4556a 1186827i bk8: 4148a 1184627i bk9: 4144a 1182998i bk10: 4212a 1186626i bk11: 4200a 1184852i bk12: 4381a 1182768i bk13: 4413a 1183555i bk14: 4329a 1188619i bk15: 4248a 1187468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527950
Row_Buffer_Locality_read = 0.540563
Row_Buffer_Locality_write = 0.269331
Bank_Level_Parallism = 2.159853
Bank_Level_Parallism_Col = 1.789881
Bank_Level_Parallism_Ready = 1.401390
write_to_read_ratio_blp_rw_average = 0.092050
GrpLevelPara = 1.417315 

BW Util details:
bwutil = 0.067264 
total_CMD = 1257972 
util_bw = 84616 
Wasted_Col = 293525 
Wasted_Row = 178326 
Idle = 701505 

BW Util Bottlenecks: 
RCDc_limit = 335684 
RCDWRc_limit = 14801 
WTRc_limit = 25576 
RTWc_limit = 56832 
CCDLc_limit = 33693 
rwq = 0 
CCDLc_limit_alone = 26886 
WTRc_limit_alone = 22348 
RTWc_limit_alone = 53253 

Commands details: 
total_CMD = 1257972 
n_nop = 1112549 
Read = 70804 
Write = 0 
L2_Alloc = 0 
L2_WB = 13812 
n_act = 35053 
n_pre = 35037 
n_ref = 0 
n_req = 74257 
total_req = 84616 

Dual Bus Interface Util: 
issued_total_row = 70090 
issued_total_col = 84616 
Row_Bus_Util =  0.055717 
CoL_Bus_Util = 0.067264 
Either_Row_CoL_Bus_Util = 0.115601 
Issued_on_Two_Bus_Simul_Util = 0.007379 
issued_two_Eff = 0.063834 
queue_avg = 0.958180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95818
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1114379 n_act=34372 n_pre=34356 n_ref_event=0 n_req=74063 n_rd=70665 n_rd_L2_A=0 n_write=0 n_wr_bk=13589 bw_util=0.06698
n_activity=756784 dram_eff=0.1113
bk0: 4478a 1196391i bk1: 4504a 1189990i bk2: 4476a 1194273i bk3: 4596a 1191790i bk4: 4725a 1186103i bk5: 4708a 1185670i bk6: 4540a 1189348i bk7: 4524a 1188129i bk8: 4186a 1185057i bk9: 4203a 1184778i bk10: 4197a 1185393i bk11: 4212a 1185354i bk12: 4433a 1182976i bk13: 4375a 1186270i bk14: 4244a 1191782i bk15: 4264a 1191833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535909
Row_Buffer_Locality_read = 0.548871
Row_Buffer_Locality_write = 0.266333
Bank_Level_Parallism = 2.168747
Bank_Level_Parallism_Col = 1.804373
Bank_Level_Parallism_Ready = 1.416942
write_to_read_ratio_blp_rw_average = 0.089679
GrpLevelPara = 1.420891 

BW Util details:
bwutil = 0.066976 
total_CMD = 1257972 
util_bw = 84254 
Wasted_Col = 287022 
Wasted_Row = 175804 
Idle = 710892 

BW Util Bottlenecks: 
RCDc_limit = 328423 
RCDWRc_limit = 14139 
WTRc_limit = 26711 
RTWc_limit = 54526 
CCDLc_limit = 33304 
rwq = 0 
CCDLc_limit_alone = 26488 
WTRc_limit_alone = 23320 
RTWc_limit_alone = 51101 

Commands details: 
total_CMD = 1257972 
n_nop = 1114379 
Read = 70665 
Write = 0 
L2_Alloc = 0 
L2_WB = 13589 
n_act = 34372 
n_pre = 34356 
n_ref = 0 
n_req = 74063 
total_req = 84254 

Dual Bus Interface Util: 
issued_total_row = 68728 
issued_total_col = 84254 
Row_Bus_Util =  0.054634 
CoL_Bus_Util = 0.066976 
Either_Row_CoL_Bus_Util = 0.114146 
Issued_on_Two_Bus_Simul_Util = 0.007464 
issued_two_Eff = 0.065386 
queue_avg = 0.995564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.995564
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112885 n_act=35031 n_pre=35015 n_ref_event=0 n_req=74181 n_rd=70771 n_rd_L2_A=0 n_write=0 n_wr_bk=13640 bw_util=0.0671
n_activity=765164 dram_eff=0.1103
bk0: 4521a 1191122i bk1: 4521a 1190298i bk2: 4524a 1191651i bk3: 4508a 1193711i bk4: 4672a 1189163i bk5: 4728a 1185769i bk6: 4576a 1185742i bk7: 4495a 1190521i bk8: 4144a 1186317i bk9: 4160a 1184923i bk10: 4184a 1187617i bk11: 4232a 1186704i bk12: 4460a 1184936i bk13: 4478a 1185628i bk14: 4308a 1193148i bk15: 4260a 1188829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527763
Row_Buffer_Locality_read = 0.542115
Row_Buffer_Locality_write = 0.229912
Bank_Level_Parallism = 2.128287
Bank_Level_Parallism_Col = 1.749280
Bank_Level_Parallism_Ready = 1.353319
write_to_read_ratio_blp_rw_average = 0.091200
GrpLevelPara = 1.408815 

BW Util details:
bwutil = 0.067101 
total_CMD = 1257972 
util_bw = 84411 
Wasted_Col = 292663 
Wasted_Row = 180019 
Idle = 700879 

BW Util Bottlenecks: 
RCDc_limit = 334516 
RCDWRc_limit = 15140 
WTRc_limit = 25099 
RTWc_limit = 54401 
CCDLc_limit = 33368 
rwq = 0 
CCDLc_limit_alone = 26979 
WTRc_limit_alone = 21959 
RTWc_limit_alone = 51152 

Commands details: 
total_CMD = 1257972 
n_nop = 1112885 
Read = 70771 
Write = 0 
L2_Alloc = 0 
L2_WB = 13640 
n_act = 35031 
n_pre = 35015 
n_ref = 0 
n_req = 74181 
total_req = 84411 

Dual Bus Interface Util: 
issued_total_row = 70046 
issued_total_col = 84411 
Row_Bus_Util =  0.055682 
CoL_Bus_Util = 0.067101 
Either_Row_CoL_Bus_Util = 0.115334 
Issued_on_Two_Bus_Simul_Util = 0.007448 
issued_two_Eff = 0.064582 
queue_avg = 0.830553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830553
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1111987 n_act=35441 n_pre=35425 n_ref_event=0 n_req=74235 n_rd=70813 n_rd_L2_A=0 n_write=0 n_wr_bk=13688 bw_util=0.06717
n_activity=765599 dram_eff=0.1104
bk0: 4516a 1189180i bk1: 4464a 1191872i bk2: 4560a 1194089i bk3: 4524a 1191226i bk4: 4736a 1181650i bk5: 4680a 1185965i bk6: 4572a 1186652i bk7: 4528a 1182082i bk8: 4168a 1185901i bk9: 4108a 1190742i bk10: 4232a 1186843i bk11: 4244a 1186759i bk12: 4461a 1180711i bk13: 4449a 1187827i bk14: 4323a 1187472i bk15: 4248a 1189579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522584
Row_Buffer_Locality_read = 0.536893
Row_Buffer_Locality_write = 0.226476
Bank_Level_Parallism = 2.153263
Bank_Level_Parallism_Col = 1.766159
Bank_Level_Parallism_Ready = 1.371380
write_to_read_ratio_blp_rw_average = 0.091560
GrpLevelPara = 1.417596 

BW Util details:
bwutil = 0.067172 
total_CMD = 1257972 
util_bw = 84501 
Wasted_Col = 295242 
Wasted_Row = 179054 
Idle = 699175 

BW Util Bottlenecks: 
RCDc_limit = 338822 
RCDWRc_limit = 14997 
WTRc_limit = 26174 
RTWc_limit = 56462 
CCDLc_limit = 33156 
rwq = 0 
CCDLc_limit_alone = 26416 
WTRc_limit_alone = 22927 
RTWc_limit_alone = 52969 

Commands details: 
total_CMD = 1257972 
n_nop = 1111987 
Read = 70813 
Write = 0 
L2_Alloc = 0 
L2_WB = 13688 
n_act = 35441 
n_pre = 35425 
n_ref = 0 
n_req = 74235 
total_req = 84501 

Dual Bus Interface Util: 
issued_total_row = 70866 
issued_total_col = 84501 
Row_Bus_Util =  0.056334 
CoL_Bus_Util = 0.067172 
Either_Row_CoL_Bus_Util = 0.116048 
Issued_on_Two_Bus_Simul_Util = 0.007458 
issued_two_Eff = 0.064267 
queue_avg = 0.884943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884943
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113302 n_act=34795 n_pre=34779 n_ref_event=0 n_req=74124 n_rd=70670 n_rd_L2_A=0 n_write=0 n_wr_bk=13813 bw_util=0.06716
n_activity=762882 dram_eff=0.1107
bk0: 4428a 1192865i bk1: 4468a 1192155i bk2: 4537a 1192119i bk3: 4624a 1190244i bk4: 4744a 1185094i bk5: 4740a 1185505i bk6: 4592a 1186126i bk7: 4460a 1188943i bk8: 4160a 1187091i bk9: 4176a 1184590i bk10: 4220a 1188829i bk11: 4208a 1188881i bk12: 4328a 1181402i bk13: 4416a 1184847i bk14: 4305a 1189169i bk15: 4264a 1190457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530584
Row_Buffer_Locality_read = 0.544021
Row_Buffer_Locality_write = 0.255646
Bank_Level_Parallism = 2.145156
Bank_Level_Parallism_Col = 1.777349
Bank_Level_Parallism_Ready = 1.400412
write_to_read_ratio_blp_rw_average = 0.093766
GrpLevelPara = 1.411175 

BW Util details:
bwutil = 0.067158 
total_CMD = 1257972 
util_bw = 84483 
Wasted_Col = 292529 
Wasted_Row = 179292 
Idle = 701668 

BW Util Bottlenecks: 
RCDc_limit = 332156 
RCDWRc_limit = 15150 
WTRc_limit = 26226 
RTWc_limit = 56608 
CCDLc_limit = 33912 
rwq = 0 
CCDLc_limit_alone = 27194 
WTRc_limit_alone = 23076 
RTWc_limit_alone = 53040 

Commands details: 
total_CMD = 1257972 
n_nop = 1113302 
Read = 70670 
Write = 0 
L2_Alloc = 0 
L2_WB = 13813 
n_act = 34795 
n_pre = 34779 
n_ref = 0 
n_req = 74124 
total_req = 84483 

Dual Bus Interface Util: 
issued_total_row = 69574 
issued_total_col = 84483 
Row_Bus_Util =  0.055306 
CoL_Bus_Util = 0.067158 
Either_Row_CoL_Bus_Util = 0.115003 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.064886 
queue_avg = 0.999196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.999196
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1114249 n_act=34298 n_pre=34282 n_ref_event=0 n_req=74291 n_rd=70832 n_rd_L2_A=0 n_write=0 n_wr_bk=13836 bw_util=0.06731
n_activity=758254 dram_eff=0.1117
bk0: 4445a 1192728i bk1: 4460a 1192013i bk2: 4560a 1191596i bk3: 4528a 1191180i bk4: 4768a 1186910i bk5: 4740a 1186312i bk6: 4603a 1186660i bk7: 4533a 1184172i bk8: 4187a 1187417i bk9: 4200a 1185496i bk10: 4221a 1186272i bk11: 4181a 1185360i bk12: 4385a 1187011i bk13: 4424a 1184703i bk14: 4321a 1189314i bk15: 4276a 1189534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538329
Row_Buffer_Locality_read = 0.550584
Row_Buffer_Locality_write = 0.287366
Bank_Level_Parallism = 2.171535
Bank_Level_Parallism_Col = 1.823949
Bank_Level_Parallism_Ready = 1.478906
write_to_read_ratio_blp_rw_average = 0.088974
GrpLevelPara = 1.415568 

BW Util details:
bwutil = 0.067305 
total_CMD = 1257972 
util_bw = 84668 
Wasted_Col = 288157 
Wasted_Row = 177553 
Idle = 707594 

BW Util Bottlenecks: 
RCDc_limit = 328330 
RCDWRc_limit = 13574 
WTRc_limit = 23873 
RTWc_limit = 54727 
CCDLc_limit = 32162 
rwq = 0 
CCDLc_limit_alone = 25968 
WTRc_limit_alone = 21083 
RTWc_limit_alone = 51323 

Commands details: 
total_CMD = 1257972 
n_nop = 1114249 
Read = 70832 
Write = 0 
L2_Alloc = 0 
L2_WB = 13836 
n_act = 34298 
n_pre = 34282 
n_ref = 0 
n_req = 74291 
total_req = 84668 

Dual Bus Interface Util: 
issued_total_row = 68580 
issued_total_col = 84668 
Row_Bus_Util =  0.054516 
CoL_Bus_Util = 0.067305 
Either_Row_CoL_Bus_Util = 0.114250 
Issued_on_Two_Bus_Simul_Util = 0.007572 
issued_two_Eff = 0.066273 
queue_avg = 1.123783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12378
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1113666 n_act=34464 n_pre=34448 n_ref_event=0 n_req=74446 n_rd=70996 n_rd_L2_A=0 n_write=0 n_wr_bk=13797 bw_util=0.0674
n_activity=765609 dram_eff=0.1108
bk0: 4444a 1190940i bk1: 4500a 1191008i bk2: 4584a 1191248i bk3: 4580a 1189432i bk4: 4680a 1188371i bk5: 4744a 1188137i bk6: 4592a 1187379i bk7: 4517a 1186826i bk8: 4157a 1185390i bk9: 4168a 1186946i bk10: 4304a 1182872i bk11: 4228a 1184567i bk12: 4456a 1185969i bk13: 4473a 1186536i bk14: 4329a 1189213i bk15: 4240a 1192296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537060
Row_Buffer_Locality_read = 0.549665
Row_Buffer_Locality_write = 0.277681
Bank_Level_Parallism = 2.156809
Bank_Level_Parallism_Col = 1.811530
Bank_Level_Parallism_Ready = 1.454601
write_to_read_ratio_blp_rw_average = 0.088579
GrpLevelPara = 1.413311 

BW Util details:
bwutil = 0.067405 
total_CMD = 1257972 
util_bw = 84793 
Wasted_Col = 289737 
Wasted_Row = 179468 
Idle = 703974 

BW Util Bottlenecks: 
RCDc_limit = 329528 
RCDWRc_limit = 13907 
WTRc_limit = 25482 
RTWc_limit = 54275 
CCDLc_limit = 32465 
rwq = 0 
CCDLc_limit_alone = 25962 
WTRc_limit_alone = 22411 
RTWc_limit_alone = 50843 

Commands details: 
total_CMD = 1257972 
n_nop = 1113666 
Read = 70996 
Write = 0 
L2_Alloc = 0 
L2_WB = 13797 
n_act = 34464 
n_pre = 34448 
n_ref = 0 
n_req = 74446 
total_req = 84793 

Dual Bus Interface Util: 
issued_total_row = 68912 
issued_total_col = 84793 
Row_Bus_Util =  0.054780 
CoL_Bus_Util = 0.067405 
Either_Row_CoL_Bus_Util = 0.114713 
Issued_on_Two_Bus_Simul_Util = 0.007472 
issued_two_Eff = 0.065132 
queue_avg = 1.056707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05671
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112383 n_act=35074 n_pre=35058 n_ref_event=0 n_req=74589 n_rd=71109 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.06759
n_activity=762148 dram_eff=0.1116
bk0: 4516a 1189918i bk1: 4488a 1188164i bk2: 4608a 1187605i bk3: 4601a 1192154i bk4: 4736a 1188840i bk5: 4736a 1185180i bk6: 4536a 1186348i bk7: 4508a 1188136i bk8: 4184a 1183727i bk9: 4168a 1186221i bk10: 4252a 1187529i bk11: 4284a 1185074i bk12: 4473a 1185611i bk13: 4471a 1186638i bk14: 4304a 1188217i bk15: 4244a 1190953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529770
Row_Buffer_Locality_read = 0.544052
Row_Buffer_Locality_write = 0.237931
Bank_Level_Parallism = 2.167682
Bank_Level_Parallism_Col = 1.787213
Bank_Level_Parallism_Ready = 1.383375
write_to_read_ratio_blp_rw_average = 0.093288
GrpLevelPara = 1.427184 

BW Util details:
bwutil = 0.067592 
total_CMD = 1257972 
util_bw = 85029 
Wasted_Col = 291784 
Wasted_Row = 177616 
Idle = 703543 

BW Util Bottlenecks: 
RCDc_limit = 334015 
RCDWRc_limit = 15356 
WTRc_limit = 25988 
RTWc_limit = 57271 
CCDLc_limit = 33460 
rwq = 0 
CCDLc_limit_alone = 26660 
WTRc_limit_alone = 22921 
RTWc_limit_alone = 53538 

Commands details: 
total_CMD = 1257972 
n_nop = 1112383 
Read = 71109 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 35074 
n_pre = 35058 
n_ref = 0 
n_req = 74589 
total_req = 85029 

Dual Bus Interface Util: 
issued_total_row = 70132 
issued_total_col = 85029 
Row_Bus_Util =  0.055750 
CoL_Bus_Util = 0.067592 
Either_Row_CoL_Bus_Util = 0.115733 
Issued_on_Two_Bus_Simul_Util = 0.007609 
issued_two_Eff = 0.065747 
queue_avg = 0.905085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905085
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1257972 n_nop=1112969 n_act=35049 n_pre=35033 n_ref_event=0 n_req=73844 n_rd=70442 n_rd_L2_A=0 n_write=0 n_wr_bk=13605 bw_util=0.06681
n_activity=763223 dram_eff=0.1101
bk0: 4500a 1192300i bk1: 4466a 1193303i bk2: 4552a 1192033i bk3: 4540a 1191052i bk4: 4660a 1191342i bk5: 4704a 1188993i bk6: 4584a 1183793i bk7: 4516a 1187823i bk8: 4160a 1186555i bk9: 4148a 1188726i bk10: 4228a 1187622i bk11: 4172a 1188560i bk12: 4353a 1185774i bk13: 4307a 1185583i bk14: 4312a 1189448i bk15: 4240a 1189555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525364
Row_Buffer_Locality_read = 0.540217
Row_Buffer_Locality_write = 0.217813
Bank_Level_Parallism = 2.123700
Bank_Level_Parallism_Col = 1.726572
Bank_Level_Parallism_Ready = 1.314610
write_to_read_ratio_blp_rw_average = 0.095765
GrpLevelPara = 1.404680 

BW Util details:
bwutil = 0.066812 
total_CMD = 1257972 
util_bw = 84047 
Wasted_Col = 294197 
Wasted_Row = 176888 
Idle = 702840 

BW Util Bottlenecks: 
RCDc_limit = 335224 
RCDWRc_limit = 15901 
WTRc_limit = 26459 
RTWc_limit = 55142 
CCDLc_limit = 33896 
rwq = 0 
CCDLc_limit_alone = 27357 
WTRc_limit_alone = 23283 
RTWc_limit_alone = 51779 

Commands details: 
total_CMD = 1257972 
n_nop = 1112969 
Read = 70442 
Write = 0 
L2_Alloc = 0 
L2_WB = 13605 
n_act = 35049 
n_pre = 35033 
n_ref = 0 
n_req = 73844 
total_req = 84047 

Dual Bus Interface Util: 
issued_total_row = 70082 
issued_total_col = 84047 
Row_Bus_Util =  0.055710 
CoL_Bus_Util = 0.066812 
Either_Row_CoL_Bus_Util = 0.115267 
Issued_on_Two_Bus_Simul_Util = 0.007255 
issued_two_Eff = 0.062937 
queue_avg = 0.759017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.759017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220936, Miss = 39120, Miss_rate = 0.177, Pending_hits = 170, Reservation_fails = 383
L2_cache_bank[1]: Access = 216228, Miss = 39276, Miss_rate = 0.182, Pending_hits = 209, Reservation_fails = 2440
L2_cache_bank[2]: Access = 224390, Miss = 39304, Miss_rate = 0.175, Pending_hits = 246, Reservation_fails = 3980
L2_cache_bank[3]: Access = 216137, Miss = 39421, Miss_rate = 0.182, Pending_hits = 233, Reservation_fails = 2757
L2_cache_bank[4]: Access = 217031, Miss = 39347, Miss_rate = 0.181, Pending_hits = 202, Reservation_fails = 2527
L2_cache_bank[5]: Access = 229469, Miss = 39274, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 246
L2_cache_bank[6]: Access = 227044, Miss = 39106, Miss_rate = 0.172, Pending_hits = 226, Reservation_fails = 2163
L2_cache_bank[7]: Access = 216489, Miss = 39226, Miss_rate = 0.181, Pending_hits = 201, Reservation_fails = 1383
L2_cache_bank[8]: Access = 222654, Miss = 39333, Miss_rate = 0.177, Pending_hits = 227, Reservation_fails = 211
L2_cache_bank[9]: Access = 215438, Miss = 39229, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 1272
L2_cache_bank[10]: Access = 220935, Miss = 39177, Miss_rate = 0.177, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[11]: Access = 216962, Miss = 39412, Miss_rate = 0.182, Pending_hits = 203, Reservation_fails = 2848
L2_cache_bank[12]: Access = 229212, Miss = 39218, Miss_rate = 0.171, Pending_hits = 187, Reservation_fails = 702
L2_cache_bank[13]: Access = 217203, Miss = 39105, Miss_rate = 0.180, Pending_hits = 161, Reservation_fails = 1009
L2_cache_bank[14]: Access = 244407, Miss = 39340, Miss_rate = 0.161, Pending_hits = 208, Reservation_fails = 221
L2_cache_bank[15]: Access = 211664, Miss = 39366, Miss_rate = 0.186, Pending_hits = 152, Reservation_fails = 282
L2_cache_bank[16]: Access = 225328, Miss = 39206, Miss_rate = 0.174, Pending_hits = 285, Reservation_fails = 4197
L2_cache_bank[17]: Access = 228378, Miss = 39396, Miss_rate = 0.173, Pending_hits = 214, Reservation_fails = 1845
L2_cache_bank[18]: Access = 223531, Miss = 39346, Miss_rate = 0.176, Pending_hits = 250, Reservation_fails = 3367
L2_cache_bank[19]: Access = 240434, Miss = 39666, Miss_rate = 0.165, Pending_hits = 261, Reservation_fails = 1619
L2_cache_bank[20]: Access = 212497, Miss = 39205, Miss_rate = 0.184, Pending_hits = 206, Reservation_fails = 1979
L2_cache_bank[21]: Access = 233766, Miss = 39457, Miss_rate = 0.169, Pending_hits = 300, Reservation_fails = 5857
L2_cache_bank[22]: Access = 221153, Miss = 39284, Miss_rate = 0.178, Pending_hits = 204, Reservation_fails = 1631
L2_cache_bank[23]: Access = 214591, Miss = 39094, Miss_rate = 0.182, Pending_hits = 217, Reservation_fails = 1457
L2_cache_bank[24]: Access = 220402, Miss = 39183, Miss_rate = 0.178, Pending_hits = 219, Reservation_fails = 2484
L2_cache_bank[25]: Access = 217292, Miss = 39530, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 4135
L2_cache_bank[26]: Access = 219927, Miss = 39302, Miss_rate = 0.179, Pending_hits = 236, Reservation_fails = 2019
L2_cache_bank[27]: Access = 227431, Miss = 39391, Miss_rate = 0.173, Pending_hits = 240, Reservation_fails = 816
L2_cache_bank[28]: Access = 218667, Miss = 39323, Miss_rate = 0.180, Pending_hits = 175, Reservation_fails = 568
L2_cache_bank[29]: Access = 225249, Miss = 39238, Miss_rate = 0.174, Pending_hits = 186, Reservation_fails = 1214
L2_cache_bank[30]: Access = 213577, Miss = 39226, Miss_rate = 0.184, Pending_hits = 215, Reservation_fails = 1347
L2_cache_bank[31]: Access = 219513, Miss = 39278, Miss_rate = 0.179, Pending_hits = 270, Reservation_fails = 2781
L2_cache_bank[32]: Access = 217448, Miss = 39047, Miss_rate = 0.180, Pending_hits = 154, Reservation_fails = 214
L2_cache_bank[33]: Access = 224140, Miss = 39270, Miss_rate = 0.175, Pending_hits = 242, Reservation_fails = 3182
L2_cache_bank[34]: Access = 216691, Miss = 39085, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 3852
L2_cache_bank[35]: Access = 219682, Miss = 39142, Miss_rate = 0.178, Pending_hits = 249, Reservation_fails = 2524
L2_cache_bank[36]: Access = 217067, Miss = 39292, Miss_rate = 0.181, Pending_hits = 284, Reservation_fails = 736
L2_cache_bank[37]: Access = 215411, Miss = 38953, Miss_rate = 0.181, Pending_hits = 216, Reservation_fails = 2226
L2_cache_bank[38]: Access = 218980, Miss = 39178, Miss_rate = 0.179, Pending_hits = 189, Reservation_fails = 915
L2_cache_bank[39]: Access = 224113, Miss = 39264, Miss_rate = 0.175, Pending_hits = 252, Reservation_fails = 3057
L2_cache_bank[40]: Access = 231432, Miss = 39366, Miss_rate = 0.170, Pending_hits = 201, Reservation_fails = 725
L2_cache_bank[41]: Access = 221944, Miss = 39238, Miss_rate = 0.177, Pending_hits = 173, Reservation_fails = 868
L2_cache_bank[42]: Access = 216610, Miss = 39314, Miss_rate = 0.181, Pending_hits = 196, Reservation_fails = 1275
L2_cache_bank[43]: Access = 221939, Miss = 39274, Miss_rate = 0.177, Pending_hits = 259, Reservation_fails = 2051
L2_cache_bank[44]: Access = 217935, Miss = 39341, Miss_rate = 0.181, Pending_hits = 218, Reservation_fails = 2923
L2_cache_bank[45]: Access = 226866, Miss = 39280, Miss_rate = 0.173, Pending_hits = 172, Reservation_fails = 326
L2_cache_bank[46]: Access = 217730, Miss = 39293, Miss_rate = 0.180, Pending_hits = 204, Reservation_fails = 758
L2_cache_bank[47]: Access = 216286, Miss = 38985, Miss_rate = 0.180, Pending_hits = 183, Reservation_fails = 376
L2_total_cache_accesses = 10632209
L2_total_cache_misses = 1884701
L2_total_cache_miss_rate = 0.1773
L2_total_cache_pending_hits = 10346
L2_total_cache_reservation_fails = 85748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8469446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245973
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137850
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 956
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10180561
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 84665
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 956
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10632209
icnt_total_pkts_simt_to_mem=10629969
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.27907
	minimum = 5
	maximum = 32
Network latency average = 5.25291
	minimum = 5
	maximum = 32
Slowest packet = 21067196
Flit latency average = 5.25291
	minimum = 5
	maximum = 32
Slowest flit = 21067196
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.278539
	minimum = 0.254398 (at node 50)
	maximum = 0.32521 (at node 27)
Accepted packet rate average = 0.278539
	minimum = 0.254398 (at node 50)
	maximum = 0.32521 (at node 27)
Injected flit rate average = 0.278539
	minimum = 0.254398 (at node 50)
	maximum = 0.32521 (at node 27)
Accepted flit rate average= 0.278539
	minimum = 0.254398 (at node 50)
	maximum = 0.32521 (at node 27)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33236 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59.0909 (11 samples)
Network latency average = 5.21817 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59 (11 samples)
Flit latency average = 5.21817 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.208661 (11 samples)
	minimum = 0.188014 (11 samples)
	maximum = 0.242886 (11 samples)
Accepted packet rate average = 0.208661 (11 samples)
	minimum = 0.188014 (11 samples)
	maximum = 0.243131 (11 samples)
Injected flit rate average = 0.208661 (11 samples)
	minimum = 0.188014 (11 samples)
	maximum = 0.242886 (11 samples)
Accepted flit rate average = 0.208661 (11 samples)
	minimum = 0.188014 (11 samples)
	maximum = 0.243131 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 21 hrs, 28 min, 47 sec (77327 sec)
gpgpu_simulation_rate = 2125 (inst/sec)
gpgpu_simulation_rate = 22 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel time = 77322976.999998 ms
kernel + memcpy time = 77326016.770124 ms
GPGPU-Sim: *** exit detected ***
