
Command Parser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066e0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  080068c0  080068c0  000168c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d64  08006d64  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006d64  08006d64  00016d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d6c  08006d6c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d6c  08006d6c  00016d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d70  08006d70  00016d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001dc  08006f50  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08006f50  00020438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc4a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d6  00000000  00000000  0002de56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  0002ff30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a18  00000000  00000000  00030a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df91  00000000  00000000  00031438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6a7  00000000  00000000  0004f3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b83d2  00000000  00000000  0005ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00114e42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c54  00000000  00000000  00114e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	080068a8 	.word	0x080068a8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	080068a8 	.word	0x080068a8

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <Init_Command_Parser>:
static void Process_Command(SerialBuffer_t *SerialBuffer);
static void Clear_Buffer(SerialBuffer_t *SerialBuffer);

/*			Functions			*/
void Init_Command_Parser (SerialBuffer_t *SerialBuffer)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	Clear_Buffer(SerialBuffer);
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f8b7 	bl	8001098 <Clear_Buffer>

	// Clear the command map
	for (int mapIndex = 0; mapIndex < MAX_NUM_COMMANDS; ++mapIndex)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	e00d      	b.n	8000f4c <Init_Command_Parser+0x30>
	{
		g_cmdMap[mapIndex].cmdName = NULL;
 8000f30:	4a0b      	ldr	r2, [pc, #44]	; (8000f60 <Init_Command_Parser+0x44>)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2100      	movs	r1, #0
 8000f36:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
		g_cmdMap[mapIndex].funcPtr = NULL;
 8000f3a:	4a09      	ldr	r2, [pc, #36]	; (8000f60 <Init_Command_Parser+0x44>)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	4413      	add	r3, r2
 8000f42:	2200      	movs	r2, #0
 8000f44:	605a      	str	r2, [r3, #4]
	for (int mapIndex = 0; mapIndex < MAX_NUM_COMMANDS; ++mapIndex)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b09      	cmp	r3, #9
 8000f50:	ddee      	ble.n	8000f30 <Init_Command_Parser+0x14>
	}
	// Clear the command counter
	g_numCmds = 0;
 8000f52:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <Init_Command_Parser+0x48>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	200001f8 	.word	0x200001f8
 8000f64:	20000248 	.word	0x20000248

08000f68 <Add_Command>:

void Add_Command (char* CmdName, void *FuncPtr)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
	g_cmdMap[g_numCmds].cmdName = CmdName;
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <Add_Command+0x3c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	490c      	ldr	r1, [pc, #48]	; (8000fa8 <Add_Command+0x40>)
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	g_cmdMap[g_numCmds].funcPtr = FuncPtr;
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <Add_Command+0x3c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	4908      	ldr	r1, [pc, #32]	; (8000fa8 <Add_Command+0x40>)
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	440b      	add	r3, r1
 8000f8a:	605a      	str	r2, [r3, #4]
	++g_numCmds;
 8000f8c:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <Add_Command+0x3c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	3301      	adds	r3, #1
 8000f92:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <Add_Command+0x3c>)
 8000f94:	6013      	str	r3, [r2, #0]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000248 	.word	0x20000248
 8000fa8:	200001f8 	.word	0x200001f8

08000fac <Read_Buffer>:

void Read_Buffer (SerialBuffer_t *SerialBuffer)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	for (int bufIndex = 0; bufIndex < SERIAL_BUFFER_LENGTH; ++bufIndex)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	e015      	b.n	8000fe6 <Read_Buffer+0x3a>
	{
		if ('\n' == SerialBuffer->charBuf[bufIndex])
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b0a      	cmp	r3, #10
 8000fc4:	d10c      	bne.n	8000fe0 <Read_Buffer+0x34>
		{
			SerialBuffer->charBuf[bufIndex] = '\0';
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
			SerialBuffer->tail = bufIndex;
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

			Process_Command(SerialBuffer);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f000 f80d 	bl	8000ff8 <Process_Command>
			break;
 8000fde:	e006      	b.n	8000fee <Read_Buffer+0x42>
	for (int bufIndex = 0; bufIndex < SERIAL_BUFFER_LENGTH; ++bufIndex)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2b7f      	cmp	r3, #127	; 0x7f
 8000fea:	dde6      	ble.n	8000fba <Read_Buffer+0xe>
		}
	}
}
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <Process_Command>:

static void Process_Command (SerialBuffer_t *SerialBuffer)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b090      	sub	sp, #64	; 0x40
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
    char* token = strtok(SerialBuffer->charBuf, " ");
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4922      	ldr	r1, [pc, #136]	; (800108c <Process_Command+0x94>)
 8001004:	4618      	mov	r0, r3
 8001006:	f003 fb47 	bl	8004698 <strtok>
 800100a:	63f8      	str	r0, [r7, #60]	; 0x3c
    char* args[MAX_NUM_ARGS];
    uint32_t argCount = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	63bb      	str	r3, [r7, #56]	; 0x38

    while ((NULL != token) && (MAX_NUM_ARGS > argCount))
 8001010:	e00d      	b.n	800102e <Process_Command+0x36>
    {
        args[argCount++] = token;
 8001012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001014:	1c5a      	adds	r2, r3, #1
 8001016:	63ba      	str	r2, [r7, #56]	; 0x38
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	3340      	adds	r3, #64	; 0x40
 800101c:	443b      	add	r3, r7
 800101e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001020:	f843 2c34 	str.w	r2, [r3, #-52]
        token = strtok(NULL, " ");
 8001024:	4919      	ldr	r1, [pc, #100]	; (800108c <Process_Command+0x94>)
 8001026:	2000      	movs	r0, #0
 8001028:	f003 fb36 	bl	8004698 <strtok>
 800102c:	63f8      	str	r0, [r7, #60]	; 0x3c
    while ((NULL != token) && (MAX_NUM_ARGS > argCount))
 800102e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <Process_Command+0x42>
 8001034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001036:	2b09      	cmp	r3, #9
 8001038:	d9eb      	bls.n	8001012 <Process_Command+0x1a>
    }

    // map the command string to a command enum using the command_map array
    for (int cmdIndex = 0; cmdIndex < g_numCmds; ++cmdIndex)
 800103a:	2300      	movs	r3, #0
 800103c:	637b      	str	r3, [r7, #52]	; 0x34
 800103e:	e019      	b.n	8001074 <Process_Command+0x7c>
    {
        if (0 == strcmp(args[0], g_cmdMap[cmdIndex].cmdName))
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	4913      	ldr	r1, [pc, #76]	; (8001090 <Process_Command+0x98>)
 8001044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001046:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800104a:	4619      	mov	r1, r3
 800104c:	4610      	mov	r0, r2
 800104e:	f7ff f8e7 	bl	8000220 <strcmp>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d10a      	bne.n	800106e <Process_Command+0x76>
        {
            // call the appropriate function with the parsed arguments
            g_cmdMap[cmdIndex].funcPtr(&args[1]);
 8001058:	4a0d      	ldr	r2, [pc, #52]	; (8001090 <Process_Command+0x98>)
 800105a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	4413      	add	r3, r2
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f107 020c 	add.w	r2, r7, #12
 8001066:	3204      	adds	r2, #4
 8001068:	4610      	mov	r0, r2
 800106a:	4798      	blx	r3
            break;
 800106c:	e007      	b.n	800107e <Process_Command+0x86>
    for (int cmdIndex = 0; cmdIndex < g_numCmds; ++cmdIndex)
 800106e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001070:	3301      	adds	r3, #1
 8001072:	637b      	str	r3, [r7, #52]	; 0x34
 8001074:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <Process_Command+0x9c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d3e0      	bcc.n	8001040 <Process_Command+0x48>
        }
    }

    Clear_Buffer(SerialBuffer);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f000 f80a 	bl	8001098 <Clear_Buffer>
}
 8001084:	bf00      	nop
 8001086:	3740      	adds	r7, #64	; 0x40
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	080068c0 	.word	0x080068c0
 8001090:	200001f8 	.word	0x200001f8
 8001094:	20000248 	.word	0x20000248

08001098 <Clear_Buffer>:

static void Clear_Buffer (SerialBuffer_t *SerialBuffer)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	// Set the buffer to the NULL termination
	for (int bufIndex = 0; bufIndex < SERIAL_BUFFER_LENGTH; ++bufIndex)
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	e007      	b.n	80010b6 <Clear_Buffer+0x1e>
	{
		SerialBuffer->charBuf[bufIndex] = '\0';
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4413      	add	r3, r2
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
	for (int bufIndex = 0; bufIndex < SERIAL_BUFFER_LENGTH; ++bufIndex)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	3301      	adds	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	2b7f      	cmp	r3, #127	; 0x7f
 80010ba:	ddf4      	ble.n	80010a6 <Clear_Buffer+0xe>
	}
	// Set the buffer head and tail to zero
	SerialBuffer->tail = 0;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d4:	f000 fb99 	bl	800180a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d8:	f000 f82e 	bl	8001138 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  Init_Command_Parser(&serialRxBuf);
 80010dc:	4811      	ldr	r0, [pc, #68]	; (8001124 <main+0x54>)
 80010de:	f7ff ff1d 	bl	8000f1c <Init_Command_Parser>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e2:	f000 f8f3 	bl	80012cc <MX_GPIO_Init>
  MX_DMA_Init();
 80010e6:	f000 f8bf 	bl	8001268 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010ea:	f000 f871 	bl	80011d0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Testing the on-board LED with arguments
  Add_Command("LED", &cmd_Set_LED);
 80010ee:	490e      	ldr	r1, [pc, #56]	; (8001128 <main+0x58>)
 80010f0:	480e      	ldr	r0, [pc, #56]	; (800112c <main+0x5c>)
 80010f2:	f7ff ff39 	bl	8000f68 <Add_Command>

  strcpy(serialRxBuf.charBuf, "LED ON\n");
 80010f6:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <main+0x54>)
 80010f8:	4a0d      	ldr	r2, [pc, #52]	; (8001130 <main+0x60>)
 80010fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010fe:	e883 0003 	stmia.w	r3, {r0, r1}
  Read_Buffer(&serialRxBuf);
 8001102:	4808      	ldr	r0, [pc, #32]	; (8001124 <main+0x54>)
 8001104:	f7ff ff52 	bl	8000fac <Read_Buffer>

  HAL_Delay(1000);
 8001108:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800110c:	f000 fbee 	bl	80018ec <HAL_Delay>

  strcpy(serialRxBuf.charBuf, "LED OFF\n");
 8001110:	4b04      	ldr	r3, [pc, #16]	; (8001124 <main+0x54>)
 8001112:	4a08      	ldr	r2, [pc, #32]	; (8001134 <main+0x64>)
 8001114:	ca07      	ldmia	r2, {r0, r1, r2}
 8001116:	c303      	stmia	r3!, {r0, r1}
 8001118:	701a      	strb	r2, [r3, #0]
  Read_Buffer(&serialRxBuf);
 800111a:	4802      	ldr	r0, [pc, #8]	; (8001124 <main+0x54>)
 800111c:	f7ff ff46 	bl	8000fac <Read_Buffer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001120:	e7fe      	b.n	8001120 <main+0x50>
 8001122:	bf00      	nop
 8001124:	2000039c 	.word	0x2000039c
 8001128:	08001371 	.word	0x08001371
 800112c:	080068c4 	.word	0x080068c4
 8001130:	080068c8 	.word	0x080068c8
 8001134:	080068d0 	.word	0x080068d0

08001138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b094      	sub	sp, #80	; 0x50
 800113c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113e:	f107 0318 	add.w	r3, r7, #24
 8001142:	2238      	movs	r2, #56	; 0x38
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f002 fe34 	bl	8003db4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800115a:	2000      	movs	r0, #0
 800115c:	f001 f864 	bl	8002228 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001160:	2302      	movs	r3, #2
 8001162:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001164:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800116a:	2340      	movs	r3, #64	; 0x40
 800116c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116e:	2302      	movs	r3, #2
 8001170:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001172:	2302      	movs	r3, #2
 8001174:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001176:	2304      	movs	r3, #4
 8001178:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800117a:	2355      	movs	r3, #85	; 0x55
 800117c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800117e:	2302      	movs	r3, #2
 8001180:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001182:	2302      	movs	r3, #2
 8001184:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001186:	2302      	movs	r3, #2
 8001188:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118a:	f107 0318 	add.w	r3, r7, #24
 800118e:	4618      	mov	r0, r3
 8001190:	f001 f8ee 	bl	8002370 <HAL_RCC_OscConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800119a:	f000 f91b 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
 80011a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a2:	2303      	movs	r3, #3
 80011a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	2104      	movs	r1, #4
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fbf2 	bl	80029a0 <HAL_RCC_ClockConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80011c2:	f000 f907 	bl	80013d4 <Error_Handler>
  }
}
 80011c6:	bf00      	nop
 80011c8:	3750      	adds	r7, #80	; 0x50
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d4:	4b22      	ldr	r3, [pc, #136]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011d6:	4a23      	ldr	r2, [pc, #140]	; (8001264 <MX_USART2_UART_Init+0x94>)
 80011d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011da:	4b21      	ldr	r3, [pc, #132]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b1c      	ldr	r3, [pc, #112]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b1a      	ldr	r3, [pc, #104]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b19      	ldr	r3, [pc, #100]	; (8001260 <MX_USART2_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b17      	ldr	r3, [pc, #92]	; (8001260 <MX_USART2_UART_Init+0x90>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <MX_USART2_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800120c:	4b14      	ldr	r3, [pc, #80]	; (8001260 <MX_USART2_UART_Init+0x90>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001212:	4b13      	ldr	r3, [pc, #76]	; (8001260 <MX_USART2_UART_Init+0x90>)
 8001214:	2200      	movs	r2, #0
 8001216:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001218:	4811      	ldr	r0, [pc, #68]	; (8001260 <MX_USART2_UART_Init+0x90>)
 800121a:	f001 ffcd 	bl	80031b8 <HAL_UART_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001224:	f000 f8d6 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001228:	2100      	movs	r1, #0
 800122a:	480d      	ldr	r0, [pc, #52]	; (8001260 <MX_USART2_UART_Init+0x90>)
 800122c:	f002 fcce 	bl	8003bcc <HAL_UARTEx_SetTxFifoThreshold>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001236:	f000 f8cd 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800123a:	2100      	movs	r1, #0
 800123c:	4808      	ldr	r0, [pc, #32]	; (8001260 <MX_USART2_UART_Init+0x90>)
 800123e:	f002 fd03 	bl	8003c48 <HAL_UARTEx_SetRxFifoThreshold>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001248:	f000 f8c4 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800124c:	4804      	ldr	r0, [pc, #16]	; (8001260 <MX_USART2_UART_Init+0x90>)
 800124e:	f002 fc84 	bl	8003b5a <HAL_UARTEx_DisableFifoMode>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001258:	f000 f8bc 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2000024c 	.word	0x2000024c
 8001264:	40004400 	.word	0x40004400

08001268 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <MX_DMA_Init+0x60>)
 8001270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001272:	4a15      	ldr	r2, [pc, #84]	; (80012c8 <MX_DMA_Init+0x60>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6493      	str	r3, [r2, #72]	; 0x48
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <MX_DMA_Init+0x60>)
 800127c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <MX_DMA_Init+0x60>)
 8001288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800128a:	4a0f      	ldr	r2, [pc, #60]	; (80012c8 <MX_DMA_Init+0x60>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6493      	str	r3, [r2, #72]	; 0x48
 8001292:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <MX_DMA_Init+0x60>)
 8001294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2100      	movs	r1, #0
 80012a2:	200b      	movs	r0, #11
 80012a4:	f000 fc1f 	bl	8001ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012a8:	200b      	movs	r0, #11
 80012aa:	f000 fc36 	bl	8001b1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	200c      	movs	r0, #12
 80012b4:	f000 fc17 	bl	8001ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80012b8:	200c      	movs	r0, #12
 80012ba:	f000 fc2e 	bl	8001b1a <HAL_NVIC_EnableIRQ>

}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	4b18      	ldr	r3, [pc, #96]	; (8001344 <MX_GPIO_Init+0x78>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e6:	4a17      	ldr	r2, [pc, #92]	; (8001344 <MX_GPIO_Init+0x78>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_GPIO_Init+0x78>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_GPIO_Init+0x78>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	4a11      	ldr	r2, [pc, #68]	; (8001344 <MX_GPIO_Init+0x78>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_GPIO_Init+0x78>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001318:	480b      	ldr	r0, [pc, #44]	; (8001348 <MX_GPIO_Init+0x7c>)
 800131a:	f000 ff6d 	bl	80021f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800131e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001322:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	4619      	mov	r1, r3
 8001336:	4804      	ldr	r0, [pc, #16]	; (8001348 <MX_GPIO_Init+0x7c>)
 8001338:	f000 fdc4 	bl	8001ec4 <HAL_GPIO_Init>

}
 800133c:	bf00      	nop
 800133e:	3720      	adds	r7, #32
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40021000 	.word	0x40021000
 8001348:	48000400 	.word	0x48000400

0800134c <Set_LED>:

/* USER CODE BEGIN 4 */
void Set_LED(GPIO_PinState State)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, State);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	461a      	mov	r2, r3
 800135a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800135e:	4803      	ldr	r0, [pc, #12]	; (800136c <Set_LED+0x20>)
 8001360:	f000 ff4a 	bl	80021f8 <HAL_GPIO_WritePin>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	48000400 	.word	0x48000400

08001370 <cmd_Set_LED>:

void cmd_Set_LED(char** Args)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	GPIO_PinState state = HAL_GPIO_ReadPin(LD2_GPIO_Port, LD2_Pin);
 8001378:	f44f 7180 	mov.w	r1, #256	; 0x100
 800137c:	4812      	ldr	r0, [pc, #72]	; (80013c8 <cmd_Set_LED+0x58>)
 800137e:	f000 ff23 	bl	80021c8 <HAL_GPIO_ReadPin>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]

	if (0 == strcmp(Args[0], "ON"))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4910      	ldr	r1, [pc, #64]	; (80013cc <cmd_Set_LED+0x5c>)
 800138c:	4618      	mov	r0, r3
 800138e:	f7fe ff47 	bl	8000220 <strcmp>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d102      	bne.n	800139e <cmd_Set_LED+0x2e>
	{
		state = GPIO_PIN_SET;
 8001398:	2301      	movs	r3, #1
 800139a:	73fb      	strb	r3, [r7, #15]
 800139c:	e00a      	b.n	80013b4 <cmd_Set_LED+0x44>
	} else if (0 == strcmp(Args[0], "OFF"))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	490b      	ldr	r1, [pc, #44]	; (80013d0 <cmd_Set_LED+0x60>)
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7fe ff3b 	bl	8000220 <strcmp>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d106      	bne.n	80013be <cmd_Set_LED+0x4e>
	{
		state = GPIO_PIN_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	73fb      	strb	r3, [r7, #15]
	{
		// Invalid argument
		return;
	}

	Set_LED(state);
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ffc8 	bl	800134c <Set_LED>
 80013bc:	e000      	b.n	80013c0 <cmd_Set_LED+0x50>
		return;
 80013be:	bf00      	nop
}
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	48000400 	.word	0x48000400
 80013cc:	080068dc 	.word	0x080068dc
 80013d0:	080068e0 	.word	0x080068e0

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	e7fe      	b.n	80013dc <Error_Handler+0x8>
	...

080013e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <HAL_MspInit+0x44>)
 80013e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ea:	4a0e      	ldr	r2, [pc, #56]	; (8001424 <HAL_MspInit+0x44>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6613      	str	r3, [r2, #96]	; 0x60
 80013f2:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <HAL_MspInit+0x44>)
 80013f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_MspInit+0x44>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001402:	4a08      	ldr	r2, [pc, #32]	; (8001424 <HAL_MspInit+0x44>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	6593      	str	r3, [r2, #88]	; 0x58
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_MspInit+0x44>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000

08001428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b09a      	sub	sp, #104	; 0x68
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001440:	f107 0310 	add.w	r3, r7, #16
 8001444:	2244      	movs	r2, #68	; 0x44
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f002 fcb3 	bl	8003db4 <memset>
  if(huart->Instance==USART2)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a48      	ldr	r2, [pc, #288]	; (8001574 <HAL_UART_MspInit+0x14c>)
 8001454:	4293      	cmp	r3, r2
 8001456:	f040 8089 	bne.w	800156c <HAL_UART_MspInit+0x144>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800145a:	2302      	movs	r3, #2
 800145c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800145e:	2300      	movs	r3, #0
 8001460:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	4618      	mov	r0, r3
 8001468:	f001 fcb6 	bl	8002dd8 <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001472:	f7ff ffaf 	bl	80013d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001476:	4b40      	ldr	r3, [pc, #256]	; (8001578 <HAL_UART_MspInit+0x150>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147a:	4a3f      	ldr	r2, [pc, #252]	; (8001578 <HAL_UART_MspInit+0x150>)
 800147c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001480:	6593      	str	r3, [r2, #88]	; 0x58
 8001482:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <HAL_UART_MspInit+0x150>)
 8001484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b3a      	ldr	r3, [pc, #232]	; (8001578 <HAL_UART_MspInit+0x150>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	4a39      	ldr	r2, [pc, #228]	; (8001578 <HAL_UART_MspInit+0x150>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <HAL_UART_MspInit+0x150>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80014a6:	230c      	movs	r3, #12
 80014a8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014b6:	2307      	movs	r3, #7
 80014b8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80014be:	4619      	mov	r1, r3
 80014c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c4:	f000 fcfe 	bl	8001ec4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80014c8:	4b2c      	ldr	r3, [pc, #176]	; (800157c <HAL_UART_MspInit+0x154>)
 80014ca:	4a2d      	ldr	r2, [pc, #180]	; (8001580 <HAL_UART_MspInit+0x158>)
 80014cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80014ce:	4b2b      	ldr	r3, [pc, #172]	; (800157c <HAL_UART_MspInit+0x154>)
 80014d0:	221a      	movs	r2, #26
 80014d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014d4:	4b29      	ldr	r3, [pc, #164]	; (800157c <HAL_UART_MspInit+0x154>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014da:	4b28      	ldr	r3, [pc, #160]	; (800157c <HAL_UART_MspInit+0x154>)
 80014dc:	2200      	movs	r2, #0
 80014de:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014e0:	4b26      	ldr	r3, [pc, #152]	; (800157c <HAL_UART_MspInit+0x154>)
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014e6:	4b25      	ldr	r3, [pc, #148]	; (800157c <HAL_UART_MspInit+0x154>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ec:	4b23      	ldr	r3, [pc, #140]	; (800157c <HAL_UART_MspInit+0x154>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80014f2:	4b22      	ldr	r3, [pc, #136]	; (800157c <HAL_UART_MspInit+0x154>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014f8:	4b20      	ldr	r3, [pc, #128]	; (800157c <HAL_UART_MspInit+0x154>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80014fe:	481f      	ldr	r0, [pc, #124]	; (800157c <HAL_UART_MspInit+0x154>)
 8001500:	f000 fb26 	bl	8001b50 <HAL_DMA_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800150a:	f7ff ff63 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a1a      	ldr	r2, [pc, #104]	; (800157c <HAL_UART_MspInit+0x154>)
 8001512:	67da      	str	r2, [r3, #124]	; 0x7c
 8001514:	4a19      	ldr	r2, [pc, #100]	; (800157c <HAL_UART_MspInit+0x154>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <HAL_UART_MspInit+0x15c>)
 800151c:	4a1a      	ldr	r2, [pc, #104]	; (8001588 <HAL_UART_MspInit+0x160>)
 800151e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001520:	4b18      	ldr	r3, [pc, #96]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001522:	221b      	movs	r2, #27
 8001524:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001528:	2210      	movs	r2, #16
 800152a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_UART_MspInit+0x15c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001534:	2280      	movs	r2, #128	; 0x80
 8001536:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_UART_MspInit+0x15c>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <HAL_UART_MspInit+0x15c>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001550:	480c      	ldr	r0, [pc, #48]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001552:	f000 fafd 	bl	8001b50 <HAL_DMA_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 800155c:	f7ff ff3a 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a08      	ldr	r2, [pc, #32]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001564:	679a      	str	r2, [r3, #120]	; 0x78
 8001566:	4a07      	ldr	r2, [pc, #28]	; (8001584 <HAL_UART_MspInit+0x15c>)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800156c:	bf00      	nop
 800156e:	3768      	adds	r7, #104	; 0x68
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40004400 	.word	0x40004400
 8001578:	40021000 	.word	0x40021000
 800157c:	200002dc 	.word	0x200002dc
 8001580:	40020008 	.word	0x40020008
 8001584:	2000033c 	.word	0x2000033c
 8001588:	4002001c 	.word	0x4002001c

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d8:	f000 f96a 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80015e4:	4802      	ldr	r0, [pc, #8]	; (80015f0 <DMA1_Channel1_IRQHandler+0x10>)
 80015e6:	f000 fb5b 	bl	8001ca0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200002dc 	.word	0x200002dc

080015f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80015f8:	4802      	ldr	r0, [pc, #8]	; (8001604 <DMA1_Channel2_IRQHandler+0x10>)
 80015fa:	f000 fb51 	bl	8001ca0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000033c 	.word	0x2000033c

08001608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
	return 1;
 800160c:	2301      	movs	r3, #1
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_kill>:

int _kill(int pid, int sig)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001622:	f002 fb9d 	bl	8003d60 <__errno>
 8001626:	4603      	mov	r3, r0
 8001628:	2216      	movs	r2, #22
 800162a:	601a      	str	r2, [r3, #0]
	return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_exit>:

void _exit (int status)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001640:	f04f 31ff 	mov.w	r1, #4294967295
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe7 	bl	8001618 <_kill>
	while (1) {}		/* Make sure we hang here */
 800164a:	e7fe      	b.n	800164a <_exit+0x12>

0800164c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	e00a      	b.n	8001674 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800165e:	f3af 8000 	nop.w
 8001662:	4601      	mov	r1, r0
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	60ba      	str	r2, [r7, #8]
 800166a:	b2ca      	uxtb	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	429a      	cmp	r2, r3
 800167a:	dbf0      	blt.n	800165e <_read+0x12>
	}

return len;
 800167c:	687b      	ldr	r3, [r7, #4]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e009      	b.n	80016ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	60ba      	str	r2, [r7, #8]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697a      	ldr	r2, [r7, #20]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dbf1      	blt.n	8001698 <_write+0x12>
	}
	return len;
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <_close>:

int _close(int file)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
	return -1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016e6:	605a      	str	r2, [r3, #4]
	return 0;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <_isatty>:

int _isatty(int file)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
	return 1;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
	return 0;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f002 fb02 	bl	8003d60 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20008000 	.word	0x20008000
 8001788:	00000400 	.word	0x00000400
 800178c:	20000420 	.word	0x20000420
 8001790:	20000438 	.word	0x20000438

08001794 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017bc:	480d      	ldr	r0, [pc, #52]	; (80017f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80017be:	490e      	ldr	r1, [pc, #56]	; (80017f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c0:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <LoopForever+0xe>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d4:	4c0b      	ldr	r4, [pc, #44]	; (8001804 <LoopForever+0x16>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017e2:	f7ff ffd7 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017e6:	f002 fac1 	bl	8003d6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017ea:	f7ff fc71 	bl	80010d0 <main>

080017ee <LoopForever>:

LoopForever:
    b LoopForever
 80017ee:	e7fe      	b.n	80017ee <LoopForever>
  ldr   r0, =_estack
 80017f0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80017f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80017fc:	08006d74 	.word	0x08006d74
  ldr r2, =_sbss
 8001800:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001804:	20000438 	.word	0x20000438

08001808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <ADC1_2_IRQHandler>

0800180a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001814:	2003      	movs	r0, #3
 8001816:	f000 f95b 	bl	8001ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f80e 	bl	800183c <HAL_InitTick>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e001      	b.n	8001830 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800182c:	f7ff fdd8 	bl	80013e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001830:	79fb      	ldrb	r3, [r7, #7]

}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001848:	4b16      	ldr	r3, [pc, #88]	; (80018a4 <HAL_InitTick+0x68>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d022      	beq.n	8001896 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_InitTick+0x6c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <HAL_InitTick+0x68>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800185c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001860:	fbb2 f3f3 	udiv	r3, r2, r3
 8001864:	4618      	mov	r0, r3
 8001866:	f000 f966 	bl	8001b36 <HAL_SYSTICK_Config>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d10f      	bne.n	8001890 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b0f      	cmp	r3, #15
 8001874:	d809      	bhi.n	800188a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001876:	2200      	movs	r2, #0
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	f04f 30ff 	mov.w	r0, #4294967295
 800187e:	f000 f932 	bl	8001ae6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001882:	4a0a      	ldr	r2, [pc, #40]	; (80018ac <HAL_InitTick+0x70>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	e007      	b.n	800189a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	e004      	b.n	800189a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
 8001894:	e001      	b.n	800189a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000008 	.word	0x20000008
 80018a8:	20000000 	.word	0x20000000
 80018ac:	20000004 	.word	0x20000004

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x1c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x20>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	4a03      	ldr	r2, [pc, #12]	; (80018cc <HAL_IncTick+0x1c>)
 80018c0:	6013      	str	r3, [r2, #0]
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	20000424 	.word	0x20000424
 80018d0:	20000008 	.word	0x20000008

080018d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <HAL_GetTick+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000424 	.word	0x20000424

080018ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f4:	f7ff ffee 	bl	80018d4 <HAL_GetTick>
 80018f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001904:	d004      	beq.n	8001910 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_Delay+0x40>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	4413      	add	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001910:	bf00      	nop
 8001912:	f7ff ffdf 	bl	80018d4 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	429a      	cmp	r2, r3
 8001920:	d8f7      	bhi.n	8001912 <HAL_Delay+0x26>
  {
  }
}
 8001922:	bf00      	nop
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000008 	.word	0x20000008

08001930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800194c:	4013      	ands	r3, r2
 800194e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001958:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001962:	4a04      	ldr	r2, [pc, #16]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	60d3      	str	r3, [r2, #12]
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800197c:	4b04      	ldr	r3, [pc, #16]	; (8001990 <__NVIC_GetPriorityGrouping+0x18>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	0a1b      	lsrs	r3, r3, #8
 8001982:	f003 0307 	and.w	r3, r3, #7
}
 8001986:	4618      	mov	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	db0b      	blt.n	80019be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	f003 021f 	and.w	r2, r3, #31
 80019ac:	4907      	ldr	r1, [pc, #28]	; (80019cc <__NVIC_EnableIRQ+0x38>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	2001      	movs	r0, #1
 80019b6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000e100 	.word	0xe000e100

080019d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	6039      	str	r1, [r7, #0]
 80019da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	db0a      	blt.n	80019fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	490c      	ldr	r1, [pc, #48]	; (8001a1c <__NVIC_SetPriority+0x4c>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	0112      	lsls	r2, r2, #4
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	440b      	add	r3, r1
 80019f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f8:	e00a      	b.n	8001a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4908      	ldr	r1, [pc, #32]	; (8001a20 <__NVIC_SetPriority+0x50>)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	3b04      	subs	r3, #4
 8001a08:	0112      	lsls	r2, r2, #4
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	761a      	strb	r2, [r3, #24]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000e100 	.word	0xe000e100
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f1c3 0307 	rsb	r3, r3, #7
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	bf28      	it	cs
 8001a42:	2304      	movcs	r3, #4
 8001a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	2b06      	cmp	r3, #6
 8001a4c:	d902      	bls.n	8001a54 <NVIC_EncodePriority+0x30>
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3b03      	subs	r3, #3
 8001a52:	e000      	b.n	8001a56 <NVIC_EncodePriority+0x32>
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43da      	mvns	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	401a      	ands	r2, r3
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	43d9      	mvns	r1, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	4313      	orrs	r3, r2
         );
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3724      	adds	r7, #36	; 0x24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a9c:	d301      	bcc.n	8001aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e00f      	b.n	8001ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aa2:	4a0a      	ldr	r2, [pc, #40]	; (8001acc <SysTick_Config+0x40>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aaa:	210f      	movs	r1, #15
 8001aac:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab0:	f7ff ff8e 	bl	80019d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <SysTick_Config+0x40>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <SysTick_Config+0x40>)
 8001abc:	2207      	movs	r2, #7
 8001abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	e000e010 	.word	0xe000e010

08001ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff ff29 	bl	8001930 <__NVIC_SetPriorityGrouping>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b086      	sub	sp, #24
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4603      	mov	r3, r0
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001af4:	f7ff ff40 	bl	8001978 <__NVIC_GetPriorityGrouping>
 8001af8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	6978      	ldr	r0, [r7, #20]
 8001b00:	f7ff ff90 	bl	8001a24 <NVIC_EncodePriority>
 8001b04:	4602      	mov	r2, r0
 8001b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff5f 	bl	80019d0 <__NVIC_SetPriority>
}
 8001b12:	bf00      	nop
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	4603      	mov	r3, r0
 8001b22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff ff33 	bl	8001994 <__NVIC_EnableIRQ>
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b082      	sub	sp, #8
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff ffa4 	bl	8001a8c <SysTick_Config>
 8001b44:	4603      	mov	r3, r0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e08d      	b.n	8001c7e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_DMA_Init+0x138>)
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d80f      	bhi.n	8001b8e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b45      	ldr	r3, [pc, #276]	; (8001c8c <HAL_DMA_Init+0x13c>)
 8001b76:	4413      	add	r3, r2
 8001b78:	4a45      	ldr	r2, [pc, #276]	; (8001c90 <HAL_DMA_Init+0x140>)
 8001b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7e:	091b      	lsrs	r3, r3, #4
 8001b80:	009a      	lsls	r2, r3, #2
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a42      	ldr	r2, [pc, #264]	; (8001c94 <HAL_DMA_Init+0x144>)
 8001b8a:	641a      	str	r2, [r3, #64]	; 0x40
 8001b8c:	e00e      	b.n	8001bac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b40      	ldr	r3, [pc, #256]	; (8001c98 <HAL_DMA_Init+0x148>)
 8001b96:	4413      	add	r3, r2
 8001b98:	4a3d      	ldr	r2, [pc, #244]	; (8001c90 <HAL_DMA_Init+0x140>)
 8001b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9e:	091b      	lsrs	r3, r3, #4
 8001ba0:	009a      	lsls	r2, r3, #2
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a3c      	ldr	r2, [pc, #240]	; (8001c9c <HAL_DMA_Init+0x14c>)
 8001baa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bc6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001bd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f8fe 	bl	8001e00 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c0c:	d102      	bne.n	8001c14 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c1c:	b2d2      	uxtb	r2, r2
 8001c1e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001c28:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d010      	beq.n	8001c54 <HAL_DMA_Init+0x104>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d80c      	bhi.n	8001c54 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f91e 	bl	8001e7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	e008      	b.n	8001c66 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020407 	.word	0x40020407
 8001c8c:	bffdfff8 	.word	0xbffdfff8
 8001c90:	cccccccd 	.word	0xcccccccd
 8001c94:	40020000 	.word	0x40020000
 8001c98:	bffdfbf8 	.word	0xbffdfbf8
 8001c9c:	40020400 	.word	0x40020400

08001ca0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbc:	f003 031f 	and.w	r3, r3, #31
 8001cc0:	2204      	movs	r2, #4
 8001cc2:	409a      	lsls	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d026      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x7a>
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d021      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0320 	and.w	r3, r3, #32
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d107      	bne.n	8001cf4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 0204 	bic.w	r2, r2, #4
 8001cf2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf8:	f003 021f 	and.w	r2, r3, #31
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d00:	2104      	movs	r1, #4
 8001d02:	fa01 f202 	lsl.w	r2, r1, r2
 8001d06:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d071      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001d18:	e06c      	b.n	8001df4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	2202      	movs	r2, #2
 8001d24:	409a      	lsls	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d02e      	beq.n	8001d8c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d029      	beq.n	8001d8c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0320 	and.w	r3, r3, #32
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10b      	bne.n	8001d5e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 020a 	bic.w	r2, r2, #10
 8001d54:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d62:	f003 021f 	and.w	r2, r3, #31
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	2102      	movs	r1, #2
 8001d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d70:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d038      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d8a:	e033      	b.n	8001df4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	f003 031f 	and.w	r3, r3, #31
 8001d94:	2208      	movs	r2, #8
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d02a      	beq.n	8001df6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d025      	beq.n	8001df6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 020e 	bic.w	r2, r2, #14
 8001db8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	f003 021f 	and.w	r2, r3, #31
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dcc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
}
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b087      	sub	sp, #28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d802      	bhi.n	8001e1a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	e001      	b.n	8001e1e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8001e1a:	4b15      	ldr	r3, [pc, #84]	; (8001e70 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001e1c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	3b08      	subs	r3, #8
 8001e2a:	4a12      	ldr	r2, [pc, #72]	; (8001e74 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e30:	091b      	lsrs	r3, r3, #4
 8001e32:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e38:	089b      	lsrs	r3, r3, #2
 8001e3a:	009a      	lsls	r2, r3, #2
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4413      	add	r3, r2
 8001e40:	461a      	mov	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a0b      	ldr	r2, [pc, #44]	; (8001e78 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001e4a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2201      	movs	r2, #1
 8001e54:	409a      	lsls	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001e5a:	bf00      	nop
 8001e5c:	371c      	adds	r7, #28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40020407 	.word	0x40020407
 8001e6c:	40020800 	.word	0x40020800
 8001e70:	40020820 	.word	0x40020820
 8001e74:	cccccccd 	.word	0xcccccccd
 8001e78:	40020880 	.word	0x40020880

08001e7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001e90:	4413      	add	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	461a      	mov	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a08      	ldr	r2, [pc, #32]	; (8001ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001e9e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	f003 031f 	and.w	r3, r3, #31
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001eb0:	bf00      	nop
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	1000823f 	.word	0x1000823f
 8001ec0:	40020940 	.word	0x40020940

08001ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ed2:	e15a      	b.n	800218a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2101      	movs	r1, #1
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 814c 	beq.w	8002184 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f003 0303 	and.w	r3, r3, #3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d005      	beq.n	8001f04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d130      	bne.n	8001f66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	43db      	mvns	r3, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	091b      	lsrs	r3, r3, #4
 8001f50:	f003 0201 	and.w	r2, r3, #1
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d017      	beq.n	8001fa2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	2203      	movs	r2, #3
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43db      	mvns	r3, r3
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4013      	ands	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	689a      	ldr	r2, [r3, #8]
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 0303 	and.w	r3, r3, #3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d123      	bne.n	8001ff6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	08da      	lsrs	r2, r3, #3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3208      	adds	r2, #8
 8001fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	220f      	movs	r2, #15
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	691a      	ldr	r2, [r3, #16]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	08da      	lsrs	r2, r3, #3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3208      	adds	r2, #8
 8001ff0:	6939      	ldr	r1, [r7, #16]
 8001ff2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	2203      	movs	r2, #3
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	4013      	ands	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f003 0203 	and.w	r2, r3, #3
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80a6 	beq.w	8002184 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002038:	4b5b      	ldr	r3, [pc, #364]	; (80021a8 <HAL_GPIO_Init+0x2e4>)
 800203a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800203c:	4a5a      	ldr	r2, [pc, #360]	; (80021a8 <HAL_GPIO_Init+0x2e4>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	6613      	str	r3, [r2, #96]	; 0x60
 8002044:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <HAL_GPIO_Init+0x2e4>)
 8002046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002050:	4a56      	ldr	r2, [pc, #344]	; (80021ac <HAL_GPIO_Init+0x2e8>)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	3302      	adds	r3, #2
 8002058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	220f      	movs	r2, #15
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800207a:	d01f      	beq.n	80020bc <HAL_GPIO_Init+0x1f8>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a4c      	ldr	r2, [pc, #304]	; (80021b0 <HAL_GPIO_Init+0x2ec>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d019      	beq.n	80020b8 <HAL_GPIO_Init+0x1f4>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a4b      	ldr	r2, [pc, #300]	; (80021b4 <HAL_GPIO_Init+0x2f0>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d013      	beq.n	80020b4 <HAL_GPIO_Init+0x1f0>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a4a      	ldr	r2, [pc, #296]	; (80021b8 <HAL_GPIO_Init+0x2f4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d00d      	beq.n	80020b0 <HAL_GPIO_Init+0x1ec>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a49      	ldr	r2, [pc, #292]	; (80021bc <HAL_GPIO_Init+0x2f8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d007      	beq.n	80020ac <HAL_GPIO_Init+0x1e8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a48      	ldr	r2, [pc, #288]	; (80021c0 <HAL_GPIO_Init+0x2fc>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d101      	bne.n	80020a8 <HAL_GPIO_Init+0x1e4>
 80020a4:	2305      	movs	r3, #5
 80020a6:	e00a      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020a8:	2306      	movs	r3, #6
 80020aa:	e008      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020ac:	2304      	movs	r3, #4
 80020ae:	e006      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020b0:	2303      	movs	r3, #3
 80020b2:	e004      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020b4:	2302      	movs	r3, #2
 80020b6:	e002      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <HAL_GPIO_Init+0x1fa>
 80020bc:	2300      	movs	r3, #0
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	f002 0203 	and.w	r2, r2, #3
 80020c4:	0092      	lsls	r2, r2, #2
 80020c6:	4093      	lsls	r3, r2
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ce:	4937      	ldr	r1, [pc, #220]	; (80021ac <HAL_GPIO_Init+0x2e8>)
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	089b      	lsrs	r3, r3, #2
 80020d4:	3302      	adds	r3, #2
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020dc:	4b39      	ldr	r3, [pc, #228]	; (80021c4 <HAL_GPIO_Init+0x300>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002100:	4a30      	ldr	r2, [pc, #192]	; (80021c4 <HAL_GPIO_Init+0x300>)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002106:	4b2f      	ldr	r3, [pc, #188]	; (80021c4 <HAL_GPIO_Init+0x300>)
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	43db      	mvns	r3, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4313      	orrs	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800212a:	4a26      	ldr	r2, [pc, #152]	; (80021c4 <HAL_GPIO_Init+0x300>)
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002130:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <HAL_GPIO_Init+0x300>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	43db      	mvns	r3, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4013      	ands	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002154:	4a1b      	ldr	r2, [pc, #108]	; (80021c4 <HAL_GPIO_Init+0x300>)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800215a:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <HAL_GPIO_Init+0x300>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	43db      	mvns	r3, r3
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	4013      	ands	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	4313      	orrs	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800217e:	4a11      	ldr	r2, [pc, #68]	; (80021c4 <HAL_GPIO_Init+0x300>)
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	3301      	adds	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	fa22 f303 	lsr.w	r3, r2, r3
 8002194:	2b00      	cmp	r3, #0
 8002196:	f47f ae9d 	bne.w	8001ed4 <HAL_GPIO_Init+0x10>
  }
}
 800219a:	bf00      	nop
 800219c:	bf00      	nop
 800219e:	371c      	adds	r7, #28
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40010000 	.word	0x40010000
 80021b0:	48000400 	.word	0x48000400
 80021b4:	48000800 	.word	0x48000800
 80021b8:	48000c00 	.word	0x48000c00
 80021bc:	48001000 	.word	0x48001000
 80021c0:	48001400 	.word	0x48001400
 80021c4:	40010400 	.word	0x40010400

080021c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	887b      	ldrh	r3, [r7, #2]
 80021da:	4013      	ands	r3, r2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021e0:	2301      	movs	r3, #1
 80021e2:	73fb      	strb	r3, [r7, #15]
 80021e4:	e001      	b.n	80021ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021e6:	2300      	movs	r3, #0
 80021e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	807b      	strh	r3, [r7, #2]
 8002204:	4613      	mov	r3, r2
 8002206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002208:	787b      	ldrb	r3, [r7, #1]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800220e:	887a      	ldrh	r2, [r7, #2]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002214:	e002      	b.n	800221c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002216:	887a      	ldrh	r2, [r7, #2]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d141      	bne.n	80022ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002236:	4b4b      	ldr	r3, [pc, #300]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002242:	d131      	bne.n	80022a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002244:	4b47      	ldr	r3, [pc, #284]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002246:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800224a:	4a46      	ldr	r2, [pc, #280]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002250:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002254:	4b43      	ldr	r3, [pc, #268]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800225c:	4a41      	ldr	r2, [pc, #260]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800225e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002264:	4b40      	ldr	r3, [pc, #256]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2232      	movs	r2, #50	; 0x32
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	4a3f      	ldr	r2, [pc, #252]	; (800236c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	0c9b      	lsrs	r3, r3, #18
 8002276:	3301      	adds	r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800227a:	e002      	b.n	8002282 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	3b01      	subs	r3, #1
 8002280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002282:	4b38      	ldr	r3, [pc, #224]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228e:	d102      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f2      	bne.n	800227c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002296:	4b33      	ldr	r3, [pc, #204]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800229e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022a2:	d158      	bne.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e057      	b.n	8002358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022a8:	4b2e      	ldr	r3, [pc, #184]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022ae:	4a2d      	ldr	r2, [pc, #180]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80022b8:	e04d      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022c0:	d141      	bne.n	8002346 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ce:	d131      	bne.n	8002334 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022d0:	4b24      	ldr	r3, [pc, #144]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022d6:	4a23      	ldr	r2, [pc, #140]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022e0:	4b20      	ldr	r3, [pc, #128]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022e8:	4a1e      	ldr	r2, [pc, #120]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022f0:	4b1d      	ldr	r3, [pc, #116]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2232      	movs	r2, #50	; 0x32
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	4a1c      	ldr	r2, [pc, #112]	; (800236c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002300:	0c9b      	lsrs	r3, r3, #18
 8002302:	3301      	adds	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002306:	e002      	b.n	800230e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3b01      	subs	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800230e:	4b15      	ldr	r3, [pc, #84]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800231a:	d102      	bne.n	8002322 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f2      	bne.n	8002308 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800232a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800232e:	d112      	bne.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e011      	b.n	8002358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002336:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002344:	e007      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002346:	4b07      	ldr	r3, [pc, #28]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800234e:	4a05      	ldr	r2, [pc, #20]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002350:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002354:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	40007000 	.word	0x40007000
 8002368:	20000000 	.word	0x20000000
 800236c:	431bde83 	.word	0x431bde83

08002370 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e306      	b.n	8002990 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d075      	beq.n	800247a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800238e:	4b97      	ldr	r3, [pc, #604]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
 8002396:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002398:	4b94      	ldr	r3, [pc, #592]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f003 0303 	and.w	r3, r3, #3
 80023a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	2b0c      	cmp	r3, #12
 80023a6:	d102      	bne.n	80023ae <HAL_RCC_OscConfig+0x3e>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d002      	beq.n	80023b4 <HAL_RCC_OscConfig+0x44>
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d10b      	bne.n	80023cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	4b8d      	ldr	r3, [pc, #564]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d05b      	beq.n	8002478 <HAL_RCC_OscConfig+0x108>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d157      	bne.n	8002478 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e2e1      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d4:	d106      	bne.n	80023e4 <HAL_RCC_OscConfig+0x74>
 80023d6:	4b85      	ldr	r3, [pc, #532]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a84      	ldr	r2, [pc, #528]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	e01d      	b.n	8002420 <HAL_RCC_OscConfig+0xb0>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023ec:	d10c      	bne.n	8002408 <HAL_RCC_OscConfig+0x98>
 80023ee:	4b7f      	ldr	r3, [pc, #508]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a7e      	ldr	r2, [pc, #504]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b7c      	ldr	r3, [pc, #496]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a7b      	ldr	r2, [pc, #492]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	e00b      	b.n	8002420 <HAL_RCC_OscConfig+0xb0>
 8002408:	4b78      	ldr	r3, [pc, #480]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a77      	ldr	r2, [pc, #476]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800240e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	4b75      	ldr	r3, [pc, #468]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a74      	ldr	r2, [pc, #464]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800241a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800241e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d013      	beq.n	8002450 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002428:	f7ff fa54 	bl	80018d4 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002430:	f7ff fa50 	bl	80018d4 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b64      	cmp	r3, #100	; 0x64
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e2a6      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002442:	4b6a      	ldr	r3, [pc, #424]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0xc0>
 800244e:	e014      	b.n	800247a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002450:	f7ff fa40 	bl	80018d4 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002458:	f7ff fa3c 	bl	80018d4 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b64      	cmp	r3, #100	; 0x64
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e292      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800246a:	4b60      	ldr	r3, [pc, #384]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0xe8>
 8002476:	e000      	b.n	800247a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d075      	beq.n	8002572 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002486:	4b59      	ldr	r3, [pc, #356]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 030c 	and.w	r3, r3, #12
 800248e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002490:	4b56      	ldr	r3, [pc, #344]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	2b0c      	cmp	r3, #12
 800249e:	d102      	bne.n	80024a6 <HAL_RCC_OscConfig+0x136>
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d002      	beq.n	80024ac <HAL_RCC_OscConfig+0x13c>
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	d11f      	bne.n	80024ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024ac:	4b4f      	ldr	r3, [pc, #316]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_RCC_OscConfig+0x154>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e265      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c4:	4b49      	ldr	r3, [pc, #292]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	061b      	lsls	r3, r3, #24
 80024d2:	4946      	ldr	r1, [pc, #280]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024d8:	4b45      	ldr	r3, [pc, #276]	; (80025f0 <HAL_RCC_OscConfig+0x280>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff f9ad 	bl	800183c <HAL_InitTick>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d043      	beq.n	8002570 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e251      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d023      	beq.n	800253c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f4:	4b3d      	ldr	r3, [pc, #244]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a3c      	ldr	r2, [pc, #240]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80024fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002500:	f7ff f9e8 	bl	80018d4 <HAL_GetTick>
 8002504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002506:	e008      	b.n	800251a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002508:	f7ff f9e4 	bl	80018d4 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d901      	bls.n	800251a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e23a      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800251a:	4b34      	ldr	r3, [pc, #208]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002522:	2b00      	cmp	r3, #0
 8002524:	d0f0      	beq.n	8002508 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002526:	4b31      	ldr	r3, [pc, #196]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	061b      	lsls	r3, r3, #24
 8002534:	492d      	ldr	r1, [pc, #180]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002536:	4313      	orrs	r3, r2
 8002538:	604b      	str	r3, [r1, #4]
 800253a:	e01a      	b.n	8002572 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800253c:	4b2b      	ldr	r3, [pc, #172]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a2a      	ldr	r2, [pc, #168]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002548:	f7ff f9c4 	bl	80018d4 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002550:	f7ff f9c0 	bl	80018d4 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e216      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002562:	4b22      	ldr	r3, [pc, #136]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x1e0>
 800256e:	e000      	b.n	8002572 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002570:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d041      	beq.n	8002602 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d01c      	beq.n	80025c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002586:	4b19      	ldr	r3, [pc, #100]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 8002588:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800258c:	4a17      	ldr	r2, [pc, #92]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002596:	f7ff f99d 	bl	80018d4 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800259e:	f7ff f999 	bl	80018d4 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e1ef      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80025b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0ef      	beq.n	800259e <HAL_RCC_OscConfig+0x22e>
 80025be:	e020      	b.n	8002602 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c0:	4b0a      	ldr	r3, [pc, #40]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80025c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025c6:	4a09      	ldr	r2, [pc, #36]	; (80025ec <HAL_RCC_OscConfig+0x27c>)
 80025c8:	f023 0301 	bic.w	r3, r3, #1
 80025cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d0:	f7ff f980 	bl	80018d4 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025d6:	e00d      	b.n	80025f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d8:	f7ff f97c 	bl	80018d4 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d906      	bls.n	80025f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e1d2      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
 80025ea:	bf00      	nop
 80025ec:	40021000 	.word	0x40021000
 80025f0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025f4:	4b8c      	ldr	r3, [pc, #560]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80025f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1ea      	bne.n	80025d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0304 	and.w	r3, r3, #4
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 80a6 	beq.w	800275c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002610:	2300      	movs	r3, #0
 8002612:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002614:	4b84      	ldr	r3, [pc, #528]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_RCC_OscConfig+0x2b4>
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <HAL_RCC_OscConfig+0x2b6>
 8002624:	2300      	movs	r3, #0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00d      	beq.n	8002646 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	4b7f      	ldr	r3, [pc, #508]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 800262c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262e:	4a7e      	ldr	r2, [pc, #504]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002634:	6593      	str	r3, [r2, #88]	; 0x58
 8002636:	4b7c      	ldr	r3, [pc, #496]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002642:	2301      	movs	r3, #1
 8002644:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002646:	4b79      	ldr	r3, [pc, #484]	; (800282c <HAL_RCC_OscConfig+0x4bc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d118      	bne.n	8002684 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002652:	4b76      	ldr	r3, [pc, #472]	; (800282c <HAL_RCC_OscConfig+0x4bc>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a75      	ldr	r2, [pc, #468]	; (800282c <HAL_RCC_OscConfig+0x4bc>)
 8002658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800265c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265e:	f7ff f939 	bl	80018d4 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002666:	f7ff f935 	bl	80018d4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e18b      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002678:	4b6c      	ldr	r3, [pc, #432]	; (800282c <HAL_RCC_OscConfig+0x4bc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d108      	bne.n	800269e <HAL_RCC_OscConfig+0x32e>
 800268c:	4b66      	ldr	r3, [pc, #408]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 800268e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002692:	4a65      	ldr	r2, [pc, #404]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800269c:	e024      	b.n	80026e8 <HAL_RCC_OscConfig+0x378>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	2b05      	cmp	r3, #5
 80026a4:	d110      	bne.n	80026c8 <HAL_RCC_OscConfig+0x358>
 80026a6:	4b60      	ldr	r3, [pc, #384]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ac:	4a5e      	ldr	r2, [pc, #376]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026ae:	f043 0304 	orr.w	r3, r3, #4
 80026b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026b6:	4b5c      	ldr	r3, [pc, #368]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026bc:	4a5a      	ldr	r2, [pc, #360]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026c6:	e00f      	b.n	80026e8 <HAL_RCC_OscConfig+0x378>
 80026c8:	4b57      	ldr	r3, [pc, #348]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ce:	4a56      	ldr	r2, [pc, #344]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026d8:	4b53      	ldr	r3, [pc, #332]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026de:	4a52      	ldr	r2, [pc, #328]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80026e0:	f023 0304 	bic.w	r3, r3, #4
 80026e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d016      	beq.n	800271e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f0:	f7ff f8f0 	bl	80018d4 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026f6:	e00a      	b.n	800270e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f8:	f7ff f8ec 	bl	80018d4 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	f241 3288 	movw	r2, #5000	; 0x1388
 8002706:	4293      	cmp	r3, r2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e140      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800270e:	4b46      	ldr	r3, [pc, #280]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0ed      	beq.n	80026f8 <HAL_RCC_OscConfig+0x388>
 800271c:	e015      	b.n	800274a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800271e:	f7ff f8d9 	bl	80018d4 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002724:	e00a      	b.n	800273c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002726:	f7ff f8d5 	bl	80018d4 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	f241 3288 	movw	r2, #5000	; 0x1388
 8002734:	4293      	cmp	r3, r2
 8002736:	d901      	bls.n	800273c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e129      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800273c:	4b3a      	ldr	r3, [pc, #232]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1ed      	bne.n	8002726 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800274a:	7ffb      	ldrb	r3, [r7, #31]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d105      	bne.n	800275c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002750:	4b35      	ldr	r3, [pc, #212]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002754:	4a34      	ldr	r2, [pc, #208]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800275a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	2b00      	cmp	r3, #0
 8002766:	d03c      	beq.n	80027e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01c      	beq.n	80027aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002770:	4b2d      	ldr	r3, [pc, #180]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002772:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002776:	4a2c      	ldr	r2, [pc, #176]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002780:	f7ff f8a8 	bl	80018d4 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002788:	f7ff f8a4 	bl	80018d4 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e0fa      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800279a:	4b23      	ldr	r3, [pc, #140]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 800279c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0ef      	beq.n	8002788 <HAL_RCC_OscConfig+0x418>
 80027a8:	e01b      	b.n	80027e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027aa:	4b1f      	ldr	r3, [pc, #124]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80027ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027b0:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80027b2:	f023 0301 	bic.w	r3, r3, #1
 80027b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ba:	f7ff f88b 	bl	80018d4 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027c2:	f7ff f887 	bl	80018d4 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e0dd      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027d4:	4b14      	ldr	r3, [pc, #80]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80027d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1ef      	bne.n	80027c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f000 80d1 	beq.w	800298e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ec:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 030c 	and.w	r3, r3, #12
 80027f4:	2b0c      	cmp	r3, #12
 80027f6:	f000 808b 	beq.w	8002910 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d15e      	bne.n	80028c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a08      	ldr	r2, [pc, #32]	; (8002828 <HAL_RCC_OscConfig+0x4b8>)
 8002808:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800280c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280e:	f7ff f861 	bl	80018d4 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002814:	e00c      	b.n	8002830 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002816:	f7ff f85d 	bl	80018d4 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d905      	bls.n	8002830 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e0b3      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
 8002828:	40021000 	.word	0x40021000
 800282c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002830:	4b59      	ldr	r3, [pc, #356]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1ec      	bne.n	8002816 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800283c:	4b56      	ldr	r3, [pc, #344]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	4b56      	ldr	r3, [pc, #344]	; (800299c <HAL_RCC_OscConfig+0x62c>)
 8002842:	4013      	ands	r3, r2
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6a11      	ldr	r1, [r2, #32]
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800284c:	3a01      	subs	r2, #1
 800284e:	0112      	lsls	r2, r2, #4
 8002850:	4311      	orrs	r1, r2
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002856:	0212      	lsls	r2, r2, #8
 8002858:	4311      	orrs	r1, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800285e:	0852      	lsrs	r2, r2, #1
 8002860:	3a01      	subs	r2, #1
 8002862:	0552      	lsls	r2, r2, #21
 8002864:	4311      	orrs	r1, r2
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800286a:	0852      	lsrs	r2, r2, #1
 800286c:	3a01      	subs	r2, #1
 800286e:	0652      	lsls	r2, r2, #25
 8002870:	4311      	orrs	r1, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002876:	06d2      	lsls	r2, r2, #27
 8002878:	430a      	orrs	r2, r1
 800287a:	4947      	ldr	r1, [pc, #284]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 800287c:	4313      	orrs	r3, r2
 800287e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002880:	4b45      	ldr	r3, [pc, #276]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a44      	ldr	r2, [pc, #272]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 8002886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800288a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800288c:	4b42      	ldr	r3, [pc, #264]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4a41      	ldr	r2, [pc, #260]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 8002892:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002896:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002898:	f7ff f81c 	bl	80018d4 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a0:	f7ff f818 	bl	80018d4 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e06e      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028b2:	4b39      	ldr	r3, [pc, #228]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0x530>
 80028be:	e066      	b.n	800298e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c0:	4b35      	ldr	r3, [pc, #212]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a34      	ldr	r2, [pc, #208]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ca:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80028cc:	4b32      	ldr	r3, [pc, #200]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	4a31      	ldr	r2, [pc, #196]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028d2:	f023 0303 	bic.w	r3, r3, #3
 80028d6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80028d8:	4b2f      	ldr	r3, [pc, #188]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	4a2e      	ldr	r2, [pc, #184]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 80028de:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80028e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e8:	f7fe fff4 	bl	80018d4 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f0:	f7fe fff0 	bl	80018d4 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e046      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002902:	4b25      	ldr	r3, [pc, #148]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f0      	bne.n	80028f0 <HAL_RCC_OscConfig+0x580>
 800290e:	e03e      	b.n	800298e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e039      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <HAL_RCC_OscConfig+0x628>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f003 0203 	and.w	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	429a      	cmp	r2, r3
 800292e:	d12c      	bne.n	800298a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	3b01      	subs	r3, #1
 800293c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293e:	429a      	cmp	r2, r3
 8002940:	d123      	bne.n	800298a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800294e:	429a      	cmp	r2, r3
 8002950:	d11b      	bne.n	800298a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d113      	bne.n	800298a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296c:	085b      	lsrs	r3, r3, #1
 800296e:	3b01      	subs	r3, #1
 8002970:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002972:	429a      	cmp	r2, r3
 8002974:	d109      	bne.n	800298a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002980:	085b      	lsrs	r3, r3, #1
 8002982:	3b01      	subs	r3, #1
 8002984:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002986:	429a      	cmp	r2, r3
 8002988:	d001      	beq.n	800298e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3720      	adds	r7, #32
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40021000 	.word	0x40021000
 800299c:	019f800c 	.word	0x019f800c

080029a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029aa:	2300      	movs	r3, #0
 80029ac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e11e      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b8:	4b91      	ldr	r3, [pc, #580]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 030f 	and.w	r3, r3, #15
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d910      	bls.n	80029e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c6:	4b8e      	ldr	r3, [pc, #568]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 020f 	bic.w	r2, r3, #15
 80029ce:	498c      	ldr	r1, [pc, #560]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d6:	4b8a      	ldr	r3, [pc, #552]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e106      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d073      	beq.n	8002adc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b03      	cmp	r3, #3
 80029fa:	d129      	bne.n	8002a50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fc:	4b81      	ldr	r3, [pc, #516]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e0f4      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a0c:	f000 f99e 	bl	8002d4c <RCC_GetSysClockFreqFromPLLSource>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	4a7c      	ldr	r2, [pc, #496]	; (8002c08 <HAL_RCC_ClockConfig+0x268>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d93f      	bls.n	8002a9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a1a:	4b7a      	ldr	r3, [pc, #488]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d009      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d033      	beq.n	8002a9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d12f      	bne.n	8002a9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a3a:	4b72      	ldr	r3, [pc, #456]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a42:	4a70      	ldr	r2, [pc, #448]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a4a:	2380      	movs	r3, #128	; 0x80
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	e024      	b.n	8002a9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d107      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a58:	4b6a      	ldr	r3, [pc, #424]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d109      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0c6      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a68:	4b66      	ldr	r3, [pc, #408]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0be      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002a78:	f000 f8ce 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002a7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4a61      	ldr	r2, [pc, #388]	; (8002c08 <HAL_RCC_ClockConfig+0x268>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d909      	bls.n	8002a9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a86:	4b5f      	ldr	r3, [pc, #380]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a8e:	4a5d      	ldr	r2, [pc, #372]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002a96:	2380      	movs	r3, #128	; 0x80
 8002a98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a9a:	4b5a      	ldr	r3, [pc, #360]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f023 0203 	bic.w	r2, r3, #3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	4957      	ldr	r1, [pc, #348]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aac:	f7fe ff12 	bl	80018d4 <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab2:	e00a      	b.n	8002aca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab4:	f7fe ff0e 	bl	80018d4 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e095      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aca:	4b4e      	ldr	r3, [pc, #312]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 020c 	and.w	r2, r3, #12
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d1eb      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d023      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af4:	4b43      	ldr	r3, [pc, #268]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a42      	ldr	r2, [pc, #264]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002afa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002afe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b0c:	4b3d      	ldr	r3, [pc, #244]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002b14:	4a3b      	ldr	r2, [pc, #236]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b1c:	4b39      	ldr	r3, [pc, #228]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	4936      	ldr	r1, [pc, #216]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	608b      	str	r3, [r1, #8]
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	2b80      	cmp	r3, #128	; 0x80
 8002b34:	d105      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b36:	4b33      	ldr	r3, [pc, #204]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	4a32      	ldr	r2, [pc, #200]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b42:	4b2f      	ldr	r3, [pc, #188]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d21d      	bcs.n	8002b8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b50:	4b2b      	ldr	r3, [pc, #172]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f023 020f 	bic.w	r2, r3, #15
 8002b58:	4929      	ldr	r1, [pc, #164]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b60:	f7fe feb8 	bl	80018d4 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b68:	f7fe feb4 	bl	80018d4 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e03b      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	4b20      	ldr	r3, [pc, #128]	; (8002c00 <HAL_RCC_ClockConfig+0x260>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d1ed      	bne.n	8002b68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b98:	4b1a      	ldr	r3, [pc, #104]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	4917      	ldr	r1, [pc, #92]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d009      	beq.n	8002bca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bb6:	4b13      	ldr	r3, [pc, #76]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	490f      	ldr	r1, [pc, #60]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bca:	f000 f825 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <HAL_RCC_ClockConfig+0x264>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	490c      	ldr	r1, [pc, #48]	; (8002c0c <HAL_RCC_ClockConfig+0x26c>)
 8002bdc:	5ccb      	ldrb	r3, [r1, r3]
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	fa22 f303 	lsr.w	r3, r2, r3
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <HAL_RCC_ClockConfig+0x270>)
 8002be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002bea:	4b0a      	ldr	r3, [pc, #40]	; (8002c14 <HAL_RCC_ClockConfig+0x274>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fe24 	bl	800183c <HAL_InitTick>
 8002bf4:	4603      	mov	r3, r0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40022000 	.word	0x40022000
 8002c04:	40021000 	.word	0x40021000
 8002c08:	04c4b400 	.word	0x04c4b400
 8002c0c:	080068e4 	.word	0x080068e4
 8002c10:	20000000 	.word	0x20000000
 8002c14:	20000004 	.word	0x20000004

08002c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c1e:	4b2c      	ldr	r3, [pc, #176]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 030c 	and.w	r3, r3, #12
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d102      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c2a:	4b2a      	ldr	r3, [pc, #168]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	e047      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c30:	4b27      	ldr	r3, [pc, #156]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 030c 	and.w	r3, r3, #12
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d102      	bne.n	8002c42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c3c:	4b26      	ldr	r3, [pc, #152]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c3e:	613b      	str	r3, [r7, #16]
 8002c40:	e03e      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c42:	4b23      	ldr	r3, [pc, #140]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	2b0c      	cmp	r3, #12
 8002c4c:	d136      	bne.n	8002cbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c4e:	4b20      	ldr	r3, [pc, #128]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f003 0303 	and.w	r3, r3, #3
 8002c56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c58:	4b1d      	ldr	r3, [pc, #116]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	091b      	lsrs	r3, r3, #4
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	3301      	adds	r3, #1
 8002c64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d10c      	bne.n	8002c86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c6c:	4a1a      	ldr	r2, [pc, #104]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c74:	4a16      	ldr	r2, [pc, #88]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c76:	68d2      	ldr	r2, [r2, #12]
 8002c78:	0a12      	lsrs	r2, r2, #8
 8002c7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c7e:	fb02 f303 	mul.w	r3, r2, r3
 8002c82:	617b      	str	r3, [r7, #20]
      break;
 8002c84:	e00c      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c86:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8e:	4a10      	ldr	r2, [pc, #64]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c90:	68d2      	ldr	r2, [r2, #12]
 8002c92:	0a12      	lsrs	r2, r2, #8
 8002c94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c98:	fb02 f303 	mul.w	r3, r2, r3
 8002c9c:	617b      	str	r3, [r7, #20]
      break;
 8002c9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	0e5b      	lsrs	r3, r3, #25
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	3301      	adds	r3, #1
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	e001      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002cc0:	693b      	ldr	r3, [r7, #16]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	00f42400 	.word	0x00f42400
 8002cd8:	007a1200 	.word	0x007a1200

08002cdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cf8:	f7ff fff0 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	0a1b      	lsrs	r3, r3, #8
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4904      	ldr	r1, [pc, #16]	; (8002d1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d0a:	5ccb      	ldrb	r3, [r1, r3]
 8002d0c:	f003 031f 	and.w	r3, r3, #31
 8002d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	080068f4 	.word	0x080068f4

08002d20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d24:	f7ff ffda 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	0adb      	lsrs	r3, r3, #11
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	4904      	ldr	r1, [pc, #16]	; (8002d48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d36:	5ccb      	ldrb	r3, [r1, r3]
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40021000 	.word	0x40021000
 8002d48:	080068f4 	.word	0x080068f4

08002d4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b087      	sub	sp, #28
 8002d50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d52:	4b1e      	ldr	r3, [pc, #120]	; (8002dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d5c:	4b1b      	ldr	r3, [pc, #108]	; (8002dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	3301      	adds	r3, #1
 8002d68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d10c      	bne.n	8002d8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d70:	4a17      	ldr	r2, [pc, #92]	; (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d78:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d7a:	68d2      	ldr	r2, [r2, #12]
 8002d7c:	0a12      	lsrs	r2, r2, #8
 8002d7e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	617b      	str	r3, [r7, #20]
    break;
 8002d88:	e00c      	b.n	8002da4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d8a:	4a12      	ldr	r2, [pc, #72]	; (8002dd4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d92:	4a0e      	ldr	r2, [pc, #56]	; (8002dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d94:	68d2      	ldr	r2, [r2, #12]
 8002d96:	0a12      	lsrs	r2, r2, #8
 8002d98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d9c:	fb02 f303 	mul.w	r3, r2, r3
 8002da0:	617b      	str	r3, [r7, #20]
    break;
 8002da2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002da4:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0e5b      	lsrs	r3, r3, #25
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	3301      	adds	r3, #1
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002dbe:	687b      	ldr	r3, [r7, #4]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	371c      	adds	r7, #28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	007a1200 	.word	0x007a1200
 8002dd4:	00f42400 	.word	0x00f42400

08002dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002de0:	2300      	movs	r3, #0
 8002de2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002de4:	2300      	movs	r3, #0
 8002de6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 8098 	beq.w	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df6:	2300      	movs	r3, #0
 8002df8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dfa:	4b43      	ldr	r3, [pc, #268]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10d      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e06:	4b40      	ldr	r3, [pc, #256]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0a:	4a3f      	ldr	r2, [pc, #252]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e10:	6593      	str	r3, [r2, #88]	; 0x58
 8002e12:	4b3d      	ldr	r3, [pc, #244]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e22:	4b3a      	ldr	r3, [pc, #232]	; (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a39      	ldr	r2, [pc, #228]	; (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e2e:	f7fe fd51 	bl	80018d4 <HAL_GetTick>
 8002e32:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e34:	e009      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e36:	f7fe fd4d 	bl	80018d4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d902      	bls.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	74fb      	strb	r3, [r7, #19]
        break;
 8002e48:	e005      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e4a:	4b30      	ldr	r3, [pc, #192]	; (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0ef      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002e56:	7cfb      	ldrb	r3, [r7, #19]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d159      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e5c:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d01e      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d019      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e78:	4b23      	ldr	r3, [pc, #140]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e84:	4b20      	ldr	r3, [pc, #128]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e8a:	4a1f      	ldr	r2, [pc, #124]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e94:	4b1c      	ldr	r3, [pc, #112]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	4a1b      	ldr	r2, [pc, #108]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ea0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ea4:	4a18      	ldr	r2, [pc, #96]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d016      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb6:	f7fe fd0d 	bl	80018d4 <HAL_GetTick>
 8002eba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ebc:	e00b      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ebe:	f7fe fd09 	bl	80018d4 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d902      	bls.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	74fb      	strb	r3, [r7, #19]
            break;
 8002ed4:	e006      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0ec      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002ee4:	7cfb      	ldrb	r3, [r7, #19]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10b      	bne.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eea:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	4903      	ldr	r1, [pc, #12]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f00:	e008      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f02:	7cfb      	ldrb	r3, [r7, #19]
 8002f04:	74bb      	strb	r3, [r7, #18]
 8002f06:	e005      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f14:	7c7b      	ldrb	r3, [r7, #17]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d105      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f1a:	4ba6      	ldr	r3, [pc, #664]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1e:	4aa5      	ldr	r2, [pc, #660]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f32:	4ba0      	ldr	r3, [pc, #640]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f38:	f023 0203 	bic.w	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	499c      	ldr	r1, [pc, #624]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00a      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f54:	4b97      	ldr	r3, [pc, #604]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f5a:	f023 020c 	bic.w	r2, r3, #12
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	4994      	ldr	r1, [pc, #592]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f76:	4b8f      	ldr	r3, [pc, #572]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	498b      	ldr	r1, [pc, #556]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00a      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f98:	4b86      	ldr	r3, [pc, #536]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	4983      	ldr	r1, [pc, #524]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0320 	and.w	r3, r3, #32
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fba:	4b7e      	ldr	r3, [pc, #504]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	497a      	ldr	r1, [pc, #488]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00a      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fdc:	4b75      	ldr	r3, [pc, #468]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	4972      	ldr	r1, [pc, #456]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00a      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ffe:	4b6d      	ldr	r3, [pc, #436]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003004:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	4969      	ldr	r1, [pc, #420]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800300e:	4313      	orrs	r3, r2
 8003010:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00a      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003020:	4b64      	ldr	r3, [pc, #400]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003026:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	4961      	ldr	r1, [pc, #388]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00a      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003042:	4b5c      	ldr	r3, [pc, #368]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003048:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	4958      	ldr	r1, [pc, #352]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003060:	2b00      	cmp	r3, #0
 8003062:	d015      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003064:	4b53      	ldr	r3, [pc, #332]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800306a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	4950      	ldr	r1, [pc, #320]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003082:	d105      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003084:	4b4b      	ldr	r3, [pc, #300]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	4a4a      	ldr	r2, [pc, #296]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800308a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800308e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003098:	2b00      	cmp	r3, #0
 800309a:	d015      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800309c:	4b45      	ldr	r3, [pc, #276]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800309e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	4942      	ldr	r1, [pc, #264]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030ba:	d105      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030bc:	4b3d      	ldr	r3, [pc, #244]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	4a3c      	ldr	r2, [pc, #240]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030c6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d015      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80030d4:	4b37      	ldr	r3, [pc, #220]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	4934      	ldr	r1, [pc, #208]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030f2:	d105      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030f4:	4b2f      	ldr	r3, [pc, #188]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	4a2e      	ldr	r2, [pc, #184]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d015      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800310c:	4b29      	ldr	r3, [pc, #164]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800310e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003112:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800311a:	4926      	ldr	r1, [pc, #152]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800311c:	4313      	orrs	r3, r2
 800311e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800312a:	d105      	bne.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800312c:	4b21      	ldr	r3, [pc, #132]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4a20      	ldr	r2, [pc, #128]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003136:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d015      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003144:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003152:	4918      	ldr	r1, [pc, #96]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003162:	d105      	bne.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003164:	4b13      	ldr	r3, [pc, #76]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	4a12      	ldr	r2, [pc, #72]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800316a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800316e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d015      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800317c:	4b0d      	ldr	r3, [pc, #52]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800317e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003182:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318a:	490a      	ldr	r1, [pc, #40]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800318c:	4313      	orrs	r3, r2
 800318e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003196:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800319a:	d105      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800319c:	4b05      	ldr	r3, [pc, #20]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	4a04      	ldr	r2, [pc, #16]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80031a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000

080031b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e042      	b.n	8003250 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7fe f923 	bl	8001428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2224      	movs	r2, #36	; 0x24
 80031e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f82c 	bl	8003258 <UART_SetConfig>
 8003200:	4603      	mov	r3, r0
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e022      	b.n	8003250 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320e:	2b00      	cmp	r3, #0
 8003210:	d002      	beq.n	8003218 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 faec 	bl	80037f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003226:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003236:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0201 	orr.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 fb73 	bl	8003934 <UART_CheckIdleState>
 800324e:	4603      	mov	r3, r0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800325c:	b08c      	sub	sp, #48	; 0x30
 800325e:	af00      	add	r7, sp, #0
 8003260:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	431a      	orrs	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	4313      	orrs	r3, r2
 800327e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	4bab      	ldr	r3, [pc, #684]	; (8003534 <UART_SetConfig+0x2dc>)
 8003288:	4013      	ands	r3, r2
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003290:	430b      	orrs	r3, r1
 8003292:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	430a      	orrs	r2, r1
 80032a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4aa0      	ldr	r2, [pc, #640]	; (8003538 <UART_SetConfig+0x2e0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d004      	beq.n	80032c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032c0:	4313      	orrs	r3, r2
 80032c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80032ce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032d8:	430b      	orrs	r3, r1
 80032da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	f023 010f 	bic.w	r1, r3, #15
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a91      	ldr	r2, [pc, #580]	; (800353c <UART_SetConfig+0x2e4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d125      	bne.n	8003348 <UART_SetConfig+0xf0>
 80032fc:	4b90      	ldr	r3, [pc, #576]	; (8003540 <UART_SetConfig+0x2e8>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	2b03      	cmp	r3, #3
 8003308:	d81a      	bhi.n	8003340 <UART_SetConfig+0xe8>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <UART_SetConfig+0xb8>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003321 	.word	0x08003321
 8003314:	08003331 	.word	0x08003331
 8003318:	08003329 	.word	0x08003329
 800331c:	08003339 	.word	0x08003339
 8003320:	2301      	movs	r3, #1
 8003322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003326:	e0d6      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003328:	2302      	movs	r3, #2
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800332e:	e0d2      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003330:	2304      	movs	r3, #4
 8003332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003336:	e0ce      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003338:	2308      	movs	r3, #8
 800333a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800333e:	e0ca      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003340:	2310      	movs	r3, #16
 8003342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003346:	e0c6      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a7d      	ldr	r2, [pc, #500]	; (8003544 <UART_SetConfig+0x2ec>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d138      	bne.n	80033c4 <UART_SetConfig+0x16c>
 8003352:	4b7b      	ldr	r3, [pc, #492]	; (8003540 <UART_SetConfig+0x2e8>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003358:	f003 030c 	and.w	r3, r3, #12
 800335c:	2b0c      	cmp	r3, #12
 800335e:	d82d      	bhi.n	80033bc <UART_SetConfig+0x164>
 8003360:	a201      	add	r2, pc, #4	; (adr r2, 8003368 <UART_SetConfig+0x110>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	0800339d 	.word	0x0800339d
 800336c:	080033bd 	.word	0x080033bd
 8003370:	080033bd 	.word	0x080033bd
 8003374:	080033bd 	.word	0x080033bd
 8003378:	080033ad 	.word	0x080033ad
 800337c:	080033bd 	.word	0x080033bd
 8003380:	080033bd 	.word	0x080033bd
 8003384:	080033bd 	.word	0x080033bd
 8003388:	080033a5 	.word	0x080033a5
 800338c:	080033bd 	.word	0x080033bd
 8003390:	080033bd 	.word	0x080033bd
 8003394:	080033bd 	.word	0x080033bd
 8003398:	080033b5 	.word	0x080033b5
 800339c:	2300      	movs	r3, #0
 800339e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033a2:	e098      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033a4:	2302      	movs	r3, #2
 80033a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033aa:	e094      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033ac:	2304      	movs	r3, #4
 80033ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033b2:	e090      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033b4:	2308      	movs	r3, #8
 80033b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033ba:	e08c      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033bc:	2310      	movs	r3, #16
 80033be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033c2:	e088      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a5f      	ldr	r2, [pc, #380]	; (8003548 <UART_SetConfig+0x2f0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d125      	bne.n	800341a <UART_SetConfig+0x1c2>
 80033ce:	4b5c      	ldr	r3, [pc, #368]	; (8003540 <UART_SetConfig+0x2e8>)
 80033d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80033d8:	2b30      	cmp	r3, #48	; 0x30
 80033da:	d016      	beq.n	800340a <UART_SetConfig+0x1b2>
 80033dc:	2b30      	cmp	r3, #48	; 0x30
 80033de:	d818      	bhi.n	8003412 <UART_SetConfig+0x1ba>
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d00a      	beq.n	80033fa <UART_SetConfig+0x1a2>
 80033e4:	2b20      	cmp	r3, #32
 80033e6:	d814      	bhi.n	8003412 <UART_SetConfig+0x1ba>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <UART_SetConfig+0x19a>
 80033ec:	2b10      	cmp	r3, #16
 80033ee:	d008      	beq.n	8003402 <UART_SetConfig+0x1aa>
 80033f0:	e00f      	b.n	8003412 <UART_SetConfig+0x1ba>
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f8:	e06d      	b.n	80034d6 <UART_SetConfig+0x27e>
 80033fa:	2302      	movs	r3, #2
 80033fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003400:	e069      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003402:	2304      	movs	r3, #4
 8003404:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003408:	e065      	b.n	80034d6 <UART_SetConfig+0x27e>
 800340a:	2308      	movs	r3, #8
 800340c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003410:	e061      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003412:	2310      	movs	r3, #16
 8003414:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003418:	e05d      	b.n	80034d6 <UART_SetConfig+0x27e>
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a4b      	ldr	r2, [pc, #300]	; (800354c <UART_SetConfig+0x2f4>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d125      	bne.n	8003470 <UART_SetConfig+0x218>
 8003424:	4b46      	ldr	r3, [pc, #280]	; (8003540 <UART_SetConfig+0x2e8>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800342e:	2bc0      	cmp	r3, #192	; 0xc0
 8003430:	d016      	beq.n	8003460 <UART_SetConfig+0x208>
 8003432:	2bc0      	cmp	r3, #192	; 0xc0
 8003434:	d818      	bhi.n	8003468 <UART_SetConfig+0x210>
 8003436:	2b80      	cmp	r3, #128	; 0x80
 8003438:	d00a      	beq.n	8003450 <UART_SetConfig+0x1f8>
 800343a:	2b80      	cmp	r3, #128	; 0x80
 800343c:	d814      	bhi.n	8003468 <UART_SetConfig+0x210>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <UART_SetConfig+0x1f0>
 8003442:	2b40      	cmp	r3, #64	; 0x40
 8003444:	d008      	beq.n	8003458 <UART_SetConfig+0x200>
 8003446:	e00f      	b.n	8003468 <UART_SetConfig+0x210>
 8003448:	2300      	movs	r3, #0
 800344a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800344e:	e042      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003450:	2302      	movs	r3, #2
 8003452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003456:	e03e      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003458:	2304      	movs	r3, #4
 800345a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800345e:	e03a      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003460:	2308      	movs	r3, #8
 8003462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003466:	e036      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003468:	2310      	movs	r3, #16
 800346a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800346e:	e032      	b.n	80034d6 <UART_SetConfig+0x27e>
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a30      	ldr	r2, [pc, #192]	; (8003538 <UART_SetConfig+0x2e0>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d12a      	bne.n	80034d0 <UART_SetConfig+0x278>
 800347a:	4b31      	ldr	r3, [pc, #196]	; (8003540 <UART_SetConfig+0x2e8>)
 800347c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003480:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003484:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003488:	d01a      	beq.n	80034c0 <UART_SetConfig+0x268>
 800348a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800348e:	d81b      	bhi.n	80034c8 <UART_SetConfig+0x270>
 8003490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003494:	d00c      	beq.n	80034b0 <UART_SetConfig+0x258>
 8003496:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800349a:	d815      	bhi.n	80034c8 <UART_SetConfig+0x270>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <UART_SetConfig+0x250>
 80034a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a4:	d008      	beq.n	80034b8 <UART_SetConfig+0x260>
 80034a6:	e00f      	b.n	80034c8 <UART_SetConfig+0x270>
 80034a8:	2300      	movs	r3, #0
 80034aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ae:	e012      	b.n	80034d6 <UART_SetConfig+0x27e>
 80034b0:	2302      	movs	r3, #2
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034b6:	e00e      	b.n	80034d6 <UART_SetConfig+0x27e>
 80034b8:	2304      	movs	r3, #4
 80034ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034be:	e00a      	b.n	80034d6 <UART_SetConfig+0x27e>
 80034c0:	2308      	movs	r3, #8
 80034c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034c6:	e006      	b.n	80034d6 <UART_SetConfig+0x27e>
 80034c8:	2310      	movs	r3, #16
 80034ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ce:	e002      	b.n	80034d6 <UART_SetConfig+0x27e>
 80034d0:	2310      	movs	r3, #16
 80034d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	; (8003538 <UART_SetConfig+0x2e0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	f040 80a8 	bne.w	8003632 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d834      	bhi.n	8003554 <UART_SetConfig+0x2fc>
 80034ea:	a201      	add	r2, pc, #4	; (adr r2, 80034f0 <UART_SetConfig+0x298>)
 80034ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f0:	08003515 	.word	0x08003515
 80034f4:	08003555 	.word	0x08003555
 80034f8:	0800351d 	.word	0x0800351d
 80034fc:	08003555 	.word	0x08003555
 8003500:	08003523 	.word	0x08003523
 8003504:	08003555 	.word	0x08003555
 8003508:	08003555 	.word	0x08003555
 800350c:	08003555 	.word	0x08003555
 8003510:	0800352b 	.word	0x0800352b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003514:	f7ff fbee 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8003518:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800351a:	e021      	b.n	8003560 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800351c:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <UART_SetConfig+0x2f8>)
 800351e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003520:	e01e      	b.n	8003560 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003522:	f7ff fb79 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8003526:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003528:	e01a      	b.n	8003560 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800352a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800352e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003530:	e016      	b.n	8003560 <UART_SetConfig+0x308>
 8003532:	bf00      	nop
 8003534:	cfff69f3 	.word	0xcfff69f3
 8003538:	40008000 	.word	0x40008000
 800353c:	40013800 	.word	0x40013800
 8003540:	40021000 	.word	0x40021000
 8003544:	40004400 	.word	0x40004400
 8003548:	40004800 	.word	0x40004800
 800354c:	40004c00 	.word	0x40004c00
 8003550:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800355e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	2b00      	cmp	r3, #0
 8003564:	f000 812a 	beq.w	80037bc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	4a9e      	ldr	r2, [pc, #632]	; (80037e8 <UART_SetConfig+0x590>)
 800356e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003572:	461a      	mov	r2, r3
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	fbb3 f3f2 	udiv	r3, r3, r2
 800357a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4413      	add	r3, r2
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	429a      	cmp	r2, r3
 800358a:	d305      	bcc.n	8003598 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	429a      	cmp	r2, r3
 8003596:	d903      	bls.n	80035a0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800359e:	e10d      	b.n	80037bc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	2200      	movs	r2, #0
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	60fa      	str	r2, [r7, #12]
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	4a8e      	ldr	r2, [pc, #568]	; (80037e8 <UART_SetConfig+0x590>)
 80035ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2200      	movs	r2, #0
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035c2:	f7fd fb29 	bl	8000c18 <__aeabi_uldivmod>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	4610      	mov	r0, r2
 80035cc:	4619      	mov	r1, r3
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	f04f 0300 	mov.w	r3, #0
 80035d6:	020b      	lsls	r3, r1, #8
 80035d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80035dc:	0202      	lsls	r2, r0, #8
 80035de:	6979      	ldr	r1, [r7, #20]
 80035e0:	6849      	ldr	r1, [r1, #4]
 80035e2:	0849      	lsrs	r1, r1, #1
 80035e4:	2000      	movs	r0, #0
 80035e6:	460c      	mov	r4, r1
 80035e8:	4605      	mov	r5, r0
 80035ea:	eb12 0804 	adds.w	r8, r2, r4
 80035ee:	eb43 0905 	adc.w	r9, r3, r5
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	469a      	mov	sl, r3
 80035fa:	4693      	mov	fp, r2
 80035fc:	4652      	mov	r2, sl
 80035fe:	465b      	mov	r3, fp
 8003600:	4640      	mov	r0, r8
 8003602:	4649      	mov	r1, r9
 8003604:	f7fd fb08 	bl	8000c18 <__aeabi_uldivmod>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	4613      	mov	r3, r2
 800360e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003616:	d308      	bcc.n	800362a <UART_SetConfig+0x3d2>
 8003618:	6a3b      	ldr	r3, [r7, #32]
 800361a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800361e:	d204      	bcs.n	800362a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6a3a      	ldr	r2, [r7, #32]
 8003626:	60da      	str	r2, [r3, #12]
 8003628:	e0c8      	b.n	80037bc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003630:	e0c4      	b.n	80037bc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800363a:	d167      	bne.n	800370c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800363c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003640:	2b08      	cmp	r3, #8
 8003642:	d828      	bhi.n	8003696 <UART_SetConfig+0x43e>
 8003644:	a201      	add	r2, pc, #4	; (adr r2, 800364c <UART_SetConfig+0x3f4>)
 8003646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364a:	bf00      	nop
 800364c:	08003671 	.word	0x08003671
 8003650:	08003679 	.word	0x08003679
 8003654:	08003681 	.word	0x08003681
 8003658:	08003697 	.word	0x08003697
 800365c:	08003687 	.word	0x08003687
 8003660:	08003697 	.word	0x08003697
 8003664:	08003697 	.word	0x08003697
 8003668:	08003697 	.word	0x08003697
 800366c:	0800368f 	.word	0x0800368f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003670:	f7ff fb40 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8003674:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003676:	e014      	b.n	80036a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003678:	f7ff fb52 	bl	8002d20 <HAL_RCC_GetPCLK2Freq>
 800367c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800367e:	e010      	b.n	80036a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003680:	4b5a      	ldr	r3, [pc, #360]	; (80037ec <UART_SetConfig+0x594>)
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003684:	e00d      	b.n	80036a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003686:	f7ff fac7 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 800368a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800368c:	e009      	b.n	80036a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800368e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003692:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003694:	e005      	b.n	80036a2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80036a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 8089 	beq.w	80037bc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	4a4e      	ldr	r2, [pc, #312]	; (80037e8 <UART_SetConfig+0x590>)
 80036b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036b4:	461a      	mov	r2, r3
 80036b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80036bc:	005a      	lsls	r2, r3, #1
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	085b      	lsrs	r3, r3, #1
 80036c4:	441a      	add	r2, r3
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	2b0f      	cmp	r3, #15
 80036d4:	d916      	bls.n	8003704 <UART_SetConfig+0x4ac>
 80036d6:	6a3b      	ldr	r3, [r7, #32]
 80036d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036dc:	d212      	bcs.n	8003704 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	f023 030f 	bic.w	r3, r3, #15
 80036e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036e8:	6a3b      	ldr	r3, [r7, #32]
 80036ea:	085b      	lsrs	r3, r3, #1
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	8bfb      	ldrh	r3, [r7, #30]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	8bfa      	ldrh	r2, [r7, #30]
 8003700:	60da      	str	r2, [r3, #12]
 8003702:	e05b      	b.n	80037bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800370a:	e057      	b.n	80037bc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800370c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003710:	2b08      	cmp	r3, #8
 8003712:	d828      	bhi.n	8003766 <UART_SetConfig+0x50e>
 8003714:	a201      	add	r2, pc, #4	; (adr r2, 800371c <UART_SetConfig+0x4c4>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	08003741 	.word	0x08003741
 8003720:	08003749 	.word	0x08003749
 8003724:	08003751 	.word	0x08003751
 8003728:	08003767 	.word	0x08003767
 800372c:	08003757 	.word	0x08003757
 8003730:	08003767 	.word	0x08003767
 8003734:	08003767 	.word	0x08003767
 8003738:	08003767 	.word	0x08003767
 800373c:	0800375f 	.word	0x0800375f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003740:	f7ff fad8 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8003744:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003746:	e014      	b.n	8003772 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003748:	f7ff faea 	bl	8002d20 <HAL_RCC_GetPCLK2Freq>
 800374c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800374e:	e010      	b.n	8003772 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003750:	4b26      	ldr	r3, [pc, #152]	; (80037ec <UART_SetConfig+0x594>)
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003754:	e00d      	b.n	8003772 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003756:	f7ff fa5f 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 800375a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800375c:	e009      	b.n	8003772 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800375e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003762:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003764:	e005      	b.n	8003772 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003766:	2300      	movs	r3, #0
 8003768:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003770:	bf00      	nop
    }

    if (pclk != 0U)
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	2b00      	cmp	r3, #0
 8003776:	d021      	beq.n	80037bc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	4a1a      	ldr	r2, [pc, #104]	; (80037e8 <UART_SetConfig+0x590>)
 800377e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003782:	461a      	mov	r2, r3
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	fbb3 f2f2 	udiv	r2, r3, r2
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	085b      	lsrs	r3, r3, #1
 8003790:	441a      	add	r2, r3
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	fbb2 f3f3 	udiv	r3, r2, r3
 800379a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	2b0f      	cmp	r3, #15
 80037a0:	d909      	bls.n	80037b6 <UART_SetConfig+0x55e>
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037a8:	d205      	bcs.n	80037b6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	60da      	str	r2, [r3, #12]
 80037b4:	e002      	b.n	80037bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	2201      	movs	r2, #1
 80037c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2200      	movs	r2, #0
 80037d0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80037d8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3730      	adds	r7, #48	; 0x30
 80037e0:	46bd      	mov	sp, r7
 80037e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037e6:	bf00      	nop
 80037e8:	080068fc 	.word	0x080068fc
 80037ec:	00f42400 	.word	0x00f42400

080037f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00a      	beq.n	800381a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00a      	beq.n	800383c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00a      	beq.n	800385e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00a      	beq.n	8003880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00a      	beq.n	80038c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d01a      	beq.n	8003906 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038ee:	d10a      	bne.n	8003906 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	430a      	orrs	r2, r1
 8003926:	605a      	str	r2, [r3, #4]
  }
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af02      	add	r7, sp, #8
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003944:	f7fd ffc6 	bl	80018d4 <HAL_GetTick>
 8003948:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b08      	cmp	r3, #8
 8003956:	d10e      	bne.n	8003976 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003958:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f82f 	bl	80039ca <UART_WaitOnFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e025      	b.n	80039c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b04      	cmp	r3, #4
 8003982:	d10e      	bne.n	80039a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003984:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 f819 	bl	80039ca <UART_WaitOnFlagUntilTimeout>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e00f      	b.n	80039c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2220      	movs	r2, #32
 80039a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b09c      	sub	sp, #112	; 0x70
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	603b      	str	r3, [r7, #0]
 80039d6:	4613      	mov	r3, r2
 80039d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039da:	e0a9      	b.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e2:	f000 80a5 	beq.w	8003b30 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039e6:	f7fd ff75 	bl	80018d4 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d302      	bcc.n	80039fc <UART_WaitOnFlagUntilTimeout+0x32>
 80039f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d140      	bne.n	8003a7e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a04:	e853 3f00 	ldrex	r3, [r3]
 8003a08:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003a0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a10:	667b      	str	r3, [r7, #100]	; 0x64
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	461a      	mov	r2, r3
 8003a18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a1c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003a20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003a22:	e841 2300 	strex	r3, r2, [r1]
 8003a26:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003a28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1e6      	bne.n	80039fc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	3308      	adds	r3, #8
 8003a34:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a38:	e853 3f00 	ldrex	r3, [r3]
 8003a3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a40:	f023 0301 	bic.w	r3, r3, #1
 8003a44:	663b      	str	r3, [r7, #96]	; 0x60
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3308      	adds	r3, #8
 8003a4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a4e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003a50:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a52:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003a54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a56:	e841 2300 	strex	r3, r2, [r1]
 8003a5a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003a5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1e5      	bne.n	8003a2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e069      	b.n	8003b52 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d051      	beq.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a9a:	d149      	bne.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003aa4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aae:	e853 3f00 	ldrex	r3, [r3]
 8003ab2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003aba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8003ac6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003acc:	e841 2300 	strex	r3, r2, [r1]
 8003ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e6      	bne.n	8003aa6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	3308      	adds	r3, #8
 8003ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	e853 3f00 	ldrex	r3, [r3]
 8003ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f023 0301 	bic.w	r3, r3, #1
 8003aee:	66bb      	str	r3, [r7, #104]	; 0x68
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3308      	adds	r3, #8
 8003af6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003af8:	623a      	str	r2, [r7, #32]
 8003afa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afc:	69f9      	ldr	r1, [r7, #28]
 8003afe:	6a3a      	ldr	r2, [r7, #32]
 8003b00:	e841 2300 	strex	r3, r2, [r1]
 8003b04:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1e5      	bne.n	8003ad8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e010      	b.n	8003b52 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	69da      	ldr	r2, [r3, #28]
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	bf0c      	ite	eq
 8003b40:	2301      	moveq	r3, #1
 8003b42:	2300      	movne	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	79fb      	ldrb	r3, [r7, #7]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	f43f af46 	beq.w	80039dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3770      	adds	r7, #112	; 0x70
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b085      	sub	sp, #20
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_UARTEx_DisableFifoMode+0x16>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e027      	b.n	8003bc0 <HAL_UARTEx_DisableFifoMode+0x66>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2224      	movs	r2, #36	; 0x24
 8003b7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0201 	bic.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003b9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d101      	bne.n	8003be4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003be0:	2302      	movs	r3, #2
 8003be2:	e02d      	b.n	8003c40 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2224      	movs	r2, #36	; 0x24
 8003bf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 0201 	bic.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 f84f 	bl	8003cc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2220      	movs	r2, #32
 8003c32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e02d      	b.n	8003cbc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2224      	movs	r2, #36	; 0x24
 8003c6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f811 	bl	8003cc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d108      	bne.n	8003ce6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ce4:	e031      	b.n	8003d4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003ce6:	2308      	movs	r3, #8
 8003ce8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003cea:	2308      	movs	r3, #8
 8003cec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	0e5b      	lsrs	r3, r3, #25
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	0f5b      	lsrs	r3, r3, #29
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d0e:	7bbb      	ldrb	r3, [r7, #14]
 8003d10:	7b3a      	ldrb	r2, [r7, #12]
 8003d12:	4911      	ldr	r1, [pc, #68]	; (8003d58 <UARTEx_SetNbDataToProcess+0x94>)
 8003d14:	5c8a      	ldrb	r2, [r1, r2]
 8003d16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d1a:	7b3a      	ldrb	r2, [r7, #12]
 8003d1c:	490f      	ldr	r1, [pc, #60]	; (8003d5c <UARTEx_SetNbDataToProcess+0x98>)
 8003d1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d20:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	7b7a      	ldrb	r2, [r7, #13]
 8003d30:	4909      	ldr	r1, [pc, #36]	; (8003d58 <UARTEx_SetNbDataToProcess+0x94>)
 8003d32:	5c8a      	ldrb	r2, [r1, r2]
 8003d34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003d38:	7b7a      	ldrb	r2, [r7, #13]
 8003d3a:	4908      	ldr	r1, [pc, #32]	; (8003d5c <UARTEx_SetNbDataToProcess+0x98>)
 8003d3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003d4a:	bf00      	nop
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	08006914 	.word	0x08006914
 8003d5c:	0800691c 	.word	0x0800691c

08003d60 <__errno>:
 8003d60:	4b01      	ldr	r3, [pc, #4]	; (8003d68 <__errno+0x8>)
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	2000000c 	.word	0x2000000c

08003d6c <__libc_init_array>:
 8003d6c:	b570      	push	{r4, r5, r6, lr}
 8003d6e:	4d0d      	ldr	r5, [pc, #52]	; (8003da4 <__libc_init_array+0x38>)
 8003d70:	4c0d      	ldr	r4, [pc, #52]	; (8003da8 <__libc_init_array+0x3c>)
 8003d72:	1b64      	subs	r4, r4, r5
 8003d74:	10a4      	asrs	r4, r4, #2
 8003d76:	2600      	movs	r6, #0
 8003d78:	42a6      	cmp	r6, r4
 8003d7a:	d109      	bne.n	8003d90 <__libc_init_array+0x24>
 8003d7c:	4d0b      	ldr	r5, [pc, #44]	; (8003dac <__libc_init_array+0x40>)
 8003d7e:	4c0c      	ldr	r4, [pc, #48]	; (8003db0 <__libc_init_array+0x44>)
 8003d80:	f002 fd92 	bl	80068a8 <_init>
 8003d84:	1b64      	subs	r4, r4, r5
 8003d86:	10a4      	asrs	r4, r4, #2
 8003d88:	2600      	movs	r6, #0
 8003d8a:	42a6      	cmp	r6, r4
 8003d8c:	d105      	bne.n	8003d9a <__libc_init_array+0x2e>
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}
 8003d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d94:	4798      	blx	r3
 8003d96:	3601      	adds	r6, #1
 8003d98:	e7ee      	b.n	8003d78 <__libc_init_array+0xc>
 8003d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d9e:	4798      	blx	r3
 8003da0:	3601      	adds	r6, #1
 8003da2:	e7f2      	b.n	8003d8a <__libc_init_array+0x1e>
 8003da4:	08006d6c 	.word	0x08006d6c
 8003da8:	08006d6c 	.word	0x08006d6c
 8003dac:	08006d6c 	.word	0x08006d6c
 8003db0:	08006d70 	.word	0x08006d70

08003db4 <memset>:
 8003db4:	4402      	add	r2, r0
 8003db6:	4603      	mov	r3, r0
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d100      	bne.n	8003dbe <memset+0xa>
 8003dbc:	4770      	bx	lr
 8003dbe:	f803 1b01 	strb.w	r1, [r3], #1
 8003dc2:	e7f9      	b.n	8003db8 <memset+0x4>

08003dc4 <__cvt>:
 8003dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dc8:	ec55 4b10 	vmov	r4, r5, d0
 8003dcc:	2d00      	cmp	r5, #0
 8003dce:	460e      	mov	r6, r1
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	462b      	mov	r3, r5
 8003dd4:	bfbb      	ittet	lt
 8003dd6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003dda:	461d      	movlt	r5, r3
 8003ddc:	2300      	movge	r3, #0
 8003dde:	232d      	movlt	r3, #45	; 0x2d
 8003de0:	700b      	strb	r3, [r1, #0]
 8003de2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003de4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003de8:	4691      	mov	r9, r2
 8003dea:	f023 0820 	bic.w	r8, r3, #32
 8003dee:	bfbc      	itt	lt
 8003df0:	4622      	movlt	r2, r4
 8003df2:	4614      	movlt	r4, r2
 8003df4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003df8:	d005      	beq.n	8003e06 <__cvt+0x42>
 8003dfa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003dfe:	d100      	bne.n	8003e02 <__cvt+0x3e>
 8003e00:	3601      	adds	r6, #1
 8003e02:	2102      	movs	r1, #2
 8003e04:	e000      	b.n	8003e08 <__cvt+0x44>
 8003e06:	2103      	movs	r1, #3
 8003e08:	ab03      	add	r3, sp, #12
 8003e0a:	9301      	str	r3, [sp, #4]
 8003e0c:	ab02      	add	r3, sp, #8
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	ec45 4b10 	vmov	d0, r4, r5
 8003e14:	4653      	mov	r3, sl
 8003e16:	4632      	mov	r2, r6
 8003e18:	f000 fd46 	bl	80048a8 <_dtoa_r>
 8003e1c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e20:	4607      	mov	r7, r0
 8003e22:	d102      	bne.n	8003e2a <__cvt+0x66>
 8003e24:	f019 0f01 	tst.w	r9, #1
 8003e28:	d022      	beq.n	8003e70 <__cvt+0xac>
 8003e2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e2e:	eb07 0906 	add.w	r9, r7, r6
 8003e32:	d110      	bne.n	8003e56 <__cvt+0x92>
 8003e34:	783b      	ldrb	r3, [r7, #0]
 8003e36:	2b30      	cmp	r3, #48	; 0x30
 8003e38:	d10a      	bne.n	8003e50 <__cvt+0x8c>
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	4620      	mov	r0, r4
 8003e40:	4629      	mov	r1, r5
 8003e42:	f7fc fe79 	bl	8000b38 <__aeabi_dcmpeq>
 8003e46:	b918      	cbnz	r0, 8003e50 <__cvt+0x8c>
 8003e48:	f1c6 0601 	rsb	r6, r6, #1
 8003e4c:	f8ca 6000 	str.w	r6, [sl]
 8003e50:	f8da 3000 	ldr.w	r3, [sl]
 8003e54:	4499      	add	r9, r3
 8003e56:	2200      	movs	r2, #0
 8003e58:	2300      	movs	r3, #0
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	4629      	mov	r1, r5
 8003e5e:	f7fc fe6b 	bl	8000b38 <__aeabi_dcmpeq>
 8003e62:	b108      	cbz	r0, 8003e68 <__cvt+0xa4>
 8003e64:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e68:	2230      	movs	r2, #48	; 0x30
 8003e6a:	9b03      	ldr	r3, [sp, #12]
 8003e6c:	454b      	cmp	r3, r9
 8003e6e:	d307      	bcc.n	8003e80 <__cvt+0xbc>
 8003e70:	9b03      	ldr	r3, [sp, #12]
 8003e72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e74:	1bdb      	subs	r3, r3, r7
 8003e76:	4638      	mov	r0, r7
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	b004      	add	sp, #16
 8003e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e80:	1c59      	adds	r1, r3, #1
 8003e82:	9103      	str	r1, [sp, #12]
 8003e84:	701a      	strb	r2, [r3, #0]
 8003e86:	e7f0      	b.n	8003e6a <__cvt+0xa6>

08003e88 <__exponent>:
 8003e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2900      	cmp	r1, #0
 8003e8e:	bfb8      	it	lt
 8003e90:	4249      	neglt	r1, r1
 8003e92:	f803 2b02 	strb.w	r2, [r3], #2
 8003e96:	bfb4      	ite	lt
 8003e98:	222d      	movlt	r2, #45	; 0x2d
 8003e9a:	222b      	movge	r2, #43	; 0x2b
 8003e9c:	2909      	cmp	r1, #9
 8003e9e:	7042      	strb	r2, [r0, #1]
 8003ea0:	dd2a      	ble.n	8003ef8 <__exponent+0x70>
 8003ea2:	f10d 0407 	add.w	r4, sp, #7
 8003ea6:	46a4      	mov	ip, r4
 8003ea8:	270a      	movs	r7, #10
 8003eaa:	46a6      	mov	lr, r4
 8003eac:	460a      	mov	r2, r1
 8003eae:	fb91 f6f7 	sdiv	r6, r1, r7
 8003eb2:	fb07 1516 	mls	r5, r7, r6, r1
 8003eb6:	3530      	adds	r5, #48	; 0x30
 8003eb8:	2a63      	cmp	r2, #99	; 0x63
 8003eba:	f104 34ff 	add.w	r4, r4, #4294967295
 8003ebe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003ec2:	4631      	mov	r1, r6
 8003ec4:	dcf1      	bgt.n	8003eaa <__exponent+0x22>
 8003ec6:	3130      	adds	r1, #48	; 0x30
 8003ec8:	f1ae 0502 	sub.w	r5, lr, #2
 8003ecc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003ed0:	1c44      	adds	r4, r0, #1
 8003ed2:	4629      	mov	r1, r5
 8003ed4:	4561      	cmp	r1, ip
 8003ed6:	d30a      	bcc.n	8003eee <__exponent+0x66>
 8003ed8:	f10d 0209 	add.w	r2, sp, #9
 8003edc:	eba2 020e 	sub.w	r2, r2, lr
 8003ee0:	4565      	cmp	r5, ip
 8003ee2:	bf88      	it	hi
 8003ee4:	2200      	movhi	r2, #0
 8003ee6:	4413      	add	r3, r2
 8003ee8:	1a18      	subs	r0, r3, r0
 8003eea:	b003      	add	sp, #12
 8003eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ef2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003ef6:	e7ed      	b.n	8003ed4 <__exponent+0x4c>
 8003ef8:	2330      	movs	r3, #48	; 0x30
 8003efa:	3130      	adds	r1, #48	; 0x30
 8003efc:	7083      	strb	r3, [r0, #2]
 8003efe:	70c1      	strb	r1, [r0, #3]
 8003f00:	1d03      	adds	r3, r0, #4
 8003f02:	e7f1      	b.n	8003ee8 <__exponent+0x60>

08003f04 <_printf_float>:
 8003f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f08:	ed2d 8b02 	vpush	{d8}
 8003f0c:	b08d      	sub	sp, #52	; 0x34
 8003f0e:	460c      	mov	r4, r1
 8003f10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f14:	4616      	mov	r6, r2
 8003f16:	461f      	mov	r7, r3
 8003f18:	4605      	mov	r5, r0
 8003f1a:	f001 fac5 	bl	80054a8 <_localeconv_r>
 8003f1e:	f8d0 a000 	ldr.w	sl, [r0]
 8003f22:	4650      	mov	r0, sl
 8003f24:	f7fc f986 	bl	8000234 <strlen>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	930a      	str	r3, [sp, #40]	; 0x28
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	9305      	str	r3, [sp, #20]
 8003f30:	f8d8 3000 	ldr.w	r3, [r8]
 8003f34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003f38:	3307      	adds	r3, #7
 8003f3a:	f023 0307 	bic.w	r3, r3, #7
 8003f3e:	f103 0208 	add.w	r2, r3, #8
 8003f42:	f8c8 2000 	str.w	r2, [r8]
 8003f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f4e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003f56:	9307      	str	r3, [sp, #28]
 8003f58:	f8cd 8018 	str.w	r8, [sp, #24]
 8003f5c:	ee08 0a10 	vmov	s16, r0
 8003f60:	4b9f      	ldr	r3, [pc, #636]	; (80041e0 <_printf_float+0x2dc>)
 8003f62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f66:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6a:	f7fc fe17 	bl	8000b9c <__aeabi_dcmpun>
 8003f6e:	bb88      	cbnz	r0, 8003fd4 <_printf_float+0xd0>
 8003f70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f74:	4b9a      	ldr	r3, [pc, #616]	; (80041e0 <_printf_float+0x2dc>)
 8003f76:	f04f 32ff 	mov.w	r2, #4294967295
 8003f7a:	f7fc fdf1 	bl	8000b60 <__aeabi_dcmple>
 8003f7e:	bb48      	cbnz	r0, 8003fd4 <_printf_float+0xd0>
 8003f80:	2200      	movs	r2, #0
 8003f82:	2300      	movs	r3, #0
 8003f84:	4640      	mov	r0, r8
 8003f86:	4649      	mov	r1, r9
 8003f88:	f7fc fde0 	bl	8000b4c <__aeabi_dcmplt>
 8003f8c:	b110      	cbz	r0, 8003f94 <_printf_float+0x90>
 8003f8e:	232d      	movs	r3, #45	; 0x2d
 8003f90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f94:	4b93      	ldr	r3, [pc, #588]	; (80041e4 <_printf_float+0x2e0>)
 8003f96:	4894      	ldr	r0, [pc, #592]	; (80041e8 <_printf_float+0x2e4>)
 8003f98:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003f9c:	bf94      	ite	ls
 8003f9e:	4698      	movls	r8, r3
 8003fa0:	4680      	movhi	r8, r0
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	6123      	str	r3, [r4, #16]
 8003fa6:	9b05      	ldr	r3, [sp, #20]
 8003fa8:	f023 0204 	bic.w	r2, r3, #4
 8003fac:	6022      	str	r2, [r4, #0]
 8003fae:	f04f 0900 	mov.w	r9, #0
 8003fb2:	9700      	str	r7, [sp, #0]
 8003fb4:	4633      	mov	r3, r6
 8003fb6:	aa0b      	add	r2, sp, #44	; 0x2c
 8003fb8:	4621      	mov	r1, r4
 8003fba:	4628      	mov	r0, r5
 8003fbc:	f000 f9d8 	bl	8004370 <_printf_common>
 8003fc0:	3001      	adds	r0, #1
 8003fc2:	f040 8090 	bne.w	80040e6 <_printf_float+0x1e2>
 8003fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fca:	b00d      	add	sp, #52	; 0x34
 8003fcc:	ecbd 8b02 	vpop	{d8}
 8003fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fd4:	4642      	mov	r2, r8
 8003fd6:	464b      	mov	r3, r9
 8003fd8:	4640      	mov	r0, r8
 8003fda:	4649      	mov	r1, r9
 8003fdc:	f7fc fdde 	bl	8000b9c <__aeabi_dcmpun>
 8003fe0:	b140      	cbz	r0, 8003ff4 <_printf_float+0xf0>
 8003fe2:	464b      	mov	r3, r9
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bfbc      	itt	lt
 8003fe8:	232d      	movlt	r3, #45	; 0x2d
 8003fea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003fee:	487f      	ldr	r0, [pc, #508]	; (80041ec <_printf_float+0x2e8>)
 8003ff0:	4b7f      	ldr	r3, [pc, #508]	; (80041f0 <_printf_float+0x2ec>)
 8003ff2:	e7d1      	b.n	8003f98 <_printf_float+0x94>
 8003ff4:	6863      	ldr	r3, [r4, #4]
 8003ff6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003ffa:	9206      	str	r2, [sp, #24]
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	d13f      	bne.n	8004080 <_printf_float+0x17c>
 8004000:	2306      	movs	r3, #6
 8004002:	6063      	str	r3, [r4, #4]
 8004004:	9b05      	ldr	r3, [sp, #20]
 8004006:	6861      	ldr	r1, [r4, #4]
 8004008:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800400c:	2300      	movs	r3, #0
 800400e:	9303      	str	r3, [sp, #12]
 8004010:	ab0a      	add	r3, sp, #40	; 0x28
 8004012:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004016:	ab09      	add	r3, sp, #36	; 0x24
 8004018:	ec49 8b10 	vmov	d0, r8, r9
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	6022      	str	r2, [r4, #0]
 8004020:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004024:	4628      	mov	r0, r5
 8004026:	f7ff fecd 	bl	8003dc4 <__cvt>
 800402a:	9b06      	ldr	r3, [sp, #24]
 800402c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800402e:	2b47      	cmp	r3, #71	; 0x47
 8004030:	4680      	mov	r8, r0
 8004032:	d108      	bne.n	8004046 <_printf_float+0x142>
 8004034:	1cc8      	adds	r0, r1, #3
 8004036:	db02      	blt.n	800403e <_printf_float+0x13a>
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	4299      	cmp	r1, r3
 800403c:	dd41      	ble.n	80040c2 <_printf_float+0x1be>
 800403e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004042:	fa5f fb8b 	uxtb.w	fp, fp
 8004046:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800404a:	d820      	bhi.n	800408e <_printf_float+0x18a>
 800404c:	3901      	subs	r1, #1
 800404e:	465a      	mov	r2, fp
 8004050:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004054:	9109      	str	r1, [sp, #36]	; 0x24
 8004056:	f7ff ff17 	bl	8003e88 <__exponent>
 800405a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800405c:	1813      	adds	r3, r2, r0
 800405e:	2a01      	cmp	r2, #1
 8004060:	4681      	mov	r9, r0
 8004062:	6123      	str	r3, [r4, #16]
 8004064:	dc02      	bgt.n	800406c <_printf_float+0x168>
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	07d2      	lsls	r2, r2, #31
 800406a:	d501      	bpl.n	8004070 <_printf_float+0x16c>
 800406c:	3301      	adds	r3, #1
 800406e:	6123      	str	r3, [r4, #16]
 8004070:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004074:	2b00      	cmp	r3, #0
 8004076:	d09c      	beq.n	8003fb2 <_printf_float+0xae>
 8004078:	232d      	movs	r3, #45	; 0x2d
 800407a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800407e:	e798      	b.n	8003fb2 <_printf_float+0xae>
 8004080:	9a06      	ldr	r2, [sp, #24]
 8004082:	2a47      	cmp	r2, #71	; 0x47
 8004084:	d1be      	bne.n	8004004 <_printf_float+0x100>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1bc      	bne.n	8004004 <_printf_float+0x100>
 800408a:	2301      	movs	r3, #1
 800408c:	e7b9      	b.n	8004002 <_printf_float+0xfe>
 800408e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004092:	d118      	bne.n	80040c6 <_printf_float+0x1c2>
 8004094:	2900      	cmp	r1, #0
 8004096:	6863      	ldr	r3, [r4, #4]
 8004098:	dd0b      	ble.n	80040b2 <_printf_float+0x1ae>
 800409a:	6121      	str	r1, [r4, #16]
 800409c:	b913      	cbnz	r3, 80040a4 <_printf_float+0x1a0>
 800409e:	6822      	ldr	r2, [r4, #0]
 80040a0:	07d0      	lsls	r0, r2, #31
 80040a2:	d502      	bpl.n	80040aa <_printf_float+0x1a6>
 80040a4:	3301      	adds	r3, #1
 80040a6:	440b      	add	r3, r1
 80040a8:	6123      	str	r3, [r4, #16]
 80040aa:	65a1      	str	r1, [r4, #88]	; 0x58
 80040ac:	f04f 0900 	mov.w	r9, #0
 80040b0:	e7de      	b.n	8004070 <_printf_float+0x16c>
 80040b2:	b913      	cbnz	r3, 80040ba <_printf_float+0x1b6>
 80040b4:	6822      	ldr	r2, [r4, #0]
 80040b6:	07d2      	lsls	r2, r2, #31
 80040b8:	d501      	bpl.n	80040be <_printf_float+0x1ba>
 80040ba:	3302      	adds	r3, #2
 80040bc:	e7f4      	b.n	80040a8 <_printf_float+0x1a4>
 80040be:	2301      	movs	r3, #1
 80040c0:	e7f2      	b.n	80040a8 <_printf_float+0x1a4>
 80040c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80040c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040c8:	4299      	cmp	r1, r3
 80040ca:	db05      	blt.n	80040d8 <_printf_float+0x1d4>
 80040cc:	6823      	ldr	r3, [r4, #0]
 80040ce:	6121      	str	r1, [r4, #16]
 80040d0:	07d8      	lsls	r0, r3, #31
 80040d2:	d5ea      	bpl.n	80040aa <_printf_float+0x1a6>
 80040d4:	1c4b      	adds	r3, r1, #1
 80040d6:	e7e7      	b.n	80040a8 <_printf_float+0x1a4>
 80040d8:	2900      	cmp	r1, #0
 80040da:	bfd4      	ite	le
 80040dc:	f1c1 0202 	rsble	r2, r1, #2
 80040e0:	2201      	movgt	r2, #1
 80040e2:	4413      	add	r3, r2
 80040e4:	e7e0      	b.n	80040a8 <_printf_float+0x1a4>
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	055a      	lsls	r2, r3, #21
 80040ea:	d407      	bmi.n	80040fc <_printf_float+0x1f8>
 80040ec:	6923      	ldr	r3, [r4, #16]
 80040ee:	4642      	mov	r2, r8
 80040f0:	4631      	mov	r1, r6
 80040f2:	4628      	mov	r0, r5
 80040f4:	47b8      	blx	r7
 80040f6:	3001      	adds	r0, #1
 80040f8:	d12c      	bne.n	8004154 <_printf_float+0x250>
 80040fa:	e764      	b.n	8003fc6 <_printf_float+0xc2>
 80040fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004100:	f240 80e0 	bls.w	80042c4 <_printf_float+0x3c0>
 8004104:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004108:	2200      	movs	r2, #0
 800410a:	2300      	movs	r3, #0
 800410c:	f7fc fd14 	bl	8000b38 <__aeabi_dcmpeq>
 8004110:	2800      	cmp	r0, #0
 8004112:	d034      	beq.n	800417e <_printf_float+0x27a>
 8004114:	4a37      	ldr	r2, [pc, #220]	; (80041f4 <_printf_float+0x2f0>)
 8004116:	2301      	movs	r3, #1
 8004118:	4631      	mov	r1, r6
 800411a:	4628      	mov	r0, r5
 800411c:	47b8      	blx	r7
 800411e:	3001      	adds	r0, #1
 8004120:	f43f af51 	beq.w	8003fc6 <_printf_float+0xc2>
 8004124:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004128:	429a      	cmp	r2, r3
 800412a:	db02      	blt.n	8004132 <_printf_float+0x22e>
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	07d8      	lsls	r0, r3, #31
 8004130:	d510      	bpl.n	8004154 <_printf_float+0x250>
 8004132:	ee18 3a10 	vmov	r3, s16
 8004136:	4652      	mov	r2, sl
 8004138:	4631      	mov	r1, r6
 800413a:	4628      	mov	r0, r5
 800413c:	47b8      	blx	r7
 800413e:	3001      	adds	r0, #1
 8004140:	f43f af41 	beq.w	8003fc6 <_printf_float+0xc2>
 8004144:	f04f 0800 	mov.w	r8, #0
 8004148:	f104 091a 	add.w	r9, r4, #26
 800414c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800414e:	3b01      	subs	r3, #1
 8004150:	4543      	cmp	r3, r8
 8004152:	dc09      	bgt.n	8004168 <_printf_float+0x264>
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	079b      	lsls	r3, r3, #30
 8004158:	f100 8105 	bmi.w	8004366 <_printf_float+0x462>
 800415c:	68e0      	ldr	r0, [r4, #12]
 800415e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004160:	4298      	cmp	r0, r3
 8004162:	bfb8      	it	lt
 8004164:	4618      	movlt	r0, r3
 8004166:	e730      	b.n	8003fca <_printf_float+0xc6>
 8004168:	2301      	movs	r3, #1
 800416a:	464a      	mov	r2, r9
 800416c:	4631      	mov	r1, r6
 800416e:	4628      	mov	r0, r5
 8004170:	47b8      	blx	r7
 8004172:	3001      	adds	r0, #1
 8004174:	f43f af27 	beq.w	8003fc6 <_printf_float+0xc2>
 8004178:	f108 0801 	add.w	r8, r8, #1
 800417c:	e7e6      	b.n	800414c <_printf_float+0x248>
 800417e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004180:	2b00      	cmp	r3, #0
 8004182:	dc39      	bgt.n	80041f8 <_printf_float+0x2f4>
 8004184:	4a1b      	ldr	r2, [pc, #108]	; (80041f4 <_printf_float+0x2f0>)
 8004186:	2301      	movs	r3, #1
 8004188:	4631      	mov	r1, r6
 800418a:	4628      	mov	r0, r5
 800418c:	47b8      	blx	r7
 800418e:	3001      	adds	r0, #1
 8004190:	f43f af19 	beq.w	8003fc6 <_printf_float+0xc2>
 8004194:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004198:	4313      	orrs	r3, r2
 800419a:	d102      	bne.n	80041a2 <_printf_float+0x29e>
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	07d9      	lsls	r1, r3, #31
 80041a0:	d5d8      	bpl.n	8004154 <_printf_float+0x250>
 80041a2:	ee18 3a10 	vmov	r3, s16
 80041a6:	4652      	mov	r2, sl
 80041a8:	4631      	mov	r1, r6
 80041aa:	4628      	mov	r0, r5
 80041ac:	47b8      	blx	r7
 80041ae:	3001      	adds	r0, #1
 80041b0:	f43f af09 	beq.w	8003fc6 <_printf_float+0xc2>
 80041b4:	f04f 0900 	mov.w	r9, #0
 80041b8:	f104 0a1a 	add.w	sl, r4, #26
 80041bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041be:	425b      	negs	r3, r3
 80041c0:	454b      	cmp	r3, r9
 80041c2:	dc01      	bgt.n	80041c8 <_printf_float+0x2c4>
 80041c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041c6:	e792      	b.n	80040ee <_printf_float+0x1ea>
 80041c8:	2301      	movs	r3, #1
 80041ca:	4652      	mov	r2, sl
 80041cc:	4631      	mov	r1, r6
 80041ce:	4628      	mov	r0, r5
 80041d0:	47b8      	blx	r7
 80041d2:	3001      	adds	r0, #1
 80041d4:	f43f aef7 	beq.w	8003fc6 <_printf_float+0xc2>
 80041d8:	f109 0901 	add.w	r9, r9, #1
 80041dc:	e7ee      	b.n	80041bc <_printf_float+0x2b8>
 80041de:	bf00      	nop
 80041e0:	7fefffff 	.word	0x7fefffff
 80041e4:	08006928 	.word	0x08006928
 80041e8:	0800692c 	.word	0x0800692c
 80041ec:	08006934 	.word	0x08006934
 80041f0:	08006930 	.word	0x08006930
 80041f4:	08006938 	.word	0x08006938
 80041f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041fc:	429a      	cmp	r2, r3
 80041fe:	bfa8      	it	ge
 8004200:	461a      	movge	r2, r3
 8004202:	2a00      	cmp	r2, #0
 8004204:	4691      	mov	r9, r2
 8004206:	dc37      	bgt.n	8004278 <_printf_float+0x374>
 8004208:	f04f 0b00 	mov.w	fp, #0
 800420c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004210:	f104 021a 	add.w	r2, r4, #26
 8004214:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004216:	9305      	str	r3, [sp, #20]
 8004218:	eba3 0309 	sub.w	r3, r3, r9
 800421c:	455b      	cmp	r3, fp
 800421e:	dc33      	bgt.n	8004288 <_printf_float+0x384>
 8004220:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004224:	429a      	cmp	r2, r3
 8004226:	db3b      	blt.n	80042a0 <_printf_float+0x39c>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	07da      	lsls	r2, r3, #31
 800422c:	d438      	bmi.n	80042a0 <_printf_float+0x39c>
 800422e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004230:	9a05      	ldr	r2, [sp, #20]
 8004232:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004234:	1a9a      	subs	r2, r3, r2
 8004236:	eba3 0901 	sub.w	r9, r3, r1
 800423a:	4591      	cmp	r9, r2
 800423c:	bfa8      	it	ge
 800423e:	4691      	movge	r9, r2
 8004240:	f1b9 0f00 	cmp.w	r9, #0
 8004244:	dc35      	bgt.n	80042b2 <_printf_float+0x3ae>
 8004246:	f04f 0800 	mov.w	r8, #0
 800424a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800424e:	f104 0a1a 	add.w	sl, r4, #26
 8004252:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	eba3 0309 	sub.w	r3, r3, r9
 800425c:	4543      	cmp	r3, r8
 800425e:	f77f af79 	ble.w	8004154 <_printf_float+0x250>
 8004262:	2301      	movs	r3, #1
 8004264:	4652      	mov	r2, sl
 8004266:	4631      	mov	r1, r6
 8004268:	4628      	mov	r0, r5
 800426a:	47b8      	blx	r7
 800426c:	3001      	adds	r0, #1
 800426e:	f43f aeaa 	beq.w	8003fc6 <_printf_float+0xc2>
 8004272:	f108 0801 	add.w	r8, r8, #1
 8004276:	e7ec      	b.n	8004252 <_printf_float+0x34e>
 8004278:	4613      	mov	r3, r2
 800427a:	4631      	mov	r1, r6
 800427c:	4642      	mov	r2, r8
 800427e:	4628      	mov	r0, r5
 8004280:	47b8      	blx	r7
 8004282:	3001      	adds	r0, #1
 8004284:	d1c0      	bne.n	8004208 <_printf_float+0x304>
 8004286:	e69e      	b.n	8003fc6 <_printf_float+0xc2>
 8004288:	2301      	movs	r3, #1
 800428a:	4631      	mov	r1, r6
 800428c:	4628      	mov	r0, r5
 800428e:	9205      	str	r2, [sp, #20]
 8004290:	47b8      	blx	r7
 8004292:	3001      	adds	r0, #1
 8004294:	f43f ae97 	beq.w	8003fc6 <_printf_float+0xc2>
 8004298:	9a05      	ldr	r2, [sp, #20]
 800429a:	f10b 0b01 	add.w	fp, fp, #1
 800429e:	e7b9      	b.n	8004214 <_printf_float+0x310>
 80042a0:	ee18 3a10 	vmov	r3, s16
 80042a4:	4652      	mov	r2, sl
 80042a6:	4631      	mov	r1, r6
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	d1be      	bne.n	800422e <_printf_float+0x32a>
 80042b0:	e689      	b.n	8003fc6 <_printf_float+0xc2>
 80042b2:	9a05      	ldr	r2, [sp, #20]
 80042b4:	464b      	mov	r3, r9
 80042b6:	4442      	add	r2, r8
 80042b8:	4631      	mov	r1, r6
 80042ba:	4628      	mov	r0, r5
 80042bc:	47b8      	blx	r7
 80042be:	3001      	adds	r0, #1
 80042c0:	d1c1      	bne.n	8004246 <_printf_float+0x342>
 80042c2:	e680      	b.n	8003fc6 <_printf_float+0xc2>
 80042c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042c6:	2a01      	cmp	r2, #1
 80042c8:	dc01      	bgt.n	80042ce <_printf_float+0x3ca>
 80042ca:	07db      	lsls	r3, r3, #31
 80042cc:	d538      	bpl.n	8004340 <_printf_float+0x43c>
 80042ce:	2301      	movs	r3, #1
 80042d0:	4642      	mov	r2, r8
 80042d2:	4631      	mov	r1, r6
 80042d4:	4628      	mov	r0, r5
 80042d6:	47b8      	blx	r7
 80042d8:	3001      	adds	r0, #1
 80042da:	f43f ae74 	beq.w	8003fc6 <_printf_float+0xc2>
 80042de:	ee18 3a10 	vmov	r3, s16
 80042e2:	4652      	mov	r2, sl
 80042e4:	4631      	mov	r1, r6
 80042e6:	4628      	mov	r0, r5
 80042e8:	47b8      	blx	r7
 80042ea:	3001      	adds	r0, #1
 80042ec:	f43f ae6b 	beq.w	8003fc6 <_printf_float+0xc2>
 80042f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80042f4:	2200      	movs	r2, #0
 80042f6:	2300      	movs	r3, #0
 80042f8:	f7fc fc1e 	bl	8000b38 <__aeabi_dcmpeq>
 80042fc:	b9d8      	cbnz	r0, 8004336 <_printf_float+0x432>
 80042fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004300:	f108 0201 	add.w	r2, r8, #1
 8004304:	3b01      	subs	r3, #1
 8004306:	4631      	mov	r1, r6
 8004308:	4628      	mov	r0, r5
 800430a:	47b8      	blx	r7
 800430c:	3001      	adds	r0, #1
 800430e:	d10e      	bne.n	800432e <_printf_float+0x42a>
 8004310:	e659      	b.n	8003fc6 <_printf_float+0xc2>
 8004312:	2301      	movs	r3, #1
 8004314:	4652      	mov	r2, sl
 8004316:	4631      	mov	r1, r6
 8004318:	4628      	mov	r0, r5
 800431a:	47b8      	blx	r7
 800431c:	3001      	adds	r0, #1
 800431e:	f43f ae52 	beq.w	8003fc6 <_printf_float+0xc2>
 8004322:	f108 0801 	add.w	r8, r8, #1
 8004326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004328:	3b01      	subs	r3, #1
 800432a:	4543      	cmp	r3, r8
 800432c:	dcf1      	bgt.n	8004312 <_printf_float+0x40e>
 800432e:	464b      	mov	r3, r9
 8004330:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004334:	e6dc      	b.n	80040f0 <_printf_float+0x1ec>
 8004336:	f04f 0800 	mov.w	r8, #0
 800433a:	f104 0a1a 	add.w	sl, r4, #26
 800433e:	e7f2      	b.n	8004326 <_printf_float+0x422>
 8004340:	2301      	movs	r3, #1
 8004342:	4642      	mov	r2, r8
 8004344:	e7df      	b.n	8004306 <_printf_float+0x402>
 8004346:	2301      	movs	r3, #1
 8004348:	464a      	mov	r2, r9
 800434a:	4631      	mov	r1, r6
 800434c:	4628      	mov	r0, r5
 800434e:	47b8      	blx	r7
 8004350:	3001      	adds	r0, #1
 8004352:	f43f ae38 	beq.w	8003fc6 <_printf_float+0xc2>
 8004356:	f108 0801 	add.w	r8, r8, #1
 800435a:	68e3      	ldr	r3, [r4, #12]
 800435c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800435e:	1a5b      	subs	r3, r3, r1
 8004360:	4543      	cmp	r3, r8
 8004362:	dcf0      	bgt.n	8004346 <_printf_float+0x442>
 8004364:	e6fa      	b.n	800415c <_printf_float+0x258>
 8004366:	f04f 0800 	mov.w	r8, #0
 800436a:	f104 0919 	add.w	r9, r4, #25
 800436e:	e7f4      	b.n	800435a <_printf_float+0x456>

08004370 <_printf_common>:
 8004370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004374:	4616      	mov	r6, r2
 8004376:	4699      	mov	r9, r3
 8004378:	688a      	ldr	r2, [r1, #8]
 800437a:	690b      	ldr	r3, [r1, #16]
 800437c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004380:	4293      	cmp	r3, r2
 8004382:	bfb8      	it	lt
 8004384:	4613      	movlt	r3, r2
 8004386:	6033      	str	r3, [r6, #0]
 8004388:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800438c:	4607      	mov	r7, r0
 800438e:	460c      	mov	r4, r1
 8004390:	b10a      	cbz	r2, 8004396 <_printf_common+0x26>
 8004392:	3301      	adds	r3, #1
 8004394:	6033      	str	r3, [r6, #0]
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	0699      	lsls	r1, r3, #26
 800439a:	bf42      	ittt	mi
 800439c:	6833      	ldrmi	r3, [r6, #0]
 800439e:	3302      	addmi	r3, #2
 80043a0:	6033      	strmi	r3, [r6, #0]
 80043a2:	6825      	ldr	r5, [r4, #0]
 80043a4:	f015 0506 	ands.w	r5, r5, #6
 80043a8:	d106      	bne.n	80043b8 <_printf_common+0x48>
 80043aa:	f104 0a19 	add.w	sl, r4, #25
 80043ae:	68e3      	ldr	r3, [r4, #12]
 80043b0:	6832      	ldr	r2, [r6, #0]
 80043b2:	1a9b      	subs	r3, r3, r2
 80043b4:	42ab      	cmp	r3, r5
 80043b6:	dc26      	bgt.n	8004406 <_printf_common+0x96>
 80043b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043bc:	1e13      	subs	r3, r2, #0
 80043be:	6822      	ldr	r2, [r4, #0]
 80043c0:	bf18      	it	ne
 80043c2:	2301      	movne	r3, #1
 80043c4:	0692      	lsls	r2, r2, #26
 80043c6:	d42b      	bmi.n	8004420 <_printf_common+0xb0>
 80043c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043cc:	4649      	mov	r1, r9
 80043ce:	4638      	mov	r0, r7
 80043d0:	47c0      	blx	r8
 80043d2:	3001      	adds	r0, #1
 80043d4:	d01e      	beq.n	8004414 <_printf_common+0xa4>
 80043d6:	6823      	ldr	r3, [r4, #0]
 80043d8:	68e5      	ldr	r5, [r4, #12]
 80043da:	6832      	ldr	r2, [r6, #0]
 80043dc:	f003 0306 	and.w	r3, r3, #6
 80043e0:	2b04      	cmp	r3, #4
 80043e2:	bf08      	it	eq
 80043e4:	1aad      	subeq	r5, r5, r2
 80043e6:	68a3      	ldr	r3, [r4, #8]
 80043e8:	6922      	ldr	r2, [r4, #16]
 80043ea:	bf0c      	ite	eq
 80043ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043f0:	2500      	movne	r5, #0
 80043f2:	4293      	cmp	r3, r2
 80043f4:	bfc4      	itt	gt
 80043f6:	1a9b      	subgt	r3, r3, r2
 80043f8:	18ed      	addgt	r5, r5, r3
 80043fa:	2600      	movs	r6, #0
 80043fc:	341a      	adds	r4, #26
 80043fe:	42b5      	cmp	r5, r6
 8004400:	d11a      	bne.n	8004438 <_printf_common+0xc8>
 8004402:	2000      	movs	r0, #0
 8004404:	e008      	b.n	8004418 <_printf_common+0xa8>
 8004406:	2301      	movs	r3, #1
 8004408:	4652      	mov	r2, sl
 800440a:	4649      	mov	r1, r9
 800440c:	4638      	mov	r0, r7
 800440e:	47c0      	blx	r8
 8004410:	3001      	adds	r0, #1
 8004412:	d103      	bne.n	800441c <_printf_common+0xac>
 8004414:	f04f 30ff 	mov.w	r0, #4294967295
 8004418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800441c:	3501      	adds	r5, #1
 800441e:	e7c6      	b.n	80043ae <_printf_common+0x3e>
 8004420:	18e1      	adds	r1, r4, r3
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	2030      	movs	r0, #48	; 0x30
 8004426:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800442a:	4422      	add	r2, r4
 800442c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004430:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004434:	3302      	adds	r3, #2
 8004436:	e7c7      	b.n	80043c8 <_printf_common+0x58>
 8004438:	2301      	movs	r3, #1
 800443a:	4622      	mov	r2, r4
 800443c:	4649      	mov	r1, r9
 800443e:	4638      	mov	r0, r7
 8004440:	47c0      	blx	r8
 8004442:	3001      	adds	r0, #1
 8004444:	d0e6      	beq.n	8004414 <_printf_common+0xa4>
 8004446:	3601      	adds	r6, #1
 8004448:	e7d9      	b.n	80043fe <_printf_common+0x8e>
	...

0800444c <_printf_i>:
 800444c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004450:	7e0f      	ldrb	r7, [r1, #24]
 8004452:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004454:	2f78      	cmp	r7, #120	; 0x78
 8004456:	4691      	mov	r9, r2
 8004458:	4680      	mov	r8, r0
 800445a:	460c      	mov	r4, r1
 800445c:	469a      	mov	sl, r3
 800445e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004462:	d807      	bhi.n	8004474 <_printf_i+0x28>
 8004464:	2f62      	cmp	r7, #98	; 0x62
 8004466:	d80a      	bhi.n	800447e <_printf_i+0x32>
 8004468:	2f00      	cmp	r7, #0
 800446a:	f000 80d8 	beq.w	800461e <_printf_i+0x1d2>
 800446e:	2f58      	cmp	r7, #88	; 0x58
 8004470:	f000 80a3 	beq.w	80045ba <_printf_i+0x16e>
 8004474:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004478:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800447c:	e03a      	b.n	80044f4 <_printf_i+0xa8>
 800447e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004482:	2b15      	cmp	r3, #21
 8004484:	d8f6      	bhi.n	8004474 <_printf_i+0x28>
 8004486:	a101      	add	r1, pc, #4	; (adr r1, 800448c <_printf_i+0x40>)
 8004488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800448c:	080044e5 	.word	0x080044e5
 8004490:	080044f9 	.word	0x080044f9
 8004494:	08004475 	.word	0x08004475
 8004498:	08004475 	.word	0x08004475
 800449c:	08004475 	.word	0x08004475
 80044a0:	08004475 	.word	0x08004475
 80044a4:	080044f9 	.word	0x080044f9
 80044a8:	08004475 	.word	0x08004475
 80044ac:	08004475 	.word	0x08004475
 80044b0:	08004475 	.word	0x08004475
 80044b4:	08004475 	.word	0x08004475
 80044b8:	08004605 	.word	0x08004605
 80044bc:	08004529 	.word	0x08004529
 80044c0:	080045e7 	.word	0x080045e7
 80044c4:	08004475 	.word	0x08004475
 80044c8:	08004475 	.word	0x08004475
 80044cc:	08004627 	.word	0x08004627
 80044d0:	08004475 	.word	0x08004475
 80044d4:	08004529 	.word	0x08004529
 80044d8:	08004475 	.word	0x08004475
 80044dc:	08004475 	.word	0x08004475
 80044e0:	080045ef 	.word	0x080045ef
 80044e4:	682b      	ldr	r3, [r5, #0]
 80044e6:	1d1a      	adds	r2, r3, #4
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	602a      	str	r2, [r5, #0]
 80044ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044f4:	2301      	movs	r3, #1
 80044f6:	e0a3      	b.n	8004640 <_printf_i+0x1f4>
 80044f8:	6820      	ldr	r0, [r4, #0]
 80044fa:	6829      	ldr	r1, [r5, #0]
 80044fc:	0606      	lsls	r6, r0, #24
 80044fe:	f101 0304 	add.w	r3, r1, #4
 8004502:	d50a      	bpl.n	800451a <_printf_i+0xce>
 8004504:	680e      	ldr	r6, [r1, #0]
 8004506:	602b      	str	r3, [r5, #0]
 8004508:	2e00      	cmp	r6, #0
 800450a:	da03      	bge.n	8004514 <_printf_i+0xc8>
 800450c:	232d      	movs	r3, #45	; 0x2d
 800450e:	4276      	negs	r6, r6
 8004510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004514:	485e      	ldr	r0, [pc, #376]	; (8004690 <_printf_i+0x244>)
 8004516:	230a      	movs	r3, #10
 8004518:	e019      	b.n	800454e <_printf_i+0x102>
 800451a:	680e      	ldr	r6, [r1, #0]
 800451c:	602b      	str	r3, [r5, #0]
 800451e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004522:	bf18      	it	ne
 8004524:	b236      	sxthne	r6, r6
 8004526:	e7ef      	b.n	8004508 <_printf_i+0xbc>
 8004528:	682b      	ldr	r3, [r5, #0]
 800452a:	6820      	ldr	r0, [r4, #0]
 800452c:	1d19      	adds	r1, r3, #4
 800452e:	6029      	str	r1, [r5, #0]
 8004530:	0601      	lsls	r1, r0, #24
 8004532:	d501      	bpl.n	8004538 <_printf_i+0xec>
 8004534:	681e      	ldr	r6, [r3, #0]
 8004536:	e002      	b.n	800453e <_printf_i+0xf2>
 8004538:	0646      	lsls	r6, r0, #25
 800453a:	d5fb      	bpl.n	8004534 <_printf_i+0xe8>
 800453c:	881e      	ldrh	r6, [r3, #0]
 800453e:	4854      	ldr	r0, [pc, #336]	; (8004690 <_printf_i+0x244>)
 8004540:	2f6f      	cmp	r7, #111	; 0x6f
 8004542:	bf0c      	ite	eq
 8004544:	2308      	moveq	r3, #8
 8004546:	230a      	movne	r3, #10
 8004548:	2100      	movs	r1, #0
 800454a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800454e:	6865      	ldr	r5, [r4, #4]
 8004550:	60a5      	str	r5, [r4, #8]
 8004552:	2d00      	cmp	r5, #0
 8004554:	bfa2      	ittt	ge
 8004556:	6821      	ldrge	r1, [r4, #0]
 8004558:	f021 0104 	bicge.w	r1, r1, #4
 800455c:	6021      	strge	r1, [r4, #0]
 800455e:	b90e      	cbnz	r6, 8004564 <_printf_i+0x118>
 8004560:	2d00      	cmp	r5, #0
 8004562:	d04d      	beq.n	8004600 <_printf_i+0x1b4>
 8004564:	4615      	mov	r5, r2
 8004566:	fbb6 f1f3 	udiv	r1, r6, r3
 800456a:	fb03 6711 	mls	r7, r3, r1, r6
 800456e:	5dc7      	ldrb	r7, [r0, r7]
 8004570:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004574:	4637      	mov	r7, r6
 8004576:	42bb      	cmp	r3, r7
 8004578:	460e      	mov	r6, r1
 800457a:	d9f4      	bls.n	8004566 <_printf_i+0x11a>
 800457c:	2b08      	cmp	r3, #8
 800457e:	d10b      	bne.n	8004598 <_printf_i+0x14c>
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	07de      	lsls	r6, r3, #31
 8004584:	d508      	bpl.n	8004598 <_printf_i+0x14c>
 8004586:	6923      	ldr	r3, [r4, #16]
 8004588:	6861      	ldr	r1, [r4, #4]
 800458a:	4299      	cmp	r1, r3
 800458c:	bfde      	ittt	le
 800458e:	2330      	movle	r3, #48	; 0x30
 8004590:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004594:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004598:	1b52      	subs	r2, r2, r5
 800459a:	6122      	str	r2, [r4, #16]
 800459c:	f8cd a000 	str.w	sl, [sp]
 80045a0:	464b      	mov	r3, r9
 80045a2:	aa03      	add	r2, sp, #12
 80045a4:	4621      	mov	r1, r4
 80045a6:	4640      	mov	r0, r8
 80045a8:	f7ff fee2 	bl	8004370 <_printf_common>
 80045ac:	3001      	adds	r0, #1
 80045ae:	d14c      	bne.n	800464a <_printf_i+0x1fe>
 80045b0:	f04f 30ff 	mov.w	r0, #4294967295
 80045b4:	b004      	add	sp, #16
 80045b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ba:	4835      	ldr	r0, [pc, #212]	; (8004690 <_printf_i+0x244>)
 80045bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80045c0:	6829      	ldr	r1, [r5, #0]
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80045c8:	6029      	str	r1, [r5, #0]
 80045ca:	061d      	lsls	r5, r3, #24
 80045cc:	d514      	bpl.n	80045f8 <_printf_i+0x1ac>
 80045ce:	07df      	lsls	r7, r3, #31
 80045d0:	bf44      	itt	mi
 80045d2:	f043 0320 	orrmi.w	r3, r3, #32
 80045d6:	6023      	strmi	r3, [r4, #0]
 80045d8:	b91e      	cbnz	r6, 80045e2 <_printf_i+0x196>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	f023 0320 	bic.w	r3, r3, #32
 80045e0:	6023      	str	r3, [r4, #0]
 80045e2:	2310      	movs	r3, #16
 80045e4:	e7b0      	b.n	8004548 <_printf_i+0xfc>
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	f043 0320 	orr.w	r3, r3, #32
 80045ec:	6023      	str	r3, [r4, #0]
 80045ee:	2378      	movs	r3, #120	; 0x78
 80045f0:	4828      	ldr	r0, [pc, #160]	; (8004694 <_printf_i+0x248>)
 80045f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80045f6:	e7e3      	b.n	80045c0 <_printf_i+0x174>
 80045f8:	0659      	lsls	r1, r3, #25
 80045fa:	bf48      	it	mi
 80045fc:	b2b6      	uxthmi	r6, r6
 80045fe:	e7e6      	b.n	80045ce <_printf_i+0x182>
 8004600:	4615      	mov	r5, r2
 8004602:	e7bb      	b.n	800457c <_printf_i+0x130>
 8004604:	682b      	ldr	r3, [r5, #0]
 8004606:	6826      	ldr	r6, [r4, #0]
 8004608:	6961      	ldr	r1, [r4, #20]
 800460a:	1d18      	adds	r0, r3, #4
 800460c:	6028      	str	r0, [r5, #0]
 800460e:	0635      	lsls	r5, r6, #24
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	d501      	bpl.n	8004618 <_printf_i+0x1cc>
 8004614:	6019      	str	r1, [r3, #0]
 8004616:	e002      	b.n	800461e <_printf_i+0x1d2>
 8004618:	0670      	lsls	r0, r6, #25
 800461a:	d5fb      	bpl.n	8004614 <_printf_i+0x1c8>
 800461c:	8019      	strh	r1, [r3, #0]
 800461e:	2300      	movs	r3, #0
 8004620:	6123      	str	r3, [r4, #16]
 8004622:	4615      	mov	r5, r2
 8004624:	e7ba      	b.n	800459c <_printf_i+0x150>
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	1d1a      	adds	r2, r3, #4
 800462a:	602a      	str	r2, [r5, #0]
 800462c:	681d      	ldr	r5, [r3, #0]
 800462e:	6862      	ldr	r2, [r4, #4]
 8004630:	2100      	movs	r1, #0
 8004632:	4628      	mov	r0, r5
 8004634:	f7fb fe0c 	bl	8000250 <memchr>
 8004638:	b108      	cbz	r0, 800463e <_printf_i+0x1f2>
 800463a:	1b40      	subs	r0, r0, r5
 800463c:	6060      	str	r0, [r4, #4]
 800463e:	6863      	ldr	r3, [r4, #4]
 8004640:	6123      	str	r3, [r4, #16]
 8004642:	2300      	movs	r3, #0
 8004644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004648:	e7a8      	b.n	800459c <_printf_i+0x150>
 800464a:	6923      	ldr	r3, [r4, #16]
 800464c:	462a      	mov	r2, r5
 800464e:	4649      	mov	r1, r9
 8004650:	4640      	mov	r0, r8
 8004652:	47d0      	blx	sl
 8004654:	3001      	adds	r0, #1
 8004656:	d0ab      	beq.n	80045b0 <_printf_i+0x164>
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	079b      	lsls	r3, r3, #30
 800465c:	d413      	bmi.n	8004686 <_printf_i+0x23a>
 800465e:	68e0      	ldr	r0, [r4, #12]
 8004660:	9b03      	ldr	r3, [sp, #12]
 8004662:	4298      	cmp	r0, r3
 8004664:	bfb8      	it	lt
 8004666:	4618      	movlt	r0, r3
 8004668:	e7a4      	b.n	80045b4 <_printf_i+0x168>
 800466a:	2301      	movs	r3, #1
 800466c:	4632      	mov	r2, r6
 800466e:	4649      	mov	r1, r9
 8004670:	4640      	mov	r0, r8
 8004672:	47d0      	blx	sl
 8004674:	3001      	adds	r0, #1
 8004676:	d09b      	beq.n	80045b0 <_printf_i+0x164>
 8004678:	3501      	adds	r5, #1
 800467a:	68e3      	ldr	r3, [r4, #12]
 800467c:	9903      	ldr	r1, [sp, #12]
 800467e:	1a5b      	subs	r3, r3, r1
 8004680:	42ab      	cmp	r3, r5
 8004682:	dcf2      	bgt.n	800466a <_printf_i+0x21e>
 8004684:	e7eb      	b.n	800465e <_printf_i+0x212>
 8004686:	2500      	movs	r5, #0
 8004688:	f104 0619 	add.w	r6, r4, #25
 800468c:	e7f5      	b.n	800467a <_printf_i+0x22e>
 800468e:	bf00      	nop
 8004690:	0800693a 	.word	0x0800693a
 8004694:	0800694b 	.word	0x0800694b

08004698 <strtok>:
 8004698:	4b16      	ldr	r3, [pc, #88]	; (80046f4 <strtok+0x5c>)
 800469a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800469c:	681e      	ldr	r6, [r3, #0]
 800469e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80046a0:	4605      	mov	r5, r0
 80046a2:	b9fc      	cbnz	r4, 80046e4 <strtok+0x4c>
 80046a4:	2050      	movs	r0, #80	; 0x50
 80046a6:	9101      	str	r1, [sp, #4]
 80046a8:	f000 ff02 	bl	80054b0 <malloc>
 80046ac:	9901      	ldr	r1, [sp, #4]
 80046ae:	65b0      	str	r0, [r6, #88]	; 0x58
 80046b0:	4602      	mov	r2, r0
 80046b2:	b920      	cbnz	r0, 80046be <strtok+0x26>
 80046b4:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <strtok+0x60>)
 80046b6:	4811      	ldr	r0, [pc, #68]	; (80046fc <strtok+0x64>)
 80046b8:	2157      	movs	r1, #87	; 0x57
 80046ba:	f000 f849 	bl	8004750 <__assert_func>
 80046be:	e9c0 4400 	strd	r4, r4, [r0]
 80046c2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80046c6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80046ca:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80046ce:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80046d2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80046d6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80046da:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80046de:	6184      	str	r4, [r0, #24]
 80046e0:	7704      	strb	r4, [r0, #28]
 80046e2:	6244      	str	r4, [r0, #36]	; 0x24
 80046e4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80046e6:	2301      	movs	r3, #1
 80046e8:	4628      	mov	r0, r5
 80046ea:	b002      	add	sp, #8
 80046ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046f0:	f000 b806 	b.w	8004700 <__strtok_r>
 80046f4:	2000000c 	.word	0x2000000c
 80046f8:	0800695c 	.word	0x0800695c
 80046fc:	08006973 	.word	0x08006973

08004700 <__strtok_r>:
 8004700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004702:	b908      	cbnz	r0, 8004708 <__strtok_r+0x8>
 8004704:	6810      	ldr	r0, [r2, #0]
 8004706:	b188      	cbz	r0, 800472c <__strtok_r+0x2c>
 8004708:	4604      	mov	r4, r0
 800470a:	4620      	mov	r0, r4
 800470c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004710:	460f      	mov	r7, r1
 8004712:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004716:	b91e      	cbnz	r6, 8004720 <__strtok_r+0x20>
 8004718:	b965      	cbnz	r5, 8004734 <__strtok_r+0x34>
 800471a:	6015      	str	r5, [r2, #0]
 800471c:	4628      	mov	r0, r5
 800471e:	e005      	b.n	800472c <__strtok_r+0x2c>
 8004720:	42b5      	cmp	r5, r6
 8004722:	d1f6      	bne.n	8004712 <__strtok_r+0x12>
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <__strtok_r+0xa>
 8004728:	6014      	str	r4, [r2, #0]
 800472a:	7003      	strb	r3, [r0, #0]
 800472c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800472e:	461c      	mov	r4, r3
 8004730:	e00c      	b.n	800474c <__strtok_r+0x4c>
 8004732:	b915      	cbnz	r5, 800473a <__strtok_r+0x3a>
 8004734:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004738:	460e      	mov	r6, r1
 800473a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800473e:	42ab      	cmp	r3, r5
 8004740:	d1f7      	bne.n	8004732 <__strtok_r+0x32>
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f3      	beq.n	800472e <__strtok_r+0x2e>
 8004746:	2300      	movs	r3, #0
 8004748:	f804 3c01 	strb.w	r3, [r4, #-1]
 800474c:	6014      	str	r4, [r2, #0]
 800474e:	e7ed      	b.n	800472c <__strtok_r+0x2c>

08004750 <__assert_func>:
 8004750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004752:	4614      	mov	r4, r2
 8004754:	461a      	mov	r2, r3
 8004756:	4b09      	ldr	r3, [pc, #36]	; (800477c <__assert_func+0x2c>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4605      	mov	r5, r0
 800475c:	68d8      	ldr	r0, [r3, #12]
 800475e:	b14c      	cbz	r4, 8004774 <__assert_func+0x24>
 8004760:	4b07      	ldr	r3, [pc, #28]	; (8004780 <__assert_func+0x30>)
 8004762:	9100      	str	r1, [sp, #0]
 8004764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004768:	4906      	ldr	r1, [pc, #24]	; (8004784 <__assert_func+0x34>)
 800476a:	462b      	mov	r3, r5
 800476c:	f000 fe8a 	bl	8005484 <fiprintf>
 8004770:	f001 fd58 	bl	8006224 <abort>
 8004774:	4b04      	ldr	r3, [pc, #16]	; (8004788 <__assert_func+0x38>)
 8004776:	461c      	mov	r4, r3
 8004778:	e7f3      	b.n	8004762 <__assert_func+0x12>
 800477a:	bf00      	nop
 800477c:	2000000c 	.word	0x2000000c
 8004780:	080069d0 	.word	0x080069d0
 8004784:	080069dd 	.word	0x080069dd
 8004788:	08006a0b 	.word	0x08006a0b

0800478c <quorem>:
 800478c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004790:	6903      	ldr	r3, [r0, #16]
 8004792:	690c      	ldr	r4, [r1, #16]
 8004794:	42a3      	cmp	r3, r4
 8004796:	4607      	mov	r7, r0
 8004798:	f2c0 8081 	blt.w	800489e <quorem+0x112>
 800479c:	3c01      	subs	r4, #1
 800479e:	f101 0814 	add.w	r8, r1, #20
 80047a2:	f100 0514 	add.w	r5, r0, #20
 80047a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80047b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80047b4:	3301      	adds	r3, #1
 80047b6:	429a      	cmp	r2, r3
 80047b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80047bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80047c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80047c4:	d331      	bcc.n	800482a <quorem+0x9e>
 80047c6:	f04f 0e00 	mov.w	lr, #0
 80047ca:	4640      	mov	r0, r8
 80047cc:	46ac      	mov	ip, r5
 80047ce:	46f2      	mov	sl, lr
 80047d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80047d4:	b293      	uxth	r3, r2
 80047d6:	fb06 e303 	mla	r3, r6, r3, lr
 80047da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047de:	b29b      	uxth	r3, r3
 80047e0:	ebaa 0303 	sub.w	r3, sl, r3
 80047e4:	f8dc a000 	ldr.w	sl, [ip]
 80047e8:	0c12      	lsrs	r2, r2, #16
 80047ea:	fa13 f38a 	uxtah	r3, r3, sl
 80047ee:	fb06 e202 	mla	r2, r6, r2, lr
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	9b00      	ldr	r3, [sp, #0]
 80047f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047fa:	b292      	uxth	r2, r2
 80047fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004800:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004804:	f8bd 3000 	ldrh.w	r3, [sp]
 8004808:	4581      	cmp	r9, r0
 800480a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800480e:	f84c 3b04 	str.w	r3, [ip], #4
 8004812:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004816:	d2db      	bcs.n	80047d0 <quorem+0x44>
 8004818:	f855 300b 	ldr.w	r3, [r5, fp]
 800481c:	b92b      	cbnz	r3, 800482a <quorem+0x9e>
 800481e:	9b01      	ldr	r3, [sp, #4]
 8004820:	3b04      	subs	r3, #4
 8004822:	429d      	cmp	r5, r3
 8004824:	461a      	mov	r2, r3
 8004826:	d32e      	bcc.n	8004886 <quorem+0xfa>
 8004828:	613c      	str	r4, [r7, #16]
 800482a:	4638      	mov	r0, r7
 800482c:	f001 f8d8 	bl	80059e0 <__mcmp>
 8004830:	2800      	cmp	r0, #0
 8004832:	db24      	blt.n	800487e <quorem+0xf2>
 8004834:	3601      	adds	r6, #1
 8004836:	4628      	mov	r0, r5
 8004838:	f04f 0c00 	mov.w	ip, #0
 800483c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004840:	f8d0 e000 	ldr.w	lr, [r0]
 8004844:	b293      	uxth	r3, r2
 8004846:	ebac 0303 	sub.w	r3, ip, r3
 800484a:	0c12      	lsrs	r2, r2, #16
 800484c:	fa13 f38e 	uxtah	r3, r3, lr
 8004850:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004854:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004858:	b29b      	uxth	r3, r3
 800485a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800485e:	45c1      	cmp	r9, r8
 8004860:	f840 3b04 	str.w	r3, [r0], #4
 8004864:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004868:	d2e8      	bcs.n	800483c <quorem+0xb0>
 800486a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800486e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004872:	b922      	cbnz	r2, 800487e <quorem+0xf2>
 8004874:	3b04      	subs	r3, #4
 8004876:	429d      	cmp	r5, r3
 8004878:	461a      	mov	r2, r3
 800487a:	d30a      	bcc.n	8004892 <quorem+0x106>
 800487c:	613c      	str	r4, [r7, #16]
 800487e:	4630      	mov	r0, r6
 8004880:	b003      	add	sp, #12
 8004882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	3b04      	subs	r3, #4
 800488a:	2a00      	cmp	r2, #0
 800488c:	d1cc      	bne.n	8004828 <quorem+0x9c>
 800488e:	3c01      	subs	r4, #1
 8004890:	e7c7      	b.n	8004822 <quorem+0x96>
 8004892:	6812      	ldr	r2, [r2, #0]
 8004894:	3b04      	subs	r3, #4
 8004896:	2a00      	cmp	r2, #0
 8004898:	d1f0      	bne.n	800487c <quorem+0xf0>
 800489a:	3c01      	subs	r4, #1
 800489c:	e7eb      	b.n	8004876 <quorem+0xea>
 800489e:	2000      	movs	r0, #0
 80048a0:	e7ee      	b.n	8004880 <quorem+0xf4>
 80048a2:	0000      	movs	r0, r0
 80048a4:	0000      	movs	r0, r0
	...

080048a8 <_dtoa_r>:
 80048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ac:	ed2d 8b04 	vpush	{d8-d9}
 80048b0:	ec57 6b10 	vmov	r6, r7, d0
 80048b4:	b093      	sub	sp, #76	; 0x4c
 80048b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80048b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80048bc:	9106      	str	r1, [sp, #24]
 80048be:	ee10 aa10 	vmov	sl, s0
 80048c2:	4604      	mov	r4, r0
 80048c4:	9209      	str	r2, [sp, #36]	; 0x24
 80048c6:	930c      	str	r3, [sp, #48]	; 0x30
 80048c8:	46bb      	mov	fp, r7
 80048ca:	b975      	cbnz	r5, 80048ea <_dtoa_r+0x42>
 80048cc:	2010      	movs	r0, #16
 80048ce:	f000 fdef 	bl	80054b0 <malloc>
 80048d2:	4602      	mov	r2, r0
 80048d4:	6260      	str	r0, [r4, #36]	; 0x24
 80048d6:	b920      	cbnz	r0, 80048e2 <_dtoa_r+0x3a>
 80048d8:	4ba7      	ldr	r3, [pc, #668]	; (8004b78 <_dtoa_r+0x2d0>)
 80048da:	21ea      	movs	r1, #234	; 0xea
 80048dc:	48a7      	ldr	r0, [pc, #668]	; (8004b7c <_dtoa_r+0x2d4>)
 80048de:	f7ff ff37 	bl	8004750 <__assert_func>
 80048e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80048e6:	6005      	str	r5, [r0, #0]
 80048e8:	60c5      	str	r5, [r0, #12]
 80048ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048ec:	6819      	ldr	r1, [r3, #0]
 80048ee:	b151      	cbz	r1, 8004906 <_dtoa_r+0x5e>
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	604a      	str	r2, [r1, #4]
 80048f4:	2301      	movs	r3, #1
 80048f6:	4093      	lsls	r3, r2
 80048f8:	608b      	str	r3, [r1, #8]
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 fe2e 	bl	800555c <_Bfree>
 8004900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004902:	2200      	movs	r2, #0
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	1e3b      	subs	r3, r7, #0
 8004908:	bfaa      	itet	ge
 800490a:	2300      	movge	r3, #0
 800490c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004910:	f8c8 3000 	strge.w	r3, [r8]
 8004914:	4b9a      	ldr	r3, [pc, #616]	; (8004b80 <_dtoa_r+0x2d8>)
 8004916:	bfbc      	itt	lt
 8004918:	2201      	movlt	r2, #1
 800491a:	f8c8 2000 	strlt.w	r2, [r8]
 800491e:	ea33 030b 	bics.w	r3, r3, fp
 8004922:	d11b      	bne.n	800495c <_dtoa_r+0xb4>
 8004924:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004926:	f242 730f 	movw	r3, #9999	; 0x270f
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004930:	4333      	orrs	r3, r6
 8004932:	f000 8592 	beq.w	800545a <_dtoa_r+0xbb2>
 8004936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004938:	b963      	cbnz	r3, 8004954 <_dtoa_r+0xac>
 800493a:	4b92      	ldr	r3, [pc, #584]	; (8004b84 <_dtoa_r+0x2dc>)
 800493c:	e022      	b.n	8004984 <_dtoa_r+0xdc>
 800493e:	4b92      	ldr	r3, [pc, #584]	; (8004b88 <_dtoa_r+0x2e0>)
 8004940:	9301      	str	r3, [sp, #4]
 8004942:	3308      	adds	r3, #8
 8004944:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004946:	6013      	str	r3, [r2, #0]
 8004948:	9801      	ldr	r0, [sp, #4]
 800494a:	b013      	add	sp, #76	; 0x4c
 800494c:	ecbd 8b04 	vpop	{d8-d9}
 8004950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004954:	4b8b      	ldr	r3, [pc, #556]	; (8004b84 <_dtoa_r+0x2dc>)
 8004956:	9301      	str	r3, [sp, #4]
 8004958:	3303      	adds	r3, #3
 800495a:	e7f3      	b.n	8004944 <_dtoa_r+0x9c>
 800495c:	2200      	movs	r2, #0
 800495e:	2300      	movs	r3, #0
 8004960:	4650      	mov	r0, sl
 8004962:	4659      	mov	r1, fp
 8004964:	f7fc f8e8 	bl	8000b38 <__aeabi_dcmpeq>
 8004968:	ec4b ab19 	vmov	d9, sl, fp
 800496c:	4680      	mov	r8, r0
 800496e:	b158      	cbz	r0, 8004988 <_dtoa_r+0xe0>
 8004970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004972:	2301      	movs	r3, #1
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 856b 	beq.w	8005454 <_dtoa_r+0xbac>
 800497e:	4883      	ldr	r0, [pc, #524]	; (8004b8c <_dtoa_r+0x2e4>)
 8004980:	6018      	str	r0, [r3, #0]
 8004982:	1e43      	subs	r3, r0, #1
 8004984:	9301      	str	r3, [sp, #4]
 8004986:	e7df      	b.n	8004948 <_dtoa_r+0xa0>
 8004988:	ec4b ab10 	vmov	d0, sl, fp
 800498c:	aa10      	add	r2, sp, #64	; 0x40
 800498e:	a911      	add	r1, sp, #68	; 0x44
 8004990:	4620      	mov	r0, r4
 8004992:	f001 f8cb 	bl	8005b2c <__d2b>
 8004996:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800499a:	ee08 0a10 	vmov	s16, r0
 800499e:	2d00      	cmp	r5, #0
 80049a0:	f000 8084 	beq.w	8004aac <_dtoa_r+0x204>
 80049a4:	ee19 3a90 	vmov	r3, s19
 80049a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80049b0:	4656      	mov	r6, sl
 80049b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80049b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80049ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80049be:	4b74      	ldr	r3, [pc, #464]	; (8004b90 <_dtoa_r+0x2e8>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	4630      	mov	r0, r6
 80049c4:	4639      	mov	r1, r7
 80049c6:	f7fb fc97 	bl	80002f8 <__aeabi_dsub>
 80049ca:	a365      	add	r3, pc, #404	; (adr r3, 8004b60 <_dtoa_r+0x2b8>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fe4a 	bl	8000668 <__aeabi_dmul>
 80049d4:	a364      	add	r3, pc, #400	; (adr r3, 8004b68 <_dtoa_r+0x2c0>)
 80049d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049da:	f7fb fc8f 	bl	80002fc <__adddf3>
 80049de:	4606      	mov	r6, r0
 80049e0:	4628      	mov	r0, r5
 80049e2:	460f      	mov	r7, r1
 80049e4:	f7fb fdd6 	bl	8000594 <__aeabi_i2d>
 80049e8:	a361      	add	r3, pc, #388	; (adr r3, 8004b70 <_dtoa_r+0x2c8>)
 80049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ee:	f7fb fe3b 	bl	8000668 <__aeabi_dmul>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4630      	mov	r0, r6
 80049f8:	4639      	mov	r1, r7
 80049fa:	f7fb fc7f 	bl	80002fc <__adddf3>
 80049fe:	4606      	mov	r6, r0
 8004a00:	460f      	mov	r7, r1
 8004a02:	f7fc f8e1 	bl	8000bc8 <__aeabi_d2iz>
 8004a06:	2200      	movs	r2, #0
 8004a08:	9000      	str	r0, [sp, #0]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	4639      	mov	r1, r7
 8004a10:	f7fc f89c 	bl	8000b4c <__aeabi_dcmplt>
 8004a14:	b150      	cbz	r0, 8004a2c <_dtoa_r+0x184>
 8004a16:	9800      	ldr	r0, [sp, #0]
 8004a18:	f7fb fdbc 	bl	8000594 <__aeabi_i2d>
 8004a1c:	4632      	mov	r2, r6
 8004a1e:	463b      	mov	r3, r7
 8004a20:	f7fc f88a 	bl	8000b38 <__aeabi_dcmpeq>
 8004a24:	b910      	cbnz	r0, 8004a2c <_dtoa_r+0x184>
 8004a26:	9b00      	ldr	r3, [sp, #0]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	9b00      	ldr	r3, [sp, #0]
 8004a2e:	2b16      	cmp	r3, #22
 8004a30:	d85a      	bhi.n	8004ae8 <_dtoa_r+0x240>
 8004a32:	9a00      	ldr	r2, [sp, #0]
 8004a34:	4b57      	ldr	r3, [pc, #348]	; (8004b94 <_dtoa_r+0x2ec>)
 8004a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3e:	ec51 0b19 	vmov	r0, r1, d9
 8004a42:	f7fc f883 	bl	8000b4c <__aeabi_dcmplt>
 8004a46:	2800      	cmp	r0, #0
 8004a48:	d050      	beq.n	8004aec <_dtoa_r+0x244>
 8004a4a:	9b00      	ldr	r3, [sp, #0]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	2300      	movs	r3, #0
 8004a52:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a56:	1b5d      	subs	r5, r3, r5
 8004a58:	1e6b      	subs	r3, r5, #1
 8004a5a:	9305      	str	r3, [sp, #20]
 8004a5c:	bf45      	ittet	mi
 8004a5e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004a62:	9304      	strmi	r3, [sp, #16]
 8004a64:	2300      	movpl	r3, #0
 8004a66:	2300      	movmi	r3, #0
 8004a68:	bf4c      	ite	mi
 8004a6a:	9305      	strmi	r3, [sp, #20]
 8004a6c:	9304      	strpl	r3, [sp, #16]
 8004a6e:	9b00      	ldr	r3, [sp, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	db3d      	blt.n	8004af0 <_dtoa_r+0x248>
 8004a74:	9b05      	ldr	r3, [sp, #20]
 8004a76:	9a00      	ldr	r2, [sp, #0]
 8004a78:	920a      	str	r2, [sp, #40]	; 0x28
 8004a7a:	4413      	add	r3, r2
 8004a7c:	9305      	str	r3, [sp, #20]
 8004a7e:	2300      	movs	r3, #0
 8004a80:	9307      	str	r3, [sp, #28]
 8004a82:	9b06      	ldr	r3, [sp, #24]
 8004a84:	2b09      	cmp	r3, #9
 8004a86:	f200 8089 	bhi.w	8004b9c <_dtoa_r+0x2f4>
 8004a8a:	2b05      	cmp	r3, #5
 8004a8c:	bfc4      	itt	gt
 8004a8e:	3b04      	subgt	r3, #4
 8004a90:	9306      	strgt	r3, [sp, #24]
 8004a92:	9b06      	ldr	r3, [sp, #24]
 8004a94:	f1a3 0302 	sub.w	r3, r3, #2
 8004a98:	bfcc      	ite	gt
 8004a9a:	2500      	movgt	r5, #0
 8004a9c:	2501      	movle	r5, #1
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	f200 8087 	bhi.w	8004bb2 <_dtoa_r+0x30a>
 8004aa4:	e8df f003 	tbb	[pc, r3]
 8004aa8:	59383a2d 	.word	0x59383a2d
 8004aac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004ab0:	441d      	add	r5, r3
 8004ab2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004ab6:	2b20      	cmp	r3, #32
 8004ab8:	bfc1      	itttt	gt
 8004aba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004abe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004ac2:	fa0b f303 	lslgt.w	r3, fp, r3
 8004ac6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004aca:	bfda      	itte	le
 8004acc:	f1c3 0320 	rsble	r3, r3, #32
 8004ad0:	fa06 f003 	lslle.w	r0, r6, r3
 8004ad4:	4318      	orrgt	r0, r3
 8004ad6:	f7fb fd4d 	bl	8000574 <__aeabi_ui2d>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4606      	mov	r6, r0
 8004ade:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ae2:	3d01      	subs	r5, #1
 8004ae4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ae6:	e76a      	b.n	80049be <_dtoa_r+0x116>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e7b2      	b.n	8004a52 <_dtoa_r+0x1aa>
 8004aec:	900b      	str	r0, [sp, #44]	; 0x2c
 8004aee:	e7b1      	b.n	8004a54 <_dtoa_r+0x1ac>
 8004af0:	9b04      	ldr	r3, [sp, #16]
 8004af2:	9a00      	ldr	r2, [sp, #0]
 8004af4:	1a9b      	subs	r3, r3, r2
 8004af6:	9304      	str	r3, [sp, #16]
 8004af8:	4253      	negs	r3, r2
 8004afa:	9307      	str	r3, [sp, #28]
 8004afc:	2300      	movs	r3, #0
 8004afe:	930a      	str	r3, [sp, #40]	; 0x28
 8004b00:	e7bf      	b.n	8004a82 <_dtoa_r+0x1da>
 8004b02:	2300      	movs	r3, #0
 8004b04:	9308      	str	r3, [sp, #32]
 8004b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	dc55      	bgt.n	8004bb8 <_dtoa_r+0x310>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b12:	461a      	mov	r2, r3
 8004b14:	9209      	str	r2, [sp, #36]	; 0x24
 8004b16:	e00c      	b.n	8004b32 <_dtoa_r+0x28a>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e7f3      	b.n	8004b04 <_dtoa_r+0x25c>
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b20:	9308      	str	r3, [sp, #32]
 8004b22:	9b00      	ldr	r3, [sp, #0]
 8004b24:	4413      	add	r3, r2
 8004b26:	9302      	str	r3, [sp, #8]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	9303      	str	r3, [sp, #12]
 8004b2e:	bfb8      	it	lt
 8004b30:	2301      	movlt	r3, #1
 8004b32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004b34:	2200      	movs	r2, #0
 8004b36:	6042      	str	r2, [r0, #4]
 8004b38:	2204      	movs	r2, #4
 8004b3a:	f102 0614 	add.w	r6, r2, #20
 8004b3e:	429e      	cmp	r6, r3
 8004b40:	6841      	ldr	r1, [r0, #4]
 8004b42:	d93d      	bls.n	8004bc0 <_dtoa_r+0x318>
 8004b44:	4620      	mov	r0, r4
 8004b46:	f000 fcc9 	bl	80054dc <_Balloc>
 8004b4a:	9001      	str	r0, [sp, #4]
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d13b      	bne.n	8004bc8 <_dtoa_r+0x320>
 8004b50:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <_dtoa_r+0x2f0>)
 8004b52:	4602      	mov	r2, r0
 8004b54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b58:	e6c0      	b.n	80048dc <_dtoa_r+0x34>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e7df      	b.n	8004b1e <_dtoa_r+0x276>
 8004b5e:	bf00      	nop
 8004b60:	636f4361 	.word	0x636f4361
 8004b64:	3fd287a7 	.word	0x3fd287a7
 8004b68:	8b60c8b3 	.word	0x8b60c8b3
 8004b6c:	3fc68a28 	.word	0x3fc68a28
 8004b70:	509f79fb 	.word	0x509f79fb
 8004b74:	3fd34413 	.word	0x3fd34413
 8004b78:	0800695c 	.word	0x0800695c
 8004b7c:	08006a19 	.word	0x08006a19
 8004b80:	7ff00000 	.word	0x7ff00000
 8004b84:	08006a15 	.word	0x08006a15
 8004b88:	08006a0c 	.word	0x08006a0c
 8004b8c:	08006939 	.word	0x08006939
 8004b90:	3ff80000 	.word	0x3ff80000
 8004b94:	08006b10 	.word	0x08006b10
 8004b98:	08006a74 	.word	0x08006a74
 8004b9c:	2501      	movs	r5, #1
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	9306      	str	r3, [sp, #24]
 8004ba2:	9508      	str	r5, [sp, #32]
 8004ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ba8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004bac:	2200      	movs	r2, #0
 8004bae:	2312      	movs	r3, #18
 8004bb0:	e7b0      	b.n	8004b14 <_dtoa_r+0x26c>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	9308      	str	r3, [sp, #32]
 8004bb6:	e7f5      	b.n	8004ba4 <_dtoa_r+0x2fc>
 8004bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004bbe:	e7b8      	b.n	8004b32 <_dtoa_r+0x28a>
 8004bc0:	3101      	adds	r1, #1
 8004bc2:	6041      	str	r1, [r0, #4]
 8004bc4:	0052      	lsls	r2, r2, #1
 8004bc6:	e7b8      	b.n	8004b3a <_dtoa_r+0x292>
 8004bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bca:	9a01      	ldr	r2, [sp, #4]
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	2b0e      	cmp	r3, #14
 8004bd2:	f200 809d 	bhi.w	8004d10 <_dtoa_r+0x468>
 8004bd6:	2d00      	cmp	r5, #0
 8004bd8:	f000 809a 	beq.w	8004d10 <_dtoa_r+0x468>
 8004bdc:	9b00      	ldr	r3, [sp, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	dd32      	ble.n	8004c48 <_dtoa_r+0x3a0>
 8004be2:	4ab7      	ldr	r2, [pc, #732]	; (8004ec0 <_dtoa_r+0x618>)
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004bf0:	9b00      	ldr	r3, [sp, #0]
 8004bf2:	05d8      	lsls	r0, r3, #23
 8004bf4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004bf8:	d516      	bpl.n	8004c28 <_dtoa_r+0x380>
 8004bfa:	4bb2      	ldr	r3, [pc, #712]	; (8004ec4 <_dtoa_r+0x61c>)
 8004bfc:	ec51 0b19 	vmov	r0, r1, d9
 8004c00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c04:	f7fb fe5a 	bl	80008bc <__aeabi_ddiv>
 8004c08:	f007 070f 	and.w	r7, r7, #15
 8004c0c:	4682      	mov	sl, r0
 8004c0e:	468b      	mov	fp, r1
 8004c10:	2503      	movs	r5, #3
 8004c12:	4eac      	ldr	r6, [pc, #688]	; (8004ec4 <_dtoa_r+0x61c>)
 8004c14:	b957      	cbnz	r7, 8004c2c <_dtoa_r+0x384>
 8004c16:	4642      	mov	r2, r8
 8004c18:	464b      	mov	r3, r9
 8004c1a:	4650      	mov	r0, sl
 8004c1c:	4659      	mov	r1, fp
 8004c1e:	f7fb fe4d 	bl	80008bc <__aeabi_ddiv>
 8004c22:	4682      	mov	sl, r0
 8004c24:	468b      	mov	fp, r1
 8004c26:	e028      	b.n	8004c7a <_dtoa_r+0x3d2>
 8004c28:	2502      	movs	r5, #2
 8004c2a:	e7f2      	b.n	8004c12 <_dtoa_r+0x36a>
 8004c2c:	07f9      	lsls	r1, r7, #31
 8004c2e:	d508      	bpl.n	8004c42 <_dtoa_r+0x39a>
 8004c30:	4640      	mov	r0, r8
 8004c32:	4649      	mov	r1, r9
 8004c34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c38:	f7fb fd16 	bl	8000668 <__aeabi_dmul>
 8004c3c:	3501      	adds	r5, #1
 8004c3e:	4680      	mov	r8, r0
 8004c40:	4689      	mov	r9, r1
 8004c42:	107f      	asrs	r7, r7, #1
 8004c44:	3608      	adds	r6, #8
 8004c46:	e7e5      	b.n	8004c14 <_dtoa_r+0x36c>
 8004c48:	f000 809b 	beq.w	8004d82 <_dtoa_r+0x4da>
 8004c4c:	9b00      	ldr	r3, [sp, #0]
 8004c4e:	4f9d      	ldr	r7, [pc, #628]	; (8004ec4 <_dtoa_r+0x61c>)
 8004c50:	425e      	negs	r6, r3
 8004c52:	4b9b      	ldr	r3, [pc, #620]	; (8004ec0 <_dtoa_r+0x618>)
 8004c54:	f006 020f 	and.w	r2, r6, #15
 8004c58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	ec51 0b19 	vmov	r0, r1, d9
 8004c64:	f7fb fd00 	bl	8000668 <__aeabi_dmul>
 8004c68:	1136      	asrs	r6, r6, #4
 8004c6a:	4682      	mov	sl, r0
 8004c6c:	468b      	mov	fp, r1
 8004c6e:	2300      	movs	r3, #0
 8004c70:	2502      	movs	r5, #2
 8004c72:	2e00      	cmp	r6, #0
 8004c74:	d17a      	bne.n	8004d6c <_dtoa_r+0x4c4>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1d3      	bne.n	8004c22 <_dtoa_r+0x37a>
 8004c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 8082 	beq.w	8004d86 <_dtoa_r+0x4de>
 8004c82:	4b91      	ldr	r3, [pc, #580]	; (8004ec8 <_dtoa_r+0x620>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	4650      	mov	r0, sl
 8004c88:	4659      	mov	r1, fp
 8004c8a:	f7fb ff5f 	bl	8000b4c <__aeabi_dcmplt>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d079      	beq.n	8004d86 <_dtoa_r+0x4de>
 8004c92:	9b03      	ldr	r3, [sp, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d076      	beq.n	8004d86 <_dtoa_r+0x4de>
 8004c98:	9b02      	ldr	r3, [sp, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	dd36      	ble.n	8004d0c <_dtoa_r+0x464>
 8004c9e:	9b00      	ldr	r3, [sp, #0]
 8004ca0:	4650      	mov	r0, sl
 8004ca2:	4659      	mov	r1, fp
 8004ca4:	1e5f      	subs	r7, r3, #1
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	4b88      	ldr	r3, [pc, #544]	; (8004ecc <_dtoa_r+0x624>)
 8004caa:	f7fb fcdd 	bl	8000668 <__aeabi_dmul>
 8004cae:	9e02      	ldr	r6, [sp, #8]
 8004cb0:	4682      	mov	sl, r0
 8004cb2:	468b      	mov	fp, r1
 8004cb4:	3501      	adds	r5, #1
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f7fb fc6c 	bl	8000594 <__aeabi_i2d>
 8004cbc:	4652      	mov	r2, sl
 8004cbe:	465b      	mov	r3, fp
 8004cc0:	f7fb fcd2 	bl	8000668 <__aeabi_dmul>
 8004cc4:	4b82      	ldr	r3, [pc, #520]	; (8004ed0 <_dtoa_r+0x628>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f7fb fb18 	bl	80002fc <__adddf3>
 8004ccc:	46d0      	mov	r8, sl
 8004cce:	46d9      	mov	r9, fp
 8004cd0:	4682      	mov	sl, r0
 8004cd2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004cd6:	2e00      	cmp	r6, #0
 8004cd8:	d158      	bne.n	8004d8c <_dtoa_r+0x4e4>
 8004cda:	4b7e      	ldr	r3, [pc, #504]	; (8004ed4 <_dtoa_r+0x62c>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	4640      	mov	r0, r8
 8004ce0:	4649      	mov	r1, r9
 8004ce2:	f7fb fb09 	bl	80002f8 <__aeabi_dsub>
 8004ce6:	4652      	mov	r2, sl
 8004ce8:	465b      	mov	r3, fp
 8004cea:	4680      	mov	r8, r0
 8004cec:	4689      	mov	r9, r1
 8004cee:	f7fb ff4b 	bl	8000b88 <__aeabi_dcmpgt>
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f040 8295 	bne.w	8005222 <_dtoa_r+0x97a>
 8004cf8:	4652      	mov	r2, sl
 8004cfa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004cfe:	4640      	mov	r0, r8
 8004d00:	4649      	mov	r1, r9
 8004d02:	f7fb ff23 	bl	8000b4c <__aeabi_dcmplt>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	f040 8289 	bne.w	800521e <_dtoa_r+0x976>
 8004d0c:	ec5b ab19 	vmov	sl, fp, d9
 8004d10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f2c0 8148 	blt.w	8004fa8 <_dtoa_r+0x700>
 8004d18:	9a00      	ldr	r2, [sp, #0]
 8004d1a:	2a0e      	cmp	r2, #14
 8004d1c:	f300 8144 	bgt.w	8004fa8 <_dtoa_r+0x700>
 8004d20:	4b67      	ldr	r3, [pc, #412]	; (8004ec0 <_dtoa_r+0x618>)
 8004d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f280 80d5 	bge.w	8004edc <_dtoa_r+0x634>
 8004d32:	9b03      	ldr	r3, [sp, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f300 80d1 	bgt.w	8004edc <_dtoa_r+0x634>
 8004d3a:	f040 826f 	bne.w	800521c <_dtoa_r+0x974>
 8004d3e:	4b65      	ldr	r3, [pc, #404]	; (8004ed4 <_dtoa_r+0x62c>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	4640      	mov	r0, r8
 8004d44:	4649      	mov	r1, r9
 8004d46:	f7fb fc8f 	bl	8000668 <__aeabi_dmul>
 8004d4a:	4652      	mov	r2, sl
 8004d4c:	465b      	mov	r3, fp
 8004d4e:	f7fb ff11 	bl	8000b74 <__aeabi_dcmpge>
 8004d52:	9e03      	ldr	r6, [sp, #12]
 8004d54:	4637      	mov	r7, r6
 8004d56:	2800      	cmp	r0, #0
 8004d58:	f040 8245 	bne.w	80051e6 <_dtoa_r+0x93e>
 8004d5c:	9d01      	ldr	r5, [sp, #4]
 8004d5e:	2331      	movs	r3, #49	; 0x31
 8004d60:	f805 3b01 	strb.w	r3, [r5], #1
 8004d64:	9b00      	ldr	r3, [sp, #0]
 8004d66:	3301      	adds	r3, #1
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	e240      	b.n	80051ee <_dtoa_r+0x946>
 8004d6c:	07f2      	lsls	r2, r6, #31
 8004d6e:	d505      	bpl.n	8004d7c <_dtoa_r+0x4d4>
 8004d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d74:	f7fb fc78 	bl	8000668 <__aeabi_dmul>
 8004d78:	3501      	adds	r5, #1
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	1076      	asrs	r6, r6, #1
 8004d7e:	3708      	adds	r7, #8
 8004d80:	e777      	b.n	8004c72 <_dtoa_r+0x3ca>
 8004d82:	2502      	movs	r5, #2
 8004d84:	e779      	b.n	8004c7a <_dtoa_r+0x3d2>
 8004d86:	9f00      	ldr	r7, [sp, #0]
 8004d88:	9e03      	ldr	r6, [sp, #12]
 8004d8a:	e794      	b.n	8004cb6 <_dtoa_r+0x40e>
 8004d8c:	9901      	ldr	r1, [sp, #4]
 8004d8e:	4b4c      	ldr	r3, [pc, #304]	; (8004ec0 <_dtoa_r+0x618>)
 8004d90:	4431      	add	r1, r6
 8004d92:	910d      	str	r1, [sp, #52]	; 0x34
 8004d94:	9908      	ldr	r1, [sp, #32]
 8004d96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004d9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d9e:	2900      	cmp	r1, #0
 8004da0:	d043      	beq.n	8004e2a <_dtoa_r+0x582>
 8004da2:	494d      	ldr	r1, [pc, #308]	; (8004ed8 <_dtoa_r+0x630>)
 8004da4:	2000      	movs	r0, #0
 8004da6:	f7fb fd89 	bl	80008bc <__aeabi_ddiv>
 8004daa:	4652      	mov	r2, sl
 8004dac:	465b      	mov	r3, fp
 8004dae:	f7fb faa3 	bl	80002f8 <__aeabi_dsub>
 8004db2:	9d01      	ldr	r5, [sp, #4]
 8004db4:	4682      	mov	sl, r0
 8004db6:	468b      	mov	fp, r1
 8004db8:	4649      	mov	r1, r9
 8004dba:	4640      	mov	r0, r8
 8004dbc:	f7fb ff04 	bl	8000bc8 <__aeabi_d2iz>
 8004dc0:	4606      	mov	r6, r0
 8004dc2:	f7fb fbe7 	bl	8000594 <__aeabi_i2d>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4640      	mov	r0, r8
 8004dcc:	4649      	mov	r1, r9
 8004dce:	f7fb fa93 	bl	80002f8 <__aeabi_dsub>
 8004dd2:	3630      	adds	r6, #48	; 0x30
 8004dd4:	f805 6b01 	strb.w	r6, [r5], #1
 8004dd8:	4652      	mov	r2, sl
 8004dda:	465b      	mov	r3, fp
 8004ddc:	4680      	mov	r8, r0
 8004dde:	4689      	mov	r9, r1
 8004de0:	f7fb feb4 	bl	8000b4c <__aeabi_dcmplt>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d163      	bne.n	8004eb0 <_dtoa_r+0x608>
 8004de8:	4642      	mov	r2, r8
 8004dea:	464b      	mov	r3, r9
 8004dec:	4936      	ldr	r1, [pc, #216]	; (8004ec8 <_dtoa_r+0x620>)
 8004dee:	2000      	movs	r0, #0
 8004df0:	f7fb fa82 	bl	80002f8 <__aeabi_dsub>
 8004df4:	4652      	mov	r2, sl
 8004df6:	465b      	mov	r3, fp
 8004df8:	f7fb fea8 	bl	8000b4c <__aeabi_dcmplt>
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	f040 80b5 	bne.w	8004f6c <_dtoa_r+0x6c4>
 8004e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e04:	429d      	cmp	r5, r3
 8004e06:	d081      	beq.n	8004d0c <_dtoa_r+0x464>
 8004e08:	4b30      	ldr	r3, [pc, #192]	; (8004ecc <_dtoa_r+0x624>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	4659      	mov	r1, fp
 8004e10:	f7fb fc2a 	bl	8000668 <__aeabi_dmul>
 8004e14:	4b2d      	ldr	r3, [pc, #180]	; (8004ecc <_dtoa_r+0x624>)
 8004e16:	4682      	mov	sl, r0
 8004e18:	468b      	mov	fp, r1
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f7fb fc22 	bl	8000668 <__aeabi_dmul>
 8004e24:	4680      	mov	r8, r0
 8004e26:	4689      	mov	r9, r1
 8004e28:	e7c6      	b.n	8004db8 <_dtoa_r+0x510>
 8004e2a:	4650      	mov	r0, sl
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	f7fb fc1b 	bl	8000668 <__aeabi_dmul>
 8004e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e34:	9d01      	ldr	r5, [sp, #4]
 8004e36:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e38:	4682      	mov	sl, r0
 8004e3a:	468b      	mov	fp, r1
 8004e3c:	4649      	mov	r1, r9
 8004e3e:	4640      	mov	r0, r8
 8004e40:	f7fb fec2 	bl	8000bc8 <__aeabi_d2iz>
 8004e44:	4606      	mov	r6, r0
 8004e46:	f7fb fba5 	bl	8000594 <__aeabi_i2d>
 8004e4a:	3630      	adds	r6, #48	; 0x30
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4640      	mov	r0, r8
 8004e52:	4649      	mov	r1, r9
 8004e54:	f7fb fa50 	bl	80002f8 <__aeabi_dsub>
 8004e58:	f805 6b01 	strb.w	r6, [r5], #1
 8004e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e5e:	429d      	cmp	r5, r3
 8004e60:	4680      	mov	r8, r0
 8004e62:	4689      	mov	r9, r1
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	d124      	bne.n	8004eb4 <_dtoa_r+0x60c>
 8004e6a:	4b1b      	ldr	r3, [pc, #108]	; (8004ed8 <_dtoa_r+0x630>)
 8004e6c:	4650      	mov	r0, sl
 8004e6e:	4659      	mov	r1, fp
 8004e70:	f7fb fa44 	bl	80002fc <__adddf3>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4640      	mov	r0, r8
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	f7fb fe84 	bl	8000b88 <__aeabi_dcmpgt>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d173      	bne.n	8004f6c <_dtoa_r+0x6c4>
 8004e84:	4652      	mov	r2, sl
 8004e86:	465b      	mov	r3, fp
 8004e88:	4913      	ldr	r1, [pc, #76]	; (8004ed8 <_dtoa_r+0x630>)
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	f7fb fa34 	bl	80002f8 <__aeabi_dsub>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4640      	mov	r0, r8
 8004e96:	4649      	mov	r1, r9
 8004e98:	f7fb fe58 	bl	8000b4c <__aeabi_dcmplt>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f43f af35 	beq.w	8004d0c <_dtoa_r+0x464>
 8004ea2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004ea4:	1e6b      	subs	r3, r5, #1
 8004ea6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ea8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004eac:	2b30      	cmp	r3, #48	; 0x30
 8004eae:	d0f8      	beq.n	8004ea2 <_dtoa_r+0x5fa>
 8004eb0:	9700      	str	r7, [sp, #0]
 8004eb2:	e049      	b.n	8004f48 <_dtoa_r+0x6a0>
 8004eb4:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <_dtoa_r+0x624>)
 8004eb6:	f7fb fbd7 	bl	8000668 <__aeabi_dmul>
 8004eba:	4680      	mov	r8, r0
 8004ebc:	4689      	mov	r9, r1
 8004ebe:	e7bd      	b.n	8004e3c <_dtoa_r+0x594>
 8004ec0:	08006b10 	.word	0x08006b10
 8004ec4:	08006ae8 	.word	0x08006ae8
 8004ec8:	3ff00000 	.word	0x3ff00000
 8004ecc:	40240000 	.word	0x40240000
 8004ed0:	401c0000 	.word	0x401c0000
 8004ed4:	40140000 	.word	0x40140000
 8004ed8:	3fe00000 	.word	0x3fe00000
 8004edc:	9d01      	ldr	r5, [sp, #4]
 8004ede:	4656      	mov	r6, sl
 8004ee0:	465f      	mov	r7, fp
 8004ee2:	4642      	mov	r2, r8
 8004ee4:	464b      	mov	r3, r9
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	4639      	mov	r1, r7
 8004eea:	f7fb fce7 	bl	80008bc <__aeabi_ddiv>
 8004eee:	f7fb fe6b 	bl	8000bc8 <__aeabi_d2iz>
 8004ef2:	4682      	mov	sl, r0
 8004ef4:	f7fb fb4e 	bl	8000594 <__aeabi_i2d>
 8004ef8:	4642      	mov	r2, r8
 8004efa:	464b      	mov	r3, r9
 8004efc:	f7fb fbb4 	bl	8000668 <__aeabi_dmul>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4630      	mov	r0, r6
 8004f06:	4639      	mov	r1, r7
 8004f08:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004f0c:	f7fb f9f4 	bl	80002f8 <__aeabi_dsub>
 8004f10:	f805 6b01 	strb.w	r6, [r5], #1
 8004f14:	9e01      	ldr	r6, [sp, #4]
 8004f16:	9f03      	ldr	r7, [sp, #12]
 8004f18:	1bae      	subs	r6, r5, r6
 8004f1a:	42b7      	cmp	r7, r6
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	d135      	bne.n	8004f8e <_dtoa_r+0x6e6>
 8004f22:	f7fb f9eb 	bl	80002fc <__adddf3>
 8004f26:	4642      	mov	r2, r8
 8004f28:	464b      	mov	r3, r9
 8004f2a:	4606      	mov	r6, r0
 8004f2c:	460f      	mov	r7, r1
 8004f2e:	f7fb fe2b 	bl	8000b88 <__aeabi_dcmpgt>
 8004f32:	b9d0      	cbnz	r0, 8004f6a <_dtoa_r+0x6c2>
 8004f34:	4642      	mov	r2, r8
 8004f36:	464b      	mov	r3, r9
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fdfc 	bl	8000b38 <__aeabi_dcmpeq>
 8004f40:	b110      	cbz	r0, 8004f48 <_dtoa_r+0x6a0>
 8004f42:	f01a 0f01 	tst.w	sl, #1
 8004f46:	d110      	bne.n	8004f6a <_dtoa_r+0x6c2>
 8004f48:	4620      	mov	r0, r4
 8004f4a:	ee18 1a10 	vmov	r1, s16
 8004f4e:	f000 fb05 	bl	800555c <_Bfree>
 8004f52:	2300      	movs	r3, #0
 8004f54:	9800      	ldr	r0, [sp, #0]
 8004f56:	702b      	strb	r3, [r5, #0]
 8004f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	6018      	str	r0, [r3, #0]
 8004f5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f43f acf1 	beq.w	8004948 <_dtoa_r+0xa0>
 8004f66:	601d      	str	r5, [r3, #0]
 8004f68:	e4ee      	b.n	8004948 <_dtoa_r+0xa0>
 8004f6a:	9f00      	ldr	r7, [sp, #0]
 8004f6c:	462b      	mov	r3, r5
 8004f6e:	461d      	mov	r5, r3
 8004f70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f74:	2a39      	cmp	r2, #57	; 0x39
 8004f76:	d106      	bne.n	8004f86 <_dtoa_r+0x6de>
 8004f78:	9a01      	ldr	r2, [sp, #4]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d1f7      	bne.n	8004f6e <_dtoa_r+0x6c6>
 8004f7e:	9901      	ldr	r1, [sp, #4]
 8004f80:	2230      	movs	r2, #48	; 0x30
 8004f82:	3701      	adds	r7, #1
 8004f84:	700a      	strb	r2, [r1, #0]
 8004f86:	781a      	ldrb	r2, [r3, #0]
 8004f88:	3201      	adds	r2, #1
 8004f8a:	701a      	strb	r2, [r3, #0]
 8004f8c:	e790      	b.n	8004eb0 <_dtoa_r+0x608>
 8004f8e:	4ba6      	ldr	r3, [pc, #664]	; (8005228 <_dtoa_r+0x980>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	f7fb fb69 	bl	8000668 <__aeabi_dmul>
 8004f96:	2200      	movs	r2, #0
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4606      	mov	r6, r0
 8004f9c:	460f      	mov	r7, r1
 8004f9e:	f7fb fdcb 	bl	8000b38 <__aeabi_dcmpeq>
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d09d      	beq.n	8004ee2 <_dtoa_r+0x63a>
 8004fa6:	e7cf      	b.n	8004f48 <_dtoa_r+0x6a0>
 8004fa8:	9a08      	ldr	r2, [sp, #32]
 8004faa:	2a00      	cmp	r2, #0
 8004fac:	f000 80d7 	beq.w	800515e <_dtoa_r+0x8b6>
 8004fb0:	9a06      	ldr	r2, [sp, #24]
 8004fb2:	2a01      	cmp	r2, #1
 8004fb4:	f300 80ba 	bgt.w	800512c <_dtoa_r+0x884>
 8004fb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fba:	2a00      	cmp	r2, #0
 8004fbc:	f000 80b2 	beq.w	8005124 <_dtoa_r+0x87c>
 8004fc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fc4:	9e07      	ldr	r6, [sp, #28]
 8004fc6:	9d04      	ldr	r5, [sp, #16]
 8004fc8:	9a04      	ldr	r2, [sp, #16]
 8004fca:	441a      	add	r2, r3
 8004fcc:	9204      	str	r2, [sp, #16]
 8004fce:	9a05      	ldr	r2, [sp, #20]
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	441a      	add	r2, r3
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	9205      	str	r2, [sp, #20]
 8004fd8:	f000 fb78 	bl	80056cc <__i2b>
 8004fdc:	4607      	mov	r7, r0
 8004fde:	2d00      	cmp	r5, #0
 8004fe0:	dd0c      	ble.n	8004ffc <_dtoa_r+0x754>
 8004fe2:	9b05      	ldr	r3, [sp, #20]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	dd09      	ble.n	8004ffc <_dtoa_r+0x754>
 8004fe8:	42ab      	cmp	r3, r5
 8004fea:	9a04      	ldr	r2, [sp, #16]
 8004fec:	bfa8      	it	ge
 8004fee:	462b      	movge	r3, r5
 8004ff0:	1ad2      	subs	r2, r2, r3
 8004ff2:	9204      	str	r2, [sp, #16]
 8004ff4:	9a05      	ldr	r2, [sp, #20]
 8004ff6:	1aed      	subs	r5, r5, r3
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	9305      	str	r3, [sp, #20]
 8004ffc:	9b07      	ldr	r3, [sp, #28]
 8004ffe:	b31b      	cbz	r3, 8005048 <_dtoa_r+0x7a0>
 8005000:	9b08      	ldr	r3, [sp, #32]
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80af 	beq.w	8005166 <_dtoa_r+0x8be>
 8005008:	2e00      	cmp	r6, #0
 800500a:	dd13      	ble.n	8005034 <_dtoa_r+0x78c>
 800500c:	4639      	mov	r1, r7
 800500e:	4632      	mov	r2, r6
 8005010:	4620      	mov	r0, r4
 8005012:	f000 fc1b 	bl	800584c <__pow5mult>
 8005016:	ee18 2a10 	vmov	r2, s16
 800501a:	4601      	mov	r1, r0
 800501c:	4607      	mov	r7, r0
 800501e:	4620      	mov	r0, r4
 8005020:	f000 fb6a 	bl	80056f8 <__multiply>
 8005024:	ee18 1a10 	vmov	r1, s16
 8005028:	4680      	mov	r8, r0
 800502a:	4620      	mov	r0, r4
 800502c:	f000 fa96 	bl	800555c <_Bfree>
 8005030:	ee08 8a10 	vmov	s16, r8
 8005034:	9b07      	ldr	r3, [sp, #28]
 8005036:	1b9a      	subs	r2, r3, r6
 8005038:	d006      	beq.n	8005048 <_dtoa_r+0x7a0>
 800503a:	ee18 1a10 	vmov	r1, s16
 800503e:	4620      	mov	r0, r4
 8005040:	f000 fc04 	bl	800584c <__pow5mult>
 8005044:	ee08 0a10 	vmov	s16, r0
 8005048:	2101      	movs	r1, #1
 800504a:	4620      	mov	r0, r4
 800504c:	f000 fb3e 	bl	80056cc <__i2b>
 8005050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005052:	2b00      	cmp	r3, #0
 8005054:	4606      	mov	r6, r0
 8005056:	f340 8088 	ble.w	800516a <_dtoa_r+0x8c2>
 800505a:	461a      	mov	r2, r3
 800505c:	4601      	mov	r1, r0
 800505e:	4620      	mov	r0, r4
 8005060:	f000 fbf4 	bl	800584c <__pow5mult>
 8005064:	9b06      	ldr	r3, [sp, #24]
 8005066:	2b01      	cmp	r3, #1
 8005068:	4606      	mov	r6, r0
 800506a:	f340 8081 	ble.w	8005170 <_dtoa_r+0x8c8>
 800506e:	f04f 0800 	mov.w	r8, #0
 8005072:	6933      	ldr	r3, [r6, #16]
 8005074:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005078:	6918      	ldr	r0, [r3, #16]
 800507a:	f000 fad7 	bl	800562c <__hi0bits>
 800507e:	f1c0 0020 	rsb	r0, r0, #32
 8005082:	9b05      	ldr	r3, [sp, #20]
 8005084:	4418      	add	r0, r3
 8005086:	f010 001f 	ands.w	r0, r0, #31
 800508a:	f000 8092 	beq.w	80051b2 <_dtoa_r+0x90a>
 800508e:	f1c0 0320 	rsb	r3, r0, #32
 8005092:	2b04      	cmp	r3, #4
 8005094:	f340 808a 	ble.w	80051ac <_dtoa_r+0x904>
 8005098:	f1c0 001c 	rsb	r0, r0, #28
 800509c:	9b04      	ldr	r3, [sp, #16]
 800509e:	4403      	add	r3, r0
 80050a0:	9304      	str	r3, [sp, #16]
 80050a2:	9b05      	ldr	r3, [sp, #20]
 80050a4:	4403      	add	r3, r0
 80050a6:	4405      	add	r5, r0
 80050a8:	9305      	str	r3, [sp, #20]
 80050aa:	9b04      	ldr	r3, [sp, #16]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	dd07      	ble.n	80050c0 <_dtoa_r+0x818>
 80050b0:	ee18 1a10 	vmov	r1, s16
 80050b4:	461a      	mov	r2, r3
 80050b6:	4620      	mov	r0, r4
 80050b8:	f000 fc22 	bl	8005900 <__lshift>
 80050bc:	ee08 0a10 	vmov	s16, r0
 80050c0:	9b05      	ldr	r3, [sp, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	dd05      	ble.n	80050d2 <_dtoa_r+0x82a>
 80050c6:	4631      	mov	r1, r6
 80050c8:	461a      	mov	r2, r3
 80050ca:	4620      	mov	r0, r4
 80050cc:	f000 fc18 	bl	8005900 <__lshift>
 80050d0:	4606      	mov	r6, r0
 80050d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d06e      	beq.n	80051b6 <_dtoa_r+0x90e>
 80050d8:	ee18 0a10 	vmov	r0, s16
 80050dc:	4631      	mov	r1, r6
 80050de:	f000 fc7f 	bl	80059e0 <__mcmp>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	da67      	bge.n	80051b6 <_dtoa_r+0x90e>
 80050e6:	9b00      	ldr	r3, [sp, #0]
 80050e8:	3b01      	subs	r3, #1
 80050ea:	ee18 1a10 	vmov	r1, s16
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	220a      	movs	r2, #10
 80050f2:	2300      	movs	r3, #0
 80050f4:	4620      	mov	r0, r4
 80050f6:	f000 fa53 	bl	80055a0 <__multadd>
 80050fa:	9b08      	ldr	r3, [sp, #32]
 80050fc:	ee08 0a10 	vmov	s16, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 81b1 	beq.w	8005468 <_dtoa_r+0xbc0>
 8005106:	2300      	movs	r3, #0
 8005108:	4639      	mov	r1, r7
 800510a:	220a      	movs	r2, #10
 800510c:	4620      	mov	r0, r4
 800510e:	f000 fa47 	bl	80055a0 <__multadd>
 8005112:	9b02      	ldr	r3, [sp, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	4607      	mov	r7, r0
 8005118:	f300 808e 	bgt.w	8005238 <_dtoa_r+0x990>
 800511c:	9b06      	ldr	r3, [sp, #24]
 800511e:	2b02      	cmp	r3, #2
 8005120:	dc51      	bgt.n	80051c6 <_dtoa_r+0x91e>
 8005122:	e089      	b.n	8005238 <_dtoa_r+0x990>
 8005124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005126:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800512a:	e74b      	b.n	8004fc4 <_dtoa_r+0x71c>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	1e5e      	subs	r6, r3, #1
 8005130:	9b07      	ldr	r3, [sp, #28]
 8005132:	42b3      	cmp	r3, r6
 8005134:	bfbf      	itttt	lt
 8005136:	9b07      	ldrlt	r3, [sp, #28]
 8005138:	9607      	strlt	r6, [sp, #28]
 800513a:	1af2      	sublt	r2, r6, r3
 800513c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800513e:	bfb6      	itet	lt
 8005140:	189b      	addlt	r3, r3, r2
 8005142:	1b9e      	subge	r6, r3, r6
 8005144:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	bfb8      	it	lt
 800514a:	2600      	movlt	r6, #0
 800514c:	2b00      	cmp	r3, #0
 800514e:	bfb7      	itett	lt
 8005150:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005154:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005158:	1a9d      	sublt	r5, r3, r2
 800515a:	2300      	movlt	r3, #0
 800515c:	e734      	b.n	8004fc8 <_dtoa_r+0x720>
 800515e:	9e07      	ldr	r6, [sp, #28]
 8005160:	9d04      	ldr	r5, [sp, #16]
 8005162:	9f08      	ldr	r7, [sp, #32]
 8005164:	e73b      	b.n	8004fde <_dtoa_r+0x736>
 8005166:	9a07      	ldr	r2, [sp, #28]
 8005168:	e767      	b.n	800503a <_dtoa_r+0x792>
 800516a:	9b06      	ldr	r3, [sp, #24]
 800516c:	2b01      	cmp	r3, #1
 800516e:	dc18      	bgt.n	80051a2 <_dtoa_r+0x8fa>
 8005170:	f1ba 0f00 	cmp.w	sl, #0
 8005174:	d115      	bne.n	80051a2 <_dtoa_r+0x8fa>
 8005176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800517a:	b993      	cbnz	r3, 80051a2 <_dtoa_r+0x8fa>
 800517c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005180:	0d1b      	lsrs	r3, r3, #20
 8005182:	051b      	lsls	r3, r3, #20
 8005184:	b183      	cbz	r3, 80051a8 <_dtoa_r+0x900>
 8005186:	9b04      	ldr	r3, [sp, #16]
 8005188:	3301      	adds	r3, #1
 800518a:	9304      	str	r3, [sp, #16]
 800518c:	9b05      	ldr	r3, [sp, #20]
 800518e:	3301      	adds	r3, #1
 8005190:	9305      	str	r3, [sp, #20]
 8005192:	f04f 0801 	mov.w	r8, #1
 8005196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005198:	2b00      	cmp	r3, #0
 800519a:	f47f af6a 	bne.w	8005072 <_dtoa_r+0x7ca>
 800519e:	2001      	movs	r0, #1
 80051a0:	e76f      	b.n	8005082 <_dtoa_r+0x7da>
 80051a2:	f04f 0800 	mov.w	r8, #0
 80051a6:	e7f6      	b.n	8005196 <_dtoa_r+0x8ee>
 80051a8:	4698      	mov	r8, r3
 80051aa:	e7f4      	b.n	8005196 <_dtoa_r+0x8ee>
 80051ac:	f43f af7d 	beq.w	80050aa <_dtoa_r+0x802>
 80051b0:	4618      	mov	r0, r3
 80051b2:	301c      	adds	r0, #28
 80051b4:	e772      	b.n	800509c <_dtoa_r+0x7f4>
 80051b6:	9b03      	ldr	r3, [sp, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	dc37      	bgt.n	800522c <_dtoa_r+0x984>
 80051bc:	9b06      	ldr	r3, [sp, #24]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	dd34      	ble.n	800522c <_dtoa_r+0x984>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	9302      	str	r3, [sp, #8]
 80051c6:	9b02      	ldr	r3, [sp, #8]
 80051c8:	b96b      	cbnz	r3, 80051e6 <_dtoa_r+0x93e>
 80051ca:	4631      	mov	r1, r6
 80051cc:	2205      	movs	r2, #5
 80051ce:	4620      	mov	r0, r4
 80051d0:	f000 f9e6 	bl	80055a0 <__multadd>
 80051d4:	4601      	mov	r1, r0
 80051d6:	4606      	mov	r6, r0
 80051d8:	ee18 0a10 	vmov	r0, s16
 80051dc:	f000 fc00 	bl	80059e0 <__mcmp>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	f73f adbb 	bgt.w	8004d5c <_dtoa_r+0x4b4>
 80051e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e8:	9d01      	ldr	r5, [sp, #4]
 80051ea:	43db      	mvns	r3, r3
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	f04f 0800 	mov.w	r8, #0
 80051f2:	4631      	mov	r1, r6
 80051f4:	4620      	mov	r0, r4
 80051f6:	f000 f9b1 	bl	800555c <_Bfree>
 80051fa:	2f00      	cmp	r7, #0
 80051fc:	f43f aea4 	beq.w	8004f48 <_dtoa_r+0x6a0>
 8005200:	f1b8 0f00 	cmp.w	r8, #0
 8005204:	d005      	beq.n	8005212 <_dtoa_r+0x96a>
 8005206:	45b8      	cmp	r8, r7
 8005208:	d003      	beq.n	8005212 <_dtoa_r+0x96a>
 800520a:	4641      	mov	r1, r8
 800520c:	4620      	mov	r0, r4
 800520e:	f000 f9a5 	bl	800555c <_Bfree>
 8005212:	4639      	mov	r1, r7
 8005214:	4620      	mov	r0, r4
 8005216:	f000 f9a1 	bl	800555c <_Bfree>
 800521a:	e695      	b.n	8004f48 <_dtoa_r+0x6a0>
 800521c:	2600      	movs	r6, #0
 800521e:	4637      	mov	r7, r6
 8005220:	e7e1      	b.n	80051e6 <_dtoa_r+0x93e>
 8005222:	9700      	str	r7, [sp, #0]
 8005224:	4637      	mov	r7, r6
 8005226:	e599      	b.n	8004d5c <_dtoa_r+0x4b4>
 8005228:	40240000 	.word	0x40240000
 800522c:	9b08      	ldr	r3, [sp, #32]
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 80ca 	beq.w	80053c8 <_dtoa_r+0xb20>
 8005234:	9b03      	ldr	r3, [sp, #12]
 8005236:	9302      	str	r3, [sp, #8]
 8005238:	2d00      	cmp	r5, #0
 800523a:	dd05      	ble.n	8005248 <_dtoa_r+0x9a0>
 800523c:	4639      	mov	r1, r7
 800523e:	462a      	mov	r2, r5
 8005240:	4620      	mov	r0, r4
 8005242:	f000 fb5d 	bl	8005900 <__lshift>
 8005246:	4607      	mov	r7, r0
 8005248:	f1b8 0f00 	cmp.w	r8, #0
 800524c:	d05b      	beq.n	8005306 <_dtoa_r+0xa5e>
 800524e:	6879      	ldr	r1, [r7, #4]
 8005250:	4620      	mov	r0, r4
 8005252:	f000 f943 	bl	80054dc <_Balloc>
 8005256:	4605      	mov	r5, r0
 8005258:	b928      	cbnz	r0, 8005266 <_dtoa_r+0x9be>
 800525a:	4b87      	ldr	r3, [pc, #540]	; (8005478 <_dtoa_r+0xbd0>)
 800525c:	4602      	mov	r2, r0
 800525e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005262:	f7ff bb3b 	b.w	80048dc <_dtoa_r+0x34>
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	3202      	adds	r2, #2
 800526a:	0092      	lsls	r2, r2, #2
 800526c:	f107 010c 	add.w	r1, r7, #12
 8005270:	300c      	adds	r0, #12
 8005272:	f000 f925 	bl	80054c0 <memcpy>
 8005276:	2201      	movs	r2, #1
 8005278:	4629      	mov	r1, r5
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fb40 	bl	8005900 <__lshift>
 8005280:	9b01      	ldr	r3, [sp, #4]
 8005282:	f103 0901 	add.w	r9, r3, #1
 8005286:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800528a:	4413      	add	r3, r2
 800528c:	9305      	str	r3, [sp, #20]
 800528e:	f00a 0301 	and.w	r3, sl, #1
 8005292:	46b8      	mov	r8, r7
 8005294:	9304      	str	r3, [sp, #16]
 8005296:	4607      	mov	r7, r0
 8005298:	4631      	mov	r1, r6
 800529a:	ee18 0a10 	vmov	r0, s16
 800529e:	f7ff fa75 	bl	800478c <quorem>
 80052a2:	4641      	mov	r1, r8
 80052a4:	9002      	str	r0, [sp, #8]
 80052a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80052aa:	ee18 0a10 	vmov	r0, s16
 80052ae:	f000 fb97 	bl	80059e0 <__mcmp>
 80052b2:	463a      	mov	r2, r7
 80052b4:	9003      	str	r0, [sp, #12]
 80052b6:	4631      	mov	r1, r6
 80052b8:	4620      	mov	r0, r4
 80052ba:	f000 fbad 	bl	8005a18 <__mdiff>
 80052be:	68c2      	ldr	r2, [r0, #12]
 80052c0:	f109 3bff 	add.w	fp, r9, #4294967295
 80052c4:	4605      	mov	r5, r0
 80052c6:	bb02      	cbnz	r2, 800530a <_dtoa_r+0xa62>
 80052c8:	4601      	mov	r1, r0
 80052ca:	ee18 0a10 	vmov	r0, s16
 80052ce:	f000 fb87 	bl	80059e0 <__mcmp>
 80052d2:	4602      	mov	r2, r0
 80052d4:	4629      	mov	r1, r5
 80052d6:	4620      	mov	r0, r4
 80052d8:	9207      	str	r2, [sp, #28]
 80052da:	f000 f93f 	bl	800555c <_Bfree>
 80052de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80052e2:	ea43 0102 	orr.w	r1, r3, r2
 80052e6:	9b04      	ldr	r3, [sp, #16]
 80052e8:	430b      	orrs	r3, r1
 80052ea:	464d      	mov	r5, r9
 80052ec:	d10f      	bne.n	800530e <_dtoa_r+0xa66>
 80052ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80052f2:	d02a      	beq.n	800534a <_dtoa_r+0xaa2>
 80052f4:	9b03      	ldr	r3, [sp, #12]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dd02      	ble.n	8005300 <_dtoa_r+0xa58>
 80052fa:	9b02      	ldr	r3, [sp, #8]
 80052fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005300:	f88b a000 	strb.w	sl, [fp]
 8005304:	e775      	b.n	80051f2 <_dtoa_r+0x94a>
 8005306:	4638      	mov	r0, r7
 8005308:	e7ba      	b.n	8005280 <_dtoa_r+0x9d8>
 800530a:	2201      	movs	r2, #1
 800530c:	e7e2      	b.n	80052d4 <_dtoa_r+0xa2c>
 800530e:	9b03      	ldr	r3, [sp, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	db04      	blt.n	800531e <_dtoa_r+0xa76>
 8005314:	9906      	ldr	r1, [sp, #24]
 8005316:	430b      	orrs	r3, r1
 8005318:	9904      	ldr	r1, [sp, #16]
 800531a:	430b      	orrs	r3, r1
 800531c:	d122      	bne.n	8005364 <_dtoa_r+0xabc>
 800531e:	2a00      	cmp	r2, #0
 8005320:	ddee      	ble.n	8005300 <_dtoa_r+0xa58>
 8005322:	ee18 1a10 	vmov	r1, s16
 8005326:	2201      	movs	r2, #1
 8005328:	4620      	mov	r0, r4
 800532a:	f000 fae9 	bl	8005900 <__lshift>
 800532e:	4631      	mov	r1, r6
 8005330:	ee08 0a10 	vmov	s16, r0
 8005334:	f000 fb54 	bl	80059e0 <__mcmp>
 8005338:	2800      	cmp	r0, #0
 800533a:	dc03      	bgt.n	8005344 <_dtoa_r+0xa9c>
 800533c:	d1e0      	bne.n	8005300 <_dtoa_r+0xa58>
 800533e:	f01a 0f01 	tst.w	sl, #1
 8005342:	d0dd      	beq.n	8005300 <_dtoa_r+0xa58>
 8005344:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005348:	d1d7      	bne.n	80052fa <_dtoa_r+0xa52>
 800534a:	2339      	movs	r3, #57	; 0x39
 800534c:	f88b 3000 	strb.w	r3, [fp]
 8005350:	462b      	mov	r3, r5
 8005352:	461d      	mov	r5, r3
 8005354:	3b01      	subs	r3, #1
 8005356:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800535a:	2a39      	cmp	r2, #57	; 0x39
 800535c:	d071      	beq.n	8005442 <_dtoa_r+0xb9a>
 800535e:	3201      	adds	r2, #1
 8005360:	701a      	strb	r2, [r3, #0]
 8005362:	e746      	b.n	80051f2 <_dtoa_r+0x94a>
 8005364:	2a00      	cmp	r2, #0
 8005366:	dd07      	ble.n	8005378 <_dtoa_r+0xad0>
 8005368:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800536c:	d0ed      	beq.n	800534a <_dtoa_r+0xaa2>
 800536e:	f10a 0301 	add.w	r3, sl, #1
 8005372:	f88b 3000 	strb.w	r3, [fp]
 8005376:	e73c      	b.n	80051f2 <_dtoa_r+0x94a>
 8005378:	9b05      	ldr	r3, [sp, #20]
 800537a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800537e:	4599      	cmp	r9, r3
 8005380:	d047      	beq.n	8005412 <_dtoa_r+0xb6a>
 8005382:	ee18 1a10 	vmov	r1, s16
 8005386:	2300      	movs	r3, #0
 8005388:	220a      	movs	r2, #10
 800538a:	4620      	mov	r0, r4
 800538c:	f000 f908 	bl	80055a0 <__multadd>
 8005390:	45b8      	cmp	r8, r7
 8005392:	ee08 0a10 	vmov	s16, r0
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	f04f 020a 	mov.w	r2, #10
 800539e:	4641      	mov	r1, r8
 80053a0:	4620      	mov	r0, r4
 80053a2:	d106      	bne.n	80053b2 <_dtoa_r+0xb0a>
 80053a4:	f000 f8fc 	bl	80055a0 <__multadd>
 80053a8:	4680      	mov	r8, r0
 80053aa:	4607      	mov	r7, r0
 80053ac:	f109 0901 	add.w	r9, r9, #1
 80053b0:	e772      	b.n	8005298 <_dtoa_r+0x9f0>
 80053b2:	f000 f8f5 	bl	80055a0 <__multadd>
 80053b6:	4639      	mov	r1, r7
 80053b8:	4680      	mov	r8, r0
 80053ba:	2300      	movs	r3, #0
 80053bc:	220a      	movs	r2, #10
 80053be:	4620      	mov	r0, r4
 80053c0:	f000 f8ee 	bl	80055a0 <__multadd>
 80053c4:	4607      	mov	r7, r0
 80053c6:	e7f1      	b.n	80053ac <_dtoa_r+0xb04>
 80053c8:	9b03      	ldr	r3, [sp, #12]
 80053ca:	9302      	str	r3, [sp, #8]
 80053cc:	9d01      	ldr	r5, [sp, #4]
 80053ce:	ee18 0a10 	vmov	r0, s16
 80053d2:	4631      	mov	r1, r6
 80053d4:	f7ff f9da 	bl	800478c <quorem>
 80053d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80053dc:	9b01      	ldr	r3, [sp, #4]
 80053de:	f805 ab01 	strb.w	sl, [r5], #1
 80053e2:	1aea      	subs	r2, r5, r3
 80053e4:	9b02      	ldr	r3, [sp, #8]
 80053e6:	4293      	cmp	r3, r2
 80053e8:	dd09      	ble.n	80053fe <_dtoa_r+0xb56>
 80053ea:	ee18 1a10 	vmov	r1, s16
 80053ee:	2300      	movs	r3, #0
 80053f0:	220a      	movs	r2, #10
 80053f2:	4620      	mov	r0, r4
 80053f4:	f000 f8d4 	bl	80055a0 <__multadd>
 80053f8:	ee08 0a10 	vmov	s16, r0
 80053fc:	e7e7      	b.n	80053ce <_dtoa_r+0xb26>
 80053fe:	9b02      	ldr	r3, [sp, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	bfc8      	it	gt
 8005404:	461d      	movgt	r5, r3
 8005406:	9b01      	ldr	r3, [sp, #4]
 8005408:	bfd8      	it	le
 800540a:	2501      	movle	r5, #1
 800540c:	441d      	add	r5, r3
 800540e:	f04f 0800 	mov.w	r8, #0
 8005412:	ee18 1a10 	vmov	r1, s16
 8005416:	2201      	movs	r2, #1
 8005418:	4620      	mov	r0, r4
 800541a:	f000 fa71 	bl	8005900 <__lshift>
 800541e:	4631      	mov	r1, r6
 8005420:	ee08 0a10 	vmov	s16, r0
 8005424:	f000 fadc 	bl	80059e0 <__mcmp>
 8005428:	2800      	cmp	r0, #0
 800542a:	dc91      	bgt.n	8005350 <_dtoa_r+0xaa8>
 800542c:	d102      	bne.n	8005434 <_dtoa_r+0xb8c>
 800542e:	f01a 0f01 	tst.w	sl, #1
 8005432:	d18d      	bne.n	8005350 <_dtoa_r+0xaa8>
 8005434:	462b      	mov	r3, r5
 8005436:	461d      	mov	r5, r3
 8005438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800543c:	2a30      	cmp	r2, #48	; 0x30
 800543e:	d0fa      	beq.n	8005436 <_dtoa_r+0xb8e>
 8005440:	e6d7      	b.n	80051f2 <_dtoa_r+0x94a>
 8005442:	9a01      	ldr	r2, [sp, #4]
 8005444:	429a      	cmp	r2, r3
 8005446:	d184      	bne.n	8005352 <_dtoa_r+0xaaa>
 8005448:	9b00      	ldr	r3, [sp, #0]
 800544a:	3301      	adds	r3, #1
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	2331      	movs	r3, #49	; 0x31
 8005450:	7013      	strb	r3, [r2, #0]
 8005452:	e6ce      	b.n	80051f2 <_dtoa_r+0x94a>
 8005454:	4b09      	ldr	r3, [pc, #36]	; (800547c <_dtoa_r+0xbd4>)
 8005456:	f7ff ba95 	b.w	8004984 <_dtoa_r+0xdc>
 800545a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800545c:	2b00      	cmp	r3, #0
 800545e:	f47f aa6e 	bne.w	800493e <_dtoa_r+0x96>
 8005462:	4b07      	ldr	r3, [pc, #28]	; (8005480 <_dtoa_r+0xbd8>)
 8005464:	f7ff ba8e 	b.w	8004984 <_dtoa_r+0xdc>
 8005468:	9b02      	ldr	r3, [sp, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	dcae      	bgt.n	80053cc <_dtoa_r+0xb24>
 800546e:	9b06      	ldr	r3, [sp, #24]
 8005470:	2b02      	cmp	r3, #2
 8005472:	f73f aea8 	bgt.w	80051c6 <_dtoa_r+0x91e>
 8005476:	e7a9      	b.n	80053cc <_dtoa_r+0xb24>
 8005478:	08006a74 	.word	0x08006a74
 800547c:	08006938 	.word	0x08006938
 8005480:	08006a0c 	.word	0x08006a0c

08005484 <fiprintf>:
 8005484:	b40e      	push	{r1, r2, r3}
 8005486:	b503      	push	{r0, r1, lr}
 8005488:	4601      	mov	r1, r0
 800548a:	ab03      	add	r3, sp, #12
 800548c:	4805      	ldr	r0, [pc, #20]	; (80054a4 <fiprintf+0x20>)
 800548e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005492:	6800      	ldr	r0, [r0, #0]
 8005494:	9301      	str	r3, [sp, #4]
 8005496:	f000 fcc5 	bl	8005e24 <_vfiprintf_r>
 800549a:	b002      	add	sp, #8
 800549c:	f85d eb04 	ldr.w	lr, [sp], #4
 80054a0:	b003      	add	sp, #12
 80054a2:	4770      	bx	lr
 80054a4:	2000000c 	.word	0x2000000c

080054a8 <_localeconv_r>:
 80054a8:	4800      	ldr	r0, [pc, #0]	; (80054ac <_localeconv_r+0x4>)
 80054aa:	4770      	bx	lr
 80054ac:	20000160 	.word	0x20000160

080054b0 <malloc>:
 80054b0:	4b02      	ldr	r3, [pc, #8]	; (80054bc <malloc+0xc>)
 80054b2:	4601      	mov	r1, r0
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	f000 bc17 	b.w	8005ce8 <_malloc_r>
 80054ba:	bf00      	nop
 80054bc:	2000000c 	.word	0x2000000c

080054c0 <memcpy>:
 80054c0:	440a      	add	r2, r1
 80054c2:	4291      	cmp	r1, r2
 80054c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80054c8:	d100      	bne.n	80054cc <memcpy+0xc>
 80054ca:	4770      	bx	lr
 80054cc:	b510      	push	{r4, lr}
 80054ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054d6:	4291      	cmp	r1, r2
 80054d8:	d1f9      	bne.n	80054ce <memcpy+0xe>
 80054da:	bd10      	pop	{r4, pc}

080054dc <_Balloc>:
 80054dc:	b570      	push	{r4, r5, r6, lr}
 80054de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054e0:	4604      	mov	r4, r0
 80054e2:	460d      	mov	r5, r1
 80054e4:	b976      	cbnz	r6, 8005504 <_Balloc+0x28>
 80054e6:	2010      	movs	r0, #16
 80054e8:	f7ff ffe2 	bl	80054b0 <malloc>
 80054ec:	4602      	mov	r2, r0
 80054ee:	6260      	str	r0, [r4, #36]	; 0x24
 80054f0:	b920      	cbnz	r0, 80054fc <_Balloc+0x20>
 80054f2:	4b18      	ldr	r3, [pc, #96]	; (8005554 <_Balloc+0x78>)
 80054f4:	4818      	ldr	r0, [pc, #96]	; (8005558 <_Balloc+0x7c>)
 80054f6:	2166      	movs	r1, #102	; 0x66
 80054f8:	f7ff f92a 	bl	8004750 <__assert_func>
 80054fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005500:	6006      	str	r6, [r0, #0]
 8005502:	60c6      	str	r6, [r0, #12]
 8005504:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005506:	68f3      	ldr	r3, [r6, #12]
 8005508:	b183      	cbz	r3, 800552c <_Balloc+0x50>
 800550a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005512:	b9b8      	cbnz	r0, 8005544 <_Balloc+0x68>
 8005514:	2101      	movs	r1, #1
 8005516:	fa01 f605 	lsl.w	r6, r1, r5
 800551a:	1d72      	adds	r2, r6, #5
 800551c:	0092      	lsls	r2, r2, #2
 800551e:	4620      	mov	r0, r4
 8005520:	f000 fb60 	bl	8005be4 <_calloc_r>
 8005524:	b160      	cbz	r0, 8005540 <_Balloc+0x64>
 8005526:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800552a:	e00e      	b.n	800554a <_Balloc+0x6e>
 800552c:	2221      	movs	r2, #33	; 0x21
 800552e:	2104      	movs	r1, #4
 8005530:	4620      	mov	r0, r4
 8005532:	f000 fb57 	bl	8005be4 <_calloc_r>
 8005536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005538:	60f0      	str	r0, [r6, #12]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1e4      	bne.n	800550a <_Balloc+0x2e>
 8005540:	2000      	movs	r0, #0
 8005542:	bd70      	pop	{r4, r5, r6, pc}
 8005544:	6802      	ldr	r2, [r0, #0]
 8005546:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800554a:	2300      	movs	r3, #0
 800554c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005550:	e7f7      	b.n	8005542 <_Balloc+0x66>
 8005552:	bf00      	nop
 8005554:	0800695c 	.word	0x0800695c
 8005558:	08006a85 	.word	0x08006a85

0800555c <_Bfree>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005560:	4605      	mov	r5, r0
 8005562:	460c      	mov	r4, r1
 8005564:	b976      	cbnz	r6, 8005584 <_Bfree+0x28>
 8005566:	2010      	movs	r0, #16
 8005568:	f7ff ffa2 	bl	80054b0 <malloc>
 800556c:	4602      	mov	r2, r0
 800556e:	6268      	str	r0, [r5, #36]	; 0x24
 8005570:	b920      	cbnz	r0, 800557c <_Bfree+0x20>
 8005572:	4b09      	ldr	r3, [pc, #36]	; (8005598 <_Bfree+0x3c>)
 8005574:	4809      	ldr	r0, [pc, #36]	; (800559c <_Bfree+0x40>)
 8005576:	218a      	movs	r1, #138	; 0x8a
 8005578:	f7ff f8ea 	bl	8004750 <__assert_func>
 800557c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005580:	6006      	str	r6, [r0, #0]
 8005582:	60c6      	str	r6, [r0, #12]
 8005584:	b13c      	cbz	r4, 8005596 <_Bfree+0x3a>
 8005586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005588:	6862      	ldr	r2, [r4, #4]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005590:	6021      	str	r1, [r4, #0]
 8005592:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	0800695c 	.word	0x0800695c
 800559c:	08006a85 	.word	0x08006a85

080055a0 <__multadd>:
 80055a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055a4:	690d      	ldr	r5, [r1, #16]
 80055a6:	4607      	mov	r7, r0
 80055a8:	460c      	mov	r4, r1
 80055aa:	461e      	mov	r6, r3
 80055ac:	f101 0c14 	add.w	ip, r1, #20
 80055b0:	2000      	movs	r0, #0
 80055b2:	f8dc 3000 	ldr.w	r3, [ip]
 80055b6:	b299      	uxth	r1, r3
 80055b8:	fb02 6101 	mla	r1, r2, r1, r6
 80055bc:	0c1e      	lsrs	r6, r3, #16
 80055be:	0c0b      	lsrs	r3, r1, #16
 80055c0:	fb02 3306 	mla	r3, r2, r6, r3
 80055c4:	b289      	uxth	r1, r1
 80055c6:	3001      	adds	r0, #1
 80055c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055cc:	4285      	cmp	r5, r0
 80055ce:	f84c 1b04 	str.w	r1, [ip], #4
 80055d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055d6:	dcec      	bgt.n	80055b2 <__multadd+0x12>
 80055d8:	b30e      	cbz	r6, 800561e <__multadd+0x7e>
 80055da:	68a3      	ldr	r3, [r4, #8]
 80055dc:	42ab      	cmp	r3, r5
 80055de:	dc19      	bgt.n	8005614 <__multadd+0x74>
 80055e0:	6861      	ldr	r1, [r4, #4]
 80055e2:	4638      	mov	r0, r7
 80055e4:	3101      	adds	r1, #1
 80055e6:	f7ff ff79 	bl	80054dc <_Balloc>
 80055ea:	4680      	mov	r8, r0
 80055ec:	b928      	cbnz	r0, 80055fa <__multadd+0x5a>
 80055ee:	4602      	mov	r2, r0
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <__multadd+0x84>)
 80055f2:	480d      	ldr	r0, [pc, #52]	; (8005628 <__multadd+0x88>)
 80055f4:	21b5      	movs	r1, #181	; 0xb5
 80055f6:	f7ff f8ab 	bl	8004750 <__assert_func>
 80055fa:	6922      	ldr	r2, [r4, #16]
 80055fc:	3202      	adds	r2, #2
 80055fe:	f104 010c 	add.w	r1, r4, #12
 8005602:	0092      	lsls	r2, r2, #2
 8005604:	300c      	adds	r0, #12
 8005606:	f7ff ff5b 	bl	80054c0 <memcpy>
 800560a:	4621      	mov	r1, r4
 800560c:	4638      	mov	r0, r7
 800560e:	f7ff ffa5 	bl	800555c <_Bfree>
 8005612:	4644      	mov	r4, r8
 8005614:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005618:	3501      	adds	r5, #1
 800561a:	615e      	str	r6, [r3, #20]
 800561c:	6125      	str	r5, [r4, #16]
 800561e:	4620      	mov	r0, r4
 8005620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005624:	08006a74 	.word	0x08006a74
 8005628:	08006a85 	.word	0x08006a85

0800562c <__hi0bits>:
 800562c:	0c03      	lsrs	r3, r0, #16
 800562e:	041b      	lsls	r3, r3, #16
 8005630:	b9d3      	cbnz	r3, 8005668 <__hi0bits+0x3c>
 8005632:	0400      	lsls	r0, r0, #16
 8005634:	2310      	movs	r3, #16
 8005636:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800563a:	bf04      	itt	eq
 800563c:	0200      	lsleq	r0, r0, #8
 800563e:	3308      	addeq	r3, #8
 8005640:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005644:	bf04      	itt	eq
 8005646:	0100      	lsleq	r0, r0, #4
 8005648:	3304      	addeq	r3, #4
 800564a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800564e:	bf04      	itt	eq
 8005650:	0080      	lsleq	r0, r0, #2
 8005652:	3302      	addeq	r3, #2
 8005654:	2800      	cmp	r0, #0
 8005656:	db05      	blt.n	8005664 <__hi0bits+0x38>
 8005658:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800565c:	f103 0301 	add.w	r3, r3, #1
 8005660:	bf08      	it	eq
 8005662:	2320      	moveq	r3, #32
 8005664:	4618      	mov	r0, r3
 8005666:	4770      	bx	lr
 8005668:	2300      	movs	r3, #0
 800566a:	e7e4      	b.n	8005636 <__hi0bits+0xa>

0800566c <__lo0bits>:
 800566c:	6803      	ldr	r3, [r0, #0]
 800566e:	f013 0207 	ands.w	r2, r3, #7
 8005672:	4601      	mov	r1, r0
 8005674:	d00b      	beq.n	800568e <__lo0bits+0x22>
 8005676:	07da      	lsls	r2, r3, #31
 8005678:	d423      	bmi.n	80056c2 <__lo0bits+0x56>
 800567a:	0798      	lsls	r0, r3, #30
 800567c:	bf49      	itett	mi
 800567e:	085b      	lsrmi	r3, r3, #1
 8005680:	089b      	lsrpl	r3, r3, #2
 8005682:	2001      	movmi	r0, #1
 8005684:	600b      	strmi	r3, [r1, #0]
 8005686:	bf5c      	itt	pl
 8005688:	600b      	strpl	r3, [r1, #0]
 800568a:	2002      	movpl	r0, #2
 800568c:	4770      	bx	lr
 800568e:	b298      	uxth	r0, r3
 8005690:	b9a8      	cbnz	r0, 80056be <__lo0bits+0x52>
 8005692:	0c1b      	lsrs	r3, r3, #16
 8005694:	2010      	movs	r0, #16
 8005696:	b2da      	uxtb	r2, r3
 8005698:	b90a      	cbnz	r2, 800569e <__lo0bits+0x32>
 800569a:	3008      	adds	r0, #8
 800569c:	0a1b      	lsrs	r3, r3, #8
 800569e:	071a      	lsls	r2, r3, #28
 80056a0:	bf04      	itt	eq
 80056a2:	091b      	lsreq	r3, r3, #4
 80056a4:	3004      	addeq	r0, #4
 80056a6:	079a      	lsls	r2, r3, #30
 80056a8:	bf04      	itt	eq
 80056aa:	089b      	lsreq	r3, r3, #2
 80056ac:	3002      	addeq	r0, #2
 80056ae:	07da      	lsls	r2, r3, #31
 80056b0:	d403      	bmi.n	80056ba <__lo0bits+0x4e>
 80056b2:	085b      	lsrs	r3, r3, #1
 80056b4:	f100 0001 	add.w	r0, r0, #1
 80056b8:	d005      	beq.n	80056c6 <__lo0bits+0x5a>
 80056ba:	600b      	str	r3, [r1, #0]
 80056bc:	4770      	bx	lr
 80056be:	4610      	mov	r0, r2
 80056c0:	e7e9      	b.n	8005696 <__lo0bits+0x2a>
 80056c2:	2000      	movs	r0, #0
 80056c4:	4770      	bx	lr
 80056c6:	2020      	movs	r0, #32
 80056c8:	4770      	bx	lr
	...

080056cc <__i2b>:
 80056cc:	b510      	push	{r4, lr}
 80056ce:	460c      	mov	r4, r1
 80056d0:	2101      	movs	r1, #1
 80056d2:	f7ff ff03 	bl	80054dc <_Balloc>
 80056d6:	4602      	mov	r2, r0
 80056d8:	b928      	cbnz	r0, 80056e6 <__i2b+0x1a>
 80056da:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <__i2b+0x24>)
 80056dc:	4805      	ldr	r0, [pc, #20]	; (80056f4 <__i2b+0x28>)
 80056de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80056e2:	f7ff f835 	bl	8004750 <__assert_func>
 80056e6:	2301      	movs	r3, #1
 80056e8:	6144      	str	r4, [r0, #20]
 80056ea:	6103      	str	r3, [r0, #16]
 80056ec:	bd10      	pop	{r4, pc}
 80056ee:	bf00      	nop
 80056f0:	08006a74 	.word	0x08006a74
 80056f4:	08006a85 	.word	0x08006a85

080056f8 <__multiply>:
 80056f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056fc:	4691      	mov	r9, r2
 80056fe:	690a      	ldr	r2, [r1, #16]
 8005700:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005704:	429a      	cmp	r2, r3
 8005706:	bfb8      	it	lt
 8005708:	460b      	movlt	r3, r1
 800570a:	460c      	mov	r4, r1
 800570c:	bfbc      	itt	lt
 800570e:	464c      	movlt	r4, r9
 8005710:	4699      	movlt	r9, r3
 8005712:	6927      	ldr	r7, [r4, #16]
 8005714:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005718:	68a3      	ldr	r3, [r4, #8]
 800571a:	6861      	ldr	r1, [r4, #4]
 800571c:	eb07 060a 	add.w	r6, r7, sl
 8005720:	42b3      	cmp	r3, r6
 8005722:	b085      	sub	sp, #20
 8005724:	bfb8      	it	lt
 8005726:	3101      	addlt	r1, #1
 8005728:	f7ff fed8 	bl	80054dc <_Balloc>
 800572c:	b930      	cbnz	r0, 800573c <__multiply+0x44>
 800572e:	4602      	mov	r2, r0
 8005730:	4b44      	ldr	r3, [pc, #272]	; (8005844 <__multiply+0x14c>)
 8005732:	4845      	ldr	r0, [pc, #276]	; (8005848 <__multiply+0x150>)
 8005734:	f240 115d 	movw	r1, #349	; 0x15d
 8005738:	f7ff f80a 	bl	8004750 <__assert_func>
 800573c:	f100 0514 	add.w	r5, r0, #20
 8005740:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005744:	462b      	mov	r3, r5
 8005746:	2200      	movs	r2, #0
 8005748:	4543      	cmp	r3, r8
 800574a:	d321      	bcc.n	8005790 <__multiply+0x98>
 800574c:	f104 0314 	add.w	r3, r4, #20
 8005750:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005754:	f109 0314 	add.w	r3, r9, #20
 8005758:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800575c:	9202      	str	r2, [sp, #8]
 800575e:	1b3a      	subs	r2, r7, r4
 8005760:	3a15      	subs	r2, #21
 8005762:	f022 0203 	bic.w	r2, r2, #3
 8005766:	3204      	adds	r2, #4
 8005768:	f104 0115 	add.w	r1, r4, #21
 800576c:	428f      	cmp	r7, r1
 800576e:	bf38      	it	cc
 8005770:	2204      	movcc	r2, #4
 8005772:	9201      	str	r2, [sp, #4]
 8005774:	9a02      	ldr	r2, [sp, #8]
 8005776:	9303      	str	r3, [sp, #12]
 8005778:	429a      	cmp	r2, r3
 800577a:	d80c      	bhi.n	8005796 <__multiply+0x9e>
 800577c:	2e00      	cmp	r6, #0
 800577e:	dd03      	ble.n	8005788 <__multiply+0x90>
 8005780:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005784:	2b00      	cmp	r3, #0
 8005786:	d05a      	beq.n	800583e <__multiply+0x146>
 8005788:	6106      	str	r6, [r0, #16]
 800578a:	b005      	add	sp, #20
 800578c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005790:	f843 2b04 	str.w	r2, [r3], #4
 8005794:	e7d8      	b.n	8005748 <__multiply+0x50>
 8005796:	f8b3 a000 	ldrh.w	sl, [r3]
 800579a:	f1ba 0f00 	cmp.w	sl, #0
 800579e:	d024      	beq.n	80057ea <__multiply+0xf2>
 80057a0:	f104 0e14 	add.w	lr, r4, #20
 80057a4:	46a9      	mov	r9, r5
 80057a6:	f04f 0c00 	mov.w	ip, #0
 80057aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80057ae:	f8d9 1000 	ldr.w	r1, [r9]
 80057b2:	fa1f fb82 	uxth.w	fp, r2
 80057b6:	b289      	uxth	r1, r1
 80057b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80057bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80057c0:	f8d9 2000 	ldr.w	r2, [r9]
 80057c4:	4461      	add	r1, ip
 80057c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80057ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80057d2:	b289      	uxth	r1, r1
 80057d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80057d8:	4577      	cmp	r7, lr
 80057da:	f849 1b04 	str.w	r1, [r9], #4
 80057de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057e2:	d8e2      	bhi.n	80057aa <__multiply+0xb2>
 80057e4:	9a01      	ldr	r2, [sp, #4]
 80057e6:	f845 c002 	str.w	ip, [r5, r2]
 80057ea:	9a03      	ldr	r2, [sp, #12]
 80057ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80057f0:	3304      	adds	r3, #4
 80057f2:	f1b9 0f00 	cmp.w	r9, #0
 80057f6:	d020      	beq.n	800583a <__multiply+0x142>
 80057f8:	6829      	ldr	r1, [r5, #0]
 80057fa:	f104 0c14 	add.w	ip, r4, #20
 80057fe:	46ae      	mov	lr, r5
 8005800:	f04f 0a00 	mov.w	sl, #0
 8005804:	f8bc b000 	ldrh.w	fp, [ip]
 8005808:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800580c:	fb09 220b 	mla	r2, r9, fp, r2
 8005810:	4492      	add	sl, r2
 8005812:	b289      	uxth	r1, r1
 8005814:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005818:	f84e 1b04 	str.w	r1, [lr], #4
 800581c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005820:	f8be 1000 	ldrh.w	r1, [lr]
 8005824:	0c12      	lsrs	r2, r2, #16
 8005826:	fb09 1102 	mla	r1, r9, r2, r1
 800582a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800582e:	4567      	cmp	r7, ip
 8005830:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005834:	d8e6      	bhi.n	8005804 <__multiply+0x10c>
 8005836:	9a01      	ldr	r2, [sp, #4]
 8005838:	50a9      	str	r1, [r5, r2]
 800583a:	3504      	adds	r5, #4
 800583c:	e79a      	b.n	8005774 <__multiply+0x7c>
 800583e:	3e01      	subs	r6, #1
 8005840:	e79c      	b.n	800577c <__multiply+0x84>
 8005842:	bf00      	nop
 8005844:	08006a74 	.word	0x08006a74
 8005848:	08006a85 	.word	0x08006a85

0800584c <__pow5mult>:
 800584c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005850:	4615      	mov	r5, r2
 8005852:	f012 0203 	ands.w	r2, r2, #3
 8005856:	4606      	mov	r6, r0
 8005858:	460f      	mov	r7, r1
 800585a:	d007      	beq.n	800586c <__pow5mult+0x20>
 800585c:	4c25      	ldr	r4, [pc, #148]	; (80058f4 <__pow5mult+0xa8>)
 800585e:	3a01      	subs	r2, #1
 8005860:	2300      	movs	r3, #0
 8005862:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005866:	f7ff fe9b 	bl	80055a0 <__multadd>
 800586a:	4607      	mov	r7, r0
 800586c:	10ad      	asrs	r5, r5, #2
 800586e:	d03d      	beq.n	80058ec <__pow5mult+0xa0>
 8005870:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005872:	b97c      	cbnz	r4, 8005894 <__pow5mult+0x48>
 8005874:	2010      	movs	r0, #16
 8005876:	f7ff fe1b 	bl	80054b0 <malloc>
 800587a:	4602      	mov	r2, r0
 800587c:	6270      	str	r0, [r6, #36]	; 0x24
 800587e:	b928      	cbnz	r0, 800588c <__pow5mult+0x40>
 8005880:	4b1d      	ldr	r3, [pc, #116]	; (80058f8 <__pow5mult+0xac>)
 8005882:	481e      	ldr	r0, [pc, #120]	; (80058fc <__pow5mult+0xb0>)
 8005884:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005888:	f7fe ff62 	bl	8004750 <__assert_func>
 800588c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005890:	6004      	str	r4, [r0, #0]
 8005892:	60c4      	str	r4, [r0, #12]
 8005894:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800589c:	b94c      	cbnz	r4, 80058b2 <__pow5mult+0x66>
 800589e:	f240 2171 	movw	r1, #625	; 0x271
 80058a2:	4630      	mov	r0, r6
 80058a4:	f7ff ff12 	bl	80056cc <__i2b>
 80058a8:	2300      	movs	r3, #0
 80058aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80058ae:	4604      	mov	r4, r0
 80058b0:	6003      	str	r3, [r0, #0]
 80058b2:	f04f 0900 	mov.w	r9, #0
 80058b6:	07eb      	lsls	r3, r5, #31
 80058b8:	d50a      	bpl.n	80058d0 <__pow5mult+0x84>
 80058ba:	4639      	mov	r1, r7
 80058bc:	4622      	mov	r2, r4
 80058be:	4630      	mov	r0, r6
 80058c0:	f7ff ff1a 	bl	80056f8 <__multiply>
 80058c4:	4639      	mov	r1, r7
 80058c6:	4680      	mov	r8, r0
 80058c8:	4630      	mov	r0, r6
 80058ca:	f7ff fe47 	bl	800555c <_Bfree>
 80058ce:	4647      	mov	r7, r8
 80058d0:	106d      	asrs	r5, r5, #1
 80058d2:	d00b      	beq.n	80058ec <__pow5mult+0xa0>
 80058d4:	6820      	ldr	r0, [r4, #0]
 80058d6:	b938      	cbnz	r0, 80058e8 <__pow5mult+0x9c>
 80058d8:	4622      	mov	r2, r4
 80058da:	4621      	mov	r1, r4
 80058dc:	4630      	mov	r0, r6
 80058de:	f7ff ff0b 	bl	80056f8 <__multiply>
 80058e2:	6020      	str	r0, [r4, #0]
 80058e4:	f8c0 9000 	str.w	r9, [r0]
 80058e8:	4604      	mov	r4, r0
 80058ea:	e7e4      	b.n	80058b6 <__pow5mult+0x6a>
 80058ec:	4638      	mov	r0, r7
 80058ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058f2:	bf00      	nop
 80058f4:	08006bd8 	.word	0x08006bd8
 80058f8:	0800695c 	.word	0x0800695c
 80058fc:	08006a85 	.word	0x08006a85

08005900 <__lshift>:
 8005900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005904:	460c      	mov	r4, r1
 8005906:	6849      	ldr	r1, [r1, #4]
 8005908:	6923      	ldr	r3, [r4, #16]
 800590a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800590e:	68a3      	ldr	r3, [r4, #8]
 8005910:	4607      	mov	r7, r0
 8005912:	4691      	mov	r9, r2
 8005914:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005918:	f108 0601 	add.w	r6, r8, #1
 800591c:	42b3      	cmp	r3, r6
 800591e:	db0b      	blt.n	8005938 <__lshift+0x38>
 8005920:	4638      	mov	r0, r7
 8005922:	f7ff fddb 	bl	80054dc <_Balloc>
 8005926:	4605      	mov	r5, r0
 8005928:	b948      	cbnz	r0, 800593e <__lshift+0x3e>
 800592a:	4602      	mov	r2, r0
 800592c:	4b2a      	ldr	r3, [pc, #168]	; (80059d8 <__lshift+0xd8>)
 800592e:	482b      	ldr	r0, [pc, #172]	; (80059dc <__lshift+0xdc>)
 8005930:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005934:	f7fe ff0c 	bl	8004750 <__assert_func>
 8005938:	3101      	adds	r1, #1
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	e7ee      	b.n	800591c <__lshift+0x1c>
 800593e:	2300      	movs	r3, #0
 8005940:	f100 0114 	add.w	r1, r0, #20
 8005944:	f100 0210 	add.w	r2, r0, #16
 8005948:	4618      	mov	r0, r3
 800594a:	4553      	cmp	r3, sl
 800594c:	db37      	blt.n	80059be <__lshift+0xbe>
 800594e:	6920      	ldr	r0, [r4, #16]
 8005950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005954:	f104 0314 	add.w	r3, r4, #20
 8005958:	f019 091f 	ands.w	r9, r9, #31
 800595c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005960:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005964:	d02f      	beq.n	80059c6 <__lshift+0xc6>
 8005966:	f1c9 0e20 	rsb	lr, r9, #32
 800596a:	468a      	mov	sl, r1
 800596c:	f04f 0c00 	mov.w	ip, #0
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	fa02 f209 	lsl.w	r2, r2, r9
 8005976:	ea42 020c 	orr.w	r2, r2, ip
 800597a:	f84a 2b04 	str.w	r2, [sl], #4
 800597e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005982:	4298      	cmp	r0, r3
 8005984:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005988:	d8f2      	bhi.n	8005970 <__lshift+0x70>
 800598a:	1b03      	subs	r3, r0, r4
 800598c:	3b15      	subs	r3, #21
 800598e:	f023 0303 	bic.w	r3, r3, #3
 8005992:	3304      	adds	r3, #4
 8005994:	f104 0215 	add.w	r2, r4, #21
 8005998:	4290      	cmp	r0, r2
 800599a:	bf38      	it	cc
 800599c:	2304      	movcc	r3, #4
 800599e:	f841 c003 	str.w	ip, [r1, r3]
 80059a2:	f1bc 0f00 	cmp.w	ip, #0
 80059a6:	d001      	beq.n	80059ac <__lshift+0xac>
 80059a8:	f108 0602 	add.w	r6, r8, #2
 80059ac:	3e01      	subs	r6, #1
 80059ae:	4638      	mov	r0, r7
 80059b0:	612e      	str	r6, [r5, #16]
 80059b2:	4621      	mov	r1, r4
 80059b4:	f7ff fdd2 	bl	800555c <_Bfree>
 80059b8:	4628      	mov	r0, r5
 80059ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059be:	f842 0f04 	str.w	r0, [r2, #4]!
 80059c2:	3301      	adds	r3, #1
 80059c4:	e7c1      	b.n	800594a <__lshift+0x4a>
 80059c6:	3904      	subs	r1, #4
 80059c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80059cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80059d0:	4298      	cmp	r0, r3
 80059d2:	d8f9      	bhi.n	80059c8 <__lshift+0xc8>
 80059d4:	e7ea      	b.n	80059ac <__lshift+0xac>
 80059d6:	bf00      	nop
 80059d8:	08006a74 	.word	0x08006a74
 80059dc:	08006a85 	.word	0x08006a85

080059e0 <__mcmp>:
 80059e0:	b530      	push	{r4, r5, lr}
 80059e2:	6902      	ldr	r2, [r0, #16]
 80059e4:	690c      	ldr	r4, [r1, #16]
 80059e6:	1b12      	subs	r2, r2, r4
 80059e8:	d10e      	bne.n	8005a08 <__mcmp+0x28>
 80059ea:	f100 0314 	add.w	r3, r0, #20
 80059ee:	3114      	adds	r1, #20
 80059f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80059f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80059f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80059fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005a00:	42a5      	cmp	r5, r4
 8005a02:	d003      	beq.n	8005a0c <__mcmp+0x2c>
 8005a04:	d305      	bcc.n	8005a12 <__mcmp+0x32>
 8005a06:	2201      	movs	r2, #1
 8005a08:	4610      	mov	r0, r2
 8005a0a:	bd30      	pop	{r4, r5, pc}
 8005a0c:	4283      	cmp	r3, r0
 8005a0e:	d3f3      	bcc.n	80059f8 <__mcmp+0x18>
 8005a10:	e7fa      	b.n	8005a08 <__mcmp+0x28>
 8005a12:	f04f 32ff 	mov.w	r2, #4294967295
 8005a16:	e7f7      	b.n	8005a08 <__mcmp+0x28>

08005a18 <__mdiff>:
 8005a18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1c:	460c      	mov	r4, r1
 8005a1e:	4606      	mov	r6, r0
 8005a20:	4611      	mov	r1, r2
 8005a22:	4620      	mov	r0, r4
 8005a24:	4690      	mov	r8, r2
 8005a26:	f7ff ffdb 	bl	80059e0 <__mcmp>
 8005a2a:	1e05      	subs	r5, r0, #0
 8005a2c:	d110      	bne.n	8005a50 <__mdiff+0x38>
 8005a2e:	4629      	mov	r1, r5
 8005a30:	4630      	mov	r0, r6
 8005a32:	f7ff fd53 	bl	80054dc <_Balloc>
 8005a36:	b930      	cbnz	r0, 8005a46 <__mdiff+0x2e>
 8005a38:	4b3a      	ldr	r3, [pc, #232]	; (8005b24 <__mdiff+0x10c>)
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	f240 2132 	movw	r1, #562	; 0x232
 8005a40:	4839      	ldr	r0, [pc, #228]	; (8005b28 <__mdiff+0x110>)
 8005a42:	f7fe fe85 	bl	8004750 <__assert_func>
 8005a46:	2301      	movs	r3, #1
 8005a48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005a4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a50:	bfa4      	itt	ge
 8005a52:	4643      	movge	r3, r8
 8005a54:	46a0      	movge	r8, r4
 8005a56:	4630      	mov	r0, r6
 8005a58:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005a5c:	bfa6      	itte	ge
 8005a5e:	461c      	movge	r4, r3
 8005a60:	2500      	movge	r5, #0
 8005a62:	2501      	movlt	r5, #1
 8005a64:	f7ff fd3a 	bl	80054dc <_Balloc>
 8005a68:	b920      	cbnz	r0, 8005a74 <__mdiff+0x5c>
 8005a6a:	4b2e      	ldr	r3, [pc, #184]	; (8005b24 <__mdiff+0x10c>)
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005a72:	e7e5      	b.n	8005a40 <__mdiff+0x28>
 8005a74:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005a78:	6926      	ldr	r6, [r4, #16]
 8005a7a:	60c5      	str	r5, [r0, #12]
 8005a7c:	f104 0914 	add.w	r9, r4, #20
 8005a80:	f108 0514 	add.w	r5, r8, #20
 8005a84:	f100 0e14 	add.w	lr, r0, #20
 8005a88:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005a8c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005a90:	f108 0210 	add.w	r2, r8, #16
 8005a94:	46f2      	mov	sl, lr
 8005a96:	2100      	movs	r1, #0
 8005a98:	f859 3b04 	ldr.w	r3, [r9], #4
 8005a9c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005aa0:	fa1f f883 	uxth.w	r8, r3
 8005aa4:	fa11 f18b 	uxtah	r1, r1, fp
 8005aa8:	0c1b      	lsrs	r3, r3, #16
 8005aaa:	eba1 0808 	sub.w	r8, r1, r8
 8005aae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005ab2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005ab6:	fa1f f888 	uxth.w	r8, r8
 8005aba:	1419      	asrs	r1, r3, #16
 8005abc:	454e      	cmp	r6, r9
 8005abe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005ac2:	f84a 3b04 	str.w	r3, [sl], #4
 8005ac6:	d8e7      	bhi.n	8005a98 <__mdiff+0x80>
 8005ac8:	1b33      	subs	r3, r6, r4
 8005aca:	3b15      	subs	r3, #21
 8005acc:	f023 0303 	bic.w	r3, r3, #3
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	3415      	adds	r4, #21
 8005ad4:	42a6      	cmp	r6, r4
 8005ad6:	bf38      	it	cc
 8005ad8:	2304      	movcc	r3, #4
 8005ada:	441d      	add	r5, r3
 8005adc:	4473      	add	r3, lr
 8005ade:	469e      	mov	lr, r3
 8005ae0:	462e      	mov	r6, r5
 8005ae2:	4566      	cmp	r6, ip
 8005ae4:	d30e      	bcc.n	8005b04 <__mdiff+0xec>
 8005ae6:	f10c 0203 	add.w	r2, ip, #3
 8005aea:	1b52      	subs	r2, r2, r5
 8005aec:	f022 0203 	bic.w	r2, r2, #3
 8005af0:	3d03      	subs	r5, #3
 8005af2:	45ac      	cmp	ip, r5
 8005af4:	bf38      	it	cc
 8005af6:	2200      	movcc	r2, #0
 8005af8:	441a      	add	r2, r3
 8005afa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005afe:	b17b      	cbz	r3, 8005b20 <__mdiff+0x108>
 8005b00:	6107      	str	r7, [r0, #16]
 8005b02:	e7a3      	b.n	8005a4c <__mdiff+0x34>
 8005b04:	f856 8b04 	ldr.w	r8, [r6], #4
 8005b08:	fa11 f288 	uxtah	r2, r1, r8
 8005b0c:	1414      	asrs	r4, r2, #16
 8005b0e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005b12:	b292      	uxth	r2, r2
 8005b14:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005b18:	f84e 2b04 	str.w	r2, [lr], #4
 8005b1c:	1421      	asrs	r1, r4, #16
 8005b1e:	e7e0      	b.n	8005ae2 <__mdiff+0xca>
 8005b20:	3f01      	subs	r7, #1
 8005b22:	e7ea      	b.n	8005afa <__mdiff+0xe2>
 8005b24:	08006a74 	.word	0x08006a74
 8005b28:	08006a85 	.word	0x08006a85

08005b2c <__d2b>:
 8005b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b30:	4689      	mov	r9, r1
 8005b32:	2101      	movs	r1, #1
 8005b34:	ec57 6b10 	vmov	r6, r7, d0
 8005b38:	4690      	mov	r8, r2
 8005b3a:	f7ff fccf 	bl	80054dc <_Balloc>
 8005b3e:	4604      	mov	r4, r0
 8005b40:	b930      	cbnz	r0, 8005b50 <__d2b+0x24>
 8005b42:	4602      	mov	r2, r0
 8005b44:	4b25      	ldr	r3, [pc, #148]	; (8005bdc <__d2b+0xb0>)
 8005b46:	4826      	ldr	r0, [pc, #152]	; (8005be0 <__d2b+0xb4>)
 8005b48:	f240 310a 	movw	r1, #778	; 0x30a
 8005b4c:	f7fe fe00 	bl	8004750 <__assert_func>
 8005b50:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005b54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005b58:	bb35      	cbnz	r5, 8005ba8 <__d2b+0x7c>
 8005b5a:	2e00      	cmp	r6, #0
 8005b5c:	9301      	str	r3, [sp, #4]
 8005b5e:	d028      	beq.n	8005bb2 <__d2b+0x86>
 8005b60:	4668      	mov	r0, sp
 8005b62:	9600      	str	r6, [sp, #0]
 8005b64:	f7ff fd82 	bl	800566c <__lo0bits>
 8005b68:	9900      	ldr	r1, [sp, #0]
 8005b6a:	b300      	cbz	r0, 8005bae <__d2b+0x82>
 8005b6c:	9a01      	ldr	r2, [sp, #4]
 8005b6e:	f1c0 0320 	rsb	r3, r0, #32
 8005b72:	fa02 f303 	lsl.w	r3, r2, r3
 8005b76:	430b      	orrs	r3, r1
 8005b78:	40c2      	lsrs	r2, r0
 8005b7a:	6163      	str	r3, [r4, #20]
 8005b7c:	9201      	str	r2, [sp, #4]
 8005b7e:	9b01      	ldr	r3, [sp, #4]
 8005b80:	61a3      	str	r3, [r4, #24]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	bf14      	ite	ne
 8005b86:	2202      	movne	r2, #2
 8005b88:	2201      	moveq	r2, #1
 8005b8a:	6122      	str	r2, [r4, #16]
 8005b8c:	b1d5      	cbz	r5, 8005bc4 <__d2b+0x98>
 8005b8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005b92:	4405      	add	r5, r0
 8005b94:	f8c9 5000 	str.w	r5, [r9]
 8005b98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b9c:	f8c8 0000 	str.w	r0, [r8]
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	b003      	add	sp, #12
 8005ba4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ba8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bac:	e7d5      	b.n	8005b5a <__d2b+0x2e>
 8005bae:	6161      	str	r1, [r4, #20]
 8005bb0:	e7e5      	b.n	8005b7e <__d2b+0x52>
 8005bb2:	a801      	add	r0, sp, #4
 8005bb4:	f7ff fd5a 	bl	800566c <__lo0bits>
 8005bb8:	9b01      	ldr	r3, [sp, #4]
 8005bba:	6163      	str	r3, [r4, #20]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	6122      	str	r2, [r4, #16]
 8005bc0:	3020      	adds	r0, #32
 8005bc2:	e7e3      	b.n	8005b8c <__d2b+0x60>
 8005bc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005bc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005bcc:	f8c9 0000 	str.w	r0, [r9]
 8005bd0:	6918      	ldr	r0, [r3, #16]
 8005bd2:	f7ff fd2b 	bl	800562c <__hi0bits>
 8005bd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005bda:	e7df      	b.n	8005b9c <__d2b+0x70>
 8005bdc:	08006a74 	.word	0x08006a74
 8005be0:	08006a85 	.word	0x08006a85

08005be4 <_calloc_r>:
 8005be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005be6:	fba1 2402 	umull	r2, r4, r1, r2
 8005bea:	b94c      	cbnz	r4, 8005c00 <_calloc_r+0x1c>
 8005bec:	4611      	mov	r1, r2
 8005bee:	9201      	str	r2, [sp, #4]
 8005bf0:	f000 f87a 	bl	8005ce8 <_malloc_r>
 8005bf4:	9a01      	ldr	r2, [sp, #4]
 8005bf6:	4605      	mov	r5, r0
 8005bf8:	b930      	cbnz	r0, 8005c08 <_calloc_r+0x24>
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	b003      	add	sp, #12
 8005bfe:	bd30      	pop	{r4, r5, pc}
 8005c00:	220c      	movs	r2, #12
 8005c02:	6002      	str	r2, [r0, #0]
 8005c04:	2500      	movs	r5, #0
 8005c06:	e7f8      	b.n	8005bfa <_calloc_r+0x16>
 8005c08:	4621      	mov	r1, r4
 8005c0a:	f7fe f8d3 	bl	8003db4 <memset>
 8005c0e:	e7f4      	b.n	8005bfa <_calloc_r+0x16>

08005c10 <_free_r>:
 8005c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c12:	2900      	cmp	r1, #0
 8005c14:	d044      	beq.n	8005ca0 <_free_r+0x90>
 8005c16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c1a:	9001      	str	r0, [sp, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f1a1 0404 	sub.w	r4, r1, #4
 8005c22:	bfb8      	it	lt
 8005c24:	18e4      	addlt	r4, r4, r3
 8005c26:	f000 fd37 	bl	8006698 <__malloc_lock>
 8005c2a:	4a1e      	ldr	r2, [pc, #120]	; (8005ca4 <_free_r+0x94>)
 8005c2c:	9801      	ldr	r0, [sp, #4]
 8005c2e:	6813      	ldr	r3, [r2, #0]
 8005c30:	b933      	cbnz	r3, 8005c40 <_free_r+0x30>
 8005c32:	6063      	str	r3, [r4, #4]
 8005c34:	6014      	str	r4, [r2, #0]
 8005c36:	b003      	add	sp, #12
 8005c38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c3c:	f000 bd32 	b.w	80066a4 <__malloc_unlock>
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	d908      	bls.n	8005c56 <_free_r+0x46>
 8005c44:	6825      	ldr	r5, [r4, #0]
 8005c46:	1961      	adds	r1, r4, r5
 8005c48:	428b      	cmp	r3, r1
 8005c4a:	bf01      	itttt	eq
 8005c4c:	6819      	ldreq	r1, [r3, #0]
 8005c4e:	685b      	ldreq	r3, [r3, #4]
 8005c50:	1949      	addeq	r1, r1, r5
 8005c52:	6021      	streq	r1, [r4, #0]
 8005c54:	e7ed      	b.n	8005c32 <_free_r+0x22>
 8005c56:	461a      	mov	r2, r3
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	b10b      	cbz	r3, 8005c60 <_free_r+0x50>
 8005c5c:	42a3      	cmp	r3, r4
 8005c5e:	d9fa      	bls.n	8005c56 <_free_r+0x46>
 8005c60:	6811      	ldr	r1, [r2, #0]
 8005c62:	1855      	adds	r5, r2, r1
 8005c64:	42a5      	cmp	r5, r4
 8005c66:	d10b      	bne.n	8005c80 <_free_r+0x70>
 8005c68:	6824      	ldr	r4, [r4, #0]
 8005c6a:	4421      	add	r1, r4
 8005c6c:	1854      	adds	r4, r2, r1
 8005c6e:	42a3      	cmp	r3, r4
 8005c70:	6011      	str	r1, [r2, #0]
 8005c72:	d1e0      	bne.n	8005c36 <_free_r+0x26>
 8005c74:	681c      	ldr	r4, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	6053      	str	r3, [r2, #4]
 8005c7a:	4421      	add	r1, r4
 8005c7c:	6011      	str	r1, [r2, #0]
 8005c7e:	e7da      	b.n	8005c36 <_free_r+0x26>
 8005c80:	d902      	bls.n	8005c88 <_free_r+0x78>
 8005c82:	230c      	movs	r3, #12
 8005c84:	6003      	str	r3, [r0, #0]
 8005c86:	e7d6      	b.n	8005c36 <_free_r+0x26>
 8005c88:	6825      	ldr	r5, [r4, #0]
 8005c8a:	1961      	adds	r1, r4, r5
 8005c8c:	428b      	cmp	r3, r1
 8005c8e:	bf04      	itt	eq
 8005c90:	6819      	ldreq	r1, [r3, #0]
 8005c92:	685b      	ldreq	r3, [r3, #4]
 8005c94:	6063      	str	r3, [r4, #4]
 8005c96:	bf04      	itt	eq
 8005c98:	1949      	addeq	r1, r1, r5
 8005c9a:	6021      	streq	r1, [r4, #0]
 8005c9c:	6054      	str	r4, [r2, #4]
 8005c9e:	e7ca      	b.n	8005c36 <_free_r+0x26>
 8005ca0:	b003      	add	sp, #12
 8005ca2:	bd30      	pop	{r4, r5, pc}
 8005ca4:	20000428 	.word	0x20000428

08005ca8 <sbrk_aligned>:
 8005ca8:	b570      	push	{r4, r5, r6, lr}
 8005caa:	4e0e      	ldr	r6, [pc, #56]	; (8005ce4 <sbrk_aligned+0x3c>)
 8005cac:	460c      	mov	r4, r1
 8005cae:	6831      	ldr	r1, [r6, #0]
 8005cb0:	4605      	mov	r5, r0
 8005cb2:	b911      	cbnz	r1, 8005cba <sbrk_aligned+0x12>
 8005cb4:	f000 f9e6 	bl	8006084 <_sbrk_r>
 8005cb8:	6030      	str	r0, [r6, #0]
 8005cba:	4621      	mov	r1, r4
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	f000 f9e1 	bl	8006084 <_sbrk_r>
 8005cc2:	1c43      	adds	r3, r0, #1
 8005cc4:	d00a      	beq.n	8005cdc <sbrk_aligned+0x34>
 8005cc6:	1cc4      	adds	r4, r0, #3
 8005cc8:	f024 0403 	bic.w	r4, r4, #3
 8005ccc:	42a0      	cmp	r0, r4
 8005cce:	d007      	beq.n	8005ce0 <sbrk_aligned+0x38>
 8005cd0:	1a21      	subs	r1, r4, r0
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f000 f9d6 	bl	8006084 <_sbrk_r>
 8005cd8:	3001      	adds	r0, #1
 8005cda:	d101      	bne.n	8005ce0 <sbrk_aligned+0x38>
 8005cdc:	f04f 34ff 	mov.w	r4, #4294967295
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}
 8005ce4:	2000042c 	.word	0x2000042c

08005ce8 <_malloc_r>:
 8005ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cec:	1ccd      	adds	r5, r1, #3
 8005cee:	f025 0503 	bic.w	r5, r5, #3
 8005cf2:	3508      	adds	r5, #8
 8005cf4:	2d0c      	cmp	r5, #12
 8005cf6:	bf38      	it	cc
 8005cf8:	250c      	movcc	r5, #12
 8005cfa:	2d00      	cmp	r5, #0
 8005cfc:	4607      	mov	r7, r0
 8005cfe:	db01      	blt.n	8005d04 <_malloc_r+0x1c>
 8005d00:	42a9      	cmp	r1, r5
 8005d02:	d905      	bls.n	8005d10 <_malloc_r+0x28>
 8005d04:	230c      	movs	r3, #12
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	2600      	movs	r6, #0
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d10:	4e2e      	ldr	r6, [pc, #184]	; (8005dcc <_malloc_r+0xe4>)
 8005d12:	f000 fcc1 	bl	8006698 <__malloc_lock>
 8005d16:	6833      	ldr	r3, [r6, #0]
 8005d18:	461c      	mov	r4, r3
 8005d1a:	bb34      	cbnz	r4, 8005d6a <_malloc_r+0x82>
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	4638      	mov	r0, r7
 8005d20:	f7ff ffc2 	bl	8005ca8 <sbrk_aligned>
 8005d24:	1c43      	adds	r3, r0, #1
 8005d26:	4604      	mov	r4, r0
 8005d28:	d14d      	bne.n	8005dc6 <_malloc_r+0xde>
 8005d2a:	6834      	ldr	r4, [r6, #0]
 8005d2c:	4626      	mov	r6, r4
 8005d2e:	2e00      	cmp	r6, #0
 8005d30:	d140      	bne.n	8005db4 <_malloc_r+0xcc>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	4631      	mov	r1, r6
 8005d36:	4638      	mov	r0, r7
 8005d38:	eb04 0803 	add.w	r8, r4, r3
 8005d3c:	f000 f9a2 	bl	8006084 <_sbrk_r>
 8005d40:	4580      	cmp	r8, r0
 8005d42:	d13a      	bne.n	8005dba <_malloc_r+0xd2>
 8005d44:	6821      	ldr	r1, [r4, #0]
 8005d46:	3503      	adds	r5, #3
 8005d48:	1a6d      	subs	r5, r5, r1
 8005d4a:	f025 0503 	bic.w	r5, r5, #3
 8005d4e:	3508      	adds	r5, #8
 8005d50:	2d0c      	cmp	r5, #12
 8005d52:	bf38      	it	cc
 8005d54:	250c      	movcc	r5, #12
 8005d56:	4629      	mov	r1, r5
 8005d58:	4638      	mov	r0, r7
 8005d5a:	f7ff ffa5 	bl	8005ca8 <sbrk_aligned>
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d02b      	beq.n	8005dba <_malloc_r+0xd2>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	442b      	add	r3, r5
 8005d66:	6023      	str	r3, [r4, #0]
 8005d68:	e00e      	b.n	8005d88 <_malloc_r+0xa0>
 8005d6a:	6822      	ldr	r2, [r4, #0]
 8005d6c:	1b52      	subs	r2, r2, r5
 8005d6e:	d41e      	bmi.n	8005dae <_malloc_r+0xc6>
 8005d70:	2a0b      	cmp	r2, #11
 8005d72:	d916      	bls.n	8005da2 <_malloc_r+0xba>
 8005d74:	1961      	adds	r1, r4, r5
 8005d76:	42a3      	cmp	r3, r4
 8005d78:	6025      	str	r5, [r4, #0]
 8005d7a:	bf18      	it	ne
 8005d7c:	6059      	strne	r1, [r3, #4]
 8005d7e:	6863      	ldr	r3, [r4, #4]
 8005d80:	bf08      	it	eq
 8005d82:	6031      	streq	r1, [r6, #0]
 8005d84:	5162      	str	r2, [r4, r5]
 8005d86:	604b      	str	r3, [r1, #4]
 8005d88:	4638      	mov	r0, r7
 8005d8a:	f104 060b 	add.w	r6, r4, #11
 8005d8e:	f000 fc89 	bl	80066a4 <__malloc_unlock>
 8005d92:	f026 0607 	bic.w	r6, r6, #7
 8005d96:	1d23      	adds	r3, r4, #4
 8005d98:	1af2      	subs	r2, r6, r3
 8005d9a:	d0b6      	beq.n	8005d0a <_malloc_r+0x22>
 8005d9c:	1b9b      	subs	r3, r3, r6
 8005d9e:	50a3      	str	r3, [r4, r2]
 8005da0:	e7b3      	b.n	8005d0a <_malloc_r+0x22>
 8005da2:	6862      	ldr	r2, [r4, #4]
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	bf0c      	ite	eq
 8005da8:	6032      	streq	r2, [r6, #0]
 8005daa:	605a      	strne	r2, [r3, #4]
 8005dac:	e7ec      	b.n	8005d88 <_malloc_r+0xa0>
 8005dae:	4623      	mov	r3, r4
 8005db0:	6864      	ldr	r4, [r4, #4]
 8005db2:	e7b2      	b.n	8005d1a <_malloc_r+0x32>
 8005db4:	4634      	mov	r4, r6
 8005db6:	6876      	ldr	r6, [r6, #4]
 8005db8:	e7b9      	b.n	8005d2e <_malloc_r+0x46>
 8005dba:	230c      	movs	r3, #12
 8005dbc:	603b      	str	r3, [r7, #0]
 8005dbe:	4638      	mov	r0, r7
 8005dc0:	f000 fc70 	bl	80066a4 <__malloc_unlock>
 8005dc4:	e7a1      	b.n	8005d0a <_malloc_r+0x22>
 8005dc6:	6025      	str	r5, [r4, #0]
 8005dc8:	e7de      	b.n	8005d88 <_malloc_r+0xa0>
 8005dca:	bf00      	nop
 8005dcc:	20000428 	.word	0x20000428

08005dd0 <__sfputc_r>:
 8005dd0:	6893      	ldr	r3, [r2, #8]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	b410      	push	{r4}
 8005dd8:	6093      	str	r3, [r2, #8]
 8005dda:	da08      	bge.n	8005dee <__sfputc_r+0x1e>
 8005ddc:	6994      	ldr	r4, [r2, #24]
 8005dde:	42a3      	cmp	r3, r4
 8005de0:	db01      	blt.n	8005de6 <__sfputc_r+0x16>
 8005de2:	290a      	cmp	r1, #10
 8005de4:	d103      	bne.n	8005dee <__sfputc_r+0x1e>
 8005de6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dea:	f000 b95b 	b.w	80060a4 <__swbuf_r>
 8005dee:	6813      	ldr	r3, [r2, #0]
 8005df0:	1c58      	adds	r0, r3, #1
 8005df2:	6010      	str	r0, [r2, #0]
 8005df4:	7019      	strb	r1, [r3, #0]
 8005df6:	4608      	mov	r0, r1
 8005df8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <__sfputs_r>:
 8005dfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e00:	4606      	mov	r6, r0
 8005e02:	460f      	mov	r7, r1
 8005e04:	4614      	mov	r4, r2
 8005e06:	18d5      	adds	r5, r2, r3
 8005e08:	42ac      	cmp	r4, r5
 8005e0a:	d101      	bne.n	8005e10 <__sfputs_r+0x12>
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	e007      	b.n	8005e20 <__sfputs_r+0x22>
 8005e10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e14:	463a      	mov	r2, r7
 8005e16:	4630      	mov	r0, r6
 8005e18:	f7ff ffda 	bl	8005dd0 <__sfputc_r>
 8005e1c:	1c43      	adds	r3, r0, #1
 8005e1e:	d1f3      	bne.n	8005e08 <__sfputs_r+0xa>
 8005e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e24 <_vfiprintf_r>:
 8005e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e28:	460d      	mov	r5, r1
 8005e2a:	b09d      	sub	sp, #116	; 0x74
 8005e2c:	4614      	mov	r4, r2
 8005e2e:	4698      	mov	r8, r3
 8005e30:	4606      	mov	r6, r0
 8005e32:	b118      	cbz	r0, 8005e3c <_vfiprintf_r+0x18>
 8005e34:	6983      	ldr	r3, [r0, #24]
 8005e36:	b90b      	cbnz	r3, 8005e3c <_vfiprintf_r+0x18>
 8005e38:	f000 fb16 	bl	8006468 <__sinit>
 8005e3c:	4b89      	ldr	r3, [pc, #548]	; (8006064 <_vfiprintf_r+0x240>)
 8005e3e:	429d      	cmp	r5, r3
 8005e40:	d11b      	bne.n	8005e7a <_vfiprintf_r+0x56>
 8005e42:	6875      	ldr	r5, [r6, #4]
 8005e44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e46:	07d9      	lsls	r1, r3, #31
 8005e48:	d405      	bmi.n	8005e56 <_vfiprintf_r+0x32>
 8005e4a:	89ab      	ldrh	r3, [r5, #12]
 8005e4c:	059a      	lsls	r2, r3, #22
 8005e4e:	d402      	bmi.n	8005e56 <_vfiprintf_r+0x32>
 8005e50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e52:	f000 fba7 	bl	80065a4 <__retarget_lock_acquire_recursive>
 8005e56:	89ab      	ldrh	r3, [r5, #12]
 8005e58:	071b      	lsls	r3, r3, #28
 8005e5a:	d501      	bpl.n	8005e60 <_vfiprintf_r+0x3c>
 8005e5c:	692b      	ldr	r3, [r5, #16]
 8005e5e:	b9eb      	cbnz	r3, 8005e9c <_vfiprintf_r+0x78>
 8005e60:	4629      	mov	r1, r5
 8005e62:	4630      	mov	r0, r6
 8005e64:	f000 f970 	bl	8006148 <__swsetup_r>
 8005e68:	b1c0      	cbz	r0, 8005e9c <_vfiprintf_r+0x78>
 8005e6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e6c:	07dc      	lsls	r4, r3, #31
 8005e6e:	d50e      	bpl.n	8005e8e <_vfiprintf_r+0x6a>
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	b01d      	add	sp, #116	; 0x74
 8005e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7a:	4b7b      	ldr	r3, [pc, #492]	; (8006068 <_vfiprintf_r+0x244>)
 8005e7c:	429d      	cmp	r5, r3
 8005e7e:	d101      	bne.n	8005e84 <_vfiprintf_r+0x60>
 8005e80:	68b5      	ldr	r5, [r6, #8]
 8005e82:	e7df      	b.n	8005e44 <_vfiprintf_r+0x20>
 8005e84:	4b79      	ldr	r3, [pc, #484]	; (800606c <_vfiprintf_r+0x248>)
 8005e86:	429d      	cmp	r5, r3
 8005e88:	bf08      	it	eq
 8005e8a:	68f5      	ldreq	r5, [r6, #12]
 8005e8c:	e7da      	b.n	8005e44 <_vfiprintf_r+0x20>
 8005e8e:	89ab      	ldrh	r3, [r5, #12]
 8005e90:	0598      	lsls	r0, r3, #22
 8005e92:	d4ed      	bmi.n	8005e70 <_vfiprintf_r+0x4c>
 8005e94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e96:	f000 fb86 	bl	80065a6 <__retarget_lock_release_recursive>
 8005e9a:	e7e9      	b.n	8005e70 <_vfiprintf_r+0x4c>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005ea0:	2320      	movs	r3, #32
 8005ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ea6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005eaa:	2330      	movs	r3, #48	; 0x30
 8005eac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006070 <_vfiprintf_r+0x24c>
 8005eb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005eb4:	f04f 0901 	mov.w	r9, #1
 8005eb8:	4623      	mov	r3, r4
 8005eba:	469a      	mov	sl, r3
 8005ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ec0:	b10a      	cbz	r2, 8005ec6 <_vfiprintf_r+0xa2>
 8005ec2:	2a25      	cmp	r2, #37	; 0x25
 8005ec4:	d1f9      	bne.n	8005eba <_vfiprintf_r+0x96>
 8005ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8005eca:	d00b      	beq.n	8005ee4 <_vfiprintf_r+0xc0>
 8005ecc:	465b      	mov	r3, fp
 8005ece:	4622      	mov	r2, r4
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	f7ff ff93 	bl	8005dfe <__sfputs_r>
 8005ed8:	3001      	adds	r0, #1
 8005eda:	f000 80aa 	beq.w	8006032 <_vfiprintf_r+0x20e>
 8005ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ee0:	445a      	add	r2, fp
 8005ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8005ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 80a2 	beq.w	8006032 <_vfiprintf_r+0x20e>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ef8:	f10a 0a01 	add.w	sl, sl, #1
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	9307      	str	r3, [sp, #28]
 8005f00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f04:	931a      	str	r3, [sp, #104]	; 0x68
 8005f06:	4654      	mov	r4, sl
 8005f08:	2205      	movs	r2, #5
 8005f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f0e:	4858      	ldr	r0, [pc, #352]	; (8006070 <_vfiprintf_r+0x24c>)
 8005f10:	f7fa f99e 	bl	8000250 <memchr>
 8005f14:	9a04      	ldr	r2, [sp, #16]
 8005f16:	b9d8      	cbnz	r0, 8005f50 <_vfiprintf_r+0x12c>
 8005f18:	06d1      	lsls	r1, r2, #27
 8005f1a:	bf44      	itt	mi
 8005f1c:	2320      	movmi	r3, #32
 8005f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f22:	0713      	lsls	r3, r2, #28
 8005f24:	bf44      	itt	mi
 8005f26:	232b      	movmi	r3, #43	; 0x2b
 8005f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005f30:	2b2a      	cmp	r3, #42	; 0x2a
 8005f32:	d015      	beq.n	8005f60 <_vfiprintf_r+0x13c>
 8005f34:	9a07      	ldr	r2, [sp, #28]
 8005f36:	4654      	mov	r4, sl
 8005f38:	2000      	movs	r0, #0
 8005f3a:	f04f 0c0a 	mov.w	ip, #10
 8005f3e:	4621      	mov	r1, r4
 8005f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f44:	3b30      	subs	r3, #48	; 0x30
 8005f46:	2b09      	cmp	r3, #9
 8005f48:	d94e      	bls.n	8005fe8 <_vfiprintf_r+0x1c4>
 8005f4a:	b1b0      	cbz	r0, 8005f7a <_vfiprintf_r+0x156>
 8005f4c:	9207      	str	r2, [sp, #28]
 8005f4e:	e014      	b.n	8005f7a <_vfiprintf_r+0x156>
 8005f50:	eba0 0308 	sub.w	r3, r0, r8
 8005f54:	fa09 f303 	lsl.w	r3, r9, r3
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	9304      	str	r3, [sp, #16]
 8005f5c:	46a2      	mov	sl, r4
 8005f5e:	e7d2      	b.n	8005f06 <_vfiprintf_r+0xe2>
 8005f60:	9b03      	ldr	r3, [sp, #12]
 8005f62:	1d19      	adds	r1, r3, #4
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	9103      	str	r1, [sp, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	bfbb      	ittet	lt
 8005f6c:	425b      	neglt	r3, r3
 8005f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8005f72:	9307      	strge	r3, [sp, #28]
 8005f74:	9307      	strlt	r3, [sp, #28]
 8005f76:	bfb8      	it	lt
 8005f78:	9204      	strlt	r2, [sp, #16]
 8005f7a:	7823      	ldrb	r3, [r4, #0]
 8005f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8005f7e:	d10c      	bne.n	8005f9a <_vfiprintf_r+0x176>
 8005f80:	7863      	ldrb	r3, [r4, #1]
 8005f82:	2b2a      	cmp	r3, #42	; 0x2a
 8005f84:	d135      	bne.n	8005ff2 <_vfiprintf_r+0x1ce>
 8005f86:	9b03      	ldr	r3, [sp, #12]
 8005f88:	1d1a      	adds	r2, r3, #4
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	9203      	str	r2, [sp, #12]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	bfb8      	it	lt
 8005f92:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f96:	3402      	adds	r4, #2
 8005f98:	9305      	str	r3, [sp, #20]
 8005f9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006080 <_vfiprintf_r+0x25c>
 8005f9e:	7821      	ldrb	r1, [r4, #0]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	4650      	mov	r0, sl
 8005fa4:	f7fa f954 	bl	8000250 <memchr>
 8005fa8:	b140      	cbz	r0, 8005fbc <_vfiprintf_r+0x198>
 8005faa:	2340      	movs	r3, #64	; 0x40
 8005fac:	eba0 000a 	sub.w	r0, r0, sl
 8005fb0:	fa03 f000 	lsl.w	r0, r3, r0
 8005fb4:	9b04      	ldr	r3, [sp, #16]
 8005fb6:	4303      	orrs	r3, r0
 8005fb8:	3401      	adds	r4, #1
 8005fba:	9304      	str	r3, [sp, #16]
 8005fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc0:	482c      	ldr	r0, [pc, #176]	; (8006074 <_vfiprintf_r+0x250>)
 8005fc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fc6:	2206      	movs	r2, #6
 8005fc8:	f7fa f942 	bl	8000250 <memchr>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d03f      	beq.n	8006050 <_vfiprintf_r+0x22c>
 8005fd0:	4b29      	ldr	r3, [pc, #164]	; (8006078 <_vfiprintf_r+0x254>)
 8005fd2:	bb1b      	cbnz	r3, 800601c <_vfiprintf_r+0x1f8>
 8005fd4:	9b03      	ldr	r3, [sp, #12]
 8005fd6:	3307      	adds	r3, #7
 8005fd8:	f023 0307 	bic.w	r3, r3, #7
 8005fdc:	3308      	adds	r3, #8
 8005fde:	9303      	str	r3, [sp, #12]
 8005fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe2:	443b      	add	r3, r7
 8005fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe6:	e767      	b.n	8005eb8 <_vfiprintf_r+0x94>
 8005fe8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fec:	460c      	mov	r4, r1
 8005fee:	2001      	movs	r0, #1
 8005ff0:	e7a5      	b.n	8005f3e <_vfiprintf_r+0x11a>
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	3401      	adds	r4, #1
 8005ff6:	9305      	str	r3, [sp, #20]
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	f04f 0c0a 	mov.w	ip, #10
 8005ffe:	4620      	mov	r0, r4
 8006000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006004:	3a30      	subs	r2, #48	; 0x30
 8006006:	2a09      	cmp	r2, #9
 8006008:	d903      	bls.n	8006012 <_vfiprintf_r+0x1ee>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0c5      	beq.n	8005f9a <_vfiprintf_r+0x176>
 800600e:	9105      	str	r1, [sp, #20]
 8006010:	e7c3      	b.n	8005f9a <_vfiprintf_r+0x176>
 8006012:	fb0c 2101 	mla	r1, ip, r1, r2
 8006016:	4604      	mov	r4, r0
 8006018:	2301      	movs	r3, #1
 800601a:	e7f0      	b.n	8005ffe <_vfiprintf_r+0x1da>
 800601c:	ab03      	add	r3, sp, #12
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	462a      	mov	r2, r5
 8006022:	4b16      	ldr	r3, [pc, #88]	; (800607c <_vfiprintf_r+0x258>)
 8006024:	a904      	add	r1, sp, #16
 8006026:	4630      	mov	r0, r6
 8006028:	f7fd ff6c 	bl	8003f04 <_printf_float>
 800602c:	4607      	mov	r7, r0
 800602e:	1c78      	adds	r0, r7, #1
 8006030:	d1d6      	bne.n	8005fe0 <_vfiprintf_r+0x1bc>
 8006032:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006034:	07d9      	lsls	r1, r3, #31
 8006036:	d405      	bmi.n	8006044 <_vfiprintf_r+0x220>
 8006038:	89ab      	ldrh	r3, [r5, #12]
 800603a:	059a      	lsls	r2, r3, #22
 800603c:	d402      	bmi.n	8006044 <_vfiprintf_r+0x220>
 800603e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006040:	f000 fab1 	bl	80065a6 <__retarget_lock_release_recursive>
 8006044:	89ab      	ldrh	r3, [r5, #12]
 8006046:	065b      	lsls	r3, r3, #25
 8006048:	f53f af12 	bmi.w	8005e70 <_vfiprintf_r+0x4c>
 800604c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800604e:	e711      	b.n	8005e74 <_vfiprintf_r+0x50>
 8006050:	ab03      	add	r3, sp, #12
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	462a      	mov	r2, r5
 8006056:	4b09      	ldr	r3, [pc, #36]	; (800607c <_vfiprintf_r+0x258>)
 8006058:	a904      	add	r1, sp, #16
 800605a:	4630      	mov	r0, r6
 800605c:	f7fe f9f6 	bl	800444c <_printf_i>
 8006060:	e7e4      	b.n	800602c <_vfiprintf_r+0x208>
 8006062:	bf00      	nop
 8006064:	08006c18 	.word	0x08006c18
 8006068:	08006c38 	.word	0x08006c38
 800606c:	08006bf8 	.word	0x08006bf8
 8006070:	08006be4 	.word	0x08006be4
 8006074:	08006bee 	.word	0x08006bee
 8006078:	08003f05 	.word	0x08003f05
 800607c:	08005dff 	.word	0x08005dff
 8006080:	08006bea 	.word	0x08006bea

08006084 <_sbrk_r>:
 8006084:	b538      	push	{r3, r4, r5, lr}
 8006086:	4d06      	ldr	r5, [pc, #24]	; (80060a0 <_sbrk_r+0x1c>)
 8006088:	2300      	movs	r3, #0
 800608a:	4604      	mov	r4, r0
 800608c:	4608      	mov	r0, r1
 800608e:	602b      	str	r3, [r5, #0]
 8006090:	f7fb fb4a 	bl	8001728 <_sbrk>
 8006094:	1c43      	adds	r3, r0, #1
 8006096:	d102      	bne.n	800609e <_sbrk_r+0x1a>
 8006098:	682b      	ldr	r3, [r5, #0]
 800609a:	b103      	cbz	r3, 800609e <_sbrk_r+0x1a>
 800609c:	6023      	str	r3, [r4, #0]
 800609e:	bd38      	pop	{r3, r4, r5, pc}
 80060a0:	20000434 	.word	0x20000434

080060a4 <__swbuf_r>:
 80060a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a6:	460e      	mov	r6, r1
 80060a8:	4614      	mov	r4, r2
 80060aa:	4605      	mov	r5, r0
 80060ac:	b118      	cbz	r0, 80060b6 <__swbuf_r+0x12>
 80060ae:	6983      	ldr	r3, [r0, #24]
 80060b0:	b90b      	cbnz	r3, 80060b6 <__swbuf_r+0x12>
 80060b2:	f000 f9d9 	bl	8006468 <__sinit>
 80060b6:	4b21      	ldr	r3, [pc, #132]	; (800613c <__swbuf_r+0x98>)
 80060b8:	429c      	cmp	r4, r3
 80060ba:	d12b      	bne.n	8006114 <__swbuf_r+0x70>
 80060bc:	686c      	ldr	r4, [r5, #4]
 80060be:	69a3      	ldr	r3, [r4, #24]
 80060c0:	60a3      	str	r3, [r4, #8]
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	071a      	lsls	r2, r3, #28
 80060c6:	d52f      	bpl.n	8006128 <__swbuf_r+0x84>
 80060c8:	6923      	ldr	r3, [r4, #16]
 80060ca:	b36b      	cbz	r3, 8006128 <__swbuf_r+0x84>
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	6820      	ldr	r0, [r4, #0]
 80060d0:	1ac0      	subs	r0, r0, r3
 80060d2:	6963      	ldr	r3, [r4, #20]
 80060d4:	b2f6      	uxtb	r6, r6
 80060d6:	4283      	cmp	r3, r0
 80060d8:	4637      	mov	r7, r6
 80060da:	dc04      	bgt.n	80060e6 <__swbuf_r+0x42>
 80060dc:	4621      	mov	r1, r4
 80060de:	4628      	mov	r0, r5
 80060e0:	f000 f92e 	bl	8006340 <_fflush_r>
 80060e4:	bb30      	cbnz	r0, 8006134 <__swbuf_r+0x90>
 80060e6:	68a3      	ldr	r3, [r4, #8]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	60a3      	str	r3, [r4, #8]
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	6022      	str	r2, [r4, #0]
 80060f2:	701e      	strb	r6, [r3, #0]
 80060f4:	6963      	ldr	r3, [r4, #20]
 80060f6:	3001      	adds	r0, #1
 80060f8:	4283      	cmp	r3, r0
 80060fa:	d004      	beq.n	8006106 <__swbuf_r+0x62>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	07db      	lsls	r3, r3, #31
 8006100:	d506      	bpl.n	8006110 <__swbuf_r+0x6c>
 8006102:	2e0a      	cmp	r6, #10
 8006104:	d104      	bne.n	8006110 <__swbuf_r+0x6c>
 8006106:	4621      	mov	r1, r4
 8006108:	4628      	mov	r0, r5
 800610a:	f000 f919 	bl	8006340 <_fflush_r>
 800610e:	b988      	cbnz	r0, 8006134 <__swbuf_r+0x90>
 8006110:	4638      	mov	r0, r7
 8006112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006114:	4b0a      	ldr	r3, [pc, #40]	; (8006140 <__swbuf_r+0x9c>)
 8006116:	429c      	cmp	r4, r3
 8006118:	d101      	bne.n	800611e <__swbuf_r+0x7a>
 800611a:	68ac      	ldr	r4, [r5, #8]
 800611c:	e7cf      	b.n	80060be <__swbuf_r+0x1a>
 800611e:	4b09      	ldr	r3, [pc, #36]	; (8006144 <__swbuf_r+0xa0>)
 8006120:	429c      	cmp	r4, r3
 8006122:	bf08      	it	eq
 8006124:	68ec      	ldreq	r4, [r5, #12]
 8006126:	e7ca      	b.n	80060be <__swbuf_r+0x1a>
 8006128:	4621      	mov	r1, r4
 800612a:	4628      	mov	r0, r5
 800612c:	f000 f80c 	bl	8006148 <__swsetup_r>
 8006130:	2800      	cmp	r0, #0
 8006132:	d0cb      	beq.n	80060cc <__swbuf_r+0x28>
 8006134:	f04f 37ff 	mov.w	r7, #4294967295
 8006138:	e7ea      	b.n	8006110 <__swbuf_r+0x6c>
 800613a:	bf00      	nop
 800613c:	08006c18 	.word	0x08006c18
 8006140:	08006c38 	.word	0x08006c38
 8006144:	08006bf8 	.word	0x08006bf8

08006148 <__swsetup_r>:
 8006148:	4b32      	ldr	r3, [pc, #200]	; (8006214 <__swsetup_r+0xcc>)
 800614a:	b570      	push	{r4, r5, r6, lr}
 800614c:	681d      	ldr	r5, [r3, #0]
 800614e:	4606      	mov	r6, r0
 8006150:	460c      	mov	r4, r1
 8006152:	b125      	cbz	r5, 800615e <__swsetup_r+0x16>
 8006154:	69ab      	ldr	r3, [r5, #24]
 8006156:	b913      	cbnz	r3, 800615e <__swsetup_r+0x16>
 8006158:	4628      	mov	r0, r5
 800615a:	f000 f985 	bl	8006468 <__sinit>
 800615e:	4b2e      	ldr	r3, [pc, #184]	; (8006218 <__swsetup_r+0xd0>)
 8006160:	429c      	cmp	r4, r3
 8006162:	d10f      	bne.n	8006184 <__swsetup_r+0x3c>
 8006164:	686c      	ldr	r4, [r5, #4]
 8006166:	89a3      	ldrh	r3, [r4, #12]
 8006168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800616c:	0719      	lsls	r1, r3, #28
 800616e:	d42c      	bmi.n	80061ca <__swsetup_r+0x82>
 8006170:	06dd      	lsls	r5, r3, #27
 8006172:	d411      	bmi.n	8006198 <__swsetup_r+0x50>
 8006174:	2309      	movs	r3, #9
 8006176:	6033      	str	r3, [r6, #0]
 8006178:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800617c:	81a3      	strh	r3, [r4, #12]
 800617e:	f04f 30ff 	mov.w	r0, #4294967295
 8006182:	e03e      	b.n	8006202 <__swsetup_r+0xba>
 8006184:	4b25      	ldr	r3, [pc, #148]	; (800621c <__swsetup_r+0xd4>)
 8006186:	429c      	cmp	r4, r3
 8006188:	d101      	bne.n	800618e <__swsetup_r+0x46>
 800618a:	68ac      	ldr	r4, [r5, #8]
 800618c:	e7eb      	b.n	8006166 <__swsetup_r+0x1e>
 800618e:	4b24      	ldr	r3, [pc, #144]	; (8006220 <__swsetup_r+0xd8>)
 8006190:	429c      	cmp	r4, r3
 8006192:	bf08      	it	eq
 8006194:	68ec      	ldreq	r4, [r5, #12]
 8006196:	e7e6      	b.n	8006166 <__swsetup_r+0x1e>
 8006198:	0758      	lsls	r0, r3, #29
 800619a:	d512      	bpl.n	80061c2 <__swsetup_r+0x7a>
 800619c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800619e:	b141      	cbz	r1, 80061b2 <__swsetup_r+0x6a>
 80061a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80061a4:	4299      	cmp	r1, r3
 80061a6:	d002      	beq.n	80061ae <__swsetup_r+0x66>
 80061a8:	4630      	mov	r0, r6
 80061aa:	f7ff fd31 	bl	8005c10 <_free_r>
 80061ae:	2300      	movs	r3, #0
 80061b0:	6363      	str	r3, [r4, #52]	; 0x34
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80061b8:	81a3      	strh	r3, [r4, #12]
 80061ba:	2300      	movs	r3, #0
 80061bc:	6063      	str	r3, [r4, #4]
 80061be:	6923      	ldr	r3, [r4, #16]
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	f043 0308 	orr.w	r3, r3, #8
 80061c8:	81a3      	strh	r3, [r4, #12]
 80061ca:	6923      	ldr	r3, [r4, #16]
 80061cc:	b94b      	cbnz	r3, 80061e2 <__swsetup_r+0x9a>
 80061ce:	89a3      	ldrh	r3, [r4, #12]
 80061d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80061d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d8:	d003      	beq.n	80061e2 <__swsetup_r+0x9a>
 80061da:	4621      	mov	r1, r4
 80061dc:	4630      	mov	r0, r6
 80061de:	f000 fa09 	bl	80065f4 <__smakebuf_r>
 80061e2:	89a0      	ldrh	r0, [r4, #12]
 80061e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80061e8:	f010 0301 	ands.w	r3, r0, #1
 80061ec:	d00a      	beq.n	8006204 <__swsetup_r+0xbc>
 80061ee:	2300      	movs	r3, #0
 80061f0:	60a3      	str	r3, [r4, #8]
 80061f2:	6963      	ldr	r3, [r4, #20]
 80061f4:	425b      	negs	r3, r3
 80061f6:	61a3      	str	r3, [r4, #24]
 80061f8:	6923      	ldr	r3, [r4, #16]
 80061fa:	b943      	cbnz	r3, 800620e <__swsetup_r+0xc6>
 80061fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006200:	d1ba      	bne.n	8006178 <__swsetup_r+0x30>
 8006202:	bd70      	pop	{r4, r5, r6, pc}
 8006204:	0781      	lsls	r1, r0, #30
 8006206:	bf58      	it	pl
 8006208:	6963      	ldrpl	r3, [r4, #20]
 800620a:	60a3      	str	r3, [r4, #8]
 800620c:	e7f4      	b.n	80061f8 <__swsetup_r+0xb0>
 800620e:	2000      	movs	r0, #0
 8006210:	e7f7      	b.n	8006202 <__swsetup_r+0xba>
 8006212:	bf00      	nop
 8006214:	2000000c 	.word	0x2000000c
 8006218:	08006c18 	.word	0x08006c18
 800621c:	08006c38 	.word	0x08006c38
 8006220:	08006bf8 	.word	0x08006bf8

08006224 <abort>:
 8006224:	b508      	push	{r3, lr}
 8006226:	2006      	movs	r0, #6
 8006228:	f000 fa6a 	bl	8006700 <raise>
 800622c:	2001      	movs	r0, #1
 800622e:	f7fb fa03 	bl	8001638 <_exit>
	...

08006234 <__sflush_r>:
 8006234:	898a      	ldrh	r2, [r1, #12]
 8006236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800623a:	4605      	mov	r5, r0
 800623c:	0710      	lsls	r0, r2, #28
 800623e:	460c      	mov	r4, r1
 8006240:	d458      	bmi.n	80062f4 <__sflush_r+0xc0>
 8006242:	684b      	ldr	r3, [r1, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	dc05      	bgt.n	8006254 <__sflush_r+0x20>
 8006248:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800624a:	2b00      	cmp	r3, #0
 800624c:	dc02      	bgt.n	8006254 <__sflush_r+0x20>
 800624e:	2000      	movs	r0, #0
 8006250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006256:	2e00      	cmp	r6, #0
 8006258:	d0f9      	beq.n	800624e <__sflush_r+0x1a>
 800625a:	2300      	movs	r3, #0
 800625c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006260:	682f      	ldr	r7, [r5, #0]
 8006262:	602b      	str	r3, [r5, #0]
 8006264:	d032      	beq.n	80062cc <__sflush_r+0x98>
 8006266:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006268:	89a3      	ldrh	r3, [r4, #12]
 800626a:	075a      	lsls	r2, r3, #29
 800626c:	d505      	bpl.n	800627a <__sflush_r+0x46>
 800626e:	6863      	ldr	r3, [r4, #4]
 8006270:	1ac0      	subs	r0, r0, r3
 8006272:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006274:	b10b      	cbz	r3, 800627a <__sflush_r+0x46>
 8006276:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006278:	1ac0      	subs	r0, r0, r3
 800627a:	2300      	movs	r3, #0
 800627c:	4602      	mov	r2, r0
 800627e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006280:	6a21      	ldr	r1, [r4, #32]
 8006282:	4628      	mov	r0, r5
 8006284:	47b0      	blx	r6
 8006286:	1c43      	adds	r3, r0, #1
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	d106      	bne.n	800629a <__sflush_r+0x66>
 800628c:	6829      	ldr	r1, [r5, #0]
 800628e:	291d      	cmp	r1, #29
 8006290:	d82c      	bhi.n	80062ec <__sflush_r+0xb8>
 8006292:	4a2a      	ldr	r2, [pc, #168]	; (800633c <__sflush_r+0x108>)
 8006294:	40ca      	lsrs	r2, r1
 8006296:	07d6      	lsls	r6, r2, #31
 8006298:	d528      	bpl.n	80062ec <__sflush_r+0xb8>
 800629a:	2200      	movs	r2, #0
 800629c:	6062      	str	r2, [r4, #4]
 800629e:	04d9      	lsls	r1, r3, #19
 80062a0:	6922      	ldr	r2, [r4, #16]
 80062a2:	6022      	str	r2, [r4, #0]
 80062a4:	d504      	bpl.n	80062b0 <__sflush_r+0x7c>
 80062a6:	1c42      	adds	r2, r0, #1
 80062a8:	d101      	bne.n	80062ae <__sflush_r+0x7a>
 80062aa:	682b      	ldr	r3, [r5, #0]
 80062ac:	b903      	cbnz	r3, 80062b0 <__sflush_r+0x7c>
 80062ae:	6560      	str	r0, [r4, #84]	; 0x54
 80062b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062b2:	602f      	str	r7, [r5, #0]
 80062b4:	2900      	cmp	r1, #0
 80062b6:	d0ca      	beq.n	800624e <__sflush_r+0x1a>
 80062b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062bc:	4299      	cmp	r1, r3
 80062be:	d002      	beq.n	80062c6 <__sflush_r+0x92>
 80062c0:	4628      	mov	r0, r5
 80062c2:	f7ff fca5 	bl	8005c10 <_free_r>
 80062c6:	2000      	movs	r0, #0
 80062c8:	6360      	str	r0, [r4, #52]	; 0x34
 80062ca:	e7c1      	b.n	8006250 <__sflush_r+0x1c>
 80062cc:	6a21      	ldr	r1, [r4, #32]
 80062ce:	2301      	movs	r3, #1
 80062d0:	4628      	mov	r0, r5
 80062d2:	47b0      	blx	r6
 80062d4:	1c41      	adds	r1, r0, #1
 80062d6:	d1c7      	bne.n	8006268 <__sflush_r+0x34>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0c4      	beq.n	8006268 <__sflush_r+0x34>
 80062de:	2b1d      	cmp	r3, #29
 80062e0:	d001      	beq.n	80062e6 <__sflush_r+0xb2>
 80062e2:	2b16      	cmp	r3, #22
 80062e4:	d101      	bne.n	80062ea <__sflush_r+0xb6>
 80062e6:	602f      	str	r7, [r5, #0]
 80062e8:	e7b1      	b.n	800624e <__sflush_r+0x1a>
 80062ea:	89a3      	ldrh	r3, [r4, #12]
 80062ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062f0:	81a3      	strh	r3, [r4, #12]
 80062f2:	e7ad      	b.n	8006250 <__sflush_r+0x1c>
 80062f4:	690f      	ldr	r7, [r1, #16]
 80062f6:	2f00      	cmp	r7, #0
 80062f8:	d0a9      	beq.n	800624e <__sflush_r+0x1a>
 80062fa:	0793      	lsls	r3, r2, #30
 80062fc:	680e      	ldr	r6, [r1, #0]
 80062fe:	bf08      	it	eq
 8006300:	694b      	ldreq	r3, [r1, #20]
 8006302:	600f      	str	r7, [r1, #0]
 8006304:	bf18      	it	ne
 8006306:	2300      	movne	r3, #0
 8006308:	eba6 0807 	sub.w	r8, r6, r7
 800630c:	608b      	str	r3, [r1, #8]
 800630e:	f1b8 0f00 	cmp.w	r8, #0
 8006312:	dd9c      	ble.n	800624e <__sflush_r+0x1a>
 8006314:	6a21      	ldr	r1, [r4, #32]
 8006316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006318:	4643      	mov	r3, r8
 800631a:	463a      	mov	r2, r7
 800631c:	4628      	mov	r0, r5
 800631e:	47b0      	blx	r6
 8006320:	2800      	cmp	r0, #0
 8006322:	dc06      	bgt.n	8006332 <__sflush_r+0xfe>
 8006324:	89a3      	ldrh	r3, [r4, #12]
 8006326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800632a:	81a3      	strh	r3, [r4, #12]
 800632c:	f04f 30ff 	mov.w	r0, #4294967295
 8006330:	e78e      	b.n	8006250 <__sflush_r+0x1c>
 8006332:	4407      	add	r7, r0
 8006334:	eba8 0800 	sub.w	r8, r8, r0
 8006338:	e7e9      	b.n	800630e <__sflush_r+0xda>
 800633a:	bf00      	nop
 800633c:	20400001 	.word	0x20400001

08006340 <_fflush_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	690b      	ldr	r3, [r1, #16]
 8006344:	4605      	mov	r5, r0
 8006346:	460c      	mov	r4, r1
 8006348:	b913      	cbnz	r3, 8006350 <_fflush_r+0x10>
 800634a:	2500      	movs	r5, #0
 800634c:	4628      	mov	r0, r5
 800634e:	bd38      	pop	{r3, r4, r5, pc}
 8006350:	b118      	cbz	r0, 800635a <_fflush_r+0x1a>
 8006352:	6983      	ldr	r3, [r0, #24]
 8006354:	b90b      	cbnz	r3, 800635a <_fflush_r+0x1a>
 8006356:	f000 f887 	bl	8006468 <__sinit>
 800635a:	4b14      	ldr	r3, [pc, #80]	; (80063ac <_fflush_r+0x6c>)
 800635c:	429c      	cmp	r4, r3
 800635e:	d11b      	bne.n	8006398 <_fflush_r+0x58>
 8006360:	686c      	ldr	r4, [r5, #4]
 8006362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0ef      	beq.n	800634a <_fflush_r+0xa>
 800636a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800636c:	07d0      	lsls	r0, r2, #31
 800636e:	d404      	bmi.n	800637a <_fflush_r+0x3a>
 8006370:	0599      	lsls	r1, r3, #22
 8006372:	d402      	bmi.n	800637a <_fflush_r+0x3a>
 8006374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006376:	f000 f915 	bl	80065a4 <__retarget_lock_acquire_recursive>
 800637a:	4628      	mov	r0, r5
 800637c:	4621      	mov	r1, r4
 800637e:	f7ff ff59 	bl	8006234 <__sflush_r>
 8006382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006384:	07da      	lsls	r2, r3, #31
 8006386:	4605      	mov	r5, r0
 8006388:	d4e0      	bmi.n	800634c <_fflush_r+0xc>
 800638a:	89a3      	ldrh	r3, [r4, #12]
 800638c:	059b      	lsls	r3, r3, #22
 800638e:	d4dd      	bmi.n	800634c <_fflush_r+0xc>
 8006390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006392:	f000 f908 	bl	80065a6 <__retarget_lock_release_recursive>
 8006396:	e7d9      	b.n	800634c <_fflush_r+0xc>
 8006398:	4b05      	ldr	r3, [pc, #20]	; (80063b0 <_fflush_r+0x70>)
 800639a:	429c      	cmp	r4, r3
 800639c:	d101      	bne.n	80063a2 <_fflush_r+0x62>
 800639e:	68ac      	ldr	r4, [r5, #8]
 80063a0:	e7df      	b.n	8006362 <_fflush_r+0x22>
 80063a2:	4b04      	ldr	r3, [pc, #16]	; (80063b4 <_fflush_r+0x74>)
 80063a4:	429c      	cmp	r4, r3
 80063a6:	bf08      	it	eq
 80063a8:	68ec      	ldreq	r4, [r5, #12]
 80063aa:	e7da      	b.n	8006362 <_fflush_r+0x22>
 80063ac:	08006c18 	.word	0x08006c18
 80063b0:	08006c38 	.word	0x08006c38
 80063b4:	08006bf8 	.word	0x08006bf8

080063b8 <std>:
 80063b8:	2300      	movs	r3, #0
 80063ba:	b510      	push	{r4, lr}
 80063bc:	4604      	mov	r4, r0
 80063be:	e9c0 3300 	strd	r3, r3, [r0]
 80063c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063c6:	6083      	str	r3, [r0, #8]
 80063c8:	8181      	strh	r1, [r0, #12]
 80063ca:	6643      	str	r3, [r0, #100]	; 0x64
 80063cc:	81c2      	strh	r2, [r0, #14]
 80063ce:	6183      	str	r3, [r0, #24]
 80063d0:	4619      	mov	r1, r3
 80063d2:	2208      	movs	r2, #8
 80063d4:	305c      	adds	r0, #92	; 0x5c
 80063d6:	f7fd fced 	bl	8003db4 <memset>
 80063da:	4b05      	ldr	r3, [pc, #20]	; (80063f0 <std+0x38>)
 80063dc:	6263      	str	r3, [r4, #36]	; 0x24
 80063de:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <std+0x3c>)
 80063e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80063e2:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <std+0x40>)
 80063e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80063e6:	4b05      	ldr	r3, [pc, #20]	; (80063fc <std+0x44>)
 80063e8:	6224      	str	r4, [r4, #32]
 80063ea:	6323      	str	r3, [r4, #48]	; 0x30
 80063ec:	bd10      	pop	{r4, pc}
 80063ee:	bf00      	nop
 80063f0:	08006739 	.word	0x08006739
 80063f4:	0800675b 	.word	0x0800675b
 80063f8:	08006793 	.word	0x08006793
 80063fc:	080067b7 	.word	0x080067b7

08006400 <_cleanup_r>:
 8006400:	4901      	ldr	r1, [pc, #4]	; (8006408 <_cleanup_r+0x8>)
 8006402:	f000 b8af 	b.w	8006564 <_fwalk_reent>
 8006406:	bf00      	nop
 8006408:	08006341 	.word	0x08006341

0800640c <__sfmoreglue>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	2268      	movs	r2, #104	; 0x68
 8006410:	1e4d      	subs	r5, r1, #1
 8006412:	4355      	muls	r5, r2
 8006414:	460e      	mov	r6, r1
 8006416:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800641a:	f7ff fc65 	bl	8005ce8 <_malloc_r>
 800641e:	4604      	mov	r4, r0
 8006420:	b140      	cbz	r0, 8006434 <__sfmoreglue+0x28>
 8006422:	2100      	movs	r1, #0
 8006424:	e9c0 1600 	strd	r1, r6, [r0]
 8006428:	300c      	adds	r0, #12
 800642a:	60a0      	str	r0, [r4, #8]
 800642c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006430:	f7fd fcc0 	bl	8003db4 <memset>
 8006434:	4620      	mov	r0, r4
 8006436:	bd70      	pop	{r4, r5, r6, pc}

08006438 <__sfp_lock_acquire>:
 8006438:	4801      	ldr	r0, [pc, #4]	; (8006440 <__sfp_lock_acquire+0x8>)
 800643a:	f000 b8b3 	b.w	80065a4 <__retarget_lock_acquire_recursive>
 800643e:	bf00      	nop
 8006440:	20000431 	.word	0x20000431

08006444 <__sfp_lock_release>:
 8006444:	4801      	ldr	r0, [pc, #4]	; (800644c <__sfp_lock_release+0x8>)
 8006446:	f000 b8ae 	b.w	80065a6 <__retarget_lock_release_recursive>
 800644a:	bf00      	nop
 800644c:	20000431 	.word	0x20000431

08006450 <__sinit_lock_acquire>:
 8006450:	4801      	ldr	r0, [pc, #4]	; (8006458 <__sinit_lock_acquire+0x8>)
 8006452:	f000 b8a7 	b.w	80065a4 <__retarget_lock_acquire_recursive>
 8006456:	bf00      	nop
 8006458:	20000432 	.word	0x20000432

0800645c <__sinit_lock_release>:
 800645c:	4801      	ldr	r0, [pc, #4]	; (8006464 <__sinit_lock_release+0x8>)
 800645e:	f000 b8a2 	b.w	80065a6 <__retarget_lock_release_recursive>
 8006462:	bf00      	nop
 8006464:	20000432 	.word	0x20000432

08006468 <__sinit>:
 8006468:	b510      	push	{r4, lr}
 800646a:	4604      	mov	r4, r0
 800646c:	f7ff fff0 	bl	8006450 <__sinit_lock_acquire>
 8006470:	69a3      	ldr	r3, [r4, #24]
 8006472:	b11b      	cbz	r3, 800647c <__sinit+0x14>
 8006474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006478:	f7ff bff0 	b.w	800645c <__sinit_lock_release>
 800647c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006480:	6523      	str	r3, [r4, #80]	; 0x50
 8006482:	4b13      	ldr	r3, [pc, #76]	; (80064d0 <__sinit+0x68>)
 8006484:	4a13      	ldr	r2, [pc, #76]	; (80064d4 <__sinit+0x6c>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	62a2      	str	r2, [r4, #40]	; 0x28
 800648a:	42a3      	cmp	r3, r4
 800648c:	bf04      	itt	eq
 800648e:	2301      	moveq	r3, #1
 8006490:	61a3      	streq	r3, [r4, #24]
 8006492:	4620      	mov	r0, r4
 8006494:	f000 f820 	bl	80064d8 <__sfp>
 8006498:	6060      	str	r0, [r4, #4]
 800649a:	4620      	mov	r0, r4
 800649c:	f000 f81c 	bl	80064d8 <__sfp>
 80064a0:	60a0      	str	r0, [r4, #8]
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 f818 	bl	80064d8 <__sfp>
 80064a8:	2200      	movs	r2, #0
 80064aa:	60e0      	str	r0, [r4, #12]
 80064ac:	2104      	movs	r1, #4
 80064ae:	6860      	ldr	r0, [r4, #4]
 80064b0:	f7ff ff82 	bl	80063b8 <std>
 80064b4:	68a0      	ldr	r0, [r4, #8]
 80064b6:	2201      	movs	r2, #1
 80064b8:	2109      	movs	r1, #9
 80064ba:	f7ff ff7d 	bl	80063b8 <std>
 80064be:	68e0      	ldr	r0, [r4, #12]
 80064c0:	2202      	movs	r2, #2
 80064c2:	2112      	movs	r1, #18
 80064c4:	f7ff ff78 	bl	80063b8 <std>
 80064c8:	2301      	movs	r3, #1
 80064ca:	61a3      	str	r3, [r4, #24]
 80064cc:	e7d2      	b.n	8006474 <__sinit+0xc>
 80064ce:	bf00      	nop
 80064d0:	08006924 	.word	0x08006924
 80064d4:	08006401 	.word	0x08006401

080064d8 <__sfp>:
 80064d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064da:	4607      	mov	r7, r0
 80064dc:	f7ff ffac 	bl	8006438 <__sfp_lock_acquire>
 80064e0:	4b1e      	ldr	r3, [pc, #120]	; (800655c <__sfp+0x84>)
 80064e2:	681e      	ldr	r6, [r3, #0]
 80064e4:	69b3      	ldr	r3, [r6, #24]
 80064e6:	b913      	cbnz	r3, 80064ee <__sfp+0x16>
 80064e8:	4630      	mov	r0, r6
 80064ea:	f7ff ffbd 	bl	8006468 <__sinit>
 80064ee:	3648      	adds	r6, #72	; 0x48
 80064f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	d503      	bpl.n	8006500 <__sfp+0x28>
 80064f8:	6833      	ldr	r3, [r6, #0]
 80064fa:	b30b      	cbz	r3, 8006540 <__sfp+0x68>
 80064fc:	6836      	ldr	r6, [r6, #0]
 80064fe:	e7f7      	b.n	80064f0 <__sfp+0x18>
 8006500:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006504:	b9d5      	cbnz	r5, 800653c <__sfp+0x64>
 8006506:	4b16      	ldr	r3, [pc, #88]	; (8006560 <__sfp+0x88>)
 8006508:	60e3      	str	r3, [r4, #12]
 800650a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800650e:	6665      	str	r5, [r4, #100]	; 0x64
 8006510:	f000 f847 	bl	80065a2 <__retarget_lock_init_recursive>
 8006514:	f7ff ff96 	bl	8006444 <__sfp_lock_release>
 8006518:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800651c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006520:	6025      	str	r5, [r4, #0]
 8006522:	61a5      	str	r5, [r4, #24]
 8006524:	2208      	movs	r2, #8
 8006526:	4629      	mov	r1, r5
 8006528:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800652c:	f7fd fc42 	bl	8003db4 <memset>
 8006530:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006534:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006538:	4620      	mov	r0, r4
 800653a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800653c:	3468      	adds	r4, #104	; 0x68
 800653e:	e7d9      	b.n	80064f4 <__sfp+0x1c>
 8006540:	2104      	movs	r1, #4
 8006542:	4638      	mov	r0, r7
 8006544:	f7ff ff62 	bl	800640c <__sfmoreglue>
 8006548:	4604      	mov	r4, r0
 800654a:	6030      	str	r0, [r6, #0]
 800654c:	2800      	cmp	r0, #0
 800654e:	d1d5      	bne.n	80064fc <__sfp+0x24>
 8006550:	f7ff ff78 	bl	8006444 <__sfp_lock_release>
 8006554:	230c      	movs	r3, #12
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	e7ee      	b.n	8006538 <__sfp+0x60>
 800655a:	bf00      	nop
 800655c:	08006924 	.word	0x08006924
 8006560:	ffff0001 	.word	0xffff0001

08006564 <_fwalk_reent>:
 8006564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006568:	4606      	mov	r6, r0
 800656a:	4688      	mov	r8, r1
 800656c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006570:	2700      	movs	r7, #0
 8006572:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006576:	f1b9 0901 	subs.w	r9, r9, #1
 800657a:	d505      	bpl.n	8006588 <_fwalk_reent+0x24>
 800657c:	6824      	ldr	r4, [r4, #0]
 800657e:	2c00      	cmp	r4, #0
 8006580:	d1f7      	bne.n	8006572 <_fwalk_reent+0xe>
 8006582:	4638      	mov	r0, r7
 8006584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006588:	89ab      	ldrh	r3, [r5, #12]
 800658a:	2b01      	cmp	r3, #1
 800658c:	d907      	bls.n	800659e <_fwalk_reent+0x3a>
 800658e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006592:	3301      	adds	r3, #1
 8006594:	d003      	beq.n	800659e <_fwalk_reent+0x3a>
 8006596:	4629      	mov	r1, r5
 8006598:	4630      	mov	r0, r6
 800659a:	47c0      	blx	r8
 800659c:	4307      	orrs	r7, r0
 800659e:	3568      	adds	r5, #104	; 0x68
 80065a0:	e7e9      	b.n	8006576 <_fwalk_reent+0x12>

080065a2 <__retarget_lock_init_recursive>:
 80065a2:	4770      	bx	lr

080065a4 <__retarget_lock_acquire_recursive>:
 80065a4:	4770      	bx	lr

080065a6 <__retarget_lock_release_recursive>:
 80065a6:	4770      	bx	lr

080065a8 <__swhatbuf_r>:
 80065a8:	b570      	push	{r4, r5, r6, lr}
 80065aa:	460e      	mov	r6, r1
 80065ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b0:	2900      	cmp	r1, #0
 80065b2:	b096      	sub	sp, #88	; 0x58
 80065b4:	4614      	mov	r4, r2
 80065b6:	461d      	mov	r5, r3
 80065b8:	da08      	bge.n	80065cc <__swhatbuf_r+0x24>
 80065ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	602a      	str	r2, [r5, #0]
 80065c2:	061a      	lsls	r2, r3, #24
 80065c4:	d410      	bmi.n	80065e8 <__swhatbuf_r+0x40>
 80065c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ca:	e00e      	b.n	80065ea <__swhatbuf_r+0x42>
 80065cc:	466a      	mov	r2, sp
 80065ce:	f000 f925 	bl	800681c <_fstat_r>
 80065d2:	2800      	cmp	r0, #0
 80065d4:	dbf1      	blt.n	80065ba <__swhatbuf_r+0x12>
 80065d6:	9a01      	ldr	r2, [sp, #4]
 80065d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80065dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80065e0:	425a      	negs	r2, r3
 80065e2:	415a      	adcs	r2, r3
 80065e4:	602a      	str	r2, [r5, #0]
 80065e6:	e7ee      	b.n	80065c6 <__swhatbuf_r+0x1e>
 80065e8:	2340      	movs	r3, #64	; 0x40
 80065ea:	2000      	movs	r0, #0
 80065ec:	6023      	str	r3, [r4, #0]
 80065ee:	b016      	add	sp, #88	; 0x58
 80065f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080065f4 <__smakebuf_r>:
 80065f4:	898b      	ldrh	r3, [r1, #12]
 80065f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80065f8:	079d      	lsls	r5, r3, #30
 80065fa:	4606      	mov	r6, r0
 80065fc:	460c      	mov	r4, r1
 80065fe:	d507      	bpl.n	8006610 <__smakebuf_r+0x1c>
 8006600:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	6123      	str	r3, [r4, #16]
 8006608:	2301      	movs	r3, #1
 800660a:	6163      	str	r3, [r4, #20]
 800660c:	b002      	add	sp, #8
 800660e:	bd70      	pop	{r4, r5, r6, pc}
 8006610:	ab01      	add	r3, sp, #4
 8006612:	466a      	mov	r2, sp
 8006614:	f7ff ffc8 	bl	80065a8 <__swhatbuf_r>
 8006618:	9900      	ldr	r1, [sp, #0]
 800661a:	4605      	mov	r5, r0
 800661c:	4630      	mov	r0, r6
 800661e:	f7ff fb63 	bl	8005ce8 <_malloc_r>
 8006622:	b948      	cbnz	r0, 8006638 <__smakebuf_r+0x44>
 8006624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006628:	059a      	lsls	r2, r3, #22
 800662a:	d4ef      	bmi.n	800660c <__smakebuf_r+0x18>
 800662c:	f023 0303 	bic.w	r3, r3, #3
 8006630:	f043 0302 	orr.w	r3, r3, #2
 8006634:	81a3      	strh	r3, [r4, #12]
 8006636:	e7e3      	b.n	8006600 <__smakebuf_r+0xc>
 8006638:	4b0d      	ldr	r3, [pc, #52]	; (8006670 <__smakebuf_r+0x7c>)
 800663a:	62b3      	str	r3, [r6, #40]	; 0x28
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	6020      	str	r0, [r4, #0]
 8006640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006644:	81a3      	strh	r3, [r4, #12]
 8006646:	9b00      	ldr	r3, [sp, #0]
 8006648:	6163      	str	r3, [r4, #20]
 800664a:	9b01      	ldr	r3, [sp, #4]
 800664c:	6120      	str	r0, [r4, #16]
 800664e:	b15b      	cbz	r3, 8006668 <__smakebuf_r+0x74>
 8006650:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006654:	4630      	mov	r0, r6
 8006656:	f000 f8f3 	bl	8006840 <_isatty_r>
 800665a:	b128      	cbz	r0, 8006668 <__smakebuf_r+0x74>
 800665c:	89a3      	ldrh	r3, [r4, #12]
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	f043 0301 	orr.w	r3, r3, #1
 8006666:	81a3      	strh	r3, [r4, #12]
 8006668:	89a0      	ldrh	r0, [r4, #12]
 800666a:	4305      	orrs	r5, r0
 800666c:	81a5      	strh	r5, [r4, #12]
 800666e:	e7cd      	b.n	800660c <__smakebuf_r+0x18>
 8006670:	08006401 	.word	0x08006401

08006674 <__ascii_mbtowc>:
 8006674:	b082      	sub	sp, #8
 8006676:	b901      	cbnz	r1, 800667a <__ascii_mbtowc+0x6>
 8006678:	a901      	add	r1, sp, #4
 800667a:	b142      	cbz	r2, 800668e <__ascii_mbtowc+0x1a>
 800667c:	b14b      	cbz	r3, 8006692 <__ascii_mbtowc+0x1e>
 800667e:	7813      	ldrb	r3, [r2, #0]
 8006680:	600b      	str	r3, [r1, #0]
 8006682:	7812      	ldrb	r2, [r2, #0]
 8006684:	1e10      	subs	r0, r2, #0
 8006686:	bf18      	it	ne
 8006688:	2001      	movne	r0, #1
 800668a:	b002      	add	sp, #8
 800668c:	4770      	bx	lr
 800668e:	4610      	mov	r0, r2
 8006690:	e7fb      	b.n	800668a <__ascii_mbtowc+0x16>
 8006692:	f06f 0001 	mvn.w	r0, #1
 8006696:	e7f8      	b.n	800668a <__ascii_mbtowc+0x16>

08006698 <__malloc_lock>:
 8006698:	4801      	ldr	r0, [pc, #4]	; (80066a0 <__malloc_lock+0x8>)
 800669a:	f7ff bf83 	b.w	80065a4 <__retarget_lock_acquire_recursive>
 800669e:	bf00      	nop
 80066a0:	20000430 	.word	0x20000430

080066a4 <__malloc_unlock>:
 80066a4:	4801      	ldr	r0, [pc, #4]	; (80066ac <__malloc_unlock+0x8>)
 80066a6:	f7ff bf7e 	b.w	80065a6 <__retarget_lock_release_recursive>
 80066aa:	bf00      	nop
 80066ac:	20000430 	.word	0x20000430

080066b0 <_raise_r>:
 80066b0:	291f      	cmp	r1, #31
 80066b2:	b538      	push	{r3, r4, r5, lr}
 80066b4:	4604      	mov	r4, r0
 80066b6:	460d      	mov	r5, r1
 80066b8:	d904      	bls.n	80066c4 <_raise_r+0x14>
 80066ba:	2316      	movs	r3, #22
 80066bc:	6003      	str	r3, [r0, #0]
 80066be:	f04f 30ff 	mov.w	r0, #4294967295
 80066c2:	bd38      	pop	{r3, r4, r5, pc}
 80066c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80066c6:	b112      	cbz	r2, 80066ce <_raise_r+0x1e>
 80066c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80066cc:	b94b      	cbnz	r3, 80066e2 <_raise_r+0x32>
 80066ce:	4620      	mov	r0, r4
 80066d0:	f000 f830 	bl	8006734 <_getpid_r>
 80066d4:	462a      	mov	r2, r5
 80066d6:	4601      	mov	r1, r0
 80066d8:	4620      	mov	r0, r4
 80066da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066de:	f000 b817 	b.w	8006710 <_kill_r>
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d00a      	beq.n	80066fc <_raise_r+0x4c>
 80066e6:	1c59      	adds	r1, r3, #1
 80066e8:	d103      	bne.n	80066f2 <_raise_r+0x42>
 80066ea:	2316      	movs	r3, #22
 80066ec:	6003      	str	r3, [r0, #0]
 80066ee:	2001      	movs	r0, #1
 80066f0:	e7e7      	b.n	80066c2 <_raise_r+0x12>
 80066f2:	2400      	movs	r4, #0
 80066f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80066f8:	4628      	mov	r0, r5
 80066fa:	4798      	blx	r3
 80066fc:	2000      	movs	r0, #0
 80066fe:	e7e0      	b.n	80066c2 <_raise_r+0x12>

08006700 <raise>:
 8006700:	4b02      	ldr	r3, [pc, #8]	; (800670c <raise+0xc>)
 8006702:	4601      	mov	r1, r0
 8006704:	6818      	ldr	r0, [r3, #0]
 8006706:	f7ff bfd3 	b.w	80066b0 <_raise_r>
 800670a:	bf00      	nop
 800670c:	2000000c 	.word	0x2000000c

08006710 <_kill_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d07      	ldr	r5, [pc, #28]	; (8006730 <_kill_r+0x20>)
 8006714:	2300      	movs	r3, #0
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	4611      	mov	r1, r2
 800671c:	602b      	str	r3, [r5, #0]
 800671e:	f7fa ff7b 	bl	8001618 <_kill>
 8006722:	1c43      	adds	r3, r0, #1
 8006724:	d102      	bne.n	800672c <_kill_r+0x1c>
 8006726:	682b      	ldr	r3, [r5, #0]
 8006728:	b103      	cbz	r3, 800672c <_kill_r+0x1c>
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	bd38      	pop	{r3, r4, r5, pc}
 800672e:	bf00      	nop
 8006730:	20000434 	.word	0x20000434

08006734 <_getpid_r>:
 8006734:	f7fa bf68 	b.w	8001608 <_getpid>

08006738 <__sread>:
 8006738:	b510      	push	{r4, lr}
 800673a:	460c      	mov	r4, r1
 800673c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006740:	f000 f8a0 	bl	8006884 <_read_r>
 8006744:	2800      	cmp	r0, #0
 8006746:	bfab      	itete	ge
 8006748:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800674a:	89a3      	ldrhlt	r3, [r4, #12]
 800674c:	181b      	addge	r3, r3, r0
 800674e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006752:	bfac      	ite	ge
 8006754:	6563      	strge	r3, [r4, #84]	; 0x54
 8006756:	81a3      	strhlt	r3, [r4, #12]
 8006758:	bd10      	pop	{r4, pc}

0800675a <__swrite>:
 800675a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800675e:	461f      	mov	r7, r3
 8006760:	898b      	ldrh	r3, [r1, #12]
 8006762:	05db      	lsls	r3, r3, #23
 8006764:	4605      	mov	r5, r0
 8006766:	460c      	mov	r4, r1
 8006768:	4616      	mov	r6, r2
 800676a:	d505      	bpl.n	8006778 <__swrite+0x1e>
 800676c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006770:	2302      	movs	r3, #2
 8006772:	2200      	movs	r2, #0
 8006774:	f000 f874 	bl	8006860 <_lseek_r>
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800677e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006782:	81a3      	strh	r3, [r4, #12]
 8006784:	4632      	mov	r2, r6
 8006786:	463b      	mov	r3, r7
 8006788:	4628      	mov	r0, r5
 800678a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800678e:	f000 b823 	b.w	80067d8 <_write_r>

08006792 <__sseek>:
 8006792:	b510      	push	{r4, lr}
 8006794:	460c      	mov	r4, r1
 8006796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800679a:	f000 f861 	bl	8006860 <_lseek_r>
 800679e:	1c43      	adds	r3, r0, #1
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	bf15      	itete	ne
 80067a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80067a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80067aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80067ae:	81a3      	strheq	r3, [r4, #12]
 80067b0:	bf18      	it	ne
 80067b2:	81a3      	strhne	r3, [r4, #12]
 80067b4:	bd10      	pop	{r4, pc}

080067b6 <__sclose>:
 80067b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067ba:	f000 b81f 	b.w	80067fc <_close_r>

080067be <__ascii_wctomb>:
 80067be:	b149      	cbz	r1, 80067d4 <__ascii_wctomb+0x16>
 80067c0:	2aff      	cmp	r2, #255	; 0xff
 80067c2:	bf85      	ittet	hi
 80067c4:	238a      	movhi	r3, #138	; 0x8a
 80067c6:	6003      	strhi	r3, [r0, #0]
 80067c8:	700a      	strbls	r2, [r1, #0]
 80067ca:	f04f 30ff 	movhi.w	r0, #4294967295
 80067ce:	bf98      	it	ls
 80067d0:	2001      	movls	r0, #1
 80067d2:	4770      	bx	lr
 80067d4:	4608      	mov	r0, r1
 80067d6:	4770      	bx	lr

080067d8 <_write_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d07      	ldr	r5, [pc, #28]	; (80067f8 <_write_r+0x20>)
 80067dc:	4604      	mov	r4, r0
 80067de:	4608      	mov	r0, r1
 80067e0:	4611      	mov	r1, r2
 80067e2:	2200      	movs	r2, #0
 80067e4:	602a      	str	r2, [r5, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	f7fa ff4d 	bl	8001686 <_write>
 80067ec:	1c43      	adds	r3, r0, #1
 80067ee:	d102      	bne.n	80067f6 <_write_r+0x1e>
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	b103      	cbz	r3, 80067f6 <_write_r+0x1e>
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	20000434 	.word	0x20000434

080067fc <_close_r>:
 80067fc:	b538      	push	{r3, r4, r5, lr}
 80067fe:	4d06      	ldr	r5, [pc, #24]	; (8006818 <_close_r+0x1c>)
 8006800:	2300      	movs	r3, #0
 8006802:	4604      	mov	r4, r0
 8006804:	4608      	mov	r0, r1
 8006806:	602b      	str	r3, [r5, #0]
 8006808:	f7fa ff59 	bl	80016be <_close>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d102      	bne.n	8006816 <_close_r+0x1a>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	b103      	cbz	r3, 8006816 <_close_r+0x1a>
 8006814:	6023      	str	r3, [r4, #0]
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	20000434 	.word	0x20000434

0800681c <_fstat_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4d07      	ldr	r5, [pc, #28]	; (800683c <_fstat_r+0x20>)
 8006820:	2300      	movs	r3, #0
 8006822:	4604      	mov	r4, r0
 8006824:	4608      	mov	r0, r1
 8006826:	4611      	mov	r1, r2
 8006828:	602b      	str	r3, [r5, #0]
 800682a:	f7fa ff54 	bl	80016d6 <_fstat>
 800682e:	1c43      	adds	r3, r0, #1
 8006830:	d102      	bne.n	8006838 <_fstat_r+0x1c>
 8006832:	682b      	ldr	r3, [r5, #0]
 8006834:	b103      	cbz	r3, 8006838 <_fstat_r+0x1c>
 8006836:	6023      	str	r3, [r4, #0]
 8006838:	bd38      	pop	{r3, r4, r5, pc}
 800683a:	bf00      	nop
 800683c:	20000434 	.word	0x20000434

08006840 <_isatty_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	4d06      	ldr	r5, [pc, #24]	; (800685c <_isatty_r+0x1c>)
 8006844:	2300      	movs	r3, #0
 8006846:	4604      	mov	r4, r0
 8006848:	4608      	mov	r0, r1
 800684a:	602b      	str	r3, [r5, #0]
 800684c:	f7fa ff53 	bl	80016f6 <_isatty>
 8006850:	1c43      	adds	r3, r0, #1
 8006852:	d102      	bne.n	800685a <_isatty_r+0x1a>
 8006854:	682b      	ldr	r3, [r5, #0]
 8006856:	b103      	cbz	r3, 800685a <_isatty_r+0x1a>
 8006858:	6023      	str	r3, [r4, #0]
 800685a:	bd38      	pop	{r3, r4, r5, pc}
 800685c:	20000434 	.word	0x20000434

08006860 <_lseek_r>:
 8006860:	b538      	push	{r3, r4, r5, lr}
 8006862:	4d07      	ldr	r5, [pc, #28]	; (8006880 <_lseek_r+0x20>)
 8006864:	4604      	mov	r4, r0
 8006866:	4608      	mov	r0, r1
 8006868:	4611      	mov	r1, r2
 800686a:	2200      	movs	r2, #0
 800686c:	602a      	str	r2, [r5, #0]
 800686e:	461a      	mov	r2, r3
 8006870:	f7fa ff4c 	bl	800170c <_lseek>
 8006874:	1c43      	adds	r3, r0, #1
 8006876:	d102      	bne.n	800687e <_lseek_r+0x1e>
 8006878:	682b      	ldr	r3, [r5, #0]
 800687a:	b103      	cbz	r3, 800687e <_lseek_r+0x1e>
 800687c:	6023      	str	r3, [r4, #0]
 800687e:	bd38      	pop	{r3, r4, r5, pc}
 8006880:	20000434 	.word	0x20000434

08006884 <_read_r>:
 8006884:	b538      	push	{r3, r4, r5, lr}
 8006886:	4d07      	ldr	r5, [pc, #28]	; (80068a4 <_read_r+0x20>)
 8006888:	4604      	mov	r4, r0
 800688a:	4608      	mov	r0, r1
 800688c:	4611      	mov	r1, r2
 800688e:	2200      	movs	r2, #0
 8006890:	602a      	str	r2, [r5, #0]
 8006892:	461a      	mov	r2, r3
 8006894:	f7fa feda 	bl	800164c <_read>
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	d102      	bne.n	80068a2 <_read_r+0x1e>
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	b103      	cbz	r3, 80068a2 <_read_r+0x1e>
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	20000434 	.word	0x20000434

080068a8 <_init>:
 80068a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068aa:	bf00      	nop
 80068ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ae:	bc08      	pop	{r3}
 80068b0:	469e      	mov	lr, r3
 80068b2:	4770      	bx	lr

080068b4 <_fini>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	bf00      	nop
 80068b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ba:	bc08      	pop	{r3}
 80068bc:	469e      	mov	lr, r3
 80068be:	4770      	bx	lr
