module shift16 (
    input a[16],
    input b[16],
    input alufn[5],
    output out[16]
  ) {

  always {
    out = 0;
    
    case(alufn){
      Func.SHL:
        out = a << b[3:0];
        
      Func.SHR:
        out = a >> b[3:0];
        
      Func.SRA:
        out = $signed(a) >>> b[3:0];
      
      
      }
  }
}
