Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 14:53:45 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.174        0.000                      0                 3221        0.050        0.000                      0                 3221        4.020        0.000                       0                   978  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.174        0.000                      0                 3221        0.050        0.000                      0                 3221        4.020        0.000                       0                   978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.448ns (20.985%)  route 5.452ns (79.015%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.912 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__2/O[2]
                         net (fo=32, routed)          3.931     9.843    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[13]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.621    12.800    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    12.017    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 1.408ns (20.519%)  route 5.454ns (79.481%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.872 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1/O[3]
                         net (fo=32, routed)          3.933     9.805    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.621    12.800    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    12.013    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.408ns (20.662%)  route 5.406ns (79.338%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.872 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1/O[3]
                         net (fo=32, routed)          3.885     9.757    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[10]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.637    12.816    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/CLKBWRCLK
                         clock pessimism              0.129    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    12.043    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.315ns (19.464%)  route 5.441ns (80.536%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.779 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/O[1]
                         net (fo=32, routed)          3.920     9.699    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[4]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.621    12.800    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.745    12.016    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.315ns (19.530%)  route 5.418ns (80.470%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.779 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/O[1]
                         net (fo=32, routed)          3.897     9.676    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[4]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.637    12.816    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7/CLKBWRCLK
                         clock pessimism              0.129    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.745    12.046    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_7
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 1.543ns (23.397%)  route 5.052ns (76.603%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.007 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__2/O[1]
                         net (fo=32, routed)          3.531     9.538    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[12]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.538    12.717    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/CLKBWRCLK
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    11.933    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 1.220ns (18.323%)  route 5.438ns (81.677%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/O[2]
                         net (fo=32, routed)          3.917     9.601    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.621    12.800    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.744    12.017    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.315ns (20.091%)  route 5.230ns (79.909%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.779 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/O[1]
                         net (fo=32, routed)          3.709     9.488    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[4]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.538    12.717    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0/CLKBWRCLK
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.745    11.933    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_0
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.448ns (21.812%)  route 5.191ns (78.188%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          1.521     4.920    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.124     5.044 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_5/O
                         net (fo=1, routed)           0.000     5.044    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_80
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.445 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.912 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry__2/O[2]
                         net (fo=32, routed)          3.669     9.582    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[13]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.522    12.701    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_2/CLKBWRCLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    12.032    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0_2
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 1.298ns (19.647%)  route 5.309ns (80.353%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.649     2.943    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_ap_start_reg_reg/Q
                         net (fo=132, routed)         1.175     4.537    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_ap_start_reg
    SLICE_X43Y86         LUT4 (Prop_lut4_I1_O)        0.299     4.836 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U/add_ln42_fu_154_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.836    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/flow_control_loop_pipe_sequential_init_U_n_82
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.416 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/add_ln42_fu_154_p2_carry/O[2]
                         net (fo=32, routed)          4.134     9.550    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131_weights_address0[1]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.621    12.800    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.744    12.017    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  2.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.207%)  route 0.238ns (62.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.550     0.886    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[3]/Q
                         net (fo=4, routed)           0.238     1.265    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[3]
    SLICE_X53Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.814     1.180    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X53Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[3]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.362%)  route 0.247ns (63.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.550     0.886    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[1]/Q
                         net (fo=4, routed)           0.247     1.273    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[1]
    SLICE_X53Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.814     1.180    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X53Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/nnlayer_0/inst/output_r_addr_reg_255_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.275ns (61.826%)  route 0.170ns (38.174%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.548     0.884    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X50Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[7]/Q
                         net (fo=4, routed)           0.170     1.217    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[7]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.328 r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.328    design_1_i/nnlayer_0/inst/outNeurons_3_fu_177_p2[7]
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.818     1.184    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.274ns (61.286%)  route 0.173ns (38.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.548     0.884    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X50Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[6]/Q
                         net (fo=4, routed)           0.173     1.221    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[6]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.331 r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.331    design_1_i/nnlayer_0/inst/outNeurons_3_fu_177_p2[6]
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.818     1.184    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.096%)  route 0.170ns (37.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.548     0.884    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X50Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[5]/Q
                         net (fo=4, routed)           0.170     1.218    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[5]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.333 r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.333    design_1_i/nnlayer_0/inst/outNeurons_3_fu_177_p2[5]
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.818     1.184    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.272ns (59.851%)  route 0.182ns (40.149%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.548     0.884    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X50Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg[8]/Q
                         net (fo=2, routed)           0.182     1.230    design_1_i/nnlayer_0/inst/outNeurons_2_fu_82_reg_n_0_[8]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.338 r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.338    design_1_i/nnlayer_0/inst/outNeurons_3_fu_177_p2[8]
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.818     1.184    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/nnlayer_0/inst/outNeurons_3_reg_250_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.169     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.327%)  route 0.177ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.552     0.888    design_1_i/nnlayer_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y85         FDRE                                         r  design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=1, routed)           0.177     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y15  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_5/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y89  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y89  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y89  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y89  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_39_3_fu_131/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.251ns  (logic 0.124ns (9.911%)  route 1.127ns (90.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.127     1.127    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.251 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.045ns (8.651%)  route 0.475ns (91.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.475     0.475    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.520 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=978, routed)         0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





