# Templated synthesis script.
#
# Use CMake to substitute variables with:
#   configure_file(scripts/Synthesis.tcl.in Synthesis.tcl)

open_project ${NBODY_PROJECT_NAME} 
open_solution ${NBODY_PART_NAME}  
set_part ${NBODY_PART_NAME} 
add_files -cflags "-DNBODY_SYNTHESIS -DHLSLIB_SYNTHESIS ${CMAKE_VPP_FLAGS} -I${CMAKE_SOURCE_DIR}/include -I${CMAKE_SOURCE_DIR}/hlslib/include -I${CMAKE_BINARY_DIR}" "${NBODY_SRC_SYNTHESIS}" 
set_top ${NBODY_ENTRY_FUNCTION} 
set_part ${NBODY_PART_NAME} 
create_clock -period ${NBODY_TARGET_CLOCK}MHz -name default
set_clock_uncertainty ${NBODY_TARGET_CLOCK_UNCERTAINTY} 
# SDAccel default options
config_rtl -register_reset
config_interface -m_axi_addr64
config_schedule -relax_ii_for_timing
config_compile -pipeline_loops 64
config_compile -name_max_length 256
csynth_design
exit
