Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: SmartHomeSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SmartHomeSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SmartHomeSystem"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : SmartHomeSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\FA.v" into library work
Parsing module <FA>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_8bit.v" into library work
Parsing module <Adder_8bit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_4bit.v" into library work
Parsing module <Adder_4bit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_4bit.v" into library work
Parsing module <Multiplier_4>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_16bit.v" into library work
Parsing module <Adder_16bit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v" into library work
Parsing module <Multiplier_8>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_8.v" into library work
Parsing module <Check_8>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_32bit.v" into library work
Parsing module <Check_32bit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_16.v" into library work
Parsing module <Check_16>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\WindowShadeDegree.v" into library work
Parsing module <WindowShadeDegree>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\PassCheckUnit.v" into library work
Parsing module <PassCheckUnit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier8x8.v" into library work
Parsing module <Multiplier8x8>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier16x16.v" into library work
Parsing module <Multiplier16x16>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\ModePower.v" into library work
Parsing module <ModePower>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\LampState.v" into library work
Parsing module <LampState>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\FanSpeed.v" into library work
Parsing module <FanSpeed>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\DFlop.v" into library work
Parsing module <DFlop>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\AdderSubtractor32x32.v" into library work
Parsing module <AdderSubtractor32x32>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\ActiveLamps.v" into library work
Parsing module <ActiveLamps>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\TemperatureCalculator.v" into library work
Parsing module <TemperatureCalculator>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" into library work
Parsing module <MemoryUnit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\LightingSystem.v" into library work
Parsing module <LightingSystem>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\LightDance.v" into library work
Parsing module <LightDance>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\CoolHeatSystem.v" into library work
Parsing module <CoolHeatSystem>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\ipchi\Desktop\SmartHomeSystem\SmartHomeSystem.v" into library work
Parsing module <SmartHomeSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SmartHomeSystem>.

Elaborating module <TemperatureCalculator>.

Elaborating module <Multiplier8x8>.

Elaborating module <Check_8>.

Elaborating module <Adder_8bit>.

Elaborating module <FA>.
WARNING:HDLCompiler:1127 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_8.v" Line 36: Assignment to W ignored, since the identifier is never used

Elaborating module <Multiplier_8>.

Elaborating module <Multiplier_4>.

Elaborating module <Adder_4bit>.
WARNING:HDLCompiler:1127 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v" Line 40: Assignment to c2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v" Line 47: Assignment to c3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier8x8.v" Line 34: Result of 16-bit expression is truncated to fit in 1-bit target.

Elaborating module <Multiplier16x16>.

Elaborating module <Check_16>.

Elaborating module <Adder_16bit>.
WARNING:HDLCompiler:1127 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_16.v" Line 44: Assignment to W ignored, since the identifier is never used

Elaborating module <Check_32bit>.

Elaborating module <AdderSubtractor32x32>.

Elaborating module <GasDetectorSensor>.

Elaborating module <CoolHeatSystem>.

Elaborating module <FanSpeed>.
WARNING:HDLCompiler:413 - "C:\Users\ipchi\Desktop\SmartHomeSystem\FanSpeed.v" Line 41: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ModePower>.

Elaborating module <LightingSystem>.

Elaborating module <ActiveLamps>.
WARNING:HDLCompiler:91 - "C:\Users\ipchi\Desktop\SmartHomeSystem\ActiveLamps.v" Line 38: Signal <lenght> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\ipchi\Desktop\SmartHomeSystem\ActiveLamps.v" Line 41: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LampState>.

Elaborating module <WindowShadeDegree>.
WARNING:HDLCompiler:91 - "C:\Users\ipchi\Desktop\SmartHomeSystem\WindowShadeDegree.v" Line 38: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LightDance>.

Elaborating module <DFlop>.

Elaborating module <MemoryUnit>.
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 31: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 32: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 33: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 34: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 35: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 36: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 37: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 38: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 39: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 40: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 41: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 42: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 43: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 44: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 45: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 46: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 47: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 48: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 49: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 50: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 51: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 52: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 53: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 54: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 55: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 56: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 57: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 58: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 59: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 60: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 61: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 62: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 63: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 64: Module instantiation should have an instance name
WARNING:HDLCompiler:604 - "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v" Line 65: Module instantiation should have an instance name

Elaborating module <ControlUnit>.

Elaborating module <PassCheckUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SmartHomeSystem>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\SmartHomeSystem.v".
    Summary:
	no macro.
Unit <SmartHomeSystem> synthesized.

Synthesizing Unit <TemperatureCalculator>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\TemperatureCalculator.v".
    Summary:
	no macro.
Unit <TemperatureCalculator> synthesized.

Synthesizing Unit <Multiplier8x8>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier8x8.v".
    Found 14-bit subtractor for signal <WP<13:0>> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Multiplier8x8> synthesized.

Synthesizing Unit <Check_8>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_8.v".
INFO:Xst:3210 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_8.v" line 36: Output port <carry> of the instance <A1> is unconnected or connected to loadless signal.
    Summary:
Unit <Check_8> synthesized.

Synthesizing Unit <Adder_8bit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_8bit.v".
    Summary:
	no macro.
Unit <Adder_8bit> synthesized.

Synthesizing Unit <FA>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\FA.v".
    Summary:
Unit <FA> synthesized.

Synthesizing Unit <Multiplier_8>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v".
INFO:Xst:3210 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v" line 40: Output port <carry> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_8.v" line 47: Output port <carry> of the instance <A3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Multiplier_8> synthesized.

Synthesizing Unit <Multiplier_4>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier_4bit.v".
    Summary:
	no macro.
Unit <Multiplier_4> synthesized.

Synthesizing Unit <Adder_4bit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_4bit.v".
    Summary:
	no macro.
Unit <Adder_4bit> synthesized.

Synthesizing Unit <Multiplier16x16>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Multiplier16x16.v".
    Found 16x16-bit multiplier for signal <W> created at line 33.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier16x16> synthesized.

Synthesizing Unit <Check_16>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_16.v".
INFO:Xst:3210 - "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_16.v" line 44: Output port <carry> of the instance <A1> is unconnected or connected to loadless signal.
    Summary:
Unit <Check_16> synthesized.

Synthesizing Unit <Adder_16bit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Adder_16bit.v".
    Summary:
	no macro.
Unit <Adder_16bit> synthesized.

Synthesizing Unit <Check_32bit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\Check_32bit.v".
    Found 32-bit subtractor for signal <WI> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Check_32bit> synthesized.

Synthesizing Unit <AdderSubtractor32x32>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\AdderSubtractor32x32.v".
WARNING:Xst:647 - Input <Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <S> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AdderSubtractor32x32> synthesized.

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\GasDetectorSensor.v".
        s0 = 5'b00000
        s1 = 5'b00001
        s10 = 5'b00010
        s100 = 5'b00011
        s1001 = 5'b00100
        s10010 = 5'b00101
        s100100 = 5'b00110
        s1001001 = 5'b00111
        s10010010 = 5'b01000
        s100100100 = 5'b01001
        s101 = 5'b01010
        s1011 = 5'b01011
        s10111 = 5'b01100
        s101110 = 5'b01101
        s1011101 = 5'b01110
        s10111010 = 5'b01111
        s101110101 = 5'b10000
        s1011101010 = 5'b10001
        s1010 = 5'b10010
        s10101 = 5'b10011
        s101010 = 5'b10100
        s1010100 = 5'b10101
        s10101001 = 5'b10110
        s101010010 = 5'b10111
        s1010100100 = 5'b11000
        s10101001001 = 5'b11001
        s101010010011 = 5'b11010
    Found 5-bit register for signal <current_state>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<0>>.
    Found 5-bit register for signal <next_state>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <GasDetectorSensor> synthesized.

Synthesizing Unit <CoolHeatSystem>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\CoolHeatSystem.v".
    Summary:
	no macro.
Unit <CoolHeatSystem> synthesized.

Synthesizing Unit <FanSpeed>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\FanSpeed.v".
    Found 8-bit register for signal <it>.
    Found 1-bit register for signal <pwm_data>.
    Found 8-bit adder for signal <it[7]_GND_18_o_add_1_OUT> created at line 41.
    Found 8-bit comparator greater for signal <it[7]_speed[7]_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FanSpeed> synthesized.

Synthesizing Unit <ModePower>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\ModePower.v".
    Found 2-bit adder for signal <n0029[1:0]> created at line 29.
    Found 3-bit adder for signal <n0032[2:0]> created at line 29.
    Found 4-bit adder for signal <_n0048> created at line 27.
    Found 4-bit adder for signal <_n0049> created at line 27.
    Found 4-bit adder for signal <_n0050> created at line 27.
    Found 4-bit adder for signal <_n0051> created at line 27.
    Found 4-bit adder for signal <chs_sum> created at line 27.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <ModePower> synthesized.

Synthesizing Unit <LightingSystem>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\LightingSystem.v".
    Summary:
	no macro.
Unit <LightingSystem> synthesized.

Synthesizing Unit <ActiveLamps>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\ActiveLamps.v".
WARNING:Xst:647 - Input <lenght<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <ActiveLamps> synthesized.

Synthesizing Unit <LampState>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\LampState.v".
    Summary:
	no macro.
Unit <LampState> synthesized.

Synthesizing Unit <WindowShadeDegree>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\WindowShadeDegree.v".
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <WindowShadeDegree> synthesized.

Synthesizing Unit <LightDance>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\LightDance.v".
    Summary:
Unit <LightDance> synthesized.

Synthesizing Unit <DFlop>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\DFlop.v".
    Found 1-bit register for signal <dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlop> synthesized.

Synthesizing Unit <MemoryUnit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\MemoryUnit.v".
    Summary:
	no macro.
Unit <MemoryUnit> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\ControlUnit.v".
        STATE_IDLE = 3'b001
        STATE_ACTIVE = 3'b010
        STATE_REQUEST = 3'b011
        STATE_STORE = 3'b100
        STATE_TRAP = 3'b101
        STATE_OTHERS = 3'b111
    Found 1-bit register for signal <write_en>.
    Found 35-bit register for signal <configout>.
    Found 3-bit register for signal <dbg_state>.
    Found finite state machine <FSM_0> for signal <dbg_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <PassCheckUnit>.
    Related source file is "C:\Users\ipchi\Desktop\SmartHomeSystem\PassCheckUnit.v".
    Found 1-bit comparator equal for signal <pass[0]_key[0]_equal_1_o> created at line 27
    Found 1-bit comparator equal for signal <pass[1]_key[1]_equal_2_o> created at line 27
    Summary:
	inferred   2 Comparator(s).
Unit <PassCheckUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 14-bit subtractor                                     : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 5
 8-bit adder                                           : 1
# Registers                                            : 52
 1-bit register                                        : 48
 35-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 3
 1-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 26
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 290
 1-bit xor2                                            : 290

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <FA4> is unconnected in block <A3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FA7> is unconnected in block <A3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FA8> is unconnected in block <A3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <_i000021> is unconnected in block <Module6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <_i000022> is unconnected in block <Module6>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <configout_20> of sequential type is unconnected in block <Module7>.
WARNING:Xst:2677 - Node <configout_21> of sequential type is unconnected in block <Module7>.

Synthesizing (advanced) Unit <ModePower>.
	The following adders/subtractors are grouped into adder tree <Madd_chs_sum_Madd1> :
 	<Madd__n0048> in block <ModePower>, 	<Madd__n0049> in block <ModePower>, 	<Madd__n0051_Madd> in block <ModePower>, 	<Madd_n0029[1:0]> in block <ModePower>, 	<Madd_chs_sum_Madd> in block <ModePower>.
Unit <ModePower> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 14-bit subtractor                                     : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Adder Trees                                          : 1
 4-bit / 6-inputs adder tree                           : 1
# Registers                                            : 101
 Flip-Flops                                            : 101
# Comparators                                          : 3
 1-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 27
 5-bit 2-to-1 multiplexer                              : 26
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 290
 1-bit xor2                                            : 290

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Module7/FSM_0> on signal <dbg_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 001   | 001
 010   | 010
 111   | 111
 101   | 101
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1989 - Unit <Multiplier8x8>: instances <C1>, <C2> of unit <Check_8> are equivalent, second instance is removed

Optimizing unit <Multiplier8x8> ...

Optimizing unit <MemoryUnit> ...

Optimizing unit <SmartHomeSystem> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <Check_8> ...

Optimizing unit <Adder_8bit> ...

Optimizing unit <Multiplier_4> ...

Optimizing unit <Check_16> ...

Optimizing unit <Check_32bit> ...

Optimizing unit <FanSpeed> ...

Optimizing unit <ActiveLamps> ...

Optimizing unit <WindowShadeDegree> ...

Optimizing unit <GasDetectorSensor> ...

Optimizing unit <LightDance> ...
WARNING:Xst:2677 - Node <Module7/configout_21> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module7/configout_20> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module6/_i000021/dout> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module6/_i000022/dout> of sequential type is unconnected in block <SmartHomeSystem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SmartHomeSystem, actual ratio is 0.
Latch Module4/A/active_lights_3 has been replicated 2 time(s) to handle iob=true attribute.
Latch Module4/A/active_lights_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch Module4/A/active_lights_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch Module4/A/active_lights_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SmartHomeSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 396
#      GND                         : 1
#      INV                         : 27
#      LUT2                        : 12
#      LUT3                        : 54
#      LUT4                        : 31
#      LUT5                        : 45
#      LUT6                        : 80
#      MUXCY                       : 71
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 113
#      FD                          : 3
#      FDC                         : 23
#      FDCE                        : 67
#      FDE                         : 6
#      FDP                         : 1
#      LD                          : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 176
#      IBUF                        : 100
#      OBUF                        : 76
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  126800     0%  
 Number of Slice LUTs:                  249  out of  63400     0%  
    Number used as Logic:               249  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    305
   Number with an unused Flip Flop:     201  out of    305    65%  
   Number with an unused LUT:            56  out of    305    18%  
   Number of fully used LUT-FF pairs:    48  out of    305    15%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                 177  out of    210    84%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk                                | BUFGP                             | 100   |
Module4/A/_n0021(Module4/A/out1:O) | NONE(*)(Module4/A/active_lights_0)| 13    |
-----------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.785ns (Maximum Frequency: 560.224MHz)
   Minimum input arrival time before clock: 1.588ns
   Maximum output required time after clock: 15.622ns
   Maximum combinational path delay: 6.383ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.785ns (frequency: 560.224MHz)
  Total number of paths / destination ports: 367 / 139
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 3)
  Source:            Module3/fanspeed/it_6 (FF)
  Destination:       Module3/fanspeed/pwm_data (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Module3/fanspeed/it_6 to Module3/fanspeed/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.534  Module3/fanspeed/it_6 (Module3/fanspeed/it_6)
     LUT6:I3->O            1   0.097   0.295  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o22 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o21)
     LUT6:I5->O            1   0.097   0.295  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o24 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o23)
     LUT4:I3->O            1   0.097   0.000  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o25 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o)
     FDE:D                     0.008          Module3/fanspeed/pwm_data
    ----------------------------------------
    Total                      1.785ns (0.660ns logic, 1.125ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 232 / 180
-------------------------------------------------------------------------
Offset:              1.588ns (Levels of Logic = 4)
  Source:            speed<4> (PAD)
  Destination:       Module3/fanspeed/pwm_data (FF)
  Destination Clock: clk rising

  Data Path: speed<4> to Module3/fanspeed/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  speed_4_IBUF (speed_4_IBUF)
     LUT6:I0->O            1   0.097   0.295  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o22 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o21)
     LUT6:I5->O            1   0.097   0.295  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o24 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o23)
     LUT4:I3->O            1   0.097   0.000  Module3/fanspeed/it[7]_speed[7]_LessThan_1_o25 (Module3/fanspeed/it[7]_speed[7]_LessThan_1_o)
     FDE:D                     0.008          Module3/fanspeed/pwm_data
    ----------------------------------------
    Total                      1.588ns (0.300ns logic, 1.288ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Module4/A/_n0021'
  Total number of paths / destination ports: 52 / 13
-------------------------------------------------------------------------
Offset:              0.828ns (Levels of Logic = 2)
  Source:            tcode<0> (PAD)
  Destination:       Module4/A/active_lights_0 (LATCH)
  Destination Clock: Module4/A/_n0021 falling

  Data Path: tcode<0> to Module4/A/active_lights_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.730  tcode_0_IBUF (tcode_0_IBUF)
     LUT6:I0->O            2   0.097   0.000  Module4/A/tcode[3]_GND_21_o_Select_13_o<2>1 (Module4/A/tcode[3]_GND_21_o_Select_13_o)
     LD:D                     -0.028          Module4/A/active_lights_0
    ----------------------------------------
    Total                      0.828ns (0.098ns logic, 0.730ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1329774544 / 52
-------------------------------------------------------------------------
Offset:              15.622ns (Levels of Logic = 51)
  Source:            Module6/_i000002/dout (FF)
  Destination:       tempc<31> (PAD)
  Source Clock:      clk rising

  Data Path: Module6/_i000002/dout to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            24   0.361   0.613  Module6/_i000002/dout (Module6/_i000002/dout)
     LUT3:I0->O            4   0.097   0.393  Module1/M1/C1/A1/S<2>11 (Module1/M1/C1/A1/S<2>_bdd0)
     LUT6:I4->O           16   0.097   0.752  Module1/M1/C1/A1/S<5>1 (Module1/M1/M1/M4/w<5>)
     LUT5:I0->O            5   0.097   0.702  Module1/M1/M1/M2/w<9>1 (Module1/M1/M1/M2/w<9>)
     LUT6:I1->O            3   0.097   0.703  Module1/M1/M1/M3/A1/FA3/Cout1 (Module1/M1/M1/M3/A1/C3)
     LUT6:I0->O            2   0.097   0.561  Module1/M1/M1/M3/A1/FA4/Mxor_S_xo<0>1 (Module1/M1/M1/M3/w1<3>)
     LUT6:I2->O            2   0.097   0.698  Module1/M1/M1/M3/A2/FA3/Mxor_S_xo<0>1 (Module1/M1/M1/M3/w1<7>)
     LUT6:I0->O            3   0.097   0.703  Module1/M1/M1/M3/A3/FA2/Cout1 (Module1/M1/M1/M3/A3/C2)
     LUT6:I0->O            3   0.097   0.693  Module1/M1/M1/M3/A3/FA3/Mxor_S_xo<0>1 (Module1/M1/M1/w12<5>)
     LUT6:I1->O            4   0.097   0.309  Module1/M1/M1/A2/S<6>11 (Module1/M1/M1/A2/S<6>_bdd0)
     LUT6:I5->O            2   0.097   0.698  Module1/M1/M1/A2/S<7> (Module1/M1/M1/w2<7>)
     LUT6:I0->O            2   0.097   0.299  Module1/M1/M1/A3/S<4>11 (Module1/M1/M1/A3/S<4>_bdd0)
     LUT3:I2->O            1   0.097   0.000  Module1/M1/Msub_WP<13:0>_lut<12> (Module1/M1/Msub_WP<13:0>_lut<12>)
     MUXCY:S->O            0   0.353   0.000  Module1/M1/Msub_WP<13:0>_cy<12> (Module1/M1/Msub_WP<13:0>_cy<12>)
     XORCY:CI->O           1   0.370   0.279  Module1/M1/Msub_WP<13:0>_xor<13> (Module1/M2/C1/WI<13>)
     DSP48E1:B13->P6       1   2.690   0.379  Module1/M2/Mmult_W (Module1/M2/W<6>)
     LUT2:I0->O            1   0.097   0.000  Module1/M2/C3/Msub_WI_lut<0> (Module1/M2/C3/Msub_WI_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Module1/M2/C3/Msub_WI_cy<0> (Module1/M2/C3/Msub_WI_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<1> (Module1/M2/C3/Msub_WI_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<2> (Module1/M2/C3/Msub_WI_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<3> (Module1/M2/C3/Msub_WI_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<4> (Module1/M2/C3/Msub_WI_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<5> (Module1/M2/C3/Msub_WI_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<6> (Module1/M2/C3/Msub_WI_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<7> (Module1/M2/C3/Msub_WI_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<8> (Module1/M2/C3/Msub_WI_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<9> (Module1/M2/C3/Msub_WI_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<10> (Module1/M2/C3/Msub_WI_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<11> (Module1/M2/C3/Msub_WI_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<12> (Module1/M2/C3/Msub_WI_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<13> (Module1/M2/C3/Msub_WI_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<14> (Module1/M2/C3/Msub_WI_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<15> (Module1/M2/C3/Msub_WI_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<16> (Module1/M2/C3/Msub_WI_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<17> (Module1/M2/C3/Msub_WI_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<18> (Module1/M2/C3/Msub_WI_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<19> (Module1/M2/C3/Msub_WI_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<20> (Module1/M2/C3/Msub_WI_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<21> (Module1/M2/C3/Msub_WI_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<22> (Module1/M2/C3/Msub_WI_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<23> (Module1/M2/C3/Msub_WI_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<24> (Module1/M2/C3/Msub_WI_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<25> (Module1/M2/C3/Msub_WI_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  Module1/M2/C3/Msub_WI_cy<26> (Module1/M2/C3/Msub_WI_cy<26>)
     XORCY:CI->O           5   0.370   0.314  Module1/M2/C3/Msub_WI_xor<27> (Module1/M2/C3/WI<27>)
     LUT3:I2->O            1   0.097   0.000  Module1/AS/Madd_S_lut<27> (Module1/AS/Madd_S_lut<27>)
     MUXCY:S->O            1   0.353   0.000  Module1/AS/Madd_S_cy<27> (Module1/AS/Madd_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Module1/AS/Madd_S_cy<28> (Module1/AS/Madd_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Module1/AS/Madd_S_cy<29> (Module1/AS/Madd_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Module1/AS/Madd_S_cy<30> (Module1/AS/Madd_S_cy<30>)
     XORCY:CI->O           1   0.370   0.279  Module1/AS/Madd_S_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 0.000          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                     15.622ns (7.245ns logic, 8.377ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Module4/A/_n0021'
  Total number of paths / destination ports: 57 / 23
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            Module4/A/active_lights_3 (LATCH)
  Destination:       lightstate<14> (PAD)
  Source Clock:      Module4/A/_n0021 falling

  Data Path: Module4/A/active_lights_3 to lightstate<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.472   0.616  Module4/A/active_lights_3 (Module4/A/active_lights_3)
     LUT4:I0->O            1   0.097   0.279  Module4/L/lights_state<8>1 (lightstate_8_OBUF)
     OBUF:I->O                 0.000          lightstate_8_OBUF (lightstate<8>)
    ----------------------------------------
    Total                      1.464ns (0.569ns logic, 0.895ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98440 / 32
-------------------------------------------------------------------------
Delay:               6.383ns (Levels of Logic = 38)
  Source:            adc_data<14> (PAD)
  Destination:       tempc<31> (PAD)

  Data Path: adc_data<14> to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  adc_data_14_IBUF (adc_data_14_IBUF)
     DSP48E1:A14->P6       1   2.823   0.379  Module1/M2/Mmult_W (Module1/M2/W<6>)
     LUT2:I0->O            1   0.097   0.000  Module1/M2/C3/Msub_WI_lut<0> (Module1/M2/C3/Msub_WI_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Module1/M2/C3/Msub_WI_cy<0> (Module1/M2/C3/Msub_WI_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<1> (Module1/M2/C3/Msub_WI_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<2> (Module1/M2/C3/Msub_WI_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<3> (Module1/M2/C3/Msub_WI_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<4> (Module1/M2/C3/Msub_WI_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<5> (Module1/M2/C3/Msub_WI_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<6> (Module1/M2/C3/Msub_WI_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<7> (Module1/M2/C3/Msub_WI_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<8> (Module1/M2/C3/Msub_WI_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<9> (Module1/M2/C3/Msub_WI_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<10> (Module1/M2/C3/Msub_WI_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<11> (Module1/M2/C3/Msub_WI_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<12> (Module1/M2/C3/Msub_WI_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<13> (Module1/M2/C3/Msub_WI_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<14> (Module1/M2/C3/Msub_WI_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<15> (Module1/M2/C3/Msub_WI_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<16> (Module1/M2/C3/Msub_WI_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<17> (Module1/M2/C3/Msub_WI_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<18> (Module1/M2/C3/Msub_WI_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<19> (Module1/M2/C3/Msub_WI_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<20> (Module1/M2/C3/Msub_WI_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<21> (Module1/M2/C3/Msub_WI_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<22> (Module1/M2/C3/Msub_WI_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<23> (Module1/M2/C3/Msub_WI_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<24> (Module1/M2/C3/Msub_WI_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Module1/M2/C3/Msub_WI_cy<25> (Module1/M2/C3/Msub_WI_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  Module1/M2/C3/Msub_WI_cy<26> (Module1/M2/C3/Msub_WI_cy<26>)
     XORCY:CI->O           5   0.370   0.314  Module1/M2/C3/Msub_WI_xor<27> (Module1/M2/C3/WI<27>)
     LUT3:I2->O            1   0.097   0.000  Module1/AS/Madd_S_lut<27> (Module1/AS/Madd_S_lut<27>)
     MUXCY:S->O            1   0.353   0.000  Module1/AS/Madd_S_cy<27> (Module1/AS/Madd_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Module1/AS/Madd_S_cy<28> (Module1/AS/Madd_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Module1/AS/Madd_S_cy<29> (Module1/AS/Madd_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Module1/AS/Madd_S_cy<30> (Module1/AS/Madd_S_cy<30>)
     XORCY:CI->O           1   0.370   0.279  Module1/AS/Madd_S_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 0.000          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                      6.383ns (5.131ns logic, 1.252ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Module4/A/_n0021
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.146|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.785|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.26 secs
 
--> 

Total memory usage is 4619180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    5 (   0 filtered)

