Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 13:18:43 2023
| Host         : DESKTOP-52T4KVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.274        0.000                      0                 6467        0.016        0.000                      0                 6467        3.000        0.000                       0                  3253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
ether_rx_clk       {0.000 20.000}     40.000          25.000          
ether_tx_clk       {0.000 20.000}     40.000          25.000          
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  ETH_REFCLK_OBUF  {0.000 20.000}     40.000          25.000          
  fb_clk           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ether_rx_clk             7.274        0.000                      0                   40        0.264        0.000                      0                   40       19.500        0.000                       0                    21  
ether_tx_clk            15.613        0.000                      0                  208        0.136        0.000                      0                  208       19.020        0.000                       0                   106  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  ETH_REFCLK_OBUF       23.840        0.000                      0                 6219        0.016        0.000                      0                 6219       19.500        0.000                       0                  3123  
  fb_clk                                                                                                                                                             8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           ETH_REFCLK_OBUF                   
(none)           fb_clk                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ether_rx_clk
  To Clock:  ether_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.309ns (37.612%)  route 3.829ns (62.388%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.810    37.138    ether_rx/clear
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[0]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.138    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.309ns (37.612%)  route 3.829ns (62.388%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.810    37.138    ether_rx/clear
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[1]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.138    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.309ns (37.612%)  route 3.829ns (62.388%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.810    37.138    ether_rx/clear
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[2]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.138    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.309ns (37.612%)  route 3.829ns (62.388%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.810    37.138    ether_rx/clear
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[3]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[3]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.138    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.309ns (38.341%)  route 3.713ns (61.659%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.693    37.021    ether_rx/clear
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[4]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[4]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.309ns (38.341%)  route 3.713ns (61.659%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.693    37.021    ether_rx/clear
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[5]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[5]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.309ns (38.341%)  route 3.713ns (61.659%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.693    37.021    ether_rx/clear
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[6]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.309ns (38.341%)  route 3.713ns (61.659%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.693    37.021    ether_rx/clear
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[7]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.309ns (38.516%)  route 3.685ns (61.484%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.666    36.994    ether_rx/clear
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -36.994    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.309ns (38.516%)  route 3.685ns (61.484%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.285    33.778    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124    33.902 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.303    34.204    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    34.328 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.565    34.893    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.118    35.011 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.433    35.444    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326    35.770 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.433    36.204    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    36.328 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.666    36.994    ether_rx/clear
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    44.412    ether_rx/rx_statecounter_reg[11]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -36.994    
  -------------------------------------------------------------------
                         slack                                  7.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.762    ether_rx/rx_statecounter_reg[11]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  ether_rx/rx_statecounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    ether_rx/rx_statecounter_reg[8]_i_1_n_4
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.762    ether_rx/rx_statecounter_reg[15]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  ether_rx/rx_statecounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    ether_rx/rx_statecounter_reg[12]_i_1_n_4
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.758    ether_rx/rx_statecounter_reg[12]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  ether_rx/rx_statecounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    ether_rx/rx_statecounter_reg[12]_i_1_n_7
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.762    ether_rx/rx_statecounter_reg[10]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  ether_rx/rx_statecounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    ether_rx/rx_statecounter_reg[8]_i_1_n_5
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.762    ether_rx/rx_statecounter_reg[14]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  ether_rx/rx_statecounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    ether_rx/rx_statecounter_reg[12]_i_1_n_5
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.763    ether_rx/rx_statecounter_reg[6]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  ether_rx/rx_statecounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    ether_rx/rx_statecounter_reg[4]_i_1_n_5
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[7]/Q
                         net (fo=3, routed)           0.132     1.774    ether_rx/rx_statecounter_reg[7]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ether_rx/rx_statecounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    ether_rx/rx_statecounter_reg[4]_i_1_n_4
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[3]/Q
                         net (fo=6, routed)           0.133     1.774    ether_rx/rx_statecounter_reg[3]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ether_rx/rx_statecounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    ether_rx/rx_statecounter_reg[0]_i_2_n_4
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[3]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.974%)  route 0.126ns (33.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[8]/Q
                         net (fo=3, routed)           0.126     1.768    ether_rx/rx_statecounter_reg[8]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  ether_rx/rx_statecounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    ether_rx/rx_statecounter_reg[8]_i_1_n_7
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ether_rx/rx_statecounter_reg[2]/Q
                         net (fo=6, routed)           0.134     1.775    ether_rx/rx_statecounter_reg[2]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  ether_rx/rx_statecounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    ether_rx/rx_statecounter_reg[0]_i_2_n_5
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.105     1.606    ether_rx/rx_statecounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ether_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_rx/fifo_rx/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  ETH_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y57     ether_rx/rx_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y57     ether_rx/rx_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y57     ether_rx/rx_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y53     ether_rx/rx_statecounter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y55     ether_rx/rx_statecounter_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y55     ether_rx/rx_statecounter_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y56     ether_rx/rx_statecounter_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y56     ether_rx/rx_statecounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_statecounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_statecounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y55     ether_rx/rx_statecounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y55     ether_rx/rx_statecounter_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y57     ether_rx/rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_statecounter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_statecounter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y55     ether_rx/rx_statecounter_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y55     ether_rx/rx_statecounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ether_tx_clk
  To Clock:  ether_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.613ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 4.664ns (56.785%)  route 3.549ns (43.215%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.139    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y12         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.882     6.021 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[0]
                         net (fo=1, routed)           1.308     7.329    ether_tx/fifo_tx/tx_fifo_output[0]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.360     7.812    ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y64          LUT4 (Prop_lut4_I0_O)        0.124     7.936 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_1/O
                         net (fo=15, routed)          1.882     9.818    ETH_TXD_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         3.534    13.352 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.352    ETH_TXD[0]
    H14                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                 15.613    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 4.663ns (58.486%)  route 3.310ns (41.514%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.139    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y12         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.882     6.021 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[2]
                         net (fo=1, routed)           0.938     6.959    ether_tx/fifo_tx/tx_fifo_output[2]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.124     7.083 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.660     7.743    ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.867 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          1.711     9.579    ETH_TXD_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    13.112 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.112    ETH_TXD[2]
    J13                                                               r  ETH_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 ether_tx/FSM_onehot_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 4.366ns (57.789%)  route 3.189ns (42.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.165    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  ether_tx/FSM_onehot_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  ether_tx/FSM_onehot_tx_state_reg[1]/Q
                         net (fo=13, routed)          1.029     6.614    ether_tx/crc/Q[0]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.299     6.913 r  ether_tx/crc/ETH_TXD_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.304     7.217    ether_tx/fifo_tx/fcs_buffer_reg[30]_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.341 r  ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_1/O
                         net (fo=16, routed)          1.856     9.196    ETH_TXD_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.720 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.720    ETH_TXD[3]
    H17                                                               r  ETH_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 4.552ns (61.753%)  route 2.819ns (38.247%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.139    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y12         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.882     6.021 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           1.108     7.129    ether_tx/fifo_tx/tx_fifo_output[1]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  ether_tx/fifo_tx/ETH_TXD_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           1.711     8.964    ETH_TXD_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.546    12.510 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.510    ETH_TXD[1]
    J14                                                               r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 ether_tx/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[4]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.126ns (66.010%)  route 2.125ns (33.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.165    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  ether_tx/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.621 f  ether_tx/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=5, routed)           0.441     6.062    ether_tx/tx_state[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     6.186 r  ether_tx/ETH_TXD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.684     7.870    ETH_TXD_OBUF[4]
    H15                  OBUF (Prop_obuf_I_O)         3.546    11.416 r  ETH_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.416    ETH_TXD[4]
    H15                                                               r  ETH_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             32.464ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.751ns (25.416%)  route 5.138ns (74.584%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.162    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  ether_tx/tx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.446    ether_tx/tx_statecounter_reg[14]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.570 f  ether_tx/fcs_buffer[31]_i_8/O
                         net (fo=2, routed)           0.804     7.374    ether_tx/fcs_buffer[31]_i_8_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.498 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.456     7.954    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  ether_tx/FSM_onehot_tx_state[5]_i_3/O
                         net (fo=3, routed)           0.470     8.548    ether_tx/FSM_onehot_tx_state[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.672 f  ether_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=2, routed)           0.502     9.173    ether_tx/FSM_onehot_tx_state[4]_i_3_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.297 f  ether_tx/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=5, routed)           0.685     9.982    ether_tx/fifo_tx/fcs_buffer_reg[0]_1
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    10.106 r  ether_tx/fifo_tx/tx_statecounter[0]_i_6/O
                         net (fo=1, routed)           0.586    10.693    ether_tx/fifo_tx/tx_statecounter[0]_i_6_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.817 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.817    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.244 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.808    12.052    ether_tx/clear
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    44.866    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[12]/C
                         clock pessimism              0.296    45.162    
                         clock uncertainty           -0.035    45.127    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.611    44.516    ether_tx/tx_statecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         44.516    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 32.464    

Slack (MET) :             32.464ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.751ns (25.416%)  route 5.138ns (74.584%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.162    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  ether_tx/tx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.446    ether_tx/tx_statecounter_reg[14]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.570 f  ether_tx/fcs_buffer[31]_i_8/O
                         net (fo=2, routed)           0.804     7.374    ether_tx/fcs_buffer[31]_i_8_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.498 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.456     7.954    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  ether_tx/FSM_onehot_tx_state[5]_i_3/O
                         net (fo=3, routed)           0.470     8.548    ether_tx/FSM_onehot_tx_state[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.672 f  ether_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=2, routed)           0.502     9.173    ether_tx/FSM_onehot_tx_state[4]_i_3_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.297 f  ether_tx/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=5, routed)           0.685     9.982    ether_tx/fifo_tx/fcs_buffer_reg[0]_1
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    10.106 r  ether_tx/fifo_tx/tx_statecounter[0]_i_6/O
                         net (fo=1, routed)           0.586    10.693    ether_tx/fifo_tx/tx_statecounter[0]_i_6_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.817 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.817    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.244 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.808    12.052    ether_tx/clear
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    44.866    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[13]/C
                         clock pessimism              0.296    45.162    
                         clock uncertainty           -0.035    45.127    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.611    44.516    ether_tx/tx_statecounter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.516    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 32.464    

Slack (MET) :             32.464ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.751ns (25.416%)  route 5.138ns (74.584%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.162    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  ether_tx/tx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.446    ether_tx/tx_statecounter_reg[14]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.570 f  ether_tx/fcs_buffer[31]_i_8/O
                         net (fo=2, routed)           0.804     7.374    ether_tx/fcs_buffer[31]_i_8_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.498 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.456     7.954    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  ether_tx/FSM_onehot_tx_state[5]_i_3/O
                         net (fo=3, routed)           0.470     8.548    ether_tx/FSM_onehot_tx_state[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.672 f  ether_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=2, routed)           0.502     9.173    ether_tx/FSM_onehot_tx_state[4]_i_3_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.297 f  ether_tx/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=5, routed)           0.685     9.982    ether_tx/fifo_tx/fcs_buffer_reg[0]_1
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    10.106 r  ether_tx/fifo_tx/tx_statecounter[0]_i_6/O
                         net (fo=1, routed)           0.586    10.693    ether_tx/fifo_tx/tx_statecounter[0]_i_6_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.817 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.817    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.244 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.808    12.052    ether_tx/clear
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    44.866    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
                         clock pessimism              0.296    45.162    
                         clock uncertainty           -0.035    45.127    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.611    44.516    ether_tx/tx_statecounter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.516    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 32.464    

Slack (MET) :             32.464ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.751ns (25.416%)  route 5.138ns (74.584%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.162    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  ether_tx/tx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.446    ether_tx/tx_statecounter_reg[14]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.570 f  ether_tx/fcs_buffer[31]_i_8/O
                         net (fo=2, routed)           0.804     7.374    ether_tx/fcs_buffer[31]_i_8_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.498 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.456     7.954    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  ether_tx/FSM_onehot_tx_state[5]_i_3/O
                         net (fo=3, routed)           0.470     8.548    ether_tx/FSM_onehot_tx_state[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.672 f  ether_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=2, routed)           0.502     9.173    ether_tx/FSM_onehot_tx_state[4]_i_3_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.297 f  ether_tx/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=5, routed)           0.685     9.982    ether_tx/fifo_tx/fcs_buffer_reg[0]_1
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    10.106 r  ether_tx/fifo_tx/tx_statecounter[0]_i_6/O
                         net (fo=1, routed)           0.586    10.693    ether_tx/fifo_tx/tx_statecounter[0]_i_6_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.817 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.817    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.244 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.808    12.052    ether_tx/clear
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    44.866    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[15]/C
                         clock pessimism              0.296    45.162    
                         clock uncertainty           -0.035    45.127    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.611    44.516    ether_tx/tx_statecounter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.516    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 32.464    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 1.751ns (25.937%)  route 5.000ns (74.063%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.162    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  ether_tx/tx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.618 f  ether_tx/tx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.446    ether_tx/tx_statecounter_reg[14]
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.570 f  ether_tx/fcs_buffer[31]_i_8/O
                         net (fo=2, routed)           0.804     7.374    ether_tx/fcs_buffer[31]_i_8_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     7.498 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.456     7.954    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  ether_tx/FSM_onehot_tx_state[5]_i_3/O
                         net (fo=3, routed)           0.470     8.548    ether_tx/FSM_onehot_tx_state[5]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.672 f  ether_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=2, routed)           0.502     9.173    ether_tx/FSM_onehot_tx_state[4]_i_3_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.297 f  ether_tx/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=5, routed)           0.685     9.982    ether_tx/fifo_tx/fcs_buffer_reg[0]_1
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    10.106 r  ether_tx/fifo_tx/tx_statecounter[0]_i_6/O
                         net (fo=1, routed)           0.586    10.693    ether_tx/fifo_tx/tx_statecounter[0]_i_6_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.817 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.817    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.244 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.670    11.913    ether_tx/clear
    SLICE_X5Y63          FDRE                                         r  ether_tx/tx_statecounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    44.866    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  ether_tx/tx_statecounter_reg[10]/C
                         clock pessimism              0.271    45.137    
                         clock uncertainty           -0.035    45.102    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.611    44.491    ether_tx/tx_statecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         44.491    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 32.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ether_tx/fcs_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/fcs_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  ether_tx/fcs_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ether_tx/fcs_buffer_reg[12]/Q
                         net (fo=1, routed)           0.091     1.725    ether_tx/crc/fcs_buffer_reg[26][9]
    SLICE_X2Y65          LUT3 (Prop_lut3_I2_O)        0.048     1.773 r  ether_tx/crc/fcs_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.773    ether_tx/crc_n_19
    SLICE_X2Y65          FDRE                                         r  ether_tx/fcs_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.008    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  ether_tx/fcs_buffer_reg[8]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.131     1.637    ether_tx/fcs_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[210]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  ether_tx/frame_header_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ether_tx/frame_header_reg[2]/Q
                         net (fo=2, routed)           0.119     1.776    ether_tx/frame_header_reg_n_0_[2]
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/CLK
                         clock pessimism             -0.515     1.493    
    SLICE_X2Y63          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.602    ether_tx/frame_header_reg[210]_srl32
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/crc/crcIn_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.489    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ether_tx/crc/crcIn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ether_tx/crc/crcIn_reg[15]/Q
                         net (fo=2, routed)           0.128     1.758    ether_tx/crc/p_38_in
    SLICE_X4Y66          FDSE                                         r  ether_tx/crc/crcIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.005    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y66          FDSE                                         r  ether_tx/crc/crcIn_reg[11]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X4Y66          FDSE (Hold_fdse_C_D)         0.078     1.582    ether_tx/crc/crcIn_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[209]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  ether_tx/frame_header_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ether_tx/frame_header_reg[1]/Q
                         net (fo=2, routed)           0.121     1.778    ether_tx/frame_header_reg_n_0_[1]
    SLICE_X2Y64          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y64          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/CLK
                         clock pessimism             -0.515     1.493    
    SLICE_X2Y64          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.602    ether_tx/frame_header_reg[209]_srl32
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[208]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  ether_tx/frame_header_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ether_tx/frame_header_reg[0]/Q
                         net (fo=2, routed)           0.122     1.781    ether_tx/frame_header_reg_n_0_[0]
    SLICE_X2Y62          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y62          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/CLK
                         clock pessimism             -0.515     1.494    
    SLICE_X2Y62          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.603    ether_tx/frame_header_reg[208]_srl32
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[211]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  ether_tx/frame_header_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  ether_tx/frame_header_reg[3]/Q
                         net (fo=2, routed)           0.128     1.783    ether_tx/frame_header_reg_n_0_[3]
    SLICE_X6Y63          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.007    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y63          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/CLK
                         clock pessimism             -0.515     1.491    
    SLICE_X6Y63          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.600    ether_tx/frame_header_reg[211]_srl32
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/preamble_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/preamble_buffer_reg[7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.103%)  route 0.131ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  ether_tx/preamble_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  ether_tx/preamble_buffer_reg[3]/Q
                         net (fo=2, routed)           0.131     1.770    ether_tx/preamble_buffer_reg_n_0_[3]
    SLICE_X6Y64          SRL16E                                       r  ether_tx/preamble_buffer_reg[7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.007    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y64          SRL16E                                       r  ether_tx/preamble_buffer_reg[7]_srl15/CLK
                         clock pessimism             -0.515     1.491    
    SLICE_X6Y64          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.555    ether_tx/preamble_buffer_reg[7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[81]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[5]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y64          SRLC32E                                      r  ether_tx/frame_header_reg[81]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.825 r  ether_tx/frame_header_reg[81]_srl32/Q31
                         net (fo=1, routed)           0.000     1.825    ether_tx/frame_header_reg[81]_srl32_n_1
    SLICE_X2Y64          SRLC32E                                      r  ether_tx/frame_header_reg[5]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y64          SRLC32E                                      r  ether_tx/frame_header_reg[5]_srl19/CLK
                         clock pessimism             -0.515     1.493    
    SLICE_X2Y64          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.610    ether_tx/frame_header_reg[5]_srl19
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[82]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[6]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[82]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.825 r  ether_tx/frame_header_reg[82]_srl32/Q31
                         net (fo=1, routed)           0.000     1.825    ether_tx/frame_header_reg[82]_srl32_n_1
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[6]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[6]_srl19/CLK
                         clock pessimism             -0.515     1.493    
    SLICE_X2Y63          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.610    ether_tx/frame_header_reg[6]_srl19
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[80]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[4]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.494    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y62          SRLC32E                                      r  ether_tx/frame_header_reg[80]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.826 r  ether_tx/frame_header_reg[80]_srl32/Q31
                         net (fo=1, routed)           0.000     1.826    ether_tx/frame_header_reg[80]_srl32_n_1
    SLICE_X2Y62          SRLC32E                                      r  ether_tx/frame_header_reg[4]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y62          SRLC32E                                      r  ether_tx/frame_header_reg[4]_srl19/CLK
                         clock pessimism             -0.515     1.494    
    SLICE_X2Y62          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.611    ether_tx/frame_header_reg[4]_srl19
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ether_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  ETH_TX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X5Y60     ether_tx/FSM_onehot_tx_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X5Y60     ether_tx/FSM_onehot_tx_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X6Y61     ether_tx/FSM_onehot_tx_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X7Y61     ether_tx/FSM_onehot_tx_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X6Y61     ether_tx/FSM_onehot_tx_state_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y62     ether_tx/FSM_onehot_tx_state_reg[5]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y65     ether_tx/fcs_buffer_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y65     ether_tx/fcs_buffer_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y64     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y64     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y63     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y63     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[4]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y64     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y64     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y63     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y63     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y62     ether_tx/frame_header_reg[4]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ETH_REFCLK_OBUF
  To Clock:  ETH_REFCLK_OBUF

Setup :            0  Failing Endpoints,  Worst Slack       23.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.840ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[713]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 0.642ns (4.085%)  route 15.075ns (95.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 45.777 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.309    20.974    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.098 r  message[715]_i_1/O
                         net (fo=4, routed)           0.766    21.864    message[715]
    SLICE_X32Y62         FDRE                                         r  message_reg[713]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.428    45.777    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  message_reg[713]/C
                         clock pessimism              0.232    46.009    
                         clock uncertainty           -0.099    45.910    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.205    45.705    message_reg[713]
  -------------------------------------------------------------------
                         required time                         45.705    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                 23.840    

Slack (MET) :             23.840ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[714]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 0.642ns (4.085%)  route 15.075ns (95.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 45.777 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.309    20.974    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.098 r  message[715]_i_1/O
                         net (fo=4, routed)           0.766    21.864    message[715]
    SLICE_X32Y62         FDRE                                         r  message_reg[714]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.428    45.777    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  message_reg[714]/C
                         clock pessimism              0.232    46.009    
                         clock uncertainty           -0.099    45.910    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.205    45.705    message_reg[714]
  -------------------------------------------------------------------
                         required time                         45.705    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                 23.840    

Slack (MET) :             23.840ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[715]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 0.642ns (4.085%)  route 15.075ns (95.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 45.777 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.309    20.974    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.098 r  message[715]_i_1/O
                         net (fo=4, routed)           0.766    21.864    message[715]
    SLICE_X32Y62         FDRE                                         r  message_reg[715]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.428    45.777    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  message_reg[715]/C
                         clock pessimism              0.232    46.009    
                         clock uncertainty           -0.099    45.910    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.205    45.705    message_reg[715]
  -------------------------------------------------------------------
                         required time                         45.705    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                 23.840    

Slack (MET) :             24.129ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[712]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.432ns  (logic 0.642ns (4.160%)  route 14.790ns (95.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 45.780 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.309    20.974    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.098 r  message[715]_i_1/O
                         net (fo=4, routed)           0.481    21.579    message[715]
    SLICE_X32Y58         FDRE                                         r  message_reg[712]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.431    45.780    ETH_REFCLK_OBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  message_reg[712]/C
                         clock pessimism              0.232    46.012    
                         clock uncertainty           -0.099    45.913    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    45.708    message_reg[712]
  -------------------------------------------------------------------
                         required time                         45.708    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 24.129    

Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1185]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.569ns  (logic 0.642ns (4.123%)  route 14.927ns (95.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.773 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.927    21.592    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X29Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.716 r  send_buffer[1185]_i_1/O
                         net (fo=1, routed)           0.000    21.716    send_buffer[1185]
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[1185]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.424    45.773    ETH_REFCLK_OBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[1185]/C
                         clock pessimism              0.232    46.005    
                         clock uncertainty           -0.099    45.906    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.029    45.935    send_buffer_reg[1185]
  -------------------------------------------------------------------
                         required time                         45.935    
                         arrival time                         -21.716    
  -------------------------------------------------------------------
                         slack                                 24.219    

Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1189]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.571ns  (logic 0.642ns (4.123%)  route 14.929ns (95.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.773 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.929    21.594    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X29Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.718 r  send_buffer[1189]_i_1/O
                         net (fo=1, routed)           0.000    21.718    send_buffer[1189]
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[1189]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.424    45.773    ETH_REFCLK_OBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[1189]/C
                         clock pessimism              0.232    46.005    
                         clock uncertainty           -0.099    45.906    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031    45.937    send_buffer_reg[1189]
  -------------------------------------------------------------------
                         required time                         45.937    
                         arrival time                         -21.718    
  -------------------------------------------------------------------
                         slack                                 24.219    

Slack (MET) :             24.384ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1201]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.406ns  (logic 0.642ns (4.167%)  route 14.764ns (95.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.773 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.764    21.429    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.553 r  send_buffer[1201]_i_1/O
                         net (fo=1, routed)           0.000    21.553    send_buffer[1201]
    SLICE_X28Y68         FDRE                                         r  send_buffer_reg[1201]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.424    45.773    ETH_REFCLK_OBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  send_buffer_reg[1201]/C
                         clock pessimism              0.232    46.005    
                         clock uncertainty           -0.099    45.906    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.031    45.937    send_buffer_reg[1201]
  -------------------------------------------------------------------
                         required time                         45.937    
                         arrival time                         -21.553    
  -------------------------------------------------------------------
                         slack                                 24.384    

Slack (MET) :             24.392ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1205]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.399ns  (logic 0.642ns (4.169%)  route 14.757ns (95.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.773 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.757    21.422    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.546 r  send_buffer[1205]_i_1/O
                         net (fo=1, routed)           0.000    21.546    send_buffer[1205]
    SLICE_X28Y68         FDRE                                         r  send_buffer_reg[1205]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.424    45.773    ETH_REFCLK_OBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  send_buffer_reg[1205]/C
                         clock pessimism              0.232    46.005    
                         clock uncertainty           -0.099    45.906    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.032    45.938    send_buffer_reg[1205]
  -------------------------------------------------------------------
                         required time                         45.938    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 24.392    

Slack (MET) :             24.421ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1192]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.366ns  (logic 0.642ns (4.178%)  route 14.724ns (95.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 45.772 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.724    21.389    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X29Y69         LUT5 (Prop_lut5_I2_O)        0.124    21.513 r  send_buffer[1192]_i_1/O
                         net (fo=1, routed)           0.000    21.513    send_buffer[1192]
    SLICE_X29Y69         FDRE                                         r  send_buffer_reg[1192]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.423    45.772    ETH_REFCLK_OBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  send_buffer_reg[1192]/C
                         clock pessimism              0.232    46.004    
                         clock uncertainty           -0.099    45.905    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)        0.029    45.934    send_buffer_reg[1192]
  -------------------------------------------------------------------
                         required time                         45.934    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                 24.421    

Slack (MET) :             24.454ns  (required time - arrival time)
  Source:                 FSM_onehot_proc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        15.337ns  (logic 0.642ns (4.186%)  route 14.695ns (95.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.773 - 40.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.565     6.147    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  FSM_onehot_proc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     6.665 r  FSM_onehot_proc_state_reg[1]/Q
                         net (fo=2291, routed)       14.695    21.360    FSM_onehot_proc_state_reg_n_0_[1]
    SLICE_X29Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.484 r  send_buffer[165]_i_1/O
                         net (fo=1, routed)           0.000    21.484    send_buffer[165]
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        1.424    45.773    ETH_REFCLK_OBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  send_buffer_reg[165]/C
                         clock pessimism              0.232    46.005    
                         clock uncertainty           -0.099    45.906    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.032    45.938    send_buffer_reg[165]
  -------------------------------------------------------------------
                         required time                         45.938    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                 24.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 send_buffer_reg[1893]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1889]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.578%)  route 0.213ns (53.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.566     1.839    ETH_REFCLK_OBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  send_buffer_reg[1893]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  send_buffer_reg[1893]/Q
                         net (fo=1, routed)           0.213     2.194    in9[1889]
    SLICE_X38Y52         LUT5 (Prop_lut5_I1_O)        0.045     2.239 r  send_buffer[1889]_i_1/O
                         net (fo=1, routed)           0.000     2.239    send_buffer[1889]
    SLICE_X38Y52         FDRE                                         r  send_buffer_reg[1889]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.828     2.382    ETH_REFCLK_OBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  send_buffer_reg[1889]/C
                         clock pessimism             -0.280     2.102    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120     2.222    send_buffer_reg[1889]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 send_buffer_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[590]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.099%)  route 0.201ns (51.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.560     1.833    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  send_buffer_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  send_buffer_reg[594]/Q
                         net (fo=1, routed)           0.201     2.175    in9[590]
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.220 r  send_buffer[590]_i_1/O
                         net (fo=1, routed)           0.000     2.220    send_buffer[590]
    SLICE_X33Y49         FDRE                                         r  send_buffer_reg[590]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.835     2.388    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  send_buffer_reg[590]/C
                         clock pessimism             -0.280     2.108    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     2.200    send_buffer_reg[590]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 send_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.676%)  route 0.188ns (47.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.563     1.836    ETH_REFCLK_OBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  send_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     2.000 r  send_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.188     2.188    in9[1087]
    SLICE_X13Y47         LUT5 (Prop_lut5_I1_O)        0.045     2.233 r  send_buffer[1087]_i_1/O
                         net (fo=1, routed)           0.000     2.233    send_buffer[1087]
    SLICE_X13Y47         FDRE                                         r  send_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.839     2.392    ETH_REFCLK_OBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  send_buffer_reg[1087]/C
                         clock pessimism             -0.280     2.112    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.092     2.204    send_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 message_reg[867]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1891]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.408%)  route 0.206ns (52.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.566     1.839    ETH_REFCLK_OBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  message_reg[867]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  message_reg[867]/Q
                         net (fo=2, routed)           0.206     2.187    message_reg_n_0_[867]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.232 r  send_buffer[1891]_i_1/O
                         net (fo=1, routed)           0.000     2.232    send_buffer[1891]
    SLICE_X43Y50         FDRE                                         r  send_buffer_reg[1891]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.830     2.383    ETH_REFCLK_OBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  send_buffer_reg[1891]/C
                         clock pessimism             -0.280     2.103    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     2.194    send_buffer_reg[1891]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 send_buffer_reg[1510]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1506]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.704%)  route 0.188ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.559     1.832    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  send_buffer_reg[1510]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.996 r  send_buffer_reg[1510]/Q
                         net (fo=1, routed)           0.188     2.184    in9[1506]
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.229 r  send_buffer[1506]_i_1/O
                         net (fo=1, routed)           0.000     2.229    send_buffer[1506]
    SLICE_X39Y34         FDRE                                         r  send_buffer_reg[1506]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.828     2.381    ETH_REFCLK_OBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  send_buffer_reg[1506]/C
                         clock pessimism             -0.285     2.096    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091     2.187    send_buffer_reg[1506]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 message_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1613]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.088%)  route 0.217ns (50.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.566     1.839    ETH_REFCLK_OBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  message_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  message_reg[589]/Q
                         net (fo=2, routed)           0.217     2.220    message_reg_n_0_[589]
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.265 r  send_buffer[1613]_i_1/O
                         net (fo=1, routed)           0.000     2.265    send_buffer[1613]
    SLICE_X30Y50         FDRE                                         r  send_buffer_reg[1613]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.828     2.382    ETH_REFCLK_OBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  send_buffer_reg[1613]/C
                         clock pessimism             -0.280     2.102    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     2.222    send_buffer_reg[1613]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 send_buffer_reg[486]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.555%)  route 0.222ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.559     1.832    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  send_buffer_reg[486]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  send_buffer_reg[486]/Q
                         net (fo=1, routed)           0.222     2.196    in9[482]
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.241 r  send_buffer[482]_i_1/O
                         net (fo=1, routed)           0.000     2.241    send_buffer[482]
    SLICE_X39Y34         FDRE                                         r  send_buffer_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.828     2.381    ETH_REFCLK_OBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  send_buffer_reg[482]/C
                         clock pessimism             -0.285     2.096    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     2.188    send_buffer_reg[482]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 send_buffer_reg[488]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.173%)  route 0.199ns (48.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.559     1.832    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  send_buffer_reg[488]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.996 r  send_buffer_reg[488]/Q
                         net (fo=1, routed)           0.199     2.196    in9[484]
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.241 r  send_buffer[484]_i_1/O
                         net (fo=1, routed)           0.000     2.241    send_buffer[484]
    SLICE_X37Y33         FDRE                                         r  send_buffer_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.827     2.380    ETH_REFCLK_OBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  send_buffer_reg[484]/C
                         clock pessimism             -0.285     2.095    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.092     2.187    send_buffer_reg[484]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 message_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.858%)  route 0.210ns (50.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.553     1.826    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  message_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.990 r  message_reg[204]/Q
                         net (fo=2, routed)           0.210     2.201    message_reg_n_0_[204]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  send_buffer[204]_i_1/O
                         net (fo=1, routed)           0.000     2.246    send_buffer[204]
    SLICE_X37Y67         FDRE                                         r  send_buffer_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.819     2.373    ETH_REFCLK_OBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  send_buffer_reg[204]/C
                         clock pessimism             -0.285     2.088    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.092     2.180    send_buffer_reg[204]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 send_buffer_reg[1761]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[1757]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.003%)  route 0.237ns (55.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.557     1.830    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  send_buffer_reg[1761]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  send_buffer_reg[1761]/Q
                         net (fo=1, routed)           0.237     2.208    in9[1757]
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.045     2.253 r  send_buffer[1757]_i_1/O
                         net (fo=1, routed)           0.000     2.253    send_buffer[1757]
    SLICE_X35Y61         FDRE                                         r  send_buffer_reg[1757]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.825     2.378    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  send_buffer_reg[1757]/C
                         clock pessimism             -0.285     2.093    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.092     2.185    send_buffer_reg[1757]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_REFCLK_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_rx/fifo_rx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         40.000      37.424     RAMB36_X0Y12    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  ETH_REFCLK_OBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X34Y40    FSM_onehot_proc_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X34Y41    FSM_onehot_proc_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y40    FSM_onehot_proc_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y40    FSM_onehot_proc_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]_rep/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y40    FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y40    FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y41    FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y41    FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y40    FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y40    FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y41    FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y41    FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y40    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y40    FSM_onehot_proc_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  fb_clk
  To Clock:  fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ETH_REFCLK_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 3.648ns (44.328%)  route 4.582ns (55.672%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489    21.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253    22.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.830 f  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    24.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    24.581 f  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        2.927    27.508    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         3.552    31.061 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    31.061    ETH_REFCLK
    G18                                                               f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.279ns (50.649%)  route 1.246ns (49.351%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=3122, routed)        0.745     2.019    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         1.253     3.272 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    ETH_REFCLK
    G18                                                               r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  fb_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000     5.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





