m255
K4
z2
Z0 !s99 nomlopt
R0
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA/2023/from_git/ADSD_2023/tests/fixed/simulation/questa
T_opt
!s110 1697999880
VFB7cC7<_D5:DO6[8Q>h;i0
04 8 10 work tb_fixed test_bench 1
=1-d0509975fd67-65356c08-7f-2cac
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
R1
Efixed
Z2 w1697999861
Z3 DPx11 floatfixlib 17 fixed_float_types 0 22 cW]eNFhGGd5lB:5@0FCJB2
Z4 DPx11 floatfixlib 9 fixed_pkg 0 22 d`HgzG9]=BHLjHi8[PCmg3
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z8 8C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd
Z9 FC:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd
l0
L15 1
V]MQjhB?XVLl75kYKcf=EN1
!s100 VclkZSAf8]CSYS88EiCkU2
Z10 OL;C;2021.2;73
31
Z11 !s110 1697999923
!i10b 1
Z12 !s108 1697999923.000000
Z13 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd|
Z14 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd|
!i113 0
Z15 o-93 -work work
Z16 tExplicit 1 CvgOpt 0
Aarch
R3
R4
R5
R6
R7
Z17 DEx4 work 5 fixed 0 22 ]MQjhB?XVLl75kYKcf=EN1
!i122 0
l30
L26 8
VaC^_zoH2INbTa;9m;=11S3
!s100 bBa<l@afij`cN[G6OIXCL1
R10
31
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Etb_fixed
Z18 w1697999862
R3
R4
R5
R6
R7
!i122 1
R1
Z19 8C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd
Z20 FC:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd
l0
L16 1
VY03=>AdiUkJQgVJ=DicBd0
!s100 K66h]=TX=N5XRI<j2a1=V2
R10
31
R11
!i10b 1
R12
Z21 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd|
!s107 C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd|
!i113 0
R15
R16
Atest_bench
R17
R3
R4
R5
R6
R7
DEx4 work 8 tb_fixed 0 22 Y03=>AdiUkJQgVJ=DicBd0
!i122 1
l25
L19 35
VIPI2EN<?3;_48NFVPoO?_1
!s100 SVOPP`D1KzGfzJeh@13[e2
R10
31
R11
!i10b 1
R12
R21
Z22 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd|
!i113 0
R15
R16
