<profile>

<section name = "Vivado HLS Report for 'window_fn'" level="0">
<item name = "Date">Sun Oct 17 00:24:34 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.890 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1028, 1029, 4.112 us, 4.116 us, 1024, 1024, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- apply_win_fn">1028, 1028, 7, 2, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">0, -, 245, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="hls_real2xfft_muleOg_U14">hls_real2xfft_muleOg, i0 * i1</column>
<column name="hls_real2xfft_muleOg_U15">hls_real2xfft_muleOg, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coeff_tab1_0_U">window_fn_coeff_tcud, 1, 0, 0, 0, 512, 15, 1, 7680</column>
<column name="coeff_tab1_1_U">window_fn_coeff_tdEe, 1, 0, 0, 0, 512, 15, 1, 7680</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln102_fu_219_p2">+, 0, 0, 13, 2, 11</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_191">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln102_fu_241_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_017_phi_fu_189_p6">15, 3, 10, 30</column>
<column name="i_0_017_reg_185">9, 2, 10, 20</column>
<column name="indata_0_V_blk_n">9, 2, 1, 2</column>
<column name="indata_1_V_blk_n">9, 2, 1, 2</column>
<column name="outdata_0_V_blk_n">9, 2, 1, 2</column>
<column name="outdata_1_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln102_reg_289">11, 0, 11, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="coeff_tab1_0_load_reg_299">15, 0, 15, 0</column>
<column name="coeff_tab1_1_load_reg_309">15, 0, 15, 0</column>
<column name="empty_7_reg_294">10, 0, 10, 0</column>
<column name="i_0_017_reg_185">10, 0, 10, 0</column>
<column name="icmp_ln102_reg_319">1, 0, 1, 0</column>
<column name="indata_0_V_read_reg_304">16, 0, 16, 0</column>
<column name="indata_1_V_read_reg_314">16, 0, 16, 0</column>
<column name="mul_ln1118_1_reg_353">31, 0, 31, 0</column>
<column name="mul_ln1118_reg_343">31, 0, 31, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_348">16, 0, 16, 0</column>
<column name="icmp_ln102_reg_319">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, window_fn, return value</column>
<column name="indata_0_V_dout">in, 16, ap_fifo, indata_0_V, pointer</column>
<column name="indata_0_V_empty_n">in, 1, ap_fifo, indata_0_V, pointer</column>
<column name="indata_0_V_read">out, 1, ap_fifo, indata_0_V, pointer</column>
<column name="indata_1_V_dout">in, 16, ap_fifo, indata_1_V, pointer</column>
<column name="indata_1_V_empty_n">in, 1, ap_fifo, indata_1_V, pointer</column>
<column name="indata_1_V_read">out, 1, ap_fifo, indata_1_V, pointer</column>
<column name="outdata_0_V_din">out, 16, ap_fifo, outdata_0_V, pointer</column>
<column name="outdata_0_V_full_n">in, 1, ap_fifo, outdata_0_V, pointer</column>
<column name="outdata_0_V_write">out, 1, ap_fifo, outdata_0_V, pointer</column>
<column name="outdata_1_V_din">out, 16, ap_fifo, outdata_1_V, pointer</column>
<column name="outdata_1_V_full_n">in, 1, ap_fifo, outdata_1_V, pointer</column>
<column name="outdata_1_V_write">out, 1, ap_fifo, outdata_1_V, pointer</column>
</table>
</item>
</section>
</profile>
