$date
	Sat Mar 15 11:59:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 % pc_in [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
1$
bx #
1"
b0 !
$end
#5
0"
#10
bx !
bx &
1"
0$
#15
0"
#20
b100 !
b100 &
1"
b100 #
b100 %
#25
0"
#30
b1000 !
b1000 &
1"
b1000 #
b1000 %
#35
0"
#40
b1100 !
b1100 &
1"
b1100 #
b1100 %
#45
0"
#50
1"
