----------------------------------------------------------------------
Report for cell FPGA10.verilog

Register bits: 213 of 83640 (0%)
PIC Latch:       0
I/O cells:       223
                                          Cell usage:
                               cell       count    Res Usage(%)
                            EHXPLLL        1       100.0
                            FD1P3AX       22       100.0
                            FD1P3AY        5       100.0
                            FD1S3AX       40       100.0
                                GSR        1       100.0
                                 IB      143       100.0
                           IFS1P3DX      142       100.0
                                 OB       80       100.0
                           OFS1P3DX        4       100.0
                           ORCALUT4      322       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        2       100.0
SUB MODULES 
                            sys_pll        1       100.0
                            
                         TOTAL           765           
----------------------------------------------------------------------
Report for cell sys_pll.netlist
     Instance path:  __
                                          Cell usage:
                               cell       count    Res Usage(%)
                            EHXPLLL        1       100.0
                                VLO        1        50.0
                            
                         TOTAL             2           
