Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug all --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot NVP_v1_top_tb_behav xil_defaultlib.NVP_v1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 13 for port 'o_address' [/home/niklas/PhD_webSync/projects/NVP_accelerator_zybo/NVP_to_modelSim/generate_sim_nik/generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/control/weight_buffer_write_control.sv:91]
WARNING: [VRFC 10-3823] variable 'next_command_interrupt' might have multiple concurrent drivers [/home/niklas/PhD_webSync/projects/NVP_accelerator_zybo/NVP_to_modelSim/generate_sim_nik/generate_sim_nik.srcs/sources_1/imports/NVP_v1_orig_stuff/tb/NVP_v1_top_full_NN_tb.sv:366]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.test_NN_package
Compiling package xil_defaultlib.test_package
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
