[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC27211DDAR production of TEXAS INSTRUMENTS from the text:PWM\nCONTROLLER+12V\n+100V SECONDARY\nSIDE\nCIRCUIT\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27211\nVSSLIHB\nHO\nHS\nLO\n+12V\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27211LIHB\nHO\nHS\nLO+100V\nPWM\nCONTROLLER+12V\nISOLATION\nAND\nFEEDBACK+100V\nSECONDARY\nSIDE\nCIRCUIT\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27210\nVSSLIHB\nHO\nHS\nLO\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nUCC2721x 120-VBoot,4-APeak,High-Frequency High-Side andLow-Side Driver\n11Features\n1•Drives Two N-Channel MOSFETs inHigh-Side\nandLow-Side Configuration With Independent\nInputs\n•Maximum Boot Voltage 120-V DC\n•4-ASink, 4-ASource Output Currents\n•0.9-ΩPullup andPulldown Resistance\n•Input Pins Can Tolerate –10Vto20VandAre\nIndependent ofSupply Voltage Range\n•TTL orPseudo-CMOS Compatible Input Versions\n•8-Vto17-V VDD Operating Range, (20-V\nAbsolute Maximum)\n•7.2-ns Rise and5.5-ns FallTime With 1000-pF\nLoad\n•Fast Propagation Delay Times (18nsTypical)\n•2-ns Delay Matching\n•Symmetrical Undervoltage Lockout forHigh-Side\nandLow-Side Driver\n•AllIndustry Standard Packages Available (SOIC-\n8,PowerPAD ™SOIC-8, 4-mm ×4-mm SON-8\nand4-mm ×4-mm SON-10)\n•Specified from –40to140°C\n2Applications\n•Power Supplies forTelecom, Datacom, and\nMerchant\n•Half-Bridge andFull-Bridge Converters\n•Push-Pull Converters\n•High-Voltage Synchronous-Buck Converters\n•Two-Switch Forward Converters\n•Active-Clamp Forward Converters\n•Class-D Audio Amplifiers\nspace3Description\nTheUCC27210 andUCC27211 drivers arebased on\nthe popular UCC27200 and UCC27201 MOSFET\ndrivers, but offer several significant performance\nimprovements. Peak output pull-up and pull-down\ncurrent has been increased to4-A source and 4-A\nsink, andpull-up andpull-down resistance have been\nreduced to0.9Ω,thereby allowing fordriving large\npower MOSFETs with minimized switching losses\nduring thetransition through theMiller Plateau ofthe\nMOSFET. The input structure isnow able todirectly\nhandle –10VDC, which increases robustness and\nalso allows direct interface togate-drive transformers\nwithout using rectification diodes. The inputs arealso\nindependent ofsupply voltage and have amaximum\nrating of20-V.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nUCC27210,\nUCC27211SOIC (8) 4.90 mm×3.91 mm\nPowerPAD (8) 4.89 mm×3.90 mm\nWSON (10)\n4.00 mm×4.00 mm\nVSON (8)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nTypical Application: UCC27210 Typical Application: UCC27211\n2UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (Continued) ........................................ 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings ............................................................ 6\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 7\n7.6 Switching Characteristics: Propagation Delays ........ 8\n7.7 Switching Characteristics: Delay Matching ............... 8\n7.8 Switching Characteristics: Output Rise andFall\nTime ........................................................................... 8\n7.9 Switching Characteristics: Miscellaneous ................. 8\n7.10 Typical Characteristics .......................................... 10\n8Detailed Description ............................................ 138.1 Overview ................................................................. 13\n8.2 Functional Block Diagram ....................................... 14\n8.3 Feature Description ................................................. 14\n8.4 Device Functional Modes ........................................ 15\n9Application andImplementation ........................ 16\n9.1 Application Information ............................................ 16\n9.2 Typical Application ................................................. 16\n10Power Supply Recommendations ..................... 21\n11Layout ................................................................... 21\n11.1 Layout Guidelines ................................................. 21\n11.2 Layout Example .................................................... 22\n11.3 Thermal Considerations ........................................ 22\n12Device andDocumentation Support ................. 23\n12.1 Documentation Support ........................................ 23\n12.2 Related Links ........................................................ 23\n12.3 Trademarks ........................................................... 23\n12.4 Electrostatic Discharge Caution ............................ 23\n12.5 Glossary ................................................................ 23\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(August 2013) toRevision F Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision D(November, 2012) toRevision E Page\n•Added Note 2totheTerminal Functions Table. ..................................................................................................................... 5\n•Changed Repetitive pulse data from -18Vto-(24V-VDD). ................................................................................................... 5\n•Added additional details toNote 2.......................................................................................................................................... 5\n•Changed Voltage onHS,VHS(repetitive pulse <100ns)data from -15to-(24V-VDD). ........................................................ 6\n•Deleted 2.4-mA operating current minrange inboth places. ................................................................................................. 7\n•Changed operating current max range extended to5.2inboth places. ................................................................................ 7\n•Deleted 1.5minBoot voltage operating current range. .......................................................................................................... 7\n•Changed Boot voltage operating current max range from 4.2to5.0..................................................................................... 7\n•Changed HBtoVSSoperating current max range from 1.1to1.2......................................................................................... 7\n•Changed LOGate Driver \'sLow-level output voltage max range from 0.17 to0.19. .............................................................. 7\n•Changed HOGATE Driver \'sLow-level output voltage max range from 0.17 to0.19. ........................................................... 7\nChanges from Revision C(March, 2012) toRevision D Page\n•Changed capacitor range from 1.0µFto4.7µF.................................................................................................................... 5\n•Added Terminal Functions Note toHIandLIpindescription. ................................................................................................ 5\n•Changed bullet 2intheLayout Recommendations. ........................................................................................................... 21\n•Added Note: Forsystems using... ........................................................................................................................................ 21\n3UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated•Added Note: Care should betaken... ................................................................................................................................... 21\nChanges from Revision B(February) toRevision C Page\n•Changed VDDoperating current max range of4.3to4.4inboth places. ............................................................................... 7\n•Changed Boot voltage operating current max range from 4.0to4.2..................................................................................... 7\n•Changed HBtoVSSquiescent current max range from 0.13 to1.0....................................................................................... 7\n•Changed HBtoVSSoperating current max range from 0.9to1.1......................................................................................... 7\n•Added Input UCC27210/11 (DDA Only) values. .................................................................................................................... 7\n•Added Under-Voltage Lockout (UVLO) DDA only values, twoplaces. .................................................................................. 7\n•Changed LOGate Driver \'sLow-level output voltage max range from 0.15 to0.17. .............................................................. 7\n•Changed LOGate Driver \'sVLOHmax range from 0.27 to0.29. ............................................................................................. 7\n•Changed HOGATE Driver \'sLow-level output voltage max range from 0.15 to0.17. ........................................................... 7\n•Changed VLIfalling toVLOfalling minvalue from 17to15..................................................................................................... 8\n•Changed VHIfalling toVHOfalling minvalue from 17to15.................................................................................................... 8\n•Changed VLIrising toVLOrising minvalue from 18to15....................................................................................................... 8\n•Changed VHIrising toVHOrising minvalue from 18to15...................................................................................................... 8\n•Changed Figure 17,Output Current vs.Output Voltage. ..................................................................................................... 12\nVDD\nHB\nHO\nHS\nNCLO\nVSS\nLI\nHI\nNC10\n91\n2\n3\n4\n58\n7\n6SON-10 (DPR)\nTOP VIEW1\n2\n3\n48\n7\n6\n5VDD\nHB\nHO\nHSVSSPower PadTMSOIC-8 (DDA)\nTOP VIEW\nExposed\nThermal\nDie PadLO\nLI\nHI1\n2\n3\n48\n7\n6\n5VDD\nHB\nHO\nHSLO\nVSS\nLI\nHISOIC-8 (D)\nTOP VIEW\n1\n2\n3\n48\n7\n6\n5VDD\nHB\nHO\nHSVSSSON-8 (DRM)\nTOP VIEW\nExposed\nThermal\nDie Pad*LO\nLI\nHI\n4UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated5Description (Continued)\nTheswitching node (HSpin)oftheUCC2721x canhandle –18Vmaximum which allows thehigh-side channel to\nbeprotected from inherent negative voltages caused parasitic inductance andstray capacitance. TheUCC27210\n(Pseudo-CMOS inputs) andUCC27211 (TTL inputs) have increased hysteresis allowing forinterface toanalog or\ndigital PWM controllers with enhanced noise immunity.\nThe low-side andhigh-side gate drivers areindependently controlled andmatched to2nsbetween theturnon\nandturnoff ofeach other.\nAnon-chip 120-V rated bootstrap diode eliminates theexternal discrete diodes. Undervoltage lockout isprovided\nforboth thehigh-side andthelow-side drivers providing symmetric turnon andturnoff behavior andforcing the\noutputs lowifthedrive voltage isbelow thespecified threshold.\nBoth devices areoffered in8-pin SOIC (D),PowerPAD SOIC-8 (DDA), 4-mm ×4-mm SON-8 (DRM) andSON-\n10(DPR) packages.\n6PinConfiguration andFunctions\n5UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated(1) Forcold temperature applications werecommend theupper capacitance range. Attention should also bemade toPCB layout -see\nLayout .\n(2) HIorLIinput isassumed toconnect toalowimpedance source signal. Thesource output impedance isassumed less than 100Ω.Ifthe\nsource impedance isgreater than 100Ω,addabypassing capacitor, each, between HIandVSS andbetween LIandVSS. Theadded\ncapacitor value depends onthenoise levels presented onthepins, typically from 1nFto10nFshould beeffective toeliminate the\npossible noise effect. When noise ispresent ontwopins, HIorLI,theeffect istocause HOandLOmalfunctions tohave wrong logic\noutputs.\n(3) ThePowerPAD ™isnotdirectly connected toanyleads ofthepackage. However itiselectrically andthermally connected tothe\nsubstrate which istheground ofthedevice.PinFunctions\nPIN\nI/O DESCRIPTION\nNAME D/DDA/DRM DPR\nVDD 1 1 PPositive supply tothelower-gate driver. Decouple thispintoVSS(GND). Typical\ndecoupling capacitor range is0.22 µFto4.7µF(See(1)).\nHB 2 2 PHigh-side bootstrap supply. Thebootstrap diode ison-chip buttheexternal bootstrap\ncapacitor isrequired. Connect positive side ofthebootstrap capacitor tothispin.\nTypical range ofHBbypass capacitor is0.022 µFto0.1µF.Thecapacitor value is\ndependant onthegate charge ofthehigh-side MOSFET andshould also beselected\nbased onspeed andripple criteria\nHO 3 3 O High-side output. Connect tothegate ofthehigh-side power MOSFET.\nHS 4 4 PHigh-side source connection. Connect tosource ofhigh-side power MOSFET.\nConnect thenegative side ofbootstrap capacitor tothispin.\nHI 5 7 I High-side input.(2)\nLI 6 8 I Low-side input.(2)\nVSS 7 9 G Negative supply terminal forthedevice which isgenerally grounded.\nLO 8 10 O Low-side output. Connect tothegate ofthelow-side power MOSFET.\nN/C — 5/6 — Notconnected.\nPowerPAD\n™(3) Pad Pad GUsed ontheDDA, DRM andDPR packages only. Electrically referenced toVSS\n(GND). Connect toalarge thermal mass trace orGND plane todramatically improve\nthermal performance.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toVSS unless otherwise noted. Currents arepositive into, negative outofthespecified terminal.\n(3) Verified atbench characterization. VDD isthevalue used inanapplication design.7Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nSupply voltage range, VDD(2),VHB-VHS –0.3 20\nVInput voltages onLIandHI,VLI,VHI –10 20\nOutput voltage onLO,VLODC –0.3 VDD+0.3\nRepetitive pulse <100ns(3)–2 VDD+0.3\nOutput voltage onHO, VHODC VHS–0.3 VHB+0.3\nRepetitive pulse <100ns(3)VHS–2 VHB+0.3\nVoltage onHS,VHSDC –1 115\nRepetitive pulse <100ns(3)–(24V-VDD) 115\nVoltage onHB,VHB –0.3 120\nOperating virtual junction temperature, TJ –40 150\n°C\nLead temperature (soldering, 10sec.) 300\nStorage temperature, Tstg –65 150 °C\n6UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2)±1000\n7.3 Recommended Operating Conditions\nallvoltages arewith respect toVSS;currents arepositive intoandnegative outofthespecified terminal. –40°C<TJ=TA<\n140°C(unless otherwise noted)\nMIN TYP MAX UNIT\nSupply voltage range, VDD,VHB-VHS 8 12 17\nVVoltage onHS,VHS –1 105\nVoltage onHS,VHS(repetitive pulse <100ns) –(24V-VDD) 110\nVoltage onHB,VHBVHS+8,\nVDD–1VHS+17,\n115\nVoltage slew rateonHS 50 V/ns\nOperating junction temperature range –40 140 °C\n(1) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(2) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(3) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(4) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(5) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\nSpacer7.4 Thermal Information\nTHERMAL METRICUCC27210, UCC27211\nUNIT D DDA DRM DPR\n8PINS 8PINS 8PINS 10PINS\nθJA Junction-to-ambient thermal resistance(1)111.8 37.7 33.9 36.8\n°C/WθJCtop Junction-to-case (top) thermal resistance(2)56.9 47.2 33.2 36.0\nθJB Junction-to-board thermal resistance(3)53.0 9.6 11.4 14.0\nψJT Junction-to-top characterization parameter(4)7.8 2.8 0.4 0.3\nψJB Junction-to-board characterization parameter(5)52.3 9.4 11.7 14.2\nθJCbot Junction-to-case (bottom) thermal resistance(6)n/a 3.6 2.3 3.4\n7UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated(1) Ensured bydesign.7.5 Electrical Characteristics\nVDD=VHB=12V,VHS=VSS=0V,noload onLOorHO, TA=TJ=–40°Cto140°C,(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENTS\nIDD VDDquiescent current V(LI) =V(HI) =0V 0.05 0.085 0.17\nmAIDDOVDDoperating currentUCC27210\nf=500kHz, CLOAD =02.6 5.2\nUCC27211 2.5 5.2\nIHB Boot voltage quiescent current V(LI) =V(HI) =0V 0.015 0.065 0.1\nIHBO Boot voltage operating current f=500kHz, CLOAD =0 2.5 5.0\nIHBS HBtoVSSquiescent current V(HS) =V(HB) =115V 0.0005 1.0 µA\nIHBSO HBtoVSSoperating current f=500kHz, CLOAD =0 0.07 1.2 mA\nINPUT\nVHIT Input voltage threshold UCC27210 4.2 5.0 5.8\nVUCC27210 (DDA only) 4.2 5.0 5.9\nVLIT Input voltage threshold UCC27210 2.4 3.2 4.0\nUCC27210 (DDA only) 2.4 3.2 4.0\nVIHYS Input voltage hysteresis\nUCC272101.8\nRIN Input pulldown resistance 102 kΩ\nVHIT Input voltage threshold UCC27211 1.9 2.3 2.7\nVUCC27211 (DDA only) 1.9 2.3 2.8\nVLIT Input voltage threshold UCC27211 1.3 1.6 1.9\nUCC27211 (DDA only) 1.3 1.6 2.1\nVIHYS Input voltage hysteresis\nUCC27211700 mV\nRIN Input pulldown resistance 68 kΩ\nUNDERVOLTAGE LOCKOUT (UVLO)\nVDDR VDDturnon threshold 6.2 7.0 7.8\nVDDA only 5.8 7.0 8.1\nVDDHYS Hysteresis 0.5\nVHBR VHBturnon threshold 5.6 6.7 7.9\nDDA only 5.3 6.7 8.0\nVHBHYS Hysteresis 1.1\nBOOTSTRAP DIODE\nVF Low-current forward voltage IVDD-HB =100µA 0.65 0.8\nV\nVFI High-current forward voltage IVDD-HB =100mA 0.85 0.95\nRD Dynamic resistance, ΔVF/ΔI IVDD-HB =100mAand80mA 0.3 0.5 0.85 Ω\nLOGATE DRIVER\nVLOL Low-level output voltage ILO=100mA 0.05 0.09 0.19\nV\nVLOH High level output voltage ILO=-100 mA, VLOH=VDD-VLO 0.1 0.16 0.29\nPeak pull-up current(1)VLO=0V 3.7\nA\nPeak pull-down current(1)VLO=12V 4.5\nHOGATE DRIVER\nVHOL Low-level output voltage IHO=100mA 0.05 0.09 0.19\nV\nVHOH High-level output voltage IHO=-100 mA, VHOH=VHB-VHO 0.1 0.16 0.29\nPeak pull-up current(1)VHO=0V 3.7\nA\nPeak pull-down current(1)VHO=12V 4.5\n8UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated7.6 Switching Characteristics: Propagation Delays\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTDLFF VLIfalling toVLOfalling UCC27210, CLOAD =0 15 21 37\nnsTDHFF VHIfalling toVHOfalling 15 21 37\nTDLRR VLIrising toVLOrising 15 24 46\nTDHRR VHIrising toVHOrising 15 24 46\nTDLFF VLIfalling toVLOfalling UCC27211, CLOAD =0 10 17 30\nTDHFF VHIfalling toVHOfalling 10 17 30\nTDLRR VLIrising toVLOrising 10 18 40\nTDHRR VHIrising toVHOrising 10 18 40\n7.7 Switching Characteristics: Delay Matching\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTMON From HOOFF toLOON\nUCC27210TJ=25°C 3 11\nns\nTJ=–40°Cto140°C 3 14\nTMOFF From LOOFF toHOON TJ=25°C 3 11\nns\nTJ=–40°Cto140°C 3 14\nTMON From HOOFF toLOON\nUCC27211TJ=25°C 2 9.5\nns\nTJ=–40°Cto140°C 2 14\nTMOFF From LOOFF toHOON TJ=25°C 2 9.5\nns\nTJ=–40°Cto140°C 2 14\n7.8 Switching Characteristics: Output Rise andFallTime\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntR LOrisetime CLOAD =1000 pF,from 10% to90% 7.2\nnstR HOrisetime 7.2\ntF LOfalltime CLOAD =1000 pF,from 90% to10% 5.5\ntF HOfalltime 5.5\ntR LO,HO CLOAD =0.1µF,(3Vto9V) 0.36 0.6\nµs\ntF LO,HO CLOAD =0.1µF,(9Vto3V) 0.15 0.4\n(1) Ensured bydesign.\n(2) IF:Forward current applied tobootstrap diode, IREV:Reverse current applied tobootstrap diode.\n(3) Typical values forTA=25°C.7.9 Switching Characteristics: Miscellaneous\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nMinimum input pulse width thatchanges theoutput 50\nns\nBootstrap diode turnoff time(1)(2)IF=20mA, IREV=0.5A(3)20\nInput\n(HI, LI)\nOutput\n(HO, LO)\nTMON TMOFFLI\nHI\nLO\nHOTDLRR, TDHRR\nTDLFF, TDHFF\n9UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedFigure 1.Timing Diagrams\n−10123456\n8 12 16 20\nVDD − Supply Voltage (V)HI, LI − Input Threshold Voltage  (V)UCC27210, Rising\nUCC27210, Falling\nUCC27211, Rising\nUCC27211, FallingT = 25°C\nG005 \n−10123456\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)HI, LI − Input Threshold Voltage  (V)UCC27210, Rising\nUCC27210, Falling\nUCC27211, Rising\nUCC27211, FallingVDD = 12V\nG006 \n0.010.1110100\n10 100 1000\nFrequency (kHz)IDDO − Operating Current (mA)CL=0pF, T=−40°C\nCL=0pF, T=25°C\nCL=0pF, T=140°C\nCL=1000pF, T=25°C\nCL=1000pF, T=140°C\nCL=4700pF, T=140°CUCC27211, V DD = 12V\nG003 \n0.010.1110100\n10 100 1000\nFrequency (kHz)IHBO − Operating Current (mA)CL=0pF, T=−40°C\nCL=0pF, T=25°C\nCL=0pF, T=140°C\nCL=1000pF, T=25°C\nCL=1000pF, T=140°C\nCL=4700pF, T=140°CUCC27210/1, V HB − VHS = 12V\nG004 \n020406080100\n0 2 4 6 8 10 12 14 16 18 20\nVDD = VHB − Supply Voltage (V)IDD, IHB − Quiescent Current (µA)\nUCC27210/1 I DD\nUCC27210/1 I HBT = 25°C\nG001 \n0.010.1110100\n10 100 1000\nFrequency (kHz)IDDO − Operating Current (mA)CL=0pF, T=−40°C\nCL=0pF, T=25°C\nCL=0pF, T=140°C\nCL=1000pF, T=25°C\nCL=1000pF, T=140°C\nCL=4700pF, T=140°CUCC27210, V DD = 12V\nG002 \n10UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated7.10 Typical Characteristics\nFigure 2.Quiescent Current vsSupply Voltage Figure 3.UCC27210 IDDOperating Current vsFrequency\nFigure 4.UCC27211 IDDOperating Current vsFrequency Figure 5.Boot Voltage Operating Current vsFrequency (HB\ntoHS)\nFigure 6.UCC27210 andUCC27211 Input Threshold vs\nSupply VoltageFigure 7.UCC27210 andUCC27211 Input Thresholds vs\nTemperature\n0481216202428323640\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Propagation Delay (ns)TDLRR\nTDLFF\nTDHRR\nTDHFFUCC27210, V DD=VHB=12V\nG011 \n08162432\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Propagation Delay (ns)TDLRR\nTDLFF\nTDHRR\nTDHFFUCC27211, V DD=VHB=12V\nG012 \n5.25.666.46.87.27.68\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Threshold (V)\nVDD Rising Threshold\nHB Rising Threshold\nG009 \n00.30.60.91.21.5\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Hysteresis (V)\nVDD UVLO Hysteresis\nHB UVLO Hysteresis\nG010 \n00.040.080.120.160.20.240.280.32\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)VOH − LO/HO Output Voltage (V)UCC27210/1, V DD=VHB=8V\nUCC27210/1, V DD=VHB=12V\nUCC27210/1, V DD=VHB=16V\nUCC27210/1, V DD=VHB=20VIHO=ILO= 100mA\nG007 \n00.040.080.120.160.2\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)VOL − LO/HO Output Voltage (V)UCC27210/1, V DD=VHB=8V\nUCC27210/1, V DD=VHB=12V\nUCC27210/1, V DD=VHB=16V\nUCC27210/1, V DD=VHB=20VIHO=ILO= 100mA\nG008 \n11UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 8.LOandHOHigh Level Output Voltage vs\nTemperatureFigure 9.LOandHOLow Level Output Voltage vs\nTemperature\nFigure 10.Undervoltage Lockout Threshold vsTemperature Figure 11.Undervoltage Lockout Threshold Hysteresis vs\nTemperature\nFigure 12.UCC27210 Propagation Delays vsTemperature Figure 13.UCC27211 Propagation Delays vsTemperature\n0.0010.010.1110100\n500 550 600 650 700 750 800 850\nDiode Voltage (mV)Diode Current (mA)\nG017 \n−20246810\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Delay Matching (ns) UCC27210, TMon\nUCC27210, TMoff\nUCC27211, TMon\nUCC27211, TMoffVDD=VHB=12V\nG015 \n012345\n0 2 4 6 8 10 12\nVLO, VHO − Output Voltage (V)ILO, IHO − Output Current (A)\nPull Down Current\nPull Up CurrentVDD=VHB=12V\nG016 \n048121620242832\n8 12 16 20\nVDD=VHB − Supply Voltage (V)Propagation Delay (ns)TDLRR\nTDLFF\nTDHRR\nTDHFFUCC27210, T=25°C\nG012 \n048121620242832\n8 12 16 20\nVDD=VHB − Supply Voltage (V)Propagation Delay (ns)TDLRR\nTDLFF\nTDHRR\nTDHFFUCC27211, T=25°C\nG014 \n12UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 14.UCC27210 Propagation Delays vsSupply Voltage Figure 15.UCC27211 Propagation Delays vsSupply Voltage\nFigure 16.Delay Matching vsTemperature Figure 17.Output Current vsOutput Voltage\nFigure 18.Diode Current vsDiode Voltage\n13UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe UCC27210 and UCC27211 devices represent Texas Instruments ’latest generation ofhigh voltage gate\ndrivers which aredesigned todrive both thehigh side andlowside ofN-channel MOSFETs inahalf-/full-bridge\norsynchronous buck configuration. Thefloating high-side driver canoperate with supply voltages ofupto120V.\nThis allows forN-channel MOSFET control inhalf-bridge, full-bridge, push pull, two-switch forward and active\nclamp forward converters.\nThe UCC27210 and UCC27211 devices feature 4-A source/sink capability, industry best-in-class switching\ncharacteristics andahost ofother features listed inTable 1.These features combine toensure efficient, robust\nandreliable operation inhigh-frequency switching power circuits.\nTable 1.UCC27210 andUCC27211 Highlights\nFEATURE BENEFIT\n4-Asource andsink current with 0.9-Ωoutput resistanceHigh peak current ideal fordriving large power MOSFETs with\nminimal power loss (fast-drive capability atMiller plateau)\nInput pins (HIandLI)candirectly handle –10VDC upto20VDCIncreased robustness andability tohandle under/overshoot. Can\ninterface directly togate-drive transformers without having touse\nrectification diodes\n120-V internal boot diode Provides voltage margin tomeet telecom 100-V surge requirements\nSwitch node (HSpin)able tohandle –18Vmaximum for100nsAllows thehigh-side channel tohave extra protection from inherent\nnegative voltages caused parasitic inductance andstray\ncapacitance.\nRobust ESD circuitry tohandle voltage spikes Excellent immunity tolarge dV/dT conditions\n18-ns propagation delay with 7.2-ns /5.5-ns rise/fall TimesBest-in-class switching characteristics andextremely low-pulse\ntransmission distortion\n2-ns (typ) delay matching between channels Avoids transformer volt-second offset inbridge\nSymmetrical UVLO circuit Ensures high-side andlow-side shut down atthesame time\nCMOS optimized threshold orTTL optimized thresholds with\nincreased hysteresisComplementary toanalog ordigital PWM controllers. Increased\nhysteresis offers added noise immunity\nIntheUCC27210 andUCC27211 devices, thehigh side andlowside each have independent inputs which allow\nmaximum flexibility ofinput control signals intheapplication. The boot diode forthehigh-side driver bias supply\nisinternal totheUCC27210 andUCC27211. TheUCC27210 isthePseudo-CMOS compatible input version and\ntheUCC27211 istheTTL orlogic compatible version. Thehigh-side driver isreferenced totheswitch node (HS)\nwhich istypically thesource pinofthehigh-side MOSFET anddrain pinofthelow-side MOSFET. The low-side\ndriver isreferenced toVSSwhich istypically ground. The functions contained aretheinput stages, UVLO\nprotection, level shift, boot diode, andoutput driver stages.\nUVLOUVLO\n53\n84\n6 72\n1HI\nLIVDDHB\nHO\nHS\nLO\nVSSLevel\nShift\nCopyright © 2016, Texas Instruments Incorporated\n14UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Input Stages\nTheinput stages provide theinterface tothePWM output signals. Theinput impedance oftheUCC27210 is100\nkΩnominal andinput capacitance isapproximately 2pF.The100kΩisapull-down resistance toVSS(ground).\nThe UCC27210 Pseudo-CMOS input structure hasbeen designed toprovide large hysteresis andatthesame\ntime toallows interfacing toamultitude ofanalog ordigital PWM controllers. Insome CMOS designs, theinput\nthresholds aredetermined asapercentage ofVDD. Bydoing so,thehigh-level input threshold can become\nunreasonably high and unusable. The UCC27210 recognizes thefactthat VDD levels aretrending downward\nandittherefore provides arising threshold with 5.0V(typical) andfalling threshold with 3.2V(typical). Theinput\nhysteresis oftheUCC27210 is1.8V(typical).\nThe input stages oftheUCC27211 have impedance of70kΩnominal andinput capacitance isapproximately 2\npF.Pull-down resistance toVSS(ground) is70kΩ.Thelogic level compatible input provides arising threshold of\n2.3Vandafalling threshold of1.6V.\n8.3.2 Undervoltage Lockout (UVLO)\nThe bias supplies forthehigh-side and low-side drivers have UVLO protection. VDDaswell asVHBtoVHS\ndifferential voltages aremonitored. The VDDUVLO disables both drivers when VDDisbelow thespecified\nthreshold. The rising VDDthreshold is7.0Vwith 0.5-V hysteresis. The VHB UVLO disables only thehigh-side\ndriver when theVHBtoVHSdifferential voltage isbelow thespecified threshold. TheVHBUVLO rising threshold is\n6.7Vwith 1.1-V hysteresis.\n8.3.3 Level Shift\nThelevel shift circuit istheinterface from thehigh-side input tothehigh-side driver stage which isreferenced to\ntheswitch node (HS). The level shift allows control oftheHOoutput referenced totheHSpinand provides\nexcellent delay matching with thelow-side driver.\n15UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedFeature Description (continued)\n(1) HOismeasured with respect toHS.\n(2) LOismeasured with respect toVSS.8.3.4 Boot Diode\nThe boot diode necessary togenerate thehigh-side bias isincluded intheUCC27210 andUCC27211 family of\ndrivers. The diode anode isconnected toVDDandcathode connected toVHB.With theVHBcapacitor connected\ntoHBand theHSpins, theVHBcapacitor charge isrefreshed every switching cycle when HStransitions to\nground. Theboot diode provides fastrecovery times, lowdiode resistance, andvoltage rating margin toallow for\nefficient andreliable operation.\n8.3.5 Output Stages\nTheoutput stages aretheinterface tothepower MOSFETs inthepower train. High slew rate, lowresistance and\nhigh peak current capability ofboth output drivers allow forefficient switching ofthepower MOSFETs. The low-\nside output stage isreferenced from VDDtoVSSandthehigh side isreferenced from VHBtoVHS.\n8.4 Device Functional Modes\nThe device operates innormal mode and UVLO mode. See theUndervoltage Lockout (UVLO) section for\ninformation onUVLO operation mode. Inthenormal mode theoutput state isdependent onstates oftheHIand\nLIpins. Table 2liststheoutput states fordifferent input pincombinations.\nTable 2.Device Logic Table\nHIPin LIPin HO(1)LO(2)\nL L L L\nL H L H\nH L H L\nH H H H\nPWM\nCONTROLLER+12V\nISOLATION\nAND\nFEEDBACK+100V\nSECONDARY\nSIDE\nCIRCUIT\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27210\nVSSLIHB\nHO\nHS\nLO\n16UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nToeffect fastswitching ofpower devices andreduce associated switching power losses, apowerful gate driver is\nemployed between thePWM output ofcontrollers andthegates ofthepower semiconductor devices. Also, gate\ndrivers areindispensable when itisimpossible forthePWM controller todirectly drive thegates oftheswitching\ndevices. With theadvent ofdigital power, thissituation willbeoften encountered because thePWM signal from\nthedigital controller isoften a3.3-V logic signal which cannot effectively turn onapower switch. Level shifting\ncircuitry isneeded toboost the3.3-V signal tothegate-drive voltage (such as12V)inorder tofully turn onthe\npower device and minimize conduction losses. Traditional buffer drive circuits based onNPN/PNP bipolar\ntransistors intotem-pole arrangement, being emitter follower configurations, prove inadequate with digital power\nbecause they lack level-shifting capability. Gate drivers effectively combine both thelevel-shifting andbuffer-drive\nfunctions. Gate drivers also findother needs such asminimizing theeffect ofhigh-frequency switching noise by\nlocating thehigh-current driver physically close tothepower switch, driving gate-drive transformers and\ncontrolling floating power-device gates, reducing power dissipation and thermal stress incontrollers bymoving\ngate charge power losses from thecontroller intothedriver.\nFinally, emerging wide band-gap power device technologies such asGaN based switches, which arecapable of\nsupporting very high switching frequency operation, aredriving very special requirements interms ofgate drive\ncapability. These requirements include operation atlowVDD voltages (5Vorlower), lowpropagation delays and\navailability incompact, low-inductance packages with good thermal capability. Insummary gate-driver devices\nareextremely important components inswitching power, combining benefits ofhigh-performance, low-cost\ncomponent count andboard-space reduction aswellassimplified system design.\n9.2 Typical Application\nFigure 19.Typical Application Diagram: UCC27210\nPWM\nCONTROLLER+12V\n+100V SECONDARY\nSIDE\nCIRCUIT\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27211\nVSSLIHB\nHO\nHS\nLO\n+12V\nHI\nCONTROLDRIVE\nLODRIVE\nHIVDD\nUCC27211LIHB\nHO\nHS\nLO+100V\n17UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments IncorporatedTypical Application (continued)\nFigure 20.Typical Application Diagram: UCC27211\n9.2.1 Design Requirements\nTable 3.Design Specifications\nDESIGN PARAMETER EXAMPLE VALUE\nSupply voltage, VDD 12V\nVoltage onHS,VHS 0Vto100V\nVoltage onHB,VHB 12Vto112V\nOutput current rating, IO –4Ato4A\nOperating frequency 500kHz\n18UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\n9.2.2.1 Input Threshold Type\nThe UCC27210 and UCC27211 have aninput maximum voltage range from –10Vto20V.This increased\nrobustness means thatboth parts canbedirectly interfaced togate drive transformers. The UCC27210 features\npseudo CMOS compatible inputs and UCC27211 features TTL compatible input threshold logic, with wide\nhysteresis. The threshold voltage levels arelowvoltage and independent oftheVDD supply voltage, which\nallows compatibility with both logic-level input signals from microcontrollers aswell ashigher-voltage input\nsignals from analog controllers. See theElectrical Characteristics table fortheactual input threshold voltage\nlevels andhysteresis specifications fortheUCC27210 andUCC27211 devices.\n9.2.2.2 VDDBias Supply Voltage\nThebias supply voltage tobeapplied totheVDD pinofthedevice should never exceed thevalues listed inthe\nRecommended Operating Conditions table. However, different power switches demand different voltage levels to\nbeapplied atthegate terminals foreffective turnon and turnoff. With certain power switches, apositive gate\nvoltage may berequired forturnon andanegative gate voltage may berequired forturnoff, inwhich case the\nVDD bias supply equals thevoltage differential. With awide operating range from 8Vto17V,theUCC27210\nand UCC27211 devices canbeused todrive avariety ofpower switches, such asSiMOSFETs, IGBTs, and\nwide-bandgap power semiconductors (such asGaN, certain types ofwhich allow nohigher than 6Vtobe\napplied tothegate terminals).\n9.2.2.3 Peak Source andSink Currents\nGenerally, theswitching speed ofthepower switch during turnon and turnoff should beasfastaspossible in\norder tominimize switching power losses. The gate driver device must beable toprovide therequired peak\ncurrent forachieving thetargeted switching speeds with thetargeted power MOSFET. The system requirement\nfortheswitching speed istypically described interms oftheslew rateofthedrain-to-source voltage ofthepower\nMOSFET (such asdVDS/dt). Forexample, thesystem requirement might state that aSPP20N60C3 power\nMOSFET must beturned-on with adVDS/dtof20V/ns orhigher with aDCbusvoltage of400Vinacontinuous-\nconduction-mode (CCM) boost PFC-converter application. This type ofapplication isaninductive hard-switching\napplication and reducing switching power losses iscritical. This requirement means that theentire drain-to-\nsource voltage swing during power MOSFET turnon event (from 400VintheOFF state toVDS(on) inonstate)\nmust becompleted inapproximately 20nsorless. When thedrain-to-source voltage swing occurs, theMiller\ncharge ofthepower MOSFET (QGD parameter inSPP20N60C3 data sheet is33nCtypical) issupplied bythe\npeak current ofgate driver. According topower MOSFET inductive switching mechanism, thegate-to-source\nvoltage ofthepower MOSFET atthistime istheMiller plateau voltage, which istypically afewvolts higher than\nthethreshold voltage ofthepower MOSFET, VGS(TH) .\nToachieve thetargeted dVDS/dt,thegate driver must becapable ofproviding theQGDcharge in20nsorless. In\nother words apeak current of1.65 A(=33nC/20ns)orhigher must beprovided bythegate driver. The\nUCC27210 andUCC27211 gate driver iscapable ofproviding 4-Apeak sourcing current which clearly exceeds\nthedesign requirement andhasthecapability tomeet theswitching speed needed. The2.4x overdrive capability\nprovides anextra margin against part-to-part variations intheQGDparameter ofthepower MOSFET along with\nadditional flexibility toinsert external gate resistors andfinetune theswitching speed forefficiency versus EMI\noptimizations. However, inpractical designs theparasitic trace inductance inthegate drive circuit ofthePCB will\nhave adefinitive role toplay onthepower MOSFET switching speed. The effect ofthistrace inductance isto\nlimit thedI/dt oftheoutput current pulse ofthegate driver. Inorder toillustrate this, consider output current pulse\nwaveform from thegate driver tobeapproximated toatriangular profile, where thearea under thetriangle (½\n×IPEAK ×time) would equal thetotal gate charge ofthepower MOSFET (QG parameter inSPP20N60C3 power\nMOSFET datasheet =87nCtypical). Iftheparasitic trace inductance limits thedI/dt then asituation may occur in\nwhich thefullpeak current capability ofthegate driver isnotfully achieved inthetime required todeliver theQG\nrequired forthepower MOSFET switching. Inother words thetime parameter intheequation would dominate\nandtheIPEAK value ofthecurrent pulse would bemuch less than thetrue peak current capability ofthedevice,\nwhile therequired QGisstilldelivered. Because ofthis, thedesired switching speed may notberealized, even\nwhen theoretical calculations indicate thegate driver iscapable ofachieving thetargeted switching speed. Thus,\nplacing thegate driver device very close tothepower MOSFET and designing atight gate drive-loop with\nminimal PCB trace inductance isimportant torealize thefullpeak-current capability ofthegate driver.\n19UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated9.2.2.4 Propagation Delay\nThe acceptable propagation delay from thegate driver isdependent ontheswitching frequency atwhich itis\nused and theacceptable level ofpulse distortion tothesystem. The UCC27210 features 21nsand the\nUCC27211 features 17ns(typical) propagation delays which ensures very little pulse distortion and allows\noperation atvery high-frequencies. See theElectrical Characteristics table forthepropagation and switching\ncharacteristics oftheUCC27210 andUCC27211 devices.\n9.2.2.5 Power Dissipation\nPower dissipation ofthegate driver hastwoportions asshown inEquation 1.\nPDISS=PDC+PSW (1)\nTheDCportion ofthepower dissipation isPDC =IQxVDD where IQisthequiescent current forthedriver. The\nquiescent current isthecurrent consumed bythedevice tobias allinternal circuits such asinput stage, reference\nvoltage, logic circuits, protections, and also anycurrent associated with switching ofinternal devices when the\ndriver output changes state (such ascharging anddischarging ofparasitic capacitances, parasitic shoot-through,\nandsoforth). The UCC27210 andUCC27211 features very lowquiescent currents (less than 0.17 mA, refer to\ntheElectrical Characteristics table andcontain internal logic toeliminate anyshoot-through intheoutput driver\nstage. Thus theeffect ofthePDC onthetotal power dissipation within thegate driver canbesafely assumed to\nbenegligible. Thepower dissipated inthegate-driver package during switching (PSW) depends onthefollowing\nfactors:\n•Gate charge required ofthepower device (usually afunction ofthedrive voltage VG, which isvery close to\ninput bias supply voltage VDD)\n•Switching frequency\n•Use ofexternal gate resistors. When adriver device istested with adiscrete, capacitive load calculating the\npower thatisrequired from thebias supply isfairly simple. Theenergy thatmust betransferred from thebias\nsupply tocharge thecapacitor isgiven byEquation 2.\nEG=½CLOADVDD²fSW\nwhere\n•CLOAD isload capacitor\n•VDDisbias voltage feeding thedriver (2)\nThere isanequal amount ofenergy dissipated when thecapacitor ischarged. This leads toatotal power loss\ngiven byEquation 3.\nPG=CLOADVDD²fSW\nwhere\n•fSWistheswitching frequency (3)\nTheswitching load presented byapower MOSFET/IGBT isconverted toanequivalent capacitance byexamining\nthegate charge required toswitch thedevice. This gate charge includes theeffects oftheinput capacitance plus\ntheadded charge needed toswing thedrain voltage ofthepower device asitswitches between theONandOFF\nstates. Most manufacturers provide specifications oftypical and maximum gate charge, innC,toswitch the\ndevice under specified conditions. Using thegate charge Qg,determine thepower thatmust bedissipated when\ncharging acapacitor which iscalculated using theequation QG=CLOAD xVDDtoprovide Equation 4forpower.\nPG=CLOADVDD²fSW=QGVDDfSW (4)\nThis power PGisdissipated intheresistive elements ofthecircuit when theMOSFET/IGBT isbeing turned onor\noff.Half ofthetotal power isdissipated when theload capacitor ischarged during turnon, andtheother halfis\ndissipated when theload capacitor isdischarged during turnoff. When noexternal gate resistor isemployed\nbetween thedriver andMOSFET/IGBT, thispower iscompletely dissipated inside thedriver package. With the\nuseofexternal gate-drive resistors, thepower dissipation isshared between theinternal resistance ofdriver and\nexternal gate resistor.\n20UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated9.2.3 Application Curves\nFigure 21.Negative 10-V Input Figure 22.Step Input\nFigure 23.Symmetrical UVLO\n21UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated10Power Supply Recommendations\nThebias supply voltage range forwhich theUCC27210 andUCC27211 device israted tooperate isfrom 8Vto\n17V.Thelower endofthisrange isgoverned bytheinternal undervoltage-lockout (UVLO) protection feature on\ntheVDDpinsupply circuit blocks. Whenever thedriver isinUVLO condition when theVDDpinvoltage isbelow\ntheV(ON)supply start threshold, thisfeature holds theoutput low, regardless ofthestatus oftheinputs. The\nupper end ofthisrange isdriven bythe20-V absolute maximum voltage rating oftheVDDpinofthedevice\n(which isastress rating). Keeping a3-V margin toallow fortransient voltage spikes, the maximum\nrecommended voltage fortheVDDpinis17V.The UVLO protection feature also involves ahysteresis function.\nThis means that when theVDDpinbias voltage has exceeded thethreshold voltage and device begins to\noperate, and ifthevoltage drops, then thedevice continues todeliver normal functionality unless thevoltage\ndrop exceeds thehysteresis specification VDD(hys) .Therefore, ensuring that, while operating atornear the8-V\nrange, thevoltage ripple ontheauxiliary power supply output issmaller than thehysteresis specification ofthe\ndevice isimportant toavoid triggering device shutdown. During system shutdown, thedevice operation continues\nuntil theVDDpinvoltage hasdropped below theV(OFF) threshold which must beaccounted forwhile evaluating\nsystem shutdown timing design requirements. Likewise, atsystem startup, thedevice does notbegin operation\nuntil theVDDpinvoltage has exceeded above theV(ON)threshold. The quiescent current consumed bythe\ninternal circuit blocks ofthedevice issupplied through theVDDpin.Although thisfactiswellknown, recognizing\nthatthecharge forsource current pulses delivered bytheHOpinisalso supplied through thesame VDDpinis\nimportant. Asaresult, every time acurrent issourced outoftheHOpinacorresponding current pulse is\ndelivered intothedevice through theVDDpin.Thus ensuring thatalocal bypass capacitor isprovided between\ntheVDDandGND pins andlocated asclose tothedevice aspossible forthepurpose ofdecoupling isimportant.\nAlowESR, ceramic surface mount capacitor isamust. TIrecommends using acapacitor intherange 0.22 uFto\n4.7uFbetween VDDandGND. Inasimilar manner, thecurrent pulses delivered bytheLOpinaresourced from\ntheHBpin.Therefore a0.022-uF to0.1-uF local decoupling capacitor isrecommended between theHBandHS\npins.\n11Layout\n11.1 Layout Guidelines\nToimprove theswitching characteristics andefficiency ofadesign, thefollowing layout rules should befollowed.\n•Locate thedriver asclose aspossible totheMOSFETs.\n•Locate theVDD-VSSandVHB-VHS(bootstrap) capacitors asclose aspossible tothedevice (see Figure 24).\n•Pay close attention totheGND trace. Use thethermal pad oftheDDA and DRM package asGND by\nconnecting ittotheVSS pin(GND). The GND trace from thedriver goes directly tothesource ofthe\nMOSFET butshould notbeinthehigh current path oftheMOSFET(S) drain orsource current.\n•Use similar rules fortheHSnode asforGND forthehigh-side driver.\n•Forsystems using multiple UCC27210 and UCC27211 devices werecommend that dedicated decoupling\ncapacitors belocated atVDD-VSSforeach device.\n•Care should betaken toavoid VDD traces being close toLO,HS,andHOsignals.\n•Use wide traces forLOandHOclosely following theassociated GND orHStraces. 60to100-mils width is\npreferable where possible.\n•Use asleast twoormore vias ifthedriver outputs orSWnode must berouted from onelayer toanother. For\nGND thenumber ofvias must beaconsideration ofthethermal pad requirements aswell asparasitic\ninductance.\n•Avoid LIand HI(driver input) going close totheHSnode oranyother high dV/dT traces that caninduce\nsignificant noise intotherelatively high impedance leads.\nKeep inmind thatapoor layout cancause asignificant drop inefficiency orsystem malfunction versus agood\nPCB layout andcaneven lead todecreased reliability ofthewhole system.\n22UCC27210 ,UCC27211\nSLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated11.2 Layout Example\nFigure 24.UCC27210/11 Component Placement\n11.3 Thermal Considerations\nThe useful range ofadriver isgreatly affected bythedrive-power requirements oftheload and thethermal\ncharacteristics ofthepackage. Inorder foragate driver tobeuseful over aparticular temperature range the\npackage must allow fortheefficient removal oftheheat produced while keeping thejunction temperature within\nrated limits. The thermal metrics forthedriver package islisted inDevice Functional Modes .Fordetailed\ninformation regarding thetable, please refer totheApplication Note from Texas Instruments entitled ICPackage\nThermal Metrics (SPRA953 ).The UCC27210 and UCC27211 devices areoffered inSOIC (8),PowerPad (8),\nWSON (10) orVSON (8).TheThermal Information section liststhethermal performance metrics related toSOT-\n23package.\n23UCC27210 ,UCC27211\nwww.ti.com SLUSAT7F –NOVEMBER 2011 –REVISED DECEMBER 2014\nProduct Folder Links: UCC27210 UCC27211Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nThese references andlinks toadditional information may befound atwww.ti.com\n•Additional layout guidelines forPCB land patterns may befound in,QFN/SON PCB Attachment ,Application\nBrief (SLUA271 )\n•Additional thermal performance guidelines may befound in,PowerPAD ™Thermally Enhanced Package\nApplication Report ,Application Report (SLMA002 )\n•Additional thermal performance guidelines may befound in,PowerPAD ™Made Easy ,Application Report\n(SLMA004 )\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nUCC27210 Click here Click here Click here Click here Click here\nUCC27211 Click here Click here Click here Click here Click here\n12.3 Trademarks\nPowerPAD isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27210D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27210\nUCC27210DDA ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27210\nUCC27210DDAR ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27210\nUCC27210DPRR ACTIVE WSON DPR 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 UCC\n27210\nUCC27210DPRT ACTIVE WSON DPR 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 UCC\n27210\nUCC27210DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27210\nUCC27210DRMR ACTIVE VSON DRM 83000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27210\nUCC27210DRMT ACTIVE VSON DRM 8250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27210\nUCC27211D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27211\nUCC27211DDA ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27211\nUCC27211DDAR ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27211\nUCC27211DPRR ACTIVE WSON DPR 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 UCC\n27211\nUCC27211DPRT ACTIVE WSON DPR 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 UCC\n27211\nUCC27211DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27211\nUCC27211DRMR ACTIVE VSON DRM 83000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27211\nUCC27211DRMT ACTIVE VSON DRM 8250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27211\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC27210DDAR SO\nPowerPADDDA 82500 330.0 12.8 6.45.22.18.012.0 Q1\nUCC27210DPRR WSON DPR 103000 330.0 12.44.254.251.158.012.0 Q2\nUCC27210DPRT WSON DPR 10250 180.0 12.44.254.251.158.012.0 Q2\nUCC27210DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27210DRMR VSON DRM 83000 330.0 12.44.254.251.158.012.0 Q2\nUCC27210DRMT VSON DRM 8250 180.0 12.44.254.251.158.012.0 Q2\nUCC27211DDAR SO\nPowerPADDDA 82500 330.0 12.8 6.45.22.18.012.0 Q1\nUCC27211DPRR WSON DPR 103000 330.0 12.44.254.251.158.012.0 Q2\nUCC27211DPRT WSON DPR 10250 180.0 12.44.254.251.158.012.0 Q2\nUCC27211DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27211DRMR VSON DRM 83000 330.0 12.44.254.251.158.012.0 Q2\nUCC27211DRMT VSON DRM 8250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC27210DDAR SO PowerPAD DDA 82500 364.0 364.0 27.0\nUCC27210DPRR WSON DPR 103000 346.0 346.0 33.0\nUCC27210DPRT WSON DPR 10250 210.0 185.0 35.0\nUCC27210DR SOIC D 82500 356.0 356.0 35.0\nUCC27210DRMR VSON DRM 83000 356.0 356.0 35.0\nUCC27210DRMT VSON DRM 8250 210.0 185.0 35.0\nUCC27211DDAR SO PowerPAD DDA 82500 364.0 364.0 27.0\nUCC27211DPRR WSON DPR 103000 346.0 346.0 33.0\nUCC27211DPRT WSON DPR 10250 210.0 185.0 35.0\nUCC27211DR SOIC D 82500 356.0 356.0 35.0\nUCC27211DRMR VSON DRM 83000 356.0 356.0 35.0\nUCC27211DRMT VSON DRM 8250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC27210D D SOIC 8 75 506.6 8 3940 4.32\nUCC27210DDA DDA HSOIC 8 75 517 7.87 635 4.25\nUCC27211D D SOIC 8 75 506.6 8 3940 4.32\nUCC27211DDA DDA HSOIC 8 75 517 7.87 635 4.25\nPack Materials-Page 3\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.35\n0.2530.12.6 0.10.80.7\n8X 0.8\n10X 0.50.3(0.1) TYP\n2X\n3.20.050.00B4.13.9 A\n4.13.9(0.2)WSON - 0.8 mm max height DPR0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218856/B   01/2021PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n156\n10\nPIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSEE ALTERNATIVELEAD DETAIL\n11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\n20.000FULL R\nALTERNATIVE LEAD\nDETAILBOTTOM VIEW        SIDE VIEW\nwww.ti.comEXAMPLE BOARD LAYOUT\n(R0.05) TYP8X (0.8)\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(2.6)\n(3.8)10X (0.3)10X (0.6)\n(3)\n(0.2) VIA\nTYP(1.25)\n(1.05)WSON - 0.8 mm max height DPR0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218856/B   01/2021SYMM\n1\n5610\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X11\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETALEDGE SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (0.3)10X (0.6)\n8X (0.8)\n4X\n(1.31)\n4X (1.15)(0.76)\n(3.8)(R0.05) TYP(0.68)WSON - 0.8 mm max height DPR0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218856/B   01/2021\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 77% PRINTED SOLDER COVERAGE BY AREA\nSCALE:20XSYMM\n1\n5 610\nSYMMMETALTYP\n11\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DDA 8 PowerPAD TM SOIC - 1.7 mm max height\nPLASTIC SMALL OUTLINE\n4202561/G\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC27211DDAR

**Manufacturer:** Texas Instruments  
**Product Code:** UCC27211DDAR  
**Description:** The UCC27211 is a high-frequency, high-side and low-side driver designed to control N-channel MOSFETs in half-bridge and full-bridge configurations. It features independent inputs for high-side and low-side control, making it suitable for various power management applications.

#### Key Specifications:
- **Voltage Ratings:**
  - Maximum Boot Voltage: 120 V DC
  - Input Voltage Range (HI, LI): -10 V to 20 V
  - Supply Voltage (VDD): 8 V to 17 V (20 V Absolute Maximum)

- **Current Ratings:**
  - Output Current: 4 A (sink and source)

- **Power Consumption:**
  - Quiescent Current (IDD): 0.085 mA (typical)
  - Operating Current (IDD) at 500 kHz: 2.5 mA to 5.2 mA

- **Operating Temperature Range:**
  - -40 °C to 140 °C

- **Package Type:**
  - Available in SOIC (8), PowerPAD SOIC (DDA), WSON (10), and VSON (8)

- **Special Features:**
  - Fast rise time (7.2 ns) and fall time (5.5 ns) with a 1000 pF load
  - Symmetrical undervoltage lockout (UVLO) for both high-side and low-side drivers
  - Integrated bootstrap diode
  - 2 ns delay matching between channels
  - Robust ESD protection (±2000 V HBM)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The UCC27211 is a high-performance gate driver designed for driving N-channel MOSFETs in various power applications. It features a high-side driver that can operate with a maximum boot voltage of 120 V, making it suitable for high-voltage applications. The device is optimized for fast switching, with low output resistance and high peak current capability, allowing it to drive large power MOSFETs efficiently.

#### Typical Applications:
- **Power Supplies:** Used in telecom, datacom, and merchant power supplies.
- **Converters:** Suitable for half-bridge and full-bridge converters, push-pull converters, high-voltage synchronous buck converters, and active-clamp forward converters.
- **Audio Amplifiers:** Can be used in Class-D audio amplifiers for efficient power management.
- **Digital Power Management:** Ideal for applications requiring fast switching and high efficiency, such as in digital power systems and wide-bandgap power devices.

This component is essential for applications that require robust and efficient control of power MOSFETs, ensuring minimal switching losses and high reliability in demanding environments.