// Seed: 954823260
module module_0 ();
  assign id_1 = 1'b0 - id_1;
  tri id_2;
  wire id_3;
  supply0 id_4;
  assign id_1 = id_2 > id_1;
  always @(posedge 1) begin
    #1 assume (id_4);
  end
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    input wire id_16,
    input wire id_17,
    output wor id_18,
    input wire id_19,
    output supply1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input wand id_23,
    output tri1 id_24,
    output uwire id_25,
    input wire id_26
);
  final $display;
  or (
      id_0,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_26,
      id_4,
      id_6,
      id_7);
  module_0();
endmodule
