[2025-09-15 18:09:00] START suite=spec trace=623.xalancbmk_s-202B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-202B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2360825 heartbeat IPC: 4.236 cumulative IPC: 4.236 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4363677 cumulative IPC: 4.583 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4363677 cumulative IPC: 4.583 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4363678 heartbeat IPC: 4.993 cumulative IPC: 5 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 24361639 heartbeat IPC: 0.5001 cumulative IPC: 0.5001 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 45140904 heartbeat IPC: 0.4812 cumulative IPC: 0.4905 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 64923754 heartbeat IPC: 0.5055 cumulative IPC: 0.4954 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 85835724 heartbeat IPC: 0.4782 cumulative IPC: 0.491 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 105926902 heartbeat IPC: 0.4977 cumulative IPC: 0.4923 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 128643071 heartbeat IPC: 0.4402 cumulative IPC: 0.4828 (Simulation time: 00 hr 12 min 58 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 149488885 heartbeat IPC: 0.4797 cumulative IPC: 0.4823 (Simulation time: 00 hr 15 min 01 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 170962599 heartbeat IPC: 0.4657 cumulative IPC: 0.4802 (Simulation time: 00 hr 17 min 12 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 192258555 heartbeat IPC: 0.4696 cumulative IPC: 0.479 (Simulation time: 00 hr 19 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 208115883 cumulative IPC: 0.4805 (Simulation time: 00 hr 21 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 208115883 cumulative IPC: 0.4805 (Simulation time: 00 hr 21 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-202B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4805 instructions: 100000000 cycles: 208115883
CPU 0 Branch Prediction Accuracy: 95.2% MPKI: 13.28 Average ROB Occupancy at Mispredict: 41.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.28
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 0
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: -nan

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 0

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      43795 HIT:      43498 MISS:        297 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      43795 HIT:      43498 MISS:        297 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 603.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2511838 HIT:      41195 MISS:    2470643 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2511364 HIT:      41121 MISS:    2470243 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:         71 HIT:         71 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        403 HIT:          3 MISS:        400 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       2965 HIT:       2965 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:       2965 HIT:       2965 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27473203 HIT:   21332571 MISS:    6140632 MSHR_MERGE:    3628865
cpu0->cpu0_L1D LOAD         ACCESS:   25701146 HIT:   19560918 MISS:    6140228 MSHR_MERGE:    3628864
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1771463 HIT:    1771463 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:        594 HIT:        190 MISS:        404 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 107.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       1618 HIT:       1618 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:       1618 HIT:       1618 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27275037 HIT:   27162688 MISS:     112349 MSHR_MERGE:      68554
cpu0->cpu0_DTLB LOAD         ACCESS:   27275037 HIT:   27162688 MISS:     112349 MSHR_MERGE:      68554
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.099 cycles
cpu0->LLC TOTAL        ACCESS:    2470705 HIT:     476645 MISS:    1994060 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2470243 HIT:     476572 MISS:    1993671 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:         62 HIT:         62 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        400 HIT:         11 MISS:        389 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 81.38 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     629232
  ROW_BUFFER_MISS:    1364828
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         42
  FULL:          0
Channel 0 REFRESHES ISSUED:      17343
[2025-09-15 18:30:13] END   suite=spec trace=623.xalancbmk_s-202B (rc=0)
