Timing Analyzer report for uk101
Sun Nov 24 11:18:28 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.4%      ;
;     Processor 3            ;   8.3%      ;
;     Processor 4            ;   5.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; i_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { i_clk }                                           ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384   ; 65.0 MHz  ; 0.000 ; 7.692   ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 30.2 MHz   ; 30.2 MHz        ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 81.03 MHz  ; 81.03 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 119.86 MHz ; 119.86 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.043 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 4.752 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 7.099 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.421 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.467 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.412 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.207 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.153 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.451 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.385   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.692   ; 0.000         ;
; i_clk                                           ; 9.864   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.614 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.043  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.392     ; 11.950     ;
; 3.067  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.393     ; 11.925     ;
; 4.456  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.113     ; 10.816     ;
; 4.559  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.113     ; 10.713     ;
; 4.755  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.113     ; 10.517     ;
; 5.055  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.111     ; 10.219     ;
; 5.085  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.111     ; 10.189     ;
; 5.091  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.111     ; 10.183     ;
; 8.916  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.389      ;
; 8.923  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.382      ;
; 9.125  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.180      ;
; 9.258  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.047      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.375  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.924      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.380  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.919      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.549  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.750      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.697  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.602      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.777  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.522      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.841  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.458      ;
; 9.872  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.433      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 9.963  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.336      ;
; 10.005 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 5.300      ;
; 10.260 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.039      ;
; 10.265 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 5.034      ;
; 10.377 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.928      ;
; 10.434 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.865      ;
; 10.460 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.113     ; 4.812      ;
; 10.582 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.717      ;
; 10.662 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.637      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.634      ;
; 10.670 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.629      ;
; 10.726 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.573      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.558      ;
; 10.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.530      ;
; 10.839 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.460      ;
; 10.848 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 4.451      ;
; 10.898 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.408      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 4.752 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 15.069     ;
; 5.139 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 14.682     ;
; 5.163 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 14.309     ;
; 5.167 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 14.633     ;
; 5.254 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 14.567     ;
; 5.289 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 14.532     ;
; 5.493 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.989     ;
; 5.550 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.922     ;
; 5.553 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 14.268     ;
; 5.572 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.908     ;
; 5.578 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 13.873     ;
; 5.641 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 14.180     ;
; 5.665 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.807     ;
; 5.700 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.772     ;
; 5.751 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 13.724     ;
; 5.847 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 13.974     ;
; 5.880 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.602     ;
; 5.893 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 13.590     ;
; 5.908 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.540     ; 13.553     ;
; 5.959 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.521     ;
; 5.964 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.508     ;
; 5.987 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.542     ; 13.472     ;
; 5.995 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.487     ;
; 6.008 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 13.475     ;
; 6.030 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.452     ;
; 6.052 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.420     ;
; 6.074 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.406     ;
; 6.109 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.371     ;
; 6.138 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 13.337     ;
; 6.166 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.547     ; 13.288     ;
; 6.179 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.294     ;
; 6.253 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 13.222     ;
; 6.258 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 13.214     ;
; 6.288 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 13.187     ;
; 6.294 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.188     ;
; 6.307 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 13.176     ;
; 6.311 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.171     ;
; 6.350 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 13.133     ;
; 6.373 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.107     ;
; 6.382 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 13.100     ;
; 6.395 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 13.426     ;
; 6.461 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.019     ;
; 6.465 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 13.018     ;
; 6.515 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.968     ;
; 6.552 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.923     ;
; 6.588 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.894     ;
; 6.597 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 13.203     ;
; 6.601 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.882     ;
; 6.640 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.835     ;
; 6.667 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.813     ;
; 6.681 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 12.792     ;
; 6.726 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 12.747     ;
; 6.745 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 13.085     ;
; 6.746 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.740     ;
; 6.764 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.719     ;
; 6.782 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 13.039     ;
; 6.791 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 13.039     ;
; 6.792 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.694     ;
; 6.810 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 12.990     ;
; 6.813 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.669     ;
; 6.846 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.629     ;
; 6.852 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.631     ;
; 6.858 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.624     ;
; 6.860 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.970     ;
; 6.861 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.625     ;
; 6.876 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 12.597     ;
; 6.895 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.935     ;
; 6.896 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.590     ;
; 6.897 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 12.924     ;
; 6.932 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 12.889     ;
; 6.963 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.532     ;
; 6.968 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 12.866     ;
; 6.971 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.513     ;
; 7.008 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 12.443     ;
; 7.008 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.474     ;
; 7.014 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 12.820     ;
; 7.017 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.466     ;
; 7.018 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.470     ;
; 7.058 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.425     ;
; 7.060 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.435     ;
; 7.062 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.421     ;
; 7.064 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.424     ;
; 7.073 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.757     ;
; 7.081 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.749     ;
; 7.083 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 12.751     ;
; 7.092 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 12.381     ;
; 7.096 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 12.736     ;
; 7.118 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 12.716     ;
; 7.119 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.711     ;
; 7.127 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.703     ;
; 7.127 ; UK101keyboard:u9|keys[3][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 12.704     ;
; 7.133 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.355     ;
; 7.140 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 12.333     ;
; 7.142 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 12.690     ;
; 7.159 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.671     ;
; 7.160 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.326     ;
; 7.168 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.320     ;
; 7.173 ; UK101keyboard:u9|keys[3][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 12.658     ;
; 7.188 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.642     ;
; 7.196 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 12.625     ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.099 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.719     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.196 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.614     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.225 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.594     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.289 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.530     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.298 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.513     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.311 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 12.499     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.333 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.486     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.347 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.471     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.403 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.416     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.419 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.399     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.455 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 12.364     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.480 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.331     ;
; 7.518 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.300     ;
; 7.518 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.300     ;
; 7.518 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.300     ;
; 7.518 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 12.300     ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.421 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.158      ;
; 0.454 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; w_serialClkCount[1]                             ; w_serialClkCount[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.503 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.810      ;
; 0.520 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.811      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.818      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.552 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.843      ;
; 0.552 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.843      ;
; 0.642 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.933      ;
; 0.660 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.951      ;
; 0.668 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.959      ;
; 0.689 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.980      ;
; 0.689 ; w_serialClkCount[15]                            ; w_serialClkCount[15]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.980      ;
; 0.696 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.987      ;
; 0.700 ; bufferedUART:UART|rxFilter[5]                   ; bufferedUART:UART|rxFilter[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.673      ; 5.648      ;
; 0.715 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.006      ;
; 0.718 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.009      ;
; 0.725 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.016      ;
; 0.726 ; bufferedUART:UART|txState.dataBit               ; bufferedUART:UART|txState.stopBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.017      ;
; 0.733 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.024      ;
; 0.734 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.025      ;
; 0.734 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxBuffer~20                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.025      ;
; 0.735 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxBuffer~15                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.026      ;
; 0.738 ; w_serialClkCount[6]                             ; w_serialClkCount[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.029      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.454 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.725 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.735 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 4.942      ;
; 0.746 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.764 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.125      ; 5.121      ;
; 0.836 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.128      ;
; 0.906 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 5.113      ;
; 0.910 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.202      ;
; 0.914 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.206      ;
; 0.917 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 5.124      ;
; 0.957 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 5.166      ;
; 0.990 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.281      ;
; 0.992 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.283      ;
; 1.031 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.323      ;
; 1.064 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.355      ;
; 1.098 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.031      ; 5.341      ;
; 1.098 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.031      ; 5.341      ;
; 1.098 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.031      ; 5.341      ;
; 1.154 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 1.812      ;
; 1.155 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.447      ;
; 1.163 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.455      ;
; 1.163 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.455      ;
; 1.164 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.456      ;
; 1.171 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 5.380      ;
; 1.187 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.478      ;
; 1.187 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.479      ;
; 1.192 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.483      ;
; 1.193 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 5.396      ;
; 1.193 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 5.396      ;
; 1.193 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 5.396      ;
; 1.193 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.887      ; 5.312      ;
; 1.215 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.507      ;
; 1.227 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.519      ;
; 1.228 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.520      ;
; 1.240 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.887      ; 5.359      ;
; 1.249 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.254 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.996      ; 5.462      ;
; 1.258 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.260 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.381      ;
; 1.280 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.572      ;
; 1.286 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.004      ; 5.502      ;
; 1.301 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.593      ;
; 1.307 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.599      ;
; 1.310 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.601      ;
; 1.313 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.605      ;
; 1.315 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 5.524      ;
; 1.321 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.612      ;
; 1.325 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.616      ;
; 1.325 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.446      ;
; 1.345 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.024      ; 5.581      ;
; 1.345 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.636      ;
; 1.345 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.630      ;
; 1.351 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.641      ;
; 1.364 ; T65:CPU|S[3]                       ; T65:CPU|S[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.655      ;
; 1.366 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.658      ;
; 1.366 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.891      ; 5.489      ;
; 1.366 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.891      ; 5.489      ;
; 1.366 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.891      ; 5.489      ;
; 1.372 ; T65:CPU|MCycle[0]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.664      ;
; 1.383 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 5.590      ;
; 1.404 ; T65:CPU|PC[13]                     ; T65:CPU|PC[13]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.697      ;
; 1.406 ; T65:CPU|BAH[7]                     ; T65:CPU|BAH[7]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.698      ;
; 1.407 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.706      ;
; 1.420 ; T65:CPU|ABC[0]                     ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.711      ;
; 1.422 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.493      ; 4.915      ;
; 1.424 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.717      ;
; 1.429 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.720      ;
; 1.431 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.722      ;
; 1.432 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.723      ;
; 1.432 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.883      ; 5.547      ;
; 1.433 ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.713      ;
; 1.433 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.554      ;
; 1.437 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 5.644      ;
; 1.440 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.984      ; 5.636      ;
; 1.440 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.732      ;
; 1.452 ; T65:CPU|AD[4]                      ; T65:CPU|AD[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.744      ;
; 1.455 ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.735      ;
; 1.460 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.581      ;
; 1.460 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.581      ;
; 1.460 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.581      ;
; 1.460 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.581      ;
; 1.462 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.887      ; 5.581      ;
; 1.463 ; T65:CPU|IR[0]                      ; T65:CPU|Write_Data_r[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.766      ;
; 1.505 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.888      ; 5.625      ;
; 1.509 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.800      ;
; 1.509 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.888      ; 5.629      ;
; 1.509 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.888      ; 5.629      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.493 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.784      ;
; 0.754 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.755 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.757 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.757 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.759 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.764 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.771 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.062      ;
; 0.771 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.780 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.071      ;
; 0.782 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.782 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.783 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.785 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.076      ;
; 0.786 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.077      ;
; 0.788 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.079      ;
; 0.792 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.083      ;
; 0.797 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.088      ;
; 0.812 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.103      ;
; 0.886 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.177      ;
; 0.897 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.188      ;
; 0.898 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.189      ;
; 0.918 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.209      ;
; 0.948 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.239      ;
; 0.952 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.243      ;
; 0.954 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.245      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.327      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.688      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.696      ;
; 1.062 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.715      ;
; 1.065 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.356      ;
; 1.067 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.719      ;
; 1.081 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.372      ;
; 1.084 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.737      ;
; 1.102 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.108 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.118 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.125 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.778      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.421      ;
; 1.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.784      ;
; 1.134 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.142 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.433      ;
; 1.144 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.436      ;
; 1.146 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.151 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.802      ;
; 1.153 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.444      ;
; 1.154 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.806      ;
; 1.154 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.445      ;
; 1.155 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.446      ;
; 1.155 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.446      ;
; 1.157 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.448      ;
; 1.158 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.449      ;
; 1.163 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.454      ;
; 1.167 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.458      ;
; 1.176 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.463      ;
; 1.180 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.831      ;
; 1.191 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.842      ;
; 1.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.844      ;
; 1.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.845      ;
; 1.208 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.499      ;
; 1.213 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.863      ;
; 1.216 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.867      ;
; 1.239 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.530      ;
; 1.240 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.531      ;
; 1.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.539      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 14.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.512      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 16.535 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.386      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.463 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 2.461      ;
; 17.761 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.160      ;
; 17.761 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.160      ;
; 17.761 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.160      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 17.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 2.157      ;
; 18.333 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 1.589      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.207 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.352      ; 6.146      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.354      ; 6.117      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.153 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.444      ;
; 1.757 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.047      ;
; 1.757 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.047      ;
; 1.757 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.047      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 1.771 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.059      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.351      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 2.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 3.234      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
; 4.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 5.067      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.451 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.890      ; 5.573      ;
; 1.490 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.889      ; 5.611      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 31.55 MHz  ; 31.55 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 86.61 MHz  ; 86.61 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 127.45 MHz ; 127.45 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.838 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.385 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 7.896 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.417 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.698 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.207 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.052 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.276 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.386   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.692   ; 0.000         ;
; i_clk                                           ; 9.866   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.465 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.838  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.343     ; 11.205     ;
; 3.851  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.345     ; 11.190     ;
; 5.005  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.103     ; 10.278     ;
; 5.099  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.103     ; 10.184     ;
; 5.259  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.103     ; 10.024     ;
; 5.512  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.101     ; 9.773      ;
; 5.554  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.101     ; 9.731      ;
; 5.562  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.101     ; 9.723      ;
; 9.280  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.034      ;
; 9.285  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.029      ;
; 9.456  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 5.858      ;
; 9.581  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 5.733      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.694  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.617      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.701  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.610      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.854  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.457      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 9.989  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.322      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.236      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.133 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.178      ;
; 10.158 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 5.156      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.248 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.063      ;
; 10.279 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 5.035      ;
; 10.524 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.787      ;
; 10.531 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.780      ;
; 10.651 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.663      ;
; 10.684 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.627      ;
; 10.814 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.103     ; 4.469      ;
; 10.819 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.492      ;
; 10.898 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.413      ;
; 10.905 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.406      ;
; 10.905 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.406      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.401      ;
; 10.963 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.348      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 10.983 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.328      ;
; 11.005 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.309      ;
; 11.058 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.253      ;
; 11.078 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.233      ;
; 11.119 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.196      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.385 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 14.453     ;
; 5.777 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 14.046     ;
; 5.816 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 13.715     ;
; 5.821 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 14.017     ;
; 5.907 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 13.931     ;
; 5.919 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 13.919     ;
; 6.152 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 13.389     ;
; 6.195 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 13.643     ;
; 6.208 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.486     ; 13.308     ;
; 6.233 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 13.305     ;
; 6.252 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 13.279     ;
; 6.297 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 13.541     ;
; 6.338 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 13.193     ;
; 6.350 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 13.181     ;
; 6.375 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 13.158     ;
; 6.481 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 13.357     ;
; 6.544 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.476     ; 12.982     ;
; 6.588 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.953     ;
; 6.624 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.919     ;
; 6.625 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.479     ; 12.898     ;
; 6.626 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.905     ;
; 6.669 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.869     ;
; 6.674 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.867     ;
; 6.686 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.855     ;
; 6.710 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.833     ;
; 6.728 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.803     ;
; 6.755 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.783     ;
; 6.767 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.751     ;
; 6.767 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.771     ;
; 6.811 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.722     ;
; 6.897 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.636     ;
; 6.909 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.624     ;
; 6.912 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.619     ;
; 6.962 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.579     ;
; 6.992 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.539     ;
; 6.998 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.545     ;
; 7.036 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 12.802     ;
; 7.043 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.495     ;
; 7.064 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.477     ;
; 7.075 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.468     ;
; 7.119 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.422     ;
; 7.121 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0] ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 12.702     ;
; 7.145 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.393     ;
; 7.161 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.382     ;
; 7.185 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.348     ;
; 7.248 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 12.293     ;
; 7.284 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.259     ;
; 7.287 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.246     ;
; 7.315 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.228     ;
; 7.329 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.209     ;
; 7.381 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.468     ;
; 7.393 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.153     ;
; 7.428 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 12.395     ;
; 7.428 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.103     ;
; 7.436 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.413     ;
; 7.448 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.098     ;
; 7.449 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.094     ;
; 7.471 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.469     ; 12.062     ;
; 7.472 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 12.366     ;
; 7.481 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.062     ;
; 7.514 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.017     ;
; 7.522 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.327     ;
; 7.526 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.005     ;
; 7.534 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.315     ;
; 7.534 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.012     ;
; 7.546 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.000     ;
; 7.552 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16        ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.486     ; 11.964     ;
; 7.555 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 11.986     ;
; 7.558 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 12.280     ;
; 7.570 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 12.268     ;
; 7.623 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 12.230     ;
; 7.641 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 11.900     ;
; 7.653 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 11.888     ;
; 7.663 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.884     ;
; 7.678 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 12.175     ;
; 7.680 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.170     ;
; 7.692 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.863     ;
; 7.698 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.857     ;
; 7.714 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.135     ;
; 7.718 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.829     ;
; 7.720 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.129     ;
; 7.735 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.808     ;
; 7.735 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.115     ;
; 7.741 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.458     ; 11.803     ;
; 7.751 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.792     ;
; 7.764 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 12.089     ;
; 7.769 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.080     ;
; 7.770 ; UK101keyboard:u9|keys[3][2]                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.080     ;
; 7.775 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.074     ;
; 7.776 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 12.077     ;
; 7.802 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 11.729     ;
; 7.804 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.743     ;
; 7.810 ; UK101keyboard:u9|keys[7][2]                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 12.039     ;
; 7.816 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.731     ;
; 7.821 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.029     ;
; 7.822 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.724     ;
; 7.825 ; UK101keyboard:u9|keys[3][2]                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.025     ;
; 7.833 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.017     ;
; 7.837 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.706     ;
; 7.846 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 11.992     ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.896 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.948     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 7.985 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.852     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.051 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.795     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.064 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.773     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.069 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.769     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.760     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.147 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.699     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.159 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.686     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.194 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 11.650     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.204 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.642     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 11.592     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.254 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 11.584     ;
; 8.308 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.537     ;
; 8.308 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.537     ;
; 8.308 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.537     ;
; 8.308 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 11.537     ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.493 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 4.409      ;
; 0.641 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 4.557      ;
; 0.650 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 4.566      ;
; 0.663 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.930      ;
; 0.668 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.688 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 4.605      ;
; 0.720 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.829      ; 4.764      ;
; 0.777 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.043      ;
; 0.846 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.113      ;
; 0.852 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.119      ;
; 0.853 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 4.796      ;
; 0.853 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 4.796      ;
; 0.853 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 4.796      ;
; 0.886 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 4.803      ;
; 0.895 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.161      ;
; 0.897 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.163      ;
; 0.942 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.209      ;
; 0.950 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 4.861      ;
; 0.950 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 4.861      ;
; 0.950 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.716      ; 4.861      ;
; 0.953 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 4.869      ;
; 0.997 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.264      ;
; 1.000 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.724      ; 4.919      ;
; 1.002 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 4.919      ;
; 1.027 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 4.766      ;
; 1.046 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.312      ;
; 1.065 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.355      ; 1.650      ;
; 1.073 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 4.989      ;
; 1.073 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 4.812      ;
; 1.076 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.343      ;
; 1.077 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.078 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.345      ;
; 1.080 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.347      ;
; 1.100 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.739      ; 5.034      ;
; 1.100 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 4.842      ;
; 1.101 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.367      ;
; 1.103 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.369      ;
; 1.114 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.380      ;
; 1.115 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.381      ;
; 1.121 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 5.037      ;
; 1.127 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.393      ;
; 1.136 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.140 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.407      ;
; 1.156 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 4.898      ;
; 1.162 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.429      ;
; 1.188 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.454      ;
; 1.194 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.460      ;
; 1.197 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.707      ; 5.099      ;
; 1.198 ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 5.115      ;
; 1.205 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.530      ; 4.950      ;
; 1.205 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.530      ; 4.950      ;
; 1.205 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.530      ; 4.950      ;
; 1.210 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.474      ;
; 1.212 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.479      ;
; 1.216 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.484      ;
; 1.217 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.484      ;
; 1.217 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.483      ;
; 1.219 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.478      ;
; 1.225 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.491      ;
; 1.241 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.721      ; 5.157      ;
; 1.242 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.508      ;
; 1.248 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.143      ; 4.391      ;
; 1.251 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.524      ;
; 1.253 ; T65:CPU|MCycle[0]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.519      ;
; 1.254 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.520      ; 4.989      ;
; 1.258 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.000      ;
; 1.262 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.004      ;
; 1.263 ; T65:CPU|ABC[0]                     ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.529      ;
; 1.266 ; T65:CPU|S[3]                       ; T65:CPU|S[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.532      ;
; 1.268 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.007      ;
; 1.270 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.536      ;
; 1.278 ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 5.195      ;
; 1.281 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.019      ;
; 1.285 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.023      ;
; 1.286 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.024      ;
; 1.286 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.024      ;
; 1.291 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.033      ;
; 1.291 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.033      ;
; 1.291 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.033      ;
; 1.300 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.722      ; 5.217      ;
; 1.304 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.042      ;
; 1.305 ; T65:CPU|IR[0]                      ; T65:CPU|Write_Data_r[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.307 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.573      ;
; 1.308 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.046      ;
; 1.309 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.047      ;
; 1.309 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.523      ; 5.047      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.062      ;
; 0.418 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; w_serialClkCount[1]                             ; w_serialClkCount[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.472 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.754      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.754      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.758      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.515 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.781      ;
; 0.516 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.782      ;
; 0.597 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.863      ;
; 0.615 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.881      ;
; 0.619 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.885      ;
; 0.621 ; w_serialClkCount[15]                            ; w_serialClkCount[15]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.887      ;
; 0.636 ; bufferedUART:UART|rxFilter[5]                   ; bufferedUART:UART|rxFilter[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.902      ;
; 0.639 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.906      ;
; 0.655 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.921      ;
; 0.662 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.928      ;
; 0.667 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.118      ; 5.035      ;
; 0.667 ; bufferedUART:UART|txState.dataBit               ; bufferedUART:UART|txState.stopBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.933      ;
; 0.668 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.935      ;
; 0.675 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.941      ;
; 0.676 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxBuffer~20                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.942      ;
; 0.677 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.943      ;
; 0.678 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxBuffer~15                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.944      ;
; 0.686 ; w_serialClkCount[6]                             ; w_serialClkCount[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.952      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.417 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.702 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.968      ;
; 0.703 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.705 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.706 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.712 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.720 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.726 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.727 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.993      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.998      ;
; 0.735 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.741 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.751 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.018      ;
; 0.821 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.087      ;
; 0.822 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.088      ;
; 0.827 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.093      ;
; 0.848 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.856 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.859 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.864 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.942 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.518      ;
; 0.950 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.952 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.530      ;
; 0.967 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.545      ;
; 0.972 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.548      ;
; 0.988 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.566      ;
; 0.995 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.261      ;
; 1.000 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.266      ;
; 1.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.015 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.023 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.024 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.290      ;
; 1.024 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.290      ;
; 1.027 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.604      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.299      ;
; 1.035 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.610      ;
; 1.035 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.038 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.038 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.040 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.046 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.054 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.315      ;
; 1.054 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.055 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.056 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.631      ;
; 1.058 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.634      ;
; 1.060 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.326      ;
; 1.062 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.062 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.070 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.341      ;
; 1.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.341      ;
; 1.077 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.343      ;
; 1.080 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.655      ;
; 1.091 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.666      ;
; 1.094 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.669      ;
; 1.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.669      ;
; 1.114 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.687      ;
; 1.118 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.693      ;
; 1.122 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.390      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.392      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.392      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 14.698 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 5.235      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 16.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.183      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.303      ;
; 17.932 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 1.999      ;
; 17.932 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 1.999      ;
; 17.932 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 1.999      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 17.937 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.992      ;
; 18.491 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 1.440      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.207 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.051      ; 5.846      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
; 17.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.048      ; 5.806      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.052 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.318      ;
; 1.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.866      ;
; 1.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.866      ;
; 1.600 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.866      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.601 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.865      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 1.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.119      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 2.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.916      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
; 4.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.556      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.524      ; 5.015      ;
; 1.299 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.527      ; 5.041      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.122 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 13.354 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.249 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.146 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.346 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.643 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.505 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.581 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.445   ; 0.000         ;
; i_clk                                           ; 9.413   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.747   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.696 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 10.122 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.176     ; 5.073      ;
; 10.207 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.177     ; 4.987      ;
; 10.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 4.853      ;
; 10.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 4.845      ;
; 10.556 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 4.759      ;
; 10.684 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 4.634      ;
; 10.715 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 4.603      ;
; 10.716 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 4.602      ;
; 12.609 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.725      ;
; 12.610 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.724      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.665 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.666      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.674 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.657      ;
; 12.698 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.636      ;
; 12.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.578      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.770 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.561      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.842 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.489      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.851 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.480      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.438      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 12.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.387      ;
; 13.037 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.297      ;
; 13.053 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.278      ;
; 13.062 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.269      ;
; 13.094 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.240      ;
; 13.158 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.173      ;
; 13.222 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.109      ;
; 13.230 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.101      ;
; 13.231 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.100      ;
; 13.239 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.092      ;
; 13.252 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.056     ; 2.063      ;
; 13.259 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.075      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.262 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.069      ;
; 13.281 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.050      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.301 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.030      ;
; 13.327 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 2.004      ;
; 13.332 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 1.999      ;
; 13.386 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.949      ;
; 13.386 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.949      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.354 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.547      ;
; 13.485 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.250      ;
; 13.587 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.314      ;
; 13.587 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 6.304      ;
; 13.597 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 6.145      ;
; 13.613 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.288      ;
; 13.669 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 6.073      ;
; 13.713 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.188      ;
; 13.718 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 6.017      ;
; 13.718 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 6.007      ;
; 13.744 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.991      ;
; 13.761 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.140      ;
; 13.778 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.959      ;
; 13.813 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.088      ;
; 13.818 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 6.083      ;
; 13.830 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.912      ;
; 13.830 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.902      ;
; 13.844 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.891      ;
; 13.856 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.886      ;
; 13.875 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.866      ;
; 13.892 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.843      ;
; 13.901 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.840      ;
; 13.902 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.840      ;
; 13.902 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.830      ;
; 13.916 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.819      ;
; 13.928 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.814      ;
; 13.944 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.791      ;
; 13.946 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.796      ;
; 13.949 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.786      ;
; 13.956 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.786      ;
; 14.004 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.738      ;
; 14.011 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.726      ;
; 14.011 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.716      ;
; 14.028 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.714      ;
; 14.036 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.705      ;
; 14.037 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.700      ;
; 14.048 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.853      ;
; 14.050 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.691      ;
; 14.056 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.686      ;
; 14.061 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.681      ;
; 14.062 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.679      ;
; 14.076 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.666      ;
; 14.083 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 5.808      ;
; 14.101 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.640      ;
; 14.106 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.635      ;
; 14.128 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.614      ;
; 14.133 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.609      ;
; 14.137 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.600      ;
; 14.148 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.598      ;
; 14.149 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.586      ;
; 14.175 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.560      ;
; 14.179 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.563      ;
; 14.185 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.552      ;
; 14.203 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.543      ;
; 14.205 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.537      ;
; 14.214 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16                        ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.511      ;
; 14.227 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.514      ;
; 14.229 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.517      ;
; 14.237 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.500      ;
; 14.242 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.495      ;
; 14.259 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.483      ;
; 14.262 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.479      ;
; 14.267 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.474      ;
; 14.275 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.460      ;
; 14.281 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.620      ;
; 14.281 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 5.610      ;
; 14.281 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.464      ;
; 14.283 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.458      ;
; 14.292 ; UK101keyboard:u9|keys[7][2]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 5.614      ;
; 14.297 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.453      ;
; 14.305 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.437      ;
; 14.307 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.594      ;
; 14.309 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.432      ;
; 14.323 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.427      ;
; 14.323 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.412      ;
; 14.326 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.406      ;
; 14.329 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.417      ;
; 14.336 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.409      ;
; 14.347 ; UK101keyboard:u9|keys[7][2]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 5.559      ;
; 14.353 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.389      ;
; 14.355 ; UK101keyboard:u9|keys[1][2]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.555      ;
; 14.362 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.383      ;
; 14.370 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.376      ;
; 14.372 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.381      ;
; 14.373 ; UK101keyboard:u9|keys[7][2]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 5.533      ;
; 14.375 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.360      ;
; 14.377 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.369      ;
; 14.380 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.355      ;
; 14.388 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.353      ;
; 14.389 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10                        ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.355      ;
; 14.396 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.350      ;
; 14.396 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.329      ;
; 14.398 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[4] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.355      ;
; 14.398 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.334      ;
; 14.405 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.337      ;
; 14.407 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.494      ;
; 14.408 ; UK101keyboard:u9|keys[6][2]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 5.498      ;
; 14.409 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a17                        ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.332      ;
; 14.410 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.332      ;
; 14.410 ; UK101keyboard:u9|keys[1][2]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.500      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+--------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.249 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.654      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.300 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.605      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.323 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.576      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.330 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.569      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.333 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.572      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.347 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.558      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.351 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.554      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.363 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.541      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.376 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.524      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.393 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.510      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.412 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.493      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.437 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 5.463      ;
; 14.441 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.463      ;
; 14.441 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.463      ;
; 14.441 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.463      ;
; 14.441 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.463      ;
+--------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.146 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.475      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; w_serialClkCount[1]                         ; w_serialClkCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.217 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.262 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; w_serialClkCount[15]                        ; w_serialClkCount[15]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.270 ; bufferedUART:UART|rxFilter[5]               ; bufferedUART:UART|rxFilter[5]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; w_serialClkCount[15]                        ; w_serialClkEn                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; bufferedUART:UART|txState.dataBit           ; bufferedUART:UART|txState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; bufferedUART:UART|txState.idle              ; bufferedUART:UART|txState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.291 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.293 ; w_serialClkCount[6]                         ; w_serialClkCount[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.292 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.749      ; 2.125      ;
; 0.339 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.813      ; 2.259      ;
; 0.349 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.749      ; 2.182      ;
; 0.373 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.749      ; 2.206      ;
; 0.391 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.750      ; 2.225      ;
; 0.403 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.524      ;
; 0.417 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.537      ;
; 0.421 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.541      ;
; 0.424 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.432 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.765      ; 2.281      ;
; 0.432 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.765      ; 2.281      ;
; 0.432 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.765      ; 2.281      ;
; 0.444 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.105      ;
; 0.453 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.458 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; T65:CPU|X[2]                       ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.124      ;
; 0.464 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.808      ; 2.376      ;
; 0.465 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.745      ; 2.294      ;
; 0.465 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.745      ; 2.294      ;
; 0.465 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.745      ; 2.294      ;
; 0.466 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.805      ; 2.375      ;
; 0.468 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.376      ;
; 0.472 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.379      ;
; 0.473 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.380      ;
; 0.473 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.380      ;
; 0.479 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.387      ;
; 0.482 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.602      ;
; 0.486 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.749      ; 2.319      ;
; 0.491 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.750      ; 2.325      ;
; 0.491 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.805      ; 2.400      ;
; 0.493 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.400      ;
; 0.495 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.403      ;
; 0.496 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.403      ;
; 0.497 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.404      ;
; 0.497 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.404      ;
; 0.499 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.750      ; 2.333      ;
; 0.505 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.412      ;
; 0.506 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.413      ;
; 0.507 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.807      ; 2.420      ;
; 0.509 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.807      ; 2.420      ;
; 0.509 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.807      ; 2.420      ;
; 0.513 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.750      ; 2.348      ;
; 0.515 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.518 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.527 ; T65:CPU|IR[6]                      ; T65:CPU|ALU_Op_r[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.642      ;
; 0.529 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.797      ; 2.430      ;
; 0.529 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.436      ;
; 0.530 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.437      ;
; 0.532 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.821      ;
; 0.533 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; T65:CPU|S[3]                       ; T65:CPU|S[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.952      ; 2.615      ;
; 0.541 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.449      ;
; 0.543 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.665      ;
; 0.543 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.662      ; 2.205      ;
; 0.544 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.805      ; 2.453      ;
; 0.545 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.749      ; 2.378      ;
; 0.545 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.452      ;
; 0.546 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.664      ; 2.210      ;
; 0.546 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.453      ;
; 0.546 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.803      ; 2.453      ;
; 0.547 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.665      ;
; 0.549 ; T65:CPU|ABC[0]                     ; T65:CPU|BusA_r[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.807      ; 2.461      ;
; 0.553 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.673      ;
; 0.558 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.808      ; 2.470      ;
; 0.558 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.808      ; 2.470      ;
; 0.558 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.808      ; 2.470      ;
; 0.558 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.807      ; 2.469      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.303 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.327 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.346 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.358 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.367 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.382 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.424 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.709      ;
; 0.436 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.556      ;
; 0.436 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.720      ;
; 0.438 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.439 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.722      ;
; 0.440 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.724      ;
; 0.450 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.734      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.748      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.588      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.753      ;
; 0.473 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.484 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.767      ;
; 0.484 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.488 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.769      ;
; 0.491 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.771      ;
; 0.493 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.774      ;
; 0.502 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.783      ;
; 0.503 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.784      ;
; 0.506 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.786      ;
; 0.515 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.797      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 17.346 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 2.607      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.629      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.806 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.146      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.962 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.968 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.983      ;
; 18.968 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.983      ;
; 18.968 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.983      ;
; 19.253 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.698      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.643 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.555      ; 2.899      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
; 18.649 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.551      ; 2.889      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.737 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.857      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.742 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.860      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.994      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 1.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.396      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
; 2.115 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.237      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.581 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.808      ; 2.493      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
; 0.588 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.804      ; 2.496      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 3.043 ; 0.146 ; 14.412   ; 0.505   ; 7.385               ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.413               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 3.043 ; 0.194 ; N/A      ; N/A     ; 7.385               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 4.752 ; 0.187 ; 17.207   ; 0.581   ; 499.465             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 7.099 ; 0.146 ; 14.412   ; 0.505   ; 9.692               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_txd         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_n_reset               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_clk                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_rxd                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Red[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Red[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Red[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3706     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1764288  ; 163      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1854     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 15516    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2485     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3706     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1764288  ; 163      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1854     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 15516    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2485     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 298   ; 298  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; i_clk                                           ; i_clk                                           ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_DipSw[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_LED[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_DipSw[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_LED[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 24 11:18:22 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.043               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.752               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.099               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.421               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.467               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.412               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.207               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.153               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.451               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.385               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.692               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.864               0.000 i_clk 
    Info (332119):   499.614               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.838               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.385               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.896               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.417               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.207               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.052               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.276               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.386               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.692               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.866               0.000 i_clk 
    Info (332119):   499.465               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.122               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.354               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.249               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.194               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.346               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.643               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.505               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.581               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.445               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.413               0.000 i_clk 
    Info (332119):     9.747               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.696               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Sun Nov 24 11:18:28 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


